|C4BoardToplevel
clk_50 => clock_50to100:mypll.inclk0
reset_n => comb.IN1
reset_n => hybrid_pwm_sd:audio2:leftsd.n_reset
reset_n => hybrid_pwm_sd:audio2:rightsd.n_reset
reset_n => IO_PIN[48].DATAIN
o_sdram_clk << clock_50to100:mypll.c1
o_sdram_addr[0] <= virtualtoplevel:tg68tst.sdr_addr[0]
o_sdram_addr[1] <= virtualtoplevel:tg68tst.sdr_addr[1]
o_sdram_addr[2] <= virtualtoplevel:tg68tst.sdr_addr[2]
o_sdram_addr[3] <= virtualtoplevel:tg68tst.sdr_addr[3]
o_sdram_addr[4] <= virtualtoplevel:tg68tst.sdr_addr[4]
o_sdram_addr[5] <= virtualtoplevel:tg68tst.sdr_addr[5]
o_sdram_addr[6] <= virtualtoplevel:tg68tst.sdr_addr[6]
o_sdram_addr[7] <= virtualtoplevel:tg68tst.sdr_addr[7]
o_sdram_addr[8] <= virtualtoplevel:tg68tst.sdr_addr[8]
o_sdram_addr[9] <= virtualtoplevel:tg68tst.sdr_addr[9]
o_sdram_addr[10] <= virtualtoplevel:tg68tst.sdr_addr[10]
o_sdram_addr[11] <= virtualtoplevel:tg68tst.sdr_addr[11]
o_sdram_addr[12] <= virtualtoplevel:tg68tst.sdr_addr[12]
io_sdram_data[0] <> virtualtoplevel:tg68tst.sdr_data[0]
io_sdram_data[1] <> virtualtoplevel:tg68tst.sdr_data[1]
io_sdram_data[2] <> virtualtoplevel:tg68tst.sdr_data[2]
io_sdram_data[3] <> virtualtoplevel:tg68tst.sdr_data[3]
io_sdram_data[4] <> virtualtoplevel:tg68tst.sdr_data[4]
io_sdram_data[5] <> virtualtoplevel:tg68tst.sdr_data[5]
io_sdram_data[6] <> virtualtoplevel:tg68tst.sdr_data[6]
io_sdram_data[7] <> virtualtoplevel:tg68tst.sdr_data[7]
io_sdram_data[8] <> virtualtoplevel:tg68tst.sdr_data[8]
io_sdram_data[9] <> virtualtoplevel:tg68tst.sdr_data[9]
io_sdram_data[10] <> virtualtoplevel:tg68tst.sdr_data[10]
io_sdram_data[11] <> virtualtoplevel:tg68tst.sdr_data[11]
io_sdram_data[12] <> virtualtoplevel:tg68tst.sdr_data[12]
io_sdram_data[13] <> virtualtoplevel:tg68tst.sdr_data[13]
io_sdram_data[14] <> virtualtoplevel:tg68tst.sdr_data[14]
io_sdram_data[15] <> virtualtoplevel:tg68tst.sdr_data[15]
o_sdram_ba[0] <= virtualtoplevel:tg68tst.sdr_ba[0]
o_sdram_ba[1] <= virtualtoplevel:tg68tst.sdr_ba[1]
o_sdram_cke <= virtualtoplevel:tg68tst.sdr_cke
o_sdram_cs << virtualtoplevel:tg68tst.sdr_cs
o_sdram_we <= virtualtoplevel:tg68tst.sdr_we
o_sdram_cas <= virtualtoplevel:tg68tst.sdr_cas
o_sdram_ras <= virtualtoplevel:tg68tst.sdr_ras
o_sdram_ldqm <= virtualtoplevel:tg68tst.sdr_dqm[0]
o_sdram_udqm <= virtualtoplevel:tg68tst.sdr_dqm[1]
o_vga_red[0] <= video_vga_dither:mydither.oRed[0]
o_vga_red[1] <= video_vga_dither:mydither.oRed[1]
o_vga_green[0] <= video_vga_dither:mydither.oGreen[0]
o_vga_green[1] <= video_vga_dither:mydither.oGreen[1]
o_vga_blue[0] <= video_vga_dither:mydither.oBlue[0]
o_vga_blue[1] <= video_vga_dither:mydither.oBlue[1]
o_vga_hsync << virtualtoplevel:tg68tst.vga_hsync
o_vga_vsync << virtualtoplevel:tg68tst.vga_vsync
ps2k_clk <> ps2k_clk
ps2k_dat <> ps2k_dat
ps2m_clk <> ps2m_clk
ps2m_dat <> ps2m_dat
aud_l <= hybrid_pwm_sd:audio2:leftsd.dout
aud_r <= hybrid_pwm_sd:audio2:rightsd.dout
rs232_rxd => virtualtoplevel:tg68tst.rxd
rs232_txd <= virtualtoplevel:tg68tst.txd
n_cts => ~NO_FANOUT~
n_rts <= <GND>
sd_cs <= virtualtoplevel:tg68tst.spi_cs
sd_miso => virtualtoplevel:tg68tst.spi_miso
sd_mosi <= virtualtoplevel:tg68tst.spi_mosi
sd_clk <= virtualtoplevel:tg68tst.spi_clk
IO_PIN[15] <= <GND>
IO_PIN[16] <= <GND>
IO_PIN[17] <= <GND>
IO_PIN[18] <= <GND>
IO_PIN[19] <= <GND>
IO_PIN[20] <= <GND>
IO_PIN[21] <= <GND>
IO_PIN[22] <= <GND>
IO_PIN[23] <= <GND>
IO_PIN[24] <= <GND>
IO_PIN[25] <= <GND>
IO_PIN[26] <= <GND>
IO_PIN[27] <= <GND>
IO_PIN[28] <= <GND>
IO_PIN[29] <= <GND>
IO_PIN[30] <= <GND>
IO_PIN[31] <= <GND>
IO_PIN[32] <= <GND>
IO_PIN[33] <= <GND>
IO_PIN[34] <= <GND>
IO_PIN[35] <= <GND>
IO_PIN[36] <= <GND>
IO_PIN[37] <= <GND>
IO_PIN[38] <= <GND>
IO_PIN[39] <= <GND>
IO_PIN[40] <= <GND>
IO_PIN[41] <= <GND>
IO_PIN[42] <= <GND>
IO_PIN[43] <= <GND>
IO_PIN[44] <= <GND>
IO_PIN[45] <= <GND>
IO_PIN[46] <= IO_PIN[46].DB_MAX_OUTPUT_PORT_TYPE
IO_PIN[47] <= IO_PIN[47].DB_MAX_OUTPUT_PORT_TYPE
IO_PIN[48] <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sramData[0] <> <UNC>
sramData[1] <> <UNC>
sramData[2] <> <UNC>
sramData[3] <> <UNC>
sramData[4] <> <UNC>
sramData[5] <> <UNC>
sramData[6] <> <UNC>
sramData[7] <> <UNC>
sramAddress[0] <= <GND>
sramAddress[1] <= <GND>
sramAddress[2] <= <GND>
sramAddress[3] <= <GND>
sramAddress[4] <= <GND>
sramAddress[5] <= <GND>
sramAddress[6] <= <GND>
sramAddress[7] <= <GND>
sramAddress[8] <= <GND>
sramAddress[9] <= <GND>
sramAddress[10] <= <GND>
sramAddress[11] <= <GND>
sramAddress[12] <= <GND>
sramAddress[13] <= <GND>
sramAddress[14] <= <GND>
sramAddress[15] <= <GND>
sramAddress[16] <= <GND>
sramAddress[17] <= <GND>
sramAddress[18] <= <GND>
sramAddress[19] <= <GND>
n_sRamWE <= <VCC>
n_sRamCS <= <VCC>
n_sRamOE <= <VCC>
power_button => poweronreset:myw_reset.power_button
power_hold <= poweronreset:myw_reset.power_hold
leds[0] <= statusleds_pwm:myleds.leds_out[0]
leds[1] <= statusleds_pwm:myleds.leds_out[1]
leds[2] <= statusleds_pwm:myleds.leds_out[2]
leds[3] <= statusleds_pwm:myleds.leds_out[3]


|C4BoardToplevel|Clock_50to100:mypll
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|C4BoardToplevel|Clock_50to100:mypll|altpll:altpll_component
inclk[0] => Clock_50to100_altpll:auto_generated.inclk[0]
inclk[1] => Clock_50to100_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => Clock_50to100_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= Clock_50to100_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|C4BoardToplevel|Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|statusleds_pwm:myleds
clk => leds_out[0]~reg0.CLK
clk => leds_out[1]~reg0.CLK
clk => leds_out[2]~reg0.CLK
clk => leds_out[3]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
power_led[0] => LessThan0.IN6
power_led[1] => LessThan0.IN5
power_led[2] => LessThan0.IN4
power_led[3] => LessThan0.IN3
power_led[4] => LessThan0.IN2
power_led[5] => LessThan0.IN1
disk_led[0] => LessThan1.IN6
disk_led[1] => LessThan1.IN5
disk_led[2] => LessThan1.IN4
disk_led[3] => LessThan1.IN3
disk_led[4] => LessThan1.IN2
disk_led[5] => LessThan1.IN1
net_led[0] => LessThan2.IN6
net_led[1] => LessThan2.IN5
net_led[2] => LessThan2.IN4
net_led[3] => LessThan2.IN3
net_led[4] => LessThan2.IN2
net_led[5] => LessThan2.IN1
odd_led[0] => LessThan3.IN6
odd_led[1] => LessThan3.IN5
odd_led[2] => LessThan3.IN4
odd_led[3] => LessThan3.IN3
odd_led[4] => LessThan3.IN2
odd_led[5] => LessThan3.IN1
leds_out[0] <= leds_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds_out[1] <= leds_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds_out[2] <= leds_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds_out[3] <= leds_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|poweronreset:myw_reset
clk => debounce:mydb.clk
clk => power_hold~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => power_cut.CLK
clk => reset_out~reg0.CLK
clk => debounce:mydb2.clk
reset_button => debounce:mydb.signal_in
reset_out <= reset_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_button => debounce:mydb2.signal_in
power_hold <= power_hold~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|poweronreset:myw_reset|debounce:mydb
clk => debtemp.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => signal_out~reg0.CLK
clk => regin.CLK
signal_in => regin.DATAIN
signal_out <= signal_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|poweronreset:myw_reset|debounce:mydb2
clk => debtemp.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => signal_out~reg0.CLK
clk => regin.CLK
signal_in => regin.DATAIN
signal_out <= signal_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|video_vga_dither:mydither
clk => blue[6].CLK
clk => blue[7].CLK
clk => green[6].CLK
clk => green[7].CLK
clk => red[6].CLK
clk => red[7].CLK
clk => dither[0].CLK
clk => dither[1].CLK
clk => dither[2].CLK
clk => dither[3].CLK
clk => dither[4].CLK
clk => dither[5].CLK
clk => dither[6].CLK
clk => dither[7].CLK
clk => prevvsync.CLK
clk => field.CLK
clk => prevhsync.CLK
clk => row.CLK
clk => vid_ena_d.CLK
clk => vid_ena_d2.CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
hsync => process_0.IN1
hsync => prevhsync.DATAIN
vsync => process_0.IN1
vsync => prevvsync.DATAIN
vid_ena => vid_ena_d2.DATAIN
iRed[0] => Add1.IN8
iRed[1] => Add1.IN7
iRed[2] => Add1.IN6
iRed[3] => Add1.IN5
iRed[4] => Add1.IN4
iRed[5] => Add1.IN3
iRed[6] => Equal0.IN3
iRed[6] => Add1.IN2
iRed[6] => red.DATAB
iRed[7] => Equal0.IN2
iRed[7] => Add1.IN1
iRed[7] => red.DATAB
iGreen[0] => Add2.IN8
iGreen[1] => Add2.IN7
iGreen[2] => Add2.IN6
iGreen[3] => Add2.IN5
iGreen[4] => Add2.IN4
iGreen[5] => Add2.IN3
iGreen[6] => Equal1.IN3
iGreen[6] => Add2.IN2
iGreen[6] => green.DATAB
iGreen[7] => Equal1.IN2
iGreen[7] => Add2.IN1
iGreen[7] => green.DATAB
iBlue[0] => Add3.IN8
iBlue[1] => Add3.IN7
iBlue[2] => Add3.IN6
iBlue[3] => Add3.IN5
iBlue[4] => Add3.IN4
iBlue[5] => Add3.IN3
iBlue[6] => Equal2.IN3
iBlue[6] => Add3.IN2
iBlue[6] => blue.DATAB
iBlue[7] => Equal2.IN2
iBlue[7] => Add3.IN1
iBlue[7] => blue.DATAB
oRed[0] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst
clk => debounce:ps2m_db.clk
clk => vga_reg_addr[0].CLK
clk => vga_reg_addr[1].CLK
clk => vga_reg_addr[2].CLK
clk => vga_reg_addr[3].CLK
clk => vga_reg_addr[4].CLK
clk => vga_reg_addr[5].CLK
clk => vga_reg_addr[6].CLK
clk => vga_reg_addr[7].CLK
clk => vga_reg_addr[8].CLK
clk => vga_reg_addr[9].CLK
clk => vga_reg_addr[10].CLK
clk => vga_reg_addr[11].CLK
clk => cpu_datain[0].CLK
clk => cpu_datain[1].CLK
clk => cpu_datain[2].CLK
clk => cpu_datain[3].CLK
clk => cpu_datain[4].CLK
clk => cpu_datain[5].CLK
clk => cpu_datain[6].CLK
clk => cpu_datain[7].CLK
clk => cpu_datain[8].CLK
clk => cpu_datain[9].CLK
clk => cpu_datain[10].CLK
clk => cpu_datain[11].CLK
clk => cpu_datain[12].CLK
clk => cpu_datain[13].CLK
clk => cpu_datain[14].CLK
clk => cpu_datain[15].CLK
clk => cpu_clkena.CLK
clk => vga_ackback.CLK
clk => rom_we_n.CLK
clk => audio_reg_req.CLK
clk => per_reg_req.CLK
clk => per_reg_rw.CLK
clk => vga_reg_req.CLK
clk => vga_reg_rw.CLK
clk => int_ack.CLK
clk => vga_reg_datain[0].CLK
clk => vga_reg_datain[1].CLK
clk => vga_reg_datain[2].CLK
clk => vga_reg_datain[3].CLK
clk => vga_reg_datain[4].CLK
clk => vga_reg_datain[5].CLK
clk => vga_reg_datain[6].CLK
clk => vga_reg_datain[7].CLK
clk => vga_reg_datain[8].CLK
clk => vga_reg_datain[9].CLK
clk => vga_reg_datain[10].CLK
clk => vga_reg_datain[11].CLK
clk => vga_reg_datain[12].CLK
clk => vga_reg_datain[13].CLK
clk => vga_reg_datain[14].CLK
clk => vga_reg_datain[15].CLK
clk => reset.CLK
clk => debounce:ps2k_db.clk
clk => tg68kdotc_kernel:myTG68.clk
clk => peripheral_controller:myperipheral.clk
clk => prgstate~11.DATAIN
clk_fast => interrupt_controller:myint.clk
clk_fast => vga_ack_d.CLK
clk_fast => fast_prgstate.CLK
clk_fast => req_pending.CLK
clk_fast => cpu_r_w_r.CLK
clk_fast => cpu_lds_r.CLK
clk_fast => cpu_uds_r.CLK
clk_fast => cpu_addr_r[0].CLK
clk_fast => cpu_addr_r[1].CLK
clk_fast => cpu_addr_r[2].CLK
clk_fast => cpu_addr_r[3].CLK
clk_fast => cpu_addr_r[4].CLK
clk_fast => cpu_addr_r[5].CLK
clk_fast => cpu_addr_r[6].CLK
clk_fast => cpu_addr_r[7].CLK
clk_fast => cpu_addr_r[8].CLK
clk_fast => cpu_addr_r[9].CLK
clk_fast => cpu_addr_r[10].CLK
clk_fast => cpu_addr_r[11].CLK
clk_fast => cpu_addr_r[12].CLK
clk_fast => cpu_addr_r[13].CLK
clk_fast => cpu_addr_r[14].CLK
clk_fast => cpu_addr_r[15].CLK
clk_fast => cpu_addr_r[16].CLK
clk_fast => cpu_addr_r[17].CLK
clk_fast => cpu_addr_r[18].CLK
clk_fast => cpu_addr_r[19].CLK
clk_fast => cpu_addr_r[20].CLK
clk_fast => cpu_addr_r[21].CLK
clk_fast => cpu_addr_r[22].CLK
clk_fast => cpu_addr_r[23].CLK
clk_fast => cpu_addr_r[24].CLK
clk_fast => cpu_addr_r[25].CLK
clk_fast => cpu_addr_r[26].CLK
clk_fast => cpu_addr_r[27].CLK
clk_fast => cpu_addr_r[28].CLK
clk_fast => cpu_addr_r[29].CLK
clk_fast => cpu_addr_r[30].CLK
clk_fast => cpu_addr_r[31].CLK
clk_fast => cpu_dataout_r[0].CLK
clk_fast => cpu_dataout_r[1].CLK
clk_fast => cpu_dataout_r[2].CLK
clk_fast => cpu_dataout_r[3].CLK
clk_fast => cpu_dataout_r[4].CLK
clk_fast => cpu_dataout_r[5].CLK
clk_fast => cpu_dataout_r[6].CLK
clk_fast => cpu_dataout_r[7].CLK
clk_fast => cpu_dataout_r[8].CLK
clk_fast => cpu_dataout_r[9].CLK
clk_fast => cpu_dataout_r[10].CLK
clk_fast => cpu_dataout_r[11].CLK
clk_fast => cpu_dataout_r[12].CLK
clk_fast => cpu_dataout_r[13].CLK
clk_fast => cpu_dataout_r[14].CLK
clk_fast => cpu_dataout_r[15].CLK
clk_fast => sdbootstrap_rom:mybootrom.clk
clk_fast => sdram:mysdram.sysclk
clk_fast => dmacache:mydmacache.clk
clk_fast => vga_controller:myvga.clk
clk_fast => sound_wrapper:myaudio.clk
reset_in => reset.IN1
reset_in => comb.IN1
reset_in => sdram:mysdram.reset
vga_red[0] <= vga_controller:myvga.red[0]
vga_red[1] <= vga_controller:myvga.red[1]
vga_red[2] <= vga_controller:myvga.red[2]
vga_red[3] <= vga_controller:myvga.red[3]
vga_red[4] <= vga_controller:myvga.red[4]
vga_red[5] <= vga_controller:myvga.red[5]
vga_red[6] <= vga_controller:myvga.red[6]
vga_red[7] <= vga_controller:myvga.red[7]
vga_green[0] <= vga_controller:myvga.green[0]
vga_green[1] <= vga_controller:myvga.green[1]
vga_green[2] <= vga_controller:myvga.green[2]
vga_green[3] <= vga_controller:myvga.green[3]
vga_green[4] <= vga_controller:myvga.green[4]
vga_green[5] <= vga_controller:myvga.green[5]
vga_green[6] <= vga_controller:myvga.green[6]
vga_green[7] <= vga_controller:myvga.green[7]
vga_blue[0] <= vga_controller:myvga.blue[0]
vga_blue[1] <= vga_controller:myvga.blue[1]
vga_blue[2] <= vga_controller:myvga.blue[2]
vga_blue[3] <= vga_controller:myvga.blue[3]
vga_blue[4] <= vga_controller:myvga.blue[4]
vga_blue[5] <= vga_controller:myvga.blue[5]
vga_blue[6] <= vga_controller:myvga.blue[6]
vga_blue[7] <= vga_controller:myvga.blue[7]
vga_hsync <= vga_controller:myvga.hsync
vga_vsync <= vga_controller:myvga.vsync
vga_window <= vga_controller:myvga.vga_window
sdr_data[0] <> sdram:mysdram.sdata[0]
sdr_data[1] <> sdram:mysdram.sdata[1]
sdr_data[2] <> sdram:mysdram.sdata[2]
sdr_data[3] <> sdram:mysdram.sdata[3]
sdr_data[4] <> sdram:mysdram.sdata[4]
sdr_data[5] <> sdram:mysdram.sdata[5]
sdr_data[6] <> sdram:mysdram.sdata[6]
sdr_data[7] <> sdram:mysdram.sdata[7]
sdr_data[8] <> sdram:mysdram.sdata[8]
sdr_data[9] <> sdram:mysdram.sdata[9]
sdr_data[10] <> sdram:mysdram.sdata[10]
sdr_data[11] <> sdram:mysdram.sdata[11]
sdr_data[12] <> sdram:mysdram.sdata[12]
sdr_data[13] <> sdram:mysdram.sdata[13]
sdr_data[14] <> sdram:mysdram.sdata[14]
sdr_data[15] <> sdram:mysdram.sdata[15]
sdr_addr[0] <= sdram:mysdram.sdaddr[0]
sdr_addr[1] <= sdram:mysdram.sdaddr[1]
sdr_addr[2] <= sdram:mysdram.sdaddr[2]
sdr_addr[3] <= sdram:mysdram.sdaddr[3]
sdr_addr[4] <= sdram:mysdram.sdaddr[4]
sdr_addr[5] <= sdram:mysdram.sdaddr[5]
sdr_addr[6] <= sdram:mysdram.sdaddr[6]
sdr_addr[7] <= sdram:mysdram.sdaddr[7]
sdr_addr[8] <= sdram:mysdram.sdaddr[8]
sdr_addr[9] <= sdram:mysdram.sdaddr[9]
sdr_addr[10] <= sdram:mysdram.sdaddr[10]
sdr_addr[11] <= sdram:mysdram.sdaddr[11]
sdr_addr[12] <= sdram:mysdram.sdaddr[12]
sdr_dqm[0] <= sdram:mysdram.dqm[0]
sdr_dqm[1] <= sdram:mysdram.dqm[1]
sdr_we <= sdram:mysdram.sd_we
sdr_cas <= sdram:mysdram.sd_cas
sdr_ras <= sdram:mysdram.sd_ras
sdr_cs <= sdram:mysdram.sd_cs
sdr_ba[0] <= sdram:mysdram.ba[0]
sdr_ba[1] <= sdram:mysdram.ba[1]
sdr_cke <= <VCC>
rxd => peripheral_controller:myperipheral.uart_rxd
txd <= peripheral_controller:myperipheral.uart_txd
ps2k_clk_in => debounce:ps2k_db.signal_in
ps2k_clk_in => peripheral_controller:myperipheral.ps2k_clk_in
ps2k_dat_in => peripheral_controller:myperipheral.ps2k_dat_in
ps2k_clk_out <= peripheral_controller:myperipheral.ps2k_clk_out
ps2k_dat_out <= peripheral_controller:myperipheral.ps2k_dat_out
ps2m_clk_in => debounce:ps2m_db.signal_in
ps2m_clk_in => peripheral_controller:myperipheral.ps2m_clk_in
ps2m_dat_in => peripheral_controller:myperipheral.ps2m_dat_in
ps2m_clk_out <= peripheral_controller:myperipheral.ps2m_clk_out
ps2m_dat_out <= peripheral_controller:myperipheral.ps2m_dat_out
spi_cs <= peripheral_controller:myperipheral.spi_cs
spi_miso => peripheral_controller:myperipheral.miso
spi_mosi <= peripheral_controller:myperipheral.mosi
spi_clk <= peripheral_controller:myperipheral.spiclk_out
audio_l[0] <= sound_wrapper:myaudio.audio_l[0]
audio_l[1] <= sound_wrapper:myaudio.audio_l[1]
audio_l[2] <= sound_wrapper:myaudio.audio_l[2]
audio_l[3] <= sound_wrapper:myaudio.audio_l[3]
audio_l[4] <= sound_wrapper:myaudio.audio_l[4]
audio_l[5] <= sound_wrapper:myaudio.audio_l[5]
audio_l[6] <= sound_wrapper:myaudio.audio_l[6]
audio_l[7] <= sound_wrapper:myaudio.audio_l[7]
audio_l[8] <= sound_wrapper:myaudio.audio_l[8]
audio_l[9] <= sound_wrapper:myaudio.audio_l[9]
audio_l[10] <= sound_wrapper:myaudio.audio_l[10]
audio_l[11] <= sound_wrapper:myaudio.audio_l[11]
audio_l[12] <= sound_wrapper:myaudio.audio_l[12]
audio_l[13] <= sound_wrapper:myaudio.audio_l[13]
audio_l[14] <= sound_wrapper:myaudio.audio_l[14]
audio_l[15] <= sound_wrapper:myaudio.audio_l[15]
audio_r[0] <= sound_wrapper:myaudio.audio_r[0]
audio_r[1] <= sound_wrapper:myaudio.audio_r[1]
audio_r[2] <= sound_wrapper:myaudio.audio_r[2]
audio_r[3] <= sound_wrapper:myaudio.audio_r[3]
audio_r[4] <= sound_wrapper:myaudio.audio_r[4]
audio_r[5] <= sound_wrapper:myaudio.audio_r[5]
audio_r[6] <= sound_wrapper:myaudio.audio_r[6]
audio_r[7] <= sound_wrapper:myaudio.audio_r[7]
audio_r[8] <= sound_wrapper:myaudio.audio_r[8]
audio_r[9] <= sound_wrapper:myaudio.audio_r[9]
audio_r[10] <= sound_wrapper:myaudio.audio_r[10]
audio_r[11] <= sound_wrapper:myaudio.audio_r[11]
audio_r[12] <= sound_wrapper:myaudio.audio_r[12]
audio_r[13] <= sound_wrapper:myaudio.audio_r[13]
audio_r[14] <= sound_wrapper:myaudio.audio_r[14]
audio_r[15] <= sound_wrapper:myaudio.audio_r[15]
gpio_in[0] => peripheral_controller:myperipheral.gpio_in[0]
gpio_in[1] => peripheral_controller:myperipheral.gpio_in[1]
gpio_in[2] => peripheral_controller:myperipheral.gpio_in[2]
gpio_in[3] => peripheral_controller:myperipheral.gpio_in[3]
gpio_in[4] => peripheral_controller:myperipheral.gpio_in[4]
gpio_in[5] => peripheral_controller:myperipheral.gpio_in[5]
gpio_in[6] => peripheral_controller:myperipheral.gpio_in[6]
gpio_in[7] => peripheral_controller:myperipheral.gpio_in[7]
gpio_in[8] => peripheral_controller:myperipheral.gpio_in[8]
gpio_in[9] => peripheral_controller:myperipheral.gpio_in[9]
gpio_in[10] => peripheral_controller:myperipheral.gpio_in[10]
gpio_in[11] => peripheral_controller:myperipheral.gpio_in[11]
gpio_in[12] => peripheral_controller:myperipheral.gpio_in[12]
gpio_in[13] => peripheral_controller:myperipheral.gpio_in[13]
gpio_in[14] => peripheral_controller:myperipheral.gpio_in[14]
gpio_in[15] => peripheral_controller:myperipheral.gpio_in[15]
gpio_out[0] <= peripheral_controller:myperipheral.gpio_out[0]
gpio_out[1] <= peripheral_controller:myperipheral.gpio_out[1]
gpio_out[2] <= peripheral_controller:myperipheral.gpio_out[2]
gpio_out[3] <= peripheral_controller:myperipheral.gpio_out[3]
gpio_out[4] <= peripheral_controller:myperipheral.gpio_out[4]
gpio_out[5] <= peripheral_controller:myperipheral.gpio_out[5]
gpio_out[6] <= peripheral_controller:myperipheral.gpio_out[6]
gpio_out[7] <= peripheral_controller:myperipheral.gpio_out[7]
gpio_out[8] <= peripheral_controller:myperipheral.gpio_out[8]
gpio_out[9] <= peripheral_controller:myperipheral.gpio_out[9]
gpio_out[10] <= peripheral_controller:myperipheral.gpio_out[10]
gpio_out[11] <= peripheral_controller:myperipheral.gpio_out[11]
gpio_out[12] <= peripheral_controller:myperipheral.gpio_out[12]
gpio_out[13] <= peripheral_controller:myperipheral.gpio_out[13]
gpio_out[14] <= peripheral_controller:myperipheral.gpio_out[14]
gpio_out[15] <= peripheral_controller:myperipheral.gpio_out[15]
hex[0] <= peripheral_controller:myperipheral.hex[0]
hex[1] <= peripheral_controller:myperipheral.hex[1]
hex[2] <= peripheral_controller:myperipheral.hex[2]
hex[3] <= peripheral_controller:myperipheral.hex[3]
hex[4] <= peripheral_controller:myperipheral.hex[4]
hex[5] <= peripheral_controller:myperipheral.hex[5]
hex[6] <= peripheral_controller:myperipheral.hex[6]
hex[7] <= peripheral_controller:myperipheral.hex[7]
hex[8] <= peripheral_controller:myperipheral.hex[8]
hex[9] <= peripheral_controller:myperipheral.hex[9]
hex[10] <= peripheral_controller:myperipheral.hex[10]
hex[11] <= peripheral_controller:myperipheral.hex[11]
hex[12] <= peripheral_controller:myperipheral.hex[12]
hex[13] <= peripheral_controller:myperipheral.hex[13]
hex[14] <= peripheral_controller:myperipheral.hex[14]
hex[15] <= peripheral_controller:myperipheral.hex[15]


|C4BoardToplevel|VirtualToplevel:tg68tst|debounce:ps2m_db
clk => debtemp.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => signal_out~reg0.CLK
clk => regin.CLK
signal_in => regin.DATAIN
signal_out <= signal_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|debounce:ps2k_db
clk => debtemp.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => signal_out~reg0.CLK
clk => regin.CLK
signal_in => regin.DATAIN
signal_out <= signal_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|interrupt_controller:myint
clk => int_out[0]~reg0.CLK
clk => int_out[1]~reg0.CLK
clk => int_out[2]~reg0.CLK
clk => pending[0].CLK
clk => pending[1].CLK
clk => pending[2].CLK
clk => pending[3].CLK
clk => pending[4].CLK
clk => pending[5].CLK
clk => pending[6].CLK
reset => int_out[0]~reg0.PRESET
reset => int_out[1]~reg0.PRESET
reset => int_out[2]~reg0.PRESET
reset => pending[0].ACLR
reset => pending[1].ACLR
reset => pending[2].ACLR
reset => pending[3].ACLR
reset => pending[4].ACLR
reset => pending[5].ACLR
reset => pending[6].ACLR
int1 => pending.OUTPUTSELECT
int2 => pending.OUTPUTSELECT
int3 => pending.OUTPUTSELECT
int4 => pending.OUTPUTSELECT
int5 => pending.OUTPUTSELECT
int6 => pending.OUTPUTSELECT
int7 => pending.OUTPUTSELECT
int_out[0] <= int_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_out[1] <= int_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
int_out[2] <= int_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack => int_out.OUTPUTSELECT
ack => int_out.OUTPUTSELECT
ack => int_out.OUTPUTSELECT
ack => pending.OUTPUTSELECT
ack => pending.OUTPUTSELECT
ack => pending.OUTPUTSELECT
ack => pending.OUTPUTSELECT
ack => pending.OUTPUTSELECT
ack => pending.OUTPUTSELECT
ack => pending.OUTPUTSELECT


|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68
clk => TG68K_ALU:ALU.clk
clk => regfile~36.CLK
clk => regfile~0.CLK
clk => regfile~1.CLK
clk => regfile~2.CLK
clk => regfile~3.CLK
clk => regfile~4.CLK
clk => regfile~5.CLK
clk => regfile~6.CLK
clk => regfile~7.CLK
clk => regfile~8.CLK
clk => regfile~9.CLK
clk => regfile~10.CLK
clk => regfile~11.CLK
clk => regfile~12.CLK
clk => regfile~13.CLK
clk => regfile~14.CLK
clk => regfile~15.CLK
clk => regfile~16.CLK
clk => regfile~17.CLK
clk => regfile~18.CLK
clk => regfile~19.CLK
clk => regfile~20.CLK
clk => regfile~21.CLK
clk => regfile~22.CLK
clk => regfile~23.CLK
clk => regfile~24.CLK
clk => regfile~25.CLK
clk => regfile~26.CLK
clk => regfile~27.CLK
clk => regfile~28.CLK
clk => regfile~29.CLK
clk => regfile~30.CLK
clk => regfile~31.CLK
clk => regfile~32.CLK
clk => regfile~33.CLK
clk => regfile~34.CLK
clk => regfile~35.CLK
clk => sndOPC[0].CLK
clk => sndOPC[1].CLK
clk => sndOPC[2].CLK
clk => sndOPC[3].CLK
clk => sndOPC[4].CLK
clk => sndOPC[5].CLK
clk => sndOPC[6].CLK
clk => sndOPC[7].CLK
clk => sndOPC[8].CLK
clk => sndOPC[9].CLK
clk => sndOPC[10].CLK
clk => sndOPC[11].CLK
clk => sndOPC[12].CLK
clk => sndOPC[13].CLK
clk => sndOPC[14].CLK
clk => sndOPC[15].CLK
clk => movem_actiond.CLK
clk => CACR[0].CLK
clk => CACR[1].CLK
clk => CACR[2].CLK
clk => CACR[3].CLK
clk => VBR[0].CLK
clk => VBR[1].CLK
clk => VBR[2].CLK
clk => VBR[3].CLK
clk => VBR[4].CLK
clk => VBR[5].CLK
clk => VBR[6].CLK
clk => VBR[7].CLK
clk => VBR[8].CLK
clk => VBR[9].CLK
clk => VBR[10].CLK
clk => VBR[11].CLK
clk => VBR[12].CLK
clk => VBR[13].CLK
clk => VBR[14].CLK
clk => VBR[15].CLK
clk => VBR[16].CLK
clk => VBR[17].CLK
clk => VBR[18].CLK
clk => VBR[19].CLK
clk => VBR[20].CLK
clk => VBR[21].CLK
clk => VBR[22].CLK
clk => VBR[23].CLK
clk => VBR[24].CLK
clk => VBR[25].CLK
clk => VBR[26].CLK
clk => VBR[27].CLK
clk => VBR[28].CLK
clk => VBR[29].CLK
clk => VBR[30].CLK
clk => VBR[31].CLK
clk => trapd.CLK
clk => make_trace.CLK
clk => preSVmode.CLK
clk => SVmode.CLK
clk => FC[2]~reg0.CLK
clk => FlagsSR[0].CLK
clk => FlagsSR[1].CLK
clk => FlagsSR[2].CLK
clk => FlagsSR[3].CLK
clk => FlagsSR[4].CLK
clk => FlagsSR[5].CLK
clk => FlagsSR[6].CLK
clk => FlagsSR[7].CLK
clk => exec_tas.CLK
clk => exec[0].CLK
clk => exec[1].CLK
clk => exec[2].CLK
clk => exec[3].CLK
clk => exec[4].CLK
clk => exec[5].CLK
clk => exec[6].CLK
clk => exec[7].CLK
clk => exec[8].CLK
clk => exec[9].CLK
clk => exec[10].CLK
clk => exec[11].CLK
clk => exec[12].CLK
clk => exec[13].CLK
clk => exec[14].CLK
clk => exec[15].CLK
clk => exec[16].CLK
clk => exec[17].CLK
clk => exec[18].CLK
clk => exec[19].CLK
clk => exec[20].CLK
clk => exec[21].CLK
clk => exec[22].CLK
clk => exec[23].CLK
clk => exec[24].CLK
clk => exec[25].CLK
clk => exec[26].CLK
clk => exec[27].CLK
clk => exec[28].CLK
clk => exec[29].CLK
clk => exec[30].CLK
clk => exec[31].CLK
clk => exec[32].CLK
clk => exec[33].CLK
clk => exec[34].CLK
clk => exec[35].CLK
clk => exec[36].CLK
clk => exec[37].CLK
clk => exec[38].CLK
clk => exec[39].CLK
clk => exec[40].CLK
clk => exec[41].CLK
clk => exec[42].CLK
clk => exec[43].CLK
clk => exec[44].CLK
clk => exec[45].CLK
clk => exec[46].CLK
clk => exec[47].CLK
clk => exec[48].CLK
clk => exec[49].CLK
clk => exec[50].CLK
clk => exec[51].CLK
clk => exec[52].CLK
clk => exec[53].CLK
clk => exec[54].CLK
clk => exec[55].CLK
clk => exec[56].CLK
clk => exec[57].CLK
clk => exec[58].CLK
clk => exec[59].CLK
clk => exec[60].CLK
clk => exec[61].CLK
clk => exec[62].CLK
clk => exec[63].CLK
clk => exec[64].CLK
clk => exec[65].CLK
clk => exec[66].CLK
clk => exec[67].CLK
clk => exec[68].CLK
clk => exec[69].CLK
clk => exec[70].CLK
clk => exec[71].CLK
clk => exec[72].CLK
clk => exec[73].CLK
clk => exec[74].CLK
clk => exec[75].CLK
clk => exec[76].CLK
clk => exec[77].CLK
clk => PCbase.CLK
clk => trap_SR[0].CLK
clk => trap_SR[1].CLK
clk => trap_SR[2].CLK
clk => trap_SR[3].CLK
clk => trap_SR[4].CLK
clk => trap_SR[5].CLK
clk => trap_SR[6].CLK
clk => trap_SR[7].CLK
clk => nextpass.CLK
clk => brief[0].CLK
clk => brief[1].CLK
clk => brief[2].CLK
clk => brief[3].CLK
clk => brief[4].CLK
clk => brief[5].CLK
clk => brief[6].CLK
clk => brief[7].CLK
clk => brief[8].CLK
clk => brief[9].CLK
clk => brief[10].CLK
clk => brief[11].CLK
clk => brief[12].CLK
clk => brief[13].CLK
clk => brief[14].CLK
clk => brief[15].CLK
clk => rot_bits[0].CLK
clk => rot_bits[1].CLK
clk => oddout.CLK
clk => wbmemmask[0].CLK
clk => wbmemmask[1].CLK
clk => wbmemmask[2].CLK
clk => wbmemmask[3].CLK
clk => wbmemmask[4].CLK
clk => wbmemmask[5].CLK
clk => FC[0]~reg0.CLK
clk => FC[1]~reg0.CLK
clk => alu_bf_loffset[0].CLK
clk => alu_bf_loffset[1].CLK
clk => alu_bf_loffset[2].CLK
clk => alu_bf_loffset[3].CLK
clk => alu_bf_loffset[4].CLK
clk => alu_bf_shift[0].CLK
clk => alu_bf_shift[1].CLK
clk => alu_bf_shift[2].CLK
clk => alu_bf_shift[3].CLK
clk => alu_bf_shift[4].CLK
clk => alu_bf_shift[5].CLK
clk => alu_width[0].CLK
clk => alu_width[1].CLK
clk => alu_width[2].CLK
clk => alu_width[3].CLK
clk => alu_width[4].CLK
clk => alu_width[5].CLK
clk => IPL_vec[0].CLK
clk => IPL_vec[1].CLK
clk => IPL_vec[2].CLK
clk => IPL_vec[3].CLK
clk => IPL_vec[4].CLK
clk => IPL_vec[5].CLK
clk => IPL_vec[6].CLK
clk => IPL_vec[7].CLK
clk => rIPL_nr[0].CLK
clk => rIPL_nr[1].CLK
clk => rIPL_nr[2].CLK
clk => exe_opcode[0].CLK
clk => exe_opcode[1].CLK
clk => exe_opcode[2].CLK
clk => exe_opcode[3].CLK
clk => exe_opcode[4].CLK
clk => exe_opcode[5].CLK
clk => exe_opcode[6].CLK
clk => exe_opcode[7].CLK
clk => exe_opcode[8].CLK
clk => exe_opcode[9].CLK
clk => exe_opcode[10].CLK
clk => exe_opcode[11].CLK
clk => exe_opcode[12].CLK
clk => exe_opcode[13].CLK
clk => exe_opcode[14].CLK
clk => exe_opcode[15].CLK
clk => exe_datatype[0].CLK
clk => exe_datatype[1].CLK
clk => memread[0].CLK
clk => memread[1].CLK
clk => memmask[0].CLK
clk => memmask[1].CLK
clk => memmask[2].CLK
clk => memmask[3].CLK
clk => memmask[4].CLK
clk => memmask[5].CLK
clk => Suppress_Base.CLK
clk => writePCbig.CLK
clk => trap_trace.CLK
clk => rot_cnt[0].CLK
clk => rot_cnt[1].CLK
clk => rot_cnt[2].CLK
clk => rot_cnt[3].CLK
clk => rot_cnt[4].CLK
clk => rot_cnt[5].CLK
clk => stop.CLK
clk => execOPC.CLK
clk => TG68_PC_word.CLK
clk => endOPC.CLK
clk => decodeOPC.CLK
clk => TG68_PC[0].CLK
clk => TG68_PC[1].CLK
clk => TG68_PC[2].CLK
clk => TG68_PC[3].CLK
clk => TG68_PC[4].CLK
clk => TG68_PC[5].CLK
clk => TG68_PC[6].CLK
clk => TG68_PC[7].CLK
clk => TG68_PC[8].CLK
clk => TG68_PC[9].CLK
clk => TG68_PC[10].CLK
clk => TG68_PC[11].CLK
clk => TG68_PC[12].CLK
clk => TG68_PC[13].CLK
clk => TG68_PC[14].CLK
clk => TG68_PC[15].CLK
clk => TG68_PC[16].CLK
clk => TG68_PC[17].CLK
clk => TG68_PC[18].CLK
clk => TG68_PC[19].CLK
clk => TG68_PC[20].CLK
clk => TG68_PC[21].CLK
clk => TG68_PC[22].CLK
clk => TG68_PC[23].CLK
clk => TG68_PC[24].CLK
clk => TG68_PC[25].CLK
clk => TG68_PC[26].CLK
clk => TG68_PC[27].CLK
clk => TG68_PC[28].CLK
clk => TG68_PC[29].CLK
clk => TG68_PC[30].CLK
clk => TG68_PC[31].CLK
clk => last_opc_read[0].CLK
clk => last_opc_read[1].CLK
clk => last_opc_read[2].CLK
clk => last_opc_read[3].CLK
clk => last_opc_read[4].CLK
clk => last_opc_read[5].CLK
clk => last_opc_read[6].CLK
clk => last_opc_read[7].CLK
clk => last_opc_read[8].CLK
clk => last_opc_read[9].CLK
clk => last_opc_read[10].CLK
clk => last_opc_read[11].CLK
clk => last_opc_read[12].CLK
clk => last_opc_read[13].CLK
clk => last_opc_read[14].CLK
clk => last_opc_read[15].CLK
clk => interrupt.CLK
clk => trap_interrupt.CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => opcode[8].CLK
clk => opcode[9].CLK
clk => opcode[10].CLK
clk => opcode[11].CLK
clk => opcode[12].CLK
clk => opcode[13].CLK
clk => opcode[14].CLK
clk => opcode[15].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => memaddr[0].CLK
clk => memaddr[1].CLK
clk => memaddr[2].CLK
clk => memaddr[3].CLK
clk => memaddr[4].CLK
clk => memaddr[5].CLK
clk => memaddr[6].CLK
clk => memaddr[7].CLK
clk => memaddr[8].CLK
clk => memaddr[9].CLK
clk => memaddr[10].CLK
clk => memaddr[11].CLK
clk => memaddr[12].CLK
clk => memaddr[13].CLK
clk => memaddr[14].CLK
clk => memaddr[15].CLK
clk => memaddr[16].CLK
clk => memaddr[17].CLK
clk => memaddr[18].CLK
clk => memaddr[19].CLK
clk => memaddr[20].CLK
clk => memaddr[21].CLK
clk => memaddr[22].CLK
clk => memaddr[23].CLK
clk => memaddr[24].CLK
clk => memaddr[25].CLK
clk => memaddr[26].CLK
clk => memaddr[27].CLK
clk => memaddr[28].CLK
clk => memaddr[29].CLK
clk => memaddr[30].CLK
clk => memaddr[31].CLK
clk => memaddr_delta[0].CLK
clk => memaddr_delta[1].CLK
clk => memaddr_delta[2].CLK
clk => memaddr_delta[3].CLK
clk => memaddr_delta[4].CLK
clk => memaddr_delta[5].CLK
clk => memaddr_delta[6].CLK
clk => memaddr_delta[7].CLK
clk => memaddr_delta[8].CLK
clk => memaddr_delta[9].CLK
clk => memaddr_delta[10].CLK
clk => memaddr_delta[11].CLK
clk => memaddr_delta[12].CLK
clk => memaddr_delta[13].CLK
clk => memaddr_delta[14].CLK
clk => memaddr_delta[15].CLK
clk => memaddr_delta[16].CLK
clk => memaddr_delta[17].CLK
clk => memaddr_delta[18].CLK
clk => memaddr_delta[19].CLK
clk => memaddr_delta[20].CLK
clk => memaddr_delta[21].CLK
clk => memaddr_delta[22].CLK
clk => memaddr_delta[23].CLK
clk => memaddr_delta[24].CLK
clk => memaddr_delta[25].CLK
clk => memaddr_delta[26].CLK
clk => memaddr_delta[27].CLK
clk => memaddr_delta[28].CLK
clk => memaddr_delta[29].CLK
clk => memaddr_delta[30].CLK
clk => memaddr_delta[31].CLK
clk => use_base.CLK
clk => tmp_TG68_PC[0].CLK
clk => tmp_TG68_PC[1].CLK
clk => tmp_TG68_PC[2].CLK
clk => tmp_TG68_PC[3].CLK
clk => tmp_TG68_PC[4].CLK
clk => tmp_TG68_PC[5].CLK
clk => tmp_TG68_PC[6].CLK
clk => tmp_TG68_PC[7].CLK
clk => tmp_TG68_PC[8].CLK
clk => tmp_TG68_PC[9].CLK
clk => tmp_TG68_PC[10].CLK
clk => tmp_TG68_PC[11].CLK
clk => tmp_TG68_PC[12].CLK
clk => tmp_TG68_PC[13].CLK
clk => tmp_TG68_PC[14].CLK
clk => tmp_TG68_PC[15].CLK
clk => tmp_TG68_PC[16].CLK
clk => tmp_TG68_PC[17].CLK
clk => tmp_TG68_PC[18].CLK
clk => tmp_TG68_PC[19].CLK
clk => tmp_TG68_PC[20].CLK
clk => tmp_TG68_PC[21].CLK
clk => tmp_TG68_PC[22].CLK
clk => tmp_TG68_PC[23].CLK
clk => tmp_TG68_PC[24].CLK
clk => tmp_TG68_PC[25].CLK
clk => tmp_TG68_PC[26].CLK
clk => tmp_TG68_PC[27].CLK
clk => tmp_TG68_PC[28].CLK
clk => tmp_TG68_PC[29].CLK
clk => tmp_TG68_PC[30].CLK
clk => tmp_TG68_PC[31].CLK
clk => trap_vector[0].CLK
clk => trap_vector[1].CLK
clk => trap_vector[2].CLK
clk => trap_vector[3].CLK
clk => trap_vector[4].CLK
clk => trap_vector[5].CLK
clk => trap_vector[6].CLK
clk => trap_vector[7].CLK
clk => trap_vector[8].CLK
clk => trap_vector[9].CLK
clk => trap_vector[10].CLK
clk => trap_vector[11].CLK
clk => trap_vector[12].CLK
clk => trap_vector[13].CLK
clk => trap_vector[14].CLK
clk => trap_vector[15].CLK
clk => trap_vector[16].CLK
clk => trap_vector[17].CLK
clk => trap_vector[18].CLK
clk => trap_vector[19].CLK
clk => trap_vector[20].CLK
clk => trap_vector[21].CLK
clk => trap_vector[22].CLK
clk => trap_vector[23].CLK
clk => trap_vector[24].CLK
clk => trap_vector[25].CLK
clk => trap_vector[26].CLK
clk => trap_vector[27].CLK
clk => trap_vector[28].CLK
clk => trap_vector[29].CLK
clk => trap_vector[30].CLK
clk => trap_vector[31].CLK
clk => data_write_tmp[0].CLK
clk => data_write_tmp[1].CLK
clk => data_write_tmp[2].CLK
clk => data_write_tmp[3].CLK
clk => data_write_tmp[4].CLK
clk => data_write_tmp[5].CLK
clk => data_write_tmp[6].CLK
clk => data_write_tmp[7].CLK
clk => data_write_tmp[8].CLK
clk => data_write_tmp[9].CLK
clk => data_write_tmp[10].CLK
clk => data_write_tmp[11].CLK
clk => data_write_tmp[12].CLK
clk => data_write_tmp[13].CLK
clk => data_write_tmp[14].CLK
clk => data_write_tmp[15].CLK
clk => data_write_tmp[16].CLK
clk => data_write_tmp[17].CLK
clk => data_write_tmp[18].CLK
clk => data_write_tmp[19].CLK
clk => data_write_tmp[20].CLK
clk => data_write_tmp[21].CLK
clk => data_write_tmp[22].CLK
clk => data_write_tmp[23].CLK
clk => data_write_tmp[24].CLK
clk => data_write_tmp[25].CLK
clk => data_write_tmp[26].CLK
clk => data_write_tmp[27].CLK
clk => data_write_tmp[28].CLK
clk => data_write_tmp[29].CLK
clk => data_write_tmp[30].CLK
clk => data_write_tmp[31].CLK
clk => ea_data[0].CLK
clk => ea_data[1].CLK
clk => ea_data[2].CLK
clk => ea_data[3].CLK
clk => ea_data[4].CLK
clk => ea_data[5].CLK
clk => ea_data[6].CLK
clk => ea_data[7].CLK
clk => ea_data[8].CLK
clk => ea_data[9].CLK
clk => ea_data[10].CLK
clk => ea_data[11].CLK
clk => ea_data[12].CLK
clk => ea_data[13].CLK
clk => ea_data[14].CLK
clk => ea_data[15].CLK
clk => ea_data[16].CLK
clk => ea_data[17].CLK
clk => ea_data[18].CLK
clk => ea_data[19].CLK
clk => ea_data[20].CLK
clk => ea_data[21].CLK
clk => ea_data[22].CLK
clk => ea_data[23].CLK
clk => ea_data[24].CLK
clk => ea_data[25].CLK
clk => ea_data[26].CLK
clk => ea_data[27].CLK
clk => ea_data[28].CLK
clk => ea_data[29].CLK
clk => ea_data[30].CLK
clk => ea_data[31].CLK
clk => exec_DIRECT.CLK
clk => Z_error.CLK
clk => use_direct_data.CLK
clk => direct_data.CLK
clk => exec_write_back.CLK
clk => store_in_tmp.CLK
clk => USP[0].CLK
clk => USP[1].CLK
clk => USP[2].CLK
clk => USP[3].CLK
clk => USP[4].CLK
clk => USP[5].CLK
clk => USP[6].CLK
clk => USP[7].CLK
clk => USP[8].CLK
clk => USP[9].CLK
clk => USP[10].CLK
clk => USP[11].CLK
clk => USP[12].CLK
clk => USP[13].CLK
clk => USP[14].CLK
clk => USP[15].CLK
clk => USP[16].CLK
clk => USP[17].CLK
clk => USP[18].CLK
clk => USP[19].CLK
clk => USP[20].CLK
clk => USP[21].CLK
clk => USP[22].CLK
clk => USP[23].CLK
clk => USP[24].CLK
clk => USP[25].CLK
clk => USP[26].CLK
clk => USP[27].CLK
clk => USP[28].CLK
clk => USP[29].CLK
clk => USP[30].CLK
clk => USP[31].CLK
clk => RDindex_B[0].CLK
clk => RDindex_B[1].CLK
clk => RDindex_B[2].CLK
clk => RDindex_B[3].CLK
clk => RDindex_A[0].CLK
clk => RDindex_A[1].CLK
clk => RDindex_A[2].CLK
clk => RDindex_A[3].CLK
clk => WR_AReg.CLK
clk => rf_source_addrd[0].CLK
clk => rf_source_addrd[1].CLK
clk => rf_source_addrd[2].CLK
clk => rf_source_addrd[3].CLK
clk => last_data_in[0].CLK
clk => last_data_in[1].CLK
clk => last_data_in[2].CLK
clk => last_data_in[3].CLK
clk => last_data_in[4].CLK
clk => last_data_in[5].CLK
clk => last_data_in[6].CLK
clk => last_data_in[7].CLK
clk => last_data_in[8].CLK
clk => last_data_in[9].CLK
clk => last_data_in[10].CLK
clk => last_data_in[11].CLK
clk => last_data_in[12].CLK
clk => last_data_in[13].CLK
clk => last_data_in[14].CLK
clk => last_data_in[15].CLK
clk => last_data_in[16].CLK
clk => last_data_in[17].CLK
clk => last_data_in[18].CLK
clk => last_data_in[19].CLK
clk => last_data_in[20].CLK
clk => last_data_in[21].CLK
clk => last_data_in[22].CLK
clk => last_data_in[23].CLK
clk => last_data_in[24].CLK
clk => last_data_in[25].CLK
clk => last_data_in[26].CLK
clk => last_data_in[27].CLK
clk => last_data_in[28].CLK
clk => last_data_in[29].CLK
clk => last_data_in[30].CLK
clk => last_data_in[31].CLK
clk => last_data_read[0].CLK
clk => last_data_read[1].CLK
clk => last_data_read[2].CLK
clk => last_data_read[3].CLK
clk => last_data_read[4].CLK
clk => last_data_read[5].CLK
clk => last_data_read[6].CLK
clk => last_data_read[7].CLK
clk => last_data_read[8].CLK
clk => last_data_read[9].CLK
clk => last_data_read[10].CLK
clk => last_data_read[11].CLK
clk => last_data_read[12].CLK
clk => last_data_read[13].CLK
clk => last_data_read[14].CLK
clk => last_data_read[15].CLK
clk => last_data_read[16].CLK
clk => last_data_read[17].CLK
clk => last_data_read[18].CLK
clk => last_data_read[19].CLK
clk => last_data_read[20].CLK
clk => last_data_read[21].CLK
clk => last_data_read[22].CLK
clk => last_data_read[23].CLK
clk => last_data_read[24].CLK
clk => last_data_read[25].CLK
clk => last_data_read[26].CLK
clk => last_data_read[27].CLK
clk => last_data_read[28].CLK
clk => last_data_read[29].CLK
clk => last_data_read[30].CLK
clk => last_data_read[31].CLK
clk => bf_ext_in[0].CLK
clk => bf_ext_in[1].CLK
clk => bf_ext_in[2].CLK
clk => bf_ext_in[3].CLK
clk => bf_ext_in[4].CLK
clk => bf_ext_in[5].CLK
clk => bf_ext_in[6].CLK
clk => bf_ext_in[7].CLK
clk => Reset.CLK
clk => syncReset[0].CLK
clk => syncReset[1].CLK
clk => syncReset[2].CLK
clk => syncReset[3].CLK
clk => micro_state~61.DATAIN
clk => regfile.CLK0
nReset => Reset.PRESET
nReset => syncReset[0].ACLR
nReset => syncReset[1].ACLR
nReset => syncReset[2].ACLR
nReset => syncReset[3].ACLR
clkena_in => clkena_lw.IN1
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memread.OUTPUTSELECT
clkena_in => memread.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => syncReset[3].ENA
clkena_in => syncReset[2].ENA
clkena_in => syncReset[1].ENA
clkena_in => syncReset[0].ENA
clkena_in => Reset.ENA
clkena_in => memaddr[0].ENA
clkena_in => memaddr[1].ENA
clkena_in => memaddr[2].ENA
clkena_in => memaddr[3].ENA
clkena_in => memaddr[4].ENA
clkena_in => memaddr[5].ENA
clkena_in => memaddr[6].ENA
clkena_in => memaddr[7].ENA
clkena_in => memaddr[8].ENA
clkena_in => memaddr[9].ENA
clkena_in => memaddr[10].ENA
clkena_in => memaddr[11].ENA
clkena_in => memaddr[12].ENA
clkena_in => memaddr[13].ENA
clkena_in => memaddr[14].ENA
clkena_in => memaddr[15].ENA
clkena_in => memaddr[16].ENA
clkena_in => memaddr[17].ENA
clkena_in => memaddr[18].ENA
clkena_in => memaddr[19].ENA
clkena_in => memaddr[20].ENA
clkena_in => memaddr[21].ENA
clkena_in => memaddr[22].ENA
clkena_in => memaddr[23].ENA
clkena_in => memaddr[24].ENA
clkena_in => memaddr[25].ENA
clkena_in => memaddr[26].ENA
clkena_in => memaddr[27].ENA
clkena_in => memaddr[28].ENA
clkena_in => memaddr[29].ENA
clkena_in => memaddr[30].ENA
clkena_in => memaddr[31].ENA
clkena_in => memaddr_delta[0].ENA
clkena_in => memaddr_delta[1].ENA
clkena_in => memaddr_delta[2].ENA
clkena_in => memaddr_delta[3].ENA
clkena_in => memaddr_delta[4].ENA
clkena_in => memaddr_delta[5].ENA
clkena_in => memaddr_delta[6].ENA
clkena_in => memaddr_delta[7].ENA
clkena_in => memaddr_delta[8].ENA
clkena_in => memaddr_delta[9].ENA
clkena_in => memaddr_delta[10].ENA
clkena_in => memaddr_delta[11].ENA
clkena_in => memaddr_delta[12].ENA
clkena_in => memaddr_delta[13].ENA
clkena_in => memaddr_delta[14].ENA
clkena_in => memaddr_delta[15].ENA
clkena_in => memaddr_delta[16].ENA
clkena_in => memaddr_delta[17].ENA
clkena_in => memaddr_delta[18].ENA
clkena_in => memaddr_delta[19].ENA
clkena_in => memaddr_delta[20].ENA
clkena_in => memaddr_delta[21].ENA
clkena_in => memaddr_delta[22].ENA
clkena_in => memaddr_delta[23].ENA
clkena_in => memaddr_delta[24].ENA
clkena_in => memaddr_delta[25].ENA
clkena_in => memaddr_delta[26].ENA
clkena_in => memaddr_delta[27].ENA
clkena_in => memaddr_delta[28].ENA
clkena_in => memaddr_delta[29].ENA
clkena_in => memaddr_delta[30].ENA
clkena_in => memaddr_delta[31].ENA
clkena_in => use_base.ENA
clkena_in => tmp_TG68_PC[0].ENA
clkena_in => tmp_TG68_PC[1].ENA
clkena_in => tmp_TG68_PC[2].ENA
clkena_in => tmp_TG68_PC[3].ENA
clkena_in => tmp_TG68_PC[4].ENA
clkena_in => tmp_TG68_PC[5].ENA
clkena_in => tmp_TG68_PC[6].ENA
clkena_in => tmp_TG68_PC[7].ENA
clkena_in => tmp_TG68_PC[8].ENA
clkena_in => tmp_TG68_PC[9].ENA
clkena_in => tmp_TG68_PC[10].ENA
clkena_in => tmp_TG68_PC[11].ENA
clkena_in => tmp_TG68_PC[12].ENA
clkena_in => tmp_TG68_PC[13].ENA
clkena_in => tmp_TG68_PC[14].ENA
clkena_in => tmp_TG68_PC[15].ENA
clkena_in => tmp_TG68_PC[16].ENA
clkena_in => tmp_TG68_PC[17].ENA
clkena_in => tmp_TG68_PC[18].ENA
clkena_in => tmp_TG68_PC[19].ENA
clkena_in => tmp_TG68_PC[20].ENA
clkena_in => tmp_TG68_PC[21].ENA
clkena_in => tmp_TG68_PC[22].ENA
clkena_in => tmp_TG68_PC[23].ENA
clkena_in => tmp_TG68_PC[24].ENA
clkena_in => tmp_TG68_PC[25].ENA
clkena_in => tmp_TG68_PC[26].ENA
clkena_in => tmp_TG68_PC[27].ENA
clkena_in => tmp_TG68_PC[28].ENA
clkena_in => tmp_TG68_PC[29].ENA
clkena_in => tmp_TG68_PC[30].ENA
clkena_in => tmp_TG68_PC[31].ENA
data_in[0] => data_read[0].DATAB
data_in[0] => last_data_in.DATAB
data_in[1] => data_read[1].DATAB
data_in[1] => last_data_in.DATAB
data_in[2] => data_read[2].DATAB
data_in[2] => last_data_in.DATAB
data_in[3] => data_read[3].DATAB
data_in[3] => last_data_in.DATAB
data_in[4] => data_read[4].DATAB
data_in[4] => last_data_in.DATAB
data_in[5] => data_read[5].DATAB
data_in[5] => last_data_in.DATAB
data_in[6] => data_read[6].DATAB
data_in[6] => last_data_in.DATAB
data_in[7] => data_read[7].DATAB
data_in[7] => last_data_in.DATAB
data_in[8] => data_read[8].DATAB
data_in[8] => data_read[0].DATAA
data_in[8] => last_data_in.DATAB
data_in[9] => data_read[9].DATAB
data_in[9] => data_read[1].DATAA
data_in[9] => last_data_in.DATAB
data_in[10] => data_read[10].DATAB
data_in[10] => data_read[2].DATAA
data_in[10] => last_data_in.DATAB
data_in[11] => data_read[11].DATAB
data_in[11] => data_read[3].DATAA
data_in[11] => last_data_in.DATAB
data_in[12] => data_read[12].DATAB
data_in[12] => data_read[4].DATAA
data_in[12] => last_data_in.DATAB
data_in[13] => data_read[13].DATAB
data_in[13] => data_read[5].DATAA
data_in[13] => last_data_in.DATAB
data_in[14] => data_read[14].DATAB
data_in[14] => data_read[6].DATAA
data_in[14] => last_data_in.DATAB
data_in[15] => data_read[15].DATAB
data_in[15] => data_read[7].DATAA
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_in.DATAB
IPL[0] => LessThan0.IN6
IPL[0] => Equal6.IN5
IPL[0] => rIPL_nr.DATAA
IPL[0] => IPL_vec.DATAA
IPL[1] => LessThan0.IN5
IPL[1] => Equal6.IN4
IPL[1] => rIPL_nr.DATAA
IPL[1] => IPL_vec.DATAA
IPL[2] => LessThan0.IN4
IPL[2] => Equal6.IN3
IPL[2] => rIPL_nr.DATAA
IPL[2] => IPL_vec.DATAA
IPL_autovector => process_12.IN0
CPU[0] => process_15.IN1
CPU[1] => datatype.OUTPUTSELECT
CPU[1] => datatype.OUTPUTSELECT
CPU[1] => set.DATAA
CPU[1] => trapmake.OUTPUTSELECT
CPU[1] => process_15.IN1
CPU[1] => process_15.IN1
CPU[1] => trap_illegal.DATAA
addr[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
nWr <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
nUDS <= memmaskmux.DB_MAX_OUTPUT_PORT_TYPE
nLDS <= memmaskmux.DB_MAX_OUTPUT_PORT_TYPE
busstate[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
busstate[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
nResetOut <= exec[74].DB_MAX_OUTPUT_PORT_TYPE
FC[0] <= FC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FC[1] <= FC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FC[2] <= FC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
skipFetch <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
regin[0] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[1] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[2] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[3] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[4] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[5] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[6] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[7] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[8] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[9] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[10] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[11] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[12] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[13] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[14] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[15] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[16] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[17] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[18] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[19] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[20] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[21] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[22] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[23] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[24] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[25] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[26] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[27] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[28] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[29] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[30] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[31] <= regin.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|TG68KdotC_Kernel:myTG68|TG68K_ALU:ALU
clk => result_div[0].CLK
clk => result_div[1].CLK
clk => result_div[2].CLK
clk => result_div[3].CLK
clk => result_div[4].CLK
clk => result_div[5].CLK
clk => result_div[6].CLK
clk => result_div[7].CLK
clk => result_div[8].CLK
clk => result_div[9].CLK
clk => result_div[10].CLK
clk => result_div[11].CLK
clk => result_div[12].CLK
clk => result_div[13].CLK
clk => result_div[14].CLK
clk => result_div[15].CLK
clk => result_div[32].CLK
clk => result_div[33].CLK
clk => result_div[34].CLK
clk => result_div[35].CLK
clk => result_div[36].CLK
clk => result_div[37].CLK
clk => result_div[38].CLK
clk => result_div[39].CLK
clk => result_div[40].CLK
clk => result_div[41].CLK
clk => result_div[42].CLK
clk => result_div[43].CLK
clk => result_div[44].CLK
clk => result_div[45].CLK
clk => result_div[46].CLK
clk => result_div[47].CLK
clk => div_over[32].CLK
clk => div_neg.CLK
clk => div_qsign.CLK
clk => div_reg[0].CLK
clk => div_reg[1].CLK
clk => div_reg[2].CLK
clk => div_reg[3].CLK
clk => div_reg[4].CLK
clk => div_reg[5].CLK
clk => div_reg[6].CLK
clk => div_reg[7].CLK
clk => div_reg[8].CLK
clk => div_reg[9].CLK
clk => div_reg[10].CLK
clk => div_reg[11].CLK
clk => div_reg[12].CLK
clk => div_reg[13].CLK
clk => div_reg[14].CLK
clk => div_reg[15].CLK
clk => div_reg[16].CLK
clk => div_reg[17].CLK
clk => div_reg[18].CLK
clk => div_reg[19].CLK
clk => div_reg[20].CLK
clk => div_reg[21].CLK
clk => div_reg[22].CLK
clk => div_reg[23].CLK
clk => div_reg[24].CLK
clk => div_reg[25].CLK
clk => div_reg[26].CLK
clk => div_reg[27].CLK
clk => div_reg[28].CLK
clk => div_reg[29].CLK
clk => div_reg[30].CLK
clk => div_reg[31].CLK
clk => div_reg[32].CLK
clk => div_reg[33].CLK
clk => div_reg[34].CLK
clk => div_reg[35].CLK
clk => div_reg[36].CLK
clk => div_reg[37].CLK
clk => div_reg[38].CLK
clk => div_reg[39].CLK
clk => div_reg[40].CLK
clk => div_reg[41].CLK
clk => div_reg[42].CLK
clk => div_reg[43].CLK
clk => div_reg[44].CLK
clk => div_reg[45].CLK
clk => div_reg[46].CLK
clk => div_reg[47].CLK
clk => div_reg[48].CLK
clk => div_reg[49].CLK
clk => div_reg[50].CLK
clk => div_reg[51].CLK
clk => div_reg[52].CLK
clk => div_reg[53].CLK
clk => div_reg[54].CLK
clk => div_reg[55].CLK
clk => div_reg[56].CLK
clk => div_reg[57].CLK
clk => div_reg[58].CLK
clk => div_reg[59].CLK
clk => div_reg[60].CLK
clk => div_reg[61].CLK
clk => div_reg[62].CLK
clk => div_reg[63].CLK
clk => OP1_sign.CLK
clk => nozero.CLK
clk => signedOP.CLK
clk => V_Flag.CLK
clk => FAsign.CLK
clk => mulu_reg[0].CLK
clk => mulu_reg[1].CLK
clk => mulu_reg[2].CLK
clk => mulu_reg[3].CLK
clk => mulu_reg[4].CLK
clk => mulu_reg[5].CLK
clk => mulu_reg[6].CLK
clk => mulu_reg[7].CLK
clk => mulu_reg[8].CLK
clk => mulu_reg[9].CLK
clk => mulu_reg[10].CLK
clk => mulu_reg[11].CLK
clk => mulu_reg[12].CLK
clk => mulu_reg[13].CLK
clk => mulu_reg[14].CLK
clk => mulu_reg[15].CLK
clk => mulu_reg[16].CLK
clk => mulu_reg[17].CLK
clk => mulu_reg[18].CLK
clk => mulu_reg[19].CLK
clk => mulu_reg[20].CLK
clk => mulu_reg[21].CLK
clk => mulu_reg[22].CLK
clk => mulu_reg[23].CLK
clk => mulu_reg[24].CLK
clk => mulu_reg[25].CLK
clk => mulu_reg[26].CLK
clk => mulu_reg[27].CLK
clk => mulu_reg[28].CLK
clk => mulu_reg[29].CLK
clk => mulu_reg[30].CLK
clk => mulu_reg[31].CLK
clk => mulu_reg[32].CLK
clk => mulu_reg[33].CLK
clk => mulu_reg[34].CLK
clk => mulu_reg[35].CLK
clk => mulu_reg[36].CLK
clk => mulu_reg[37].CLK
clk => mulu_reg[38].CLK
clk => mulu_reg[39].CLK
clk => mulu_reg[40].CLK
clk => mulu_reg[41].CLK
clk => mulu_reg[42].CLK
clk => mulu_reg[43].CLK
clk => mulu_reg[44].CLK
clk => mulu_reg[45].CLK
clk => mulu_reg[46].CLK
clk => mulu_reg[47].CLK
clk => mulu_reg[48].CLK
clk => mulu_reg[49].CLK
clk => mulu_reg[50].CLK
clk => mulu_reg[51].CLK
clk => mulu_reg[52].CLK
clk => mulu_reg[53].CLK
clk => mulu_reg[54].CLK
clk => mulu_reg[55].CLK
clk => mulu_reg[56].CLK
clk => mulu_reg[57].CLK
clk => mulu_reg[58].CLK
clk => mulu_reg[59].CLK
clk => mulu_reg[60].CLK
clk => mulu_reg[61].CLK
clk => mulu_reg[62].CLK
clk => mulu_reg[63].CLK
clk => asl_VFlag.CLK
clk => Flags[0]~reg0.CLK
clk => Flags[1]~reg0.CLK
clk => Flags[2]~reg0.CLK
clk => Flags[3]~reg0.CLK
clk => Flags[4]~reg0.CLK
clk => Flags[5]~reg0.CLK
clk => Flags[6]~reg0.CLK
clk => Flags[7]~reg0.CLK
clk => bf_ext_out[0]~reg0.CLK
clk => bf_ext_out[1]~reg0.CLK
clk => bf_ext_out[2]~reg0.CLK
clk => bf_ext_out[3]~reg0.CLK
clk => bf_ext_out[4]~reg0.CLK
clk => bf_ext_out[5]~reg0.CLK
clk => bf_ext_out[6]~reg0.CLK
clk => bf_ext_out[7]~reg0.CLK
clk => bf_s32.CLK
clk => bf_d32.CLK
clk => bf_fffo.CLK
clk => bf_exts.CLK
clk => bf_ins.CLK
clk => bf_bchg.CLK
clk => bf_bset.CLK
clk => bset.CLK
clk => bchg.CLK
Reset => ~NO_FANOUT~
clkena_lw => div_reg[55].ENA
clkena_lw => div_reg[54].ENA
clkena_lw => div_reg[53].ENA
clkena_lw => div_reg[52].ENA
clkena_lw => div_reg[51].ENA
clkena_lw => div_reg[50].ENA
clkena_lw => div_reg[49].ENA
clkena_lw => div_reg[48].ENA
clkena_lw => div_reg[47].ENA
clkena_lw => div_reg[46].ENA
clkena_lw => div_reg[45].ENA
clkena_lw => div_reg[44].ENA
clkena_lw => div_reg[43].ENA
clkena_lw => div_reg[42].ENA
clkena_lw => div_reg[41].ENA
clkena_lw => div_reg[40].ENA
clkena_lw => div_reg[39].ENA
clkena_lw => div_reg[38].ENA
clkena_lw => div_reg[37].ENA
clkena_lw => div_reg[36].ENA
clkena_lw => div_reg[35].ENA
clkena_lw => div_reg[34].ENA
clkena_lw => div_reg[33].ENA
clkena_lw => div_reg[32].ENA
clkena_lw => div_reg[31].ENA
clkena_lw => div_reg[30].ENA
clkena_lw => div_reg[29].ENA
clkena_lw => div_reg[28].ENA
clkena_lw => div_reg[27].ENA
clkena_lw => div_reg[26].ENA
clkena_lw => div_reg[25].ENA
clkena_lw => bset.ENA
clkena_lw => div_reg[24].ENA
clkena_lw => div_reg[23].ENA
clkena_lw => div_reg[22].ENA
clkena_lw => div_reg[21].ENA
clkena_lw => div_reg[20].ENA
clkena_lw => div_reg[19].ENA
clkena_lw => div_reg[18].ENA
clkena_lw => div_reg[17].ENA
clkena_lw => div_reg[16].ENA
clkena_lw => bf_ext_out[0]~reg0.ENA
clkena_lw => div_reg[15].ENA
clkena_lw => div_reg[14].ENA
clkena_lw => div_reg[13].ENA
clkena_lw => div_reg[12].ENA
clkena_lw => div_reg[11].ENA
clkena_lw => div_reg[10].ENA
clkena_lw => div_reg[9].ENA
clkena_lw => div_reg[8].ENA
clkena_lw => div_reg[7].ENA
clkena_lw => asl_VFlag.ENA
clkena_lw => div_reg[6].ENA
clkena_lw => div_reg[5].ENA
clkena_lw => div_reg[4].ENA
clkena_lw => div_reg[3].ENA
clkena_lw => div_reg[2].ENA
clkena_lw => div_reg[1].ENA
clkena_lw => div_reg[0].ENA
clkena_lw => div_qsign.ENA
clkena_lw => div_neg.ENA
clkena_lw => div_over[32].ENA
clkena_lw => result_div[47].ENA
clkena_lw => result_div[46].ENA
clkena_lw => result_div[45].ENA
clkena_lw => result_div[44].ENA
clkena_lw => result_div[43].ENA
clkena_lw => result_div[42].ENA
clkena_lw => result_div[41].ENA
clkena_lw => result_div[40].ENA
clkena_lw => result_div[39].ENA
clkena_lw => result_div[38].ENA
clkena_lw => result_div[37].ENA
clkena_lw => result_div[36].ENA
clkena_lw => result_div[35].ENA
clkena_lw => result_div[34].ENA
clkena_lw => result_div[33].ENA
clkena_lw => result_div[32].ENA
clkena_lw => result_div[15].ENA
clkena_lw => result_div[14].ENA
clkena_lw => result_div[13].ENA
clkena_lw => result_div[12].ENA
clkena_lw => result_div[11].ENA
clkena_lw => result_div[10].ENA
clkena_lw => result_div[9].ENA
clkena_lw => result_div[8].ENA
clkena_lw => FAsign.ENA
clkena_lw => result_div[7].ENA
clkena_lw => result_div[6].ENA
clkena_lw => result_div[5].ENA
clkena_lw => result_div[4].ENA
clkena_lw => result_div[3].ENA
clkena_lw => result_div[2].ENA
clkena_lw => result_div[1].ENA
clkena_lw => result_div[0].ENA
clkena_lw => div_reg[56].ENA
clkena_lw => div_reg[57].ENA
clkena_lw => div_reg[58].ENA
clkena_lw => div_reg[59].ENA
clkena_lw => div_reg[60].ENA
clkena_lw => div_reg[61].ENA
clkena_lw => div_reg[62].ENA
clkena_lw => div_reg[63].ENA
clkena_lw => OP1_sign.ENA
clkena_lw => nozero.ENA
clkena_lw => signedOP.ENA
clkena_lw => V_Flag.ENA
clkena_lw => mulu_reg[0].ENA
clkena_lw => mulu_reg[1].ENA
clkena_lw => mulu_reg[2].ENA
clkena_lw => mulu_reg[3].ENA
clkena_lw => mulu_reg[4].ENA
clkena_lw => mulu_reg[5].ENA
clkena_lw => mulu_reg[6].ENA
clkena_lw => mulu_reg[7].ENA
clkena_lw => mulu_reg[8].ENA
clkena_lw => mulu_reg[9].ENA
clkena_lw => mulu_reg[10].ENA
clkena_lw => mulu_reg[11].ENA
clkena_lw => mulu_reg[12].ENA
clkena_lw => mulu_reg[13].ENA
clkena_lw => mulu_reg[14].ENA
clkena_lw => mulu_reg[15].ENA
clkena_lw => mulu_reg[16].ENA
clkena_lw => mulu_reg[17].ENA
clkena_lw => mulu_reg[18].ENA
clkena_lw => mulu_reg[19].ENA
clkena_lw => mulu_reg[20].ENA
clkena_lw => mulu_reg[21].ENA
clkena_lw => mulu_reg[22].ENA
clkena_lw => mulu_reg[23].ENA
clkena_lw => mulu_reg[24].ENA
clkena_lw => mulu_reg[25].ENA
clkena_lw => mulu_reg[26].ENA
clkena_lw => mulu_reg[27].ENA
clkena_lw => mulu_reg[28].ENA
clkena_lw => mulu_reg[29].ENA
clkena_lw => mulu_reg[30].ENA
clkena_lw => mulu_reg[31].ENA
clkena_lw => mulu_reg[32].ENA
clkena_lw => mulu_reg[33].ENA
clkena_lw => mulu_reg[34].ENA
clkena_lw => mulu_reg[35].ENA
clkena_lw => mulu_reg[36].ENA
clkena_lw => mulu_reg[37].ENA
clkena_lw => mulu_reg[38].ENA
clkena_lw => mulu_reg[39].ENA
clkena_lw => mulu_reg[40].ENA
clkena_lw => mulu_reg[41].ENA
clkena_lw => mulu_reg[42].ENA
clkena_lw => mulu_reg[43].ENA
clkena_lw => mulu_reg[44].ENA
clkena_lw => mulu_reg[45].ENA
clkena_lw => mulu_reg[46].ENA
clkena_lw => mulu_reg[47].ENA
clkena_lw => mulu_reg[48].ENA
clkena_lw => mulu_reg[49].ENA
clkena_lw => mulu_reg[50].ENA
clkena_lw => mulu_reg[51].ENA
clkena_lw => mulu_reg[52].ENA
clkena_lw => mulu_reg[53].ENA
clkena_lw => mulu_reg[54].ENA
clkena_lw => mulu_reg[55].ENA
clkena_lw => mulu_reg[56].ENA
clkena_lw => mulu_reg[57].ENA
clkena_lw => mulu_reg[58].ENA
clkena_lw => mulu_reg[59].ENA
clkena_lw => mulu_reg[60].ENA
clkena_lw => mulu_reg[61].ENA
clkena_lw => mulu_reg[62].ENA
clkena_lw => mulu_reg[63].ENA
clkena_lw => Flags[0]~reg0.ENA
clkena_lw => Flags[1]~reg0.ENA
clkena_lw => Flags[2]~reg0.ENA
clkena_lw => Flags[3]~reg0.ENA
clkena_lw => Flags[4]~reg0.ENA
clkena_lw => bf_ext_out[1]~reg0.ENA
clkena_lw => bf_ext_out[2]~reg0.ENA
clkena_lw => bf_ext_out[3]~reg0.ENA
clkena_lw => bf_ext_out[4]~reg0.ENA
clkena_lw => bf_ext_out[5]~reg0.ENA
clkena_lw => bf_ext_out[6]~reg0.ENA
clkena_lw => bf_ext_out[7]~reg0.ENA
clkena_lw => bf_s32.ENA
clkena_lw => bf_d32.ENA
clkena_lw => bf_fffo.ENA
clkena_lw => bf_exts.ENA
clkena_lw => bf_ins.ENA
clkena_lw => bf_bchg.ENA
clkena_lw => bf_bset.ENA
clkena_lw => bchg.ENA
execOPC => process_1.IN0
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exec_tas => ALUout.IN1
long_start => process_1.IN1
long_start => process_1.IN1
long_start => process_1.IN1
movem_presub => process_1.IN1
set_stop => process_6.IN0
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
rot_bits[0] => Mux10.IN3
rot_bits[0] => Mux11.IN2
rot_bits[0] => Equal12.IN3
rot_bits[0] => Equal17.IN3
rot_bits[0] => Equal18.IN3
rot_bits[1] => Mux10.IN2
rot_bits[1] => Mux11.IN1
rot_bits[1] => Equal12.IN2
rot_bits[1] => Equal17.IN2
rot_bits[1] => Equal18.IN2
exec[0] => process_0.IN0
exec[0] => process_6.IN1
exec[1] => process_6.IN1
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[3] => Flags.OUTPUTSELECT
exec[3] => process_6.IN0
exec[4] => ~NO_FANOUT~
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => process_6.IN0
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => process_6.IN1
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => process_6.IN1
exec[8] => process_6.IN1
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => asl_VFlag.OUTPUTSELECT
exec[9] => process_6.IN1
exec[9] => Flags.OUTPUTSELECT
exec[9] => Flags.OUTPUTSELECT
exec[9] => Flags.OUTPUTSELECT
exec[9] => Flags.OUTPUTSELECT
exec[10] => process_6.IN1
exec[11] => ~NO_FANOUT~
exec[12] => OP1in[31].OUTPUTSELECT
exec[12] => OP1in[30].OUTPUTSELECT
exec[12] => OP1in[29].OUTPUTSELECT
exec[12] => OP1in[28].OUTPUTSELECT
exec[12] => OP1in[27].OUTPUTSELECT
exec[12] => OP1in[26].OUTPUTSELECT
exec[12] => OP1in[25].OUTPUTSELECT
exec[12] => OP1in[24].OUTPUTSELECT
exec[12] => OP1in[23].OUTPUTSELECT
exec[12] => OP1in[22].OUTPUTSELECT
exec[12] => OP1in[21].OUTPUTSELECT
exec[12] => OP1in[20].OUTPUTSELECT
exec[12] => OP1in[19].OUTPUTSELECT
exec[12] => OP1in[18].OUTPUTSELECT
exec[12] => OP1in[17].OUTPUTSELECT
exec[12] => OP1in[16].OUTPUTSELECT
exec[12] => OP1in[15].OUTPUTSELECT
exec[12] => OP1in[14].OUTPUTSELECT
exec[12] => OP1in[13].OUTPUTSELECT
exec[12] => OP1in[12].OUTPUTSELECT
exec[12] => OP1in[11].OUTPUTSELECT
exec[12] => OP1in[10].OUTPUTSELECT
exec[12] => OP1in[9].OUTPUTSELECT
exec[12] => OP1in[8].OUTPUTSELECT
exec[12] => OP1in[7].OUTPUTSELECT
exec[12] => OP1in[6].OUTPUTSELECT
exec[12] => OP1in[5].OUTPUTSELECT
exec[12] => OP1in[4].OUTPUTSELECT
exec[12] => OP1in[3].OUTPUTSELECT
exec[12] => OP1in[2].OUTPUTSELECT
exec[12] => OP1in[1].OUTPUTSELECT
exec[12] => OP1in[0].OUTPUTSELECT
exec[12] => set_Flags.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => set_Flags.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => Flags.OUTPUTSELECT
exec[14] => Flags.OUTPUTSELECT
exec[14] => Flags.OUTPUTSELECT
exec[14] => Flags.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => process_6.IN1
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[17] => CCRin[4].OUTPUTSELECT
exec[17] => CCRin[3].OUTPUTSELECT
exec[17] => CCRin[2].OUTPUTSELECT
exec[17] => CCRin[1].OUTPUTSELECT
exec[17] => CCRin[0].OUTPUTSELECT
exec[18] => CCRin.OUTPUTSELECT
exec[18] => CCRin.OUTPUTSELECT
exec[18] => CCRin.OUTPUTSELECT
exec[18] => CCRin.OUTPUTSELECT
exec[18] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => process_6.IN1
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => Flags.OUTPUTSELECT
exec[21] => Flags.OUTPUTSELECT
exec[21] => Flags.OUTPUTSELECT
exec[21] => Flags.OUTPUTSELECT
exec[22] => ~NO_FANOUT~
exec[23] => rot_out[31].OUTPUTSELECT
exec[23] => rot_out[30].OUTPUTSELECT
exec[23] => rot_out[29].OUTPUTSELECT
exec[23] => rot_out[28].OUTPUTSELECT
exec[23] => rot_out[27].OUTPUTSELECT
exec[23] => rot_out[26].OUTPUTSELECT
exec[23] => rot_out[25].OUTPUTSELECT
exec[23] => rot_out[24].OUTPUTSELECT
exec[23] => rot_out[23].OUTPUTSELECT
exec[23] => rot_out[22].OUTPUTSELECT
exec[23] => rot_out[21].OUTPUTSELECT
exec[23] => rot_out[20].OUTPUTSELECT
exec[23] => rot_out[19].OUTPUTSELECT
exec[23] => rot_out[18].OUTPUTSELECT
exec[23] => rot_out[17].OUTPUTSELECT
exec[23] => rot_out[16].OUTPUTSELECT
exec[23] => rot_out[15].OUTPUTSELECT
exec[23] => rot_out[14].OUTPUTSELECT
exec[23] => rot_out[13].OUTPUTSELECT
exec[23] => rot_out[12].OUTPUTSELECT
exec[23] => rot_out[11].OUTPUTSELECT
exec[23] => rot_out[10].OUTPUTSELECT
exec[23] => rot_out[9].OUTPUTSELECT
exec[23] => rot_out[8].OUTPUTSELECT
exec[23] => rot_out[7].OUTPUTSELECT
exec[23] => rot_out[6].OUTPUTSELECT
exec[23] => rot_out[5].OUTPUTSELECT
exec[23] => rot_out[4].OUTPUTSELECT
exec[23] => rot_out[3].OUTPUTSELECT
exec[23] => rot_out[2].OUTPUTSELECT
exec[23] => rot_out[1].OUTPUTSELECT
exec[23] => rot_out[0].OUTPUTSELECT
exec[23] => rot_X.OUTPUTSELECT
exec[23] => rot_C.OUTPUTSELECT
exec[23] => process_6.IN1
exec[24] => ~NO_FANOUT~
exec[25] => ~NO_FANOUT~
exec[26] => ~NO_FANOUT~
exec[27] => ~NO_FANOUT~
exec[28] => process_1.IN1
exec[28] => process_6.IN1
exec[29] => addsub_a[31].OUTPUTSELECT
exec[29] => addsub_a[30].OUTPUTSELECT
exec[29] => addsub_a[29].OUTPUTSELECT
exec[29] => addsub_a[28].OUTPUTSELECT
exec[29] => addsub_a[27].OUTPUTSELECT
exec[29] => addsub_a[26].OUTPUTSELECT
exec[29] => addsub_a[25].OUTPUTSELECT
exec[29] => addsub_a[24].OUTPUTSELECT
exec[29] => addsub_a[23].OUTPUTSELECT
exec[29] => addsub_a[22].OUTPUTSELECT
exec[29] => addsub_a[21].OUTPUTSELECT
exec[29] => addsub_a[20].OUTPUTSELECT
exec[29] => addsub_a[19].OUTPUTSELECT
exec[29] => addsub_a[18].OUTPUTSELECT
exec[29] => addsub_a[17].OUTPUTSELECT
exec[29] => addsub_a[16].OUTPUTSELECT
exec[29] => addsub_a[15].OUTPUTSELECT
exec[29] => addsub_a[14].OUTPUTSELECT
exec[29] => addsub_a[13].OUTPUTSELECT
exec[29] => addsub_a[12].OUTPUTSELECT
exec[29] => addsub_a[11].OUTPUTSELECT
exec[29] => addsub_a[10].OUTPUTSELECT
exec[29] => addsub_a[9].OUTPUTSELECT
exec[29] => addsub_a[8].OUTPUTSELECT
exec[29] => addsub_a[7].OUTPUTSELECT
exec[29] => addsub_a[6].OUTPUTSELECT
exec[29] => addsub_a[5].OUTPUTSELECT
exec[29] => addsub_a[4].OUTPUTSELECT
exec[29] => addsub_a[3].OUTPUTSELECT
exec[29] => addsub_a[2].OUTPUTSELECT
exec[29] => addsub_a[1].OUTPUTSELECT
exec[29] => addsub_a[0].OUTPUTSELECT
exec[29] => process_1.IN1
exec[30] => ~NO_FANOUT~
exec[31] => process_1.IN1
exec[31] => Flags.OUTPUTSELECT
exec[31] => Flags.OUTPUTSELECT
exec[31] => Flags.OUTPUTSELECT
exec[31] => Flags.OUTPUTSELECT
exec[32] => ~NO_FANOUT~
exec[33] => ~NO_FANOUT~
exec[34] => ~NO_FANOUT~
exec[35] => ~NO_FANOUT~
exec[36] => ~NO_FANOUT~
exec[37] => ~NO_FANOUT~
exec[38] => ~NO_FANOUT~
exec[39] => ~NO_FANOUT~
exec[40] => ~NO_FANOUT~
exec[41] => ~NO_FANOUT~
exec[42] => ~NO_FANOUT~
exec[43] => ~NO_FANOUT~
exec[44] => ~NO_FANOUT~
exec[45] => ~NO_FANOUT~
exec[46] => process_1.IN0
exec[47] => process_1.IN1
exec[48] => opaddsub.DATAB
exec[49] => Flags.OUTPUTSELECT
exec[49] => Flags.OUTPUTSELECT
exec[49] => Flags.OUTPUTSELECT
exec[49] => Flags.OUTPUTSELECT
exec[49] => Flags.OUTPUTSELECT
exec[50] => process_1.IN1
exec[51] => Flags.OUTPUTSELECT
exec[51] => Flags.OUTPUTSELECT
exec[51] => Flags.OUTPUTSELECT
exec[51] => Flags.OUTPUTSELECT
exec[51] => Flags.OUTPUTSELECT
exec[52] => ~NO_FANOUT~
exec[53] => process_1.IN1
exec[54] => ~NO_FANOUT~
exec[55] => ~NO_FANOUT~
exec[56] => opaddsub.DATAA
exec[57] => ~NO_FANOUT~
exec[58] => ~NO_FANOUT~
exec[59] => process_6.IN1
exec[60] => Flags.OUTPUTSELECT
exec[60] => Flags.OUTPUTSELECT
exec[60] => Flags.OUTPUTSELECT
exec[60] => Flags.OUTPUTSELECT
exec[60] => Flags.OUTPUTSELECT
exec[61] => process_0.IN1
exec[62] => ~NO_FANOUT~
exec[63] => ~NO_FANOUT~
exec[64] => ~NO_FANOUT~
exec[65] => ~NO_FANOUT~
exec[66] => ~NO_FANOUT~
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => OP1in.OUTPUTSELECT
exec[67] => Flags.OUTPUTSELECT
exec[67] => Flags.OUTPUTSELECT
exec[67] => Flags.OUTPUTSELECT
exec[67] => Flags.OUTPUTSELECT
exec[68] => Flags.OUTPUTSELECT
exec[68] => Flags.OUTPUTSELECT
exec[68] => Flags.OUTPUTSELECT
exec[68] => Flags.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[69] => addsub_b.DATAB
exec[70] => ~NO_FANOUT~
exec[71] => ~NO_FANOUT~
exec[72] => ~NO_FANOUT~
exec[73] => ~NO_FANOUT~
exec[74] => ~NO_FANOUT~
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => process_6.IN1
exec[75] => Flags.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[77] => ~NO_FANOUT~
OP1out[0] => OP1in.IN0
OP1out[0] => OP1in.IN0
OP1out[0] => OP1in.IN0
OP1out[0] => OP1in.DATAB
OP1out[0] => addsub_a[0].DATAA
OP1out[0] => Add4.IN5
OP1out[0] => Add8.IN10
OP1out[0] => Mux2.IN31
OP1out[0] => bits_out[0].DATAA
OP1out[0] => Mux11.IN3
OP1out[0] => rot_out.DATAB
OP1out[0] => rot_X.DATAA
OP1out[0] => rot_out[0].DATAB
OP1out[0] => Equal20.IN31
OP1out[0] => result[0].DATAB
OP1out[0] => result.DATAB
OP1out[1] => OP1in.IN0
OP1out[1] => OP1in.IN0
OP1out[1] => OP1in.IN0
OP1out[1] => OP1in.DATAB
OP1out[1] => addsub_a[1].DATAA
OP1out[1] => Add4.IN4
OP1out[1] => Add8.IN9
OP1out[1] => Mux2.IN30
OP1out[1] => bits_out[1].DATAA
OP1out[1] => rot_out.DATAB
OP1out[1] => rot_out.DATAA
OP1out[1] => rot_out[1].DATAB
OP1out[1] => Equal20.IN30
OP1out[1] => result[1].DATAB
OP1out[1] => result.DATAB
OP1out[2] => OP1in.IN0
OP1out[2] => OP1in.IN0
OP1out[2] => OP1in.IN0
OP1out[2] => OP1in.DATAB
OP1out[2] => addsub_a[2].DATAA
OP1out[2] => Add4.IN3
OP1out[2] => Add8.IN8
OP1out[2] => Mux2.IN29
OP1out[2] => bits_out[2].DATAA
OP1out[2] => rot_out.DATAB
OP1out[2] => rot_out.DATAA
OP1out[2] => rot_out[2].DATAB
OP1out[2] => Equal20.IN29
OP1out[2] => result[2].DATAB
OP1out[2] => result.DATAB
OP1out[3] => OP1in.IN0
OP1out[3] => OP1in.IN0
OP1out[3] => OP1in.IN0
OP1out[3] => OP1in.DATAB
OP1out[3] => addsub_a.DATAB
OP1out[3] => addsub_a[3].DATAA
OP1out[3] => Add4.IN2
OP1out[3] => Add8.IN7
OP1out[3] => Mux2.IN28
OP1out[3] => bits_out[3].DATAA
OP1out[3] => rot_out.DATAB
OP1out[3] => rot_out.DATAA
OP1out[3] => rot_out[3].DATAB
OP1out[3] => Equal20.IN28
OP1out[3] => result[3].DATAB
OP1out[3] => result.DATAB
OP1out[4] => OP1in.IN0
OP1out[4] => OP1in.IN0
OP1out[4] => OP1in.IN0
OP1out[4] => OP1in.DATAB
OP1out[4] => addsub_a.DATAB
OP1out[4] => addsub_a[4].DATAA
OP1out[4] => Add5.IN5
OP1out[4] => Add9.IN10
OP1out[4] => Mux2.IN27
OP1out[4] => bits_out[4].DATAA
OP1out[4] => rot_out.DATAB
OP1out[4] => rot_out.DATAA
OP1out[4] => rot_out[4].DATAB
OP1out[4] => Equal20.IN27
OP1out[4] => result[4].DATAB
OP1out[4] => result.DATAB
OP1out[5] => OP1in.IN0
OP1out[5] => OP1in.IN0
OP1out[5] => OP1in.IN0
OP1out[5] => OP1in.DATAB
OP1out[5] => addsub_a.DATAB
OP1out[5] => addsub_a[5].DATAA
OP1out[5] => Add5.IN4
OP1out[5] => Add9.IN9
OP1out[5] => Mux2.IN26
OP1out[5] => bits_out[5].DATAA
OP1out[5] => rot_out.DATAB
OP1out[5] => rot_out.DATAA
OP1out[5] => rot_out[5].DATAB
OP1out[5] => Equal20.IN26
OP1out[5] => result[5].DATAB
OP1out[5] => result.DATAB
OP1out[6] => OP1in.IN0
OP1out[6] => OP1in.IN0
OP1out[6] => OP1in.IN0
OP1out[6] => OP1in.DATAB
OP1out[6] => addsub_a.DATAB
OP1out[6] => addsub_a[6].DATAA
OP1out[6] => Add5.IN3
OP1out[6] => Add9.IN8
OP1out[6] => Mux2.IN25
OP1out[6] => bits_out[6].DATAA
OP1out[6] => rot_out.DATAB
OP1out[6] => rot_out.DATAA
OP1out[6] => rot_out[6].DATAB
OP1out[6] => Equal20.IN25
OP1out[6] => result[6].DATAB
OP1out[6] => result.DATAB
OP1out[7] => OP1in.IN0
OP1out[7] => OP1in.IN0
OP1out[7] => OP1in.IN0
OP1out[7] => OP1in.DATAB
OP1out[7] => addsub_a.DATAB
OP1out[7] => addsub_a[7].DATAA
OP1out[7] => Add5.IN2
OP1out[7] => Add9.IN7
OP1out[7] => Mux2.IN24
OP1out[7] => bits_out[7].DATAA
OP1out[7] => Mux9.IN3
OP1out[7] => rot_out.DATAB
OP1out[7] => rot_out.DATAA
OP1out[7] => rot_out[7].DATAB
OP1out[7] => Equal20.IN24
OP1out[7] => result[7].DATAB
OP1out[7] => result.DATAB
OP1out[8] => OP1in.IN0
OP1out[8] => OP1in.IN0
OP1out[8] => OP1in.IN0
OP1out[8] => OP1in.DATAB
OP1out[8] => addsub_a.DATAB
OP1out[8] => addsub_a[8].DATAA
OP1out[8] => Mux2.IN23
OP1out[8] => bits_out[8].DATAA
OP1out[8] => Mux12.IN0
OP1out[8] => Mux12.IN1
OP1out[8] => Mux12.IN2
OP1out[8] => rot_out.DATAB
OP1out[8] => rot_out[8].DATAB
OP1out[8] => Equal20.IN23
OP1out[8] => result[8].DATAB
OP1out[8] => result.DATAB
OP1out[9] => OP1in.IN0
OP1out[9] => OP1in.IN0
OP1out[9] => OP1in.IN0
OP1out[9] => OP1in.DATAB
OP1out[9] => addsub_a.DATAB
OP1out[9] => addsub_a[9].DATAA
OP1out[9] => Mux2.IN22
OP1out[9] => bits_out[9].DATAA
OP1out[9] => rot_out.DATAB
OP1out[9] => rot_out.DATAA
OP1out[9] => rot_out[9].DATAB
OP1out[9] => Equal20.IN22
OP1out[9] => result[9].DATAB
OP1out[9] => result.DATAB
OP1out[10] => OP1in.IN0
OP1out[10] => OP1in.IN0
OP1out[10] => OP1in.IN0
OP1out[10] => OP1in.DATAB
OP1out[10] => addsub_a.DATAB
OP1out[10] => addsub_a[10].DATAA
OP1out[10] => Mux2.IN21
OP1out[10] => bits_out[10].DATAA
OP1out[10] => rot_out.DATAB
OP1out[10] => rot_out.DATAA
OP1out[10] => rot_out[10].DATAB
OP1out[10] => Equal20.IN21
OP1out[10] => result[10].DATAB
OP1out[10] => result.DATAB
OP1out[11] => OP1in.IN0
OP1out[11] => OP1in.IN0
OP1out[11] => OP1in.IN0
OP1out[11] => OP1in.DATAB
OP1out[11] => addsub_a.DATAB
OP1out[11] => addsub_a[11].DATAA
OP1out[11] => Mux2.IN20
OP1out[11] => bits_out[11].DATAA
OP1out[11] => rot_out.DATAB
OP1out[11] => rot_out.DATAA
OP1out[11] => rot_out[11].DATAB
OP1out[11] => Equal20.IN20
OP1out[11] => result[11].DATAB
OP1out[11] => result.DATAB
OP1out[12] => OP1in.IN0
OP1out[12] => OP1in.IN0
OP1out[12] => OP1in.IN0
OP1out[12] => OP1in.DATAB
OP1out[12] => addsub_a.DATAB
OP1out[12] => addsub_a[12].DATAA
OP1out[12] => Mux2.IN19
OP1out[12] => bits_out[12].DATAA
OP1out[12] => rot_out.DATAB
OP1out[12] => rot_out.DATAA
OP1out[12] => rot_out[12].DATAB
OP1out[12] => Equal20.IN19
OP1out[12] => result[12].DATAB
OP1out[12] => result.DATAB
OP1out[13] => OP1in.IN0
OP1out[13] => OP1in.IN0
OP1out[13] => OP1in.IN0
OP1out[13] => OP1in.DATAB
OP1out[13] => addsub_a.DATAB
OP1out[13] => addsub_a[13].DATAA
OP1out[13] => Mux2.IN18
OP1out[13] => bits_out[13].DATAA
OP1out[13] => rot_out.DATAB
OP1out[13] => rot_out.DATAA
OP1out[13] => rot_out[13].DATAB
OP1out[13] => Equal20.IN18
OP1out[13] => result[13].DATAB
OP1out[13] => result.DATAB
OP1out[14] => OP1in.IN0
OP1out[14] => OP1in.IN0
OP1out[14] => OP1in.IN0
OP1out[14] => OP1in.DATAB
OP1out[14] => addsub_a.DATAB
OP1out[14] => addsub_a[14].DATAA
OP1out[14] => Mux2.IN17
OP1out[14] => bits_out[14].DATAA
OP1out[14] => rot_out.DATAB
OP1out[14] => rot_out.DATAA
OP1out[14] => rot_out[14].DATAB
OP1out[14] => Equal20.IN17
OP1out[14] => result[14].DATAB
OP1out[14] => result.DATAB
OP1out[15] => OP1in.IN0
OP1out[15] => OP1in.IN0
OP1out[15] => OP1in.IN0
OP1out[15] => OP1in.DATAB
OP1out[15] => addsub_a.DATAB
OP1out[15] => addsub_a[15].DATAA
OP1out[15] => Mux2.IN16
OP1out[15] => bits_out[15].DATAA
OP1out[15] => Mux9.IN1
OP1out[15] => Mux9.IN2
OP1out[15] => rot_out.DATAB
OP1out[15] => rot_out.DATAA
OP1out[15] => rot_out[15].DATAB
OP1out[15] => Flags.DATAB
OP1out[15] => Equal20.IN16
OP1out[15] => result[15].DATAB
OP1out[15] => result.DATAB
OP1out[16] => OP1in.IN0
OP1out[16] => OP1in.IN0
OP1out[16] => OP1in.IN0
OP1out[16] => OP1in.DATAB
OP1out[16] => addsub_a.DATAB
OP1out[16] => addsub_a[16].DATAA
OP1out[16] => Mux2.IN15
OP1out[16] => bits_out[16].DATAA
OP1out[16] => rot_out.DATAA
OP1out[16] => rot_out.DATAB
OP1out[16] => rot_out[16].DATAB
OP1out[16] => Equal21.IN31
OP1out[16] => result[16].DATAB
OP1out[16] => result.DATAB
OP1out[17] => OP1in.IN0
OP1out[17] => OP1in.IN0
OP1out[17] => OP1in.IN0
OP1out[17] => OP1in.DATAB
OP1out[17] => addsub_a.DATAB
OP1out[17] => addsub_a[17].DATAA
OP1out[17] => Mux2.IN14
OP1out[17] => bits_out[17].DATAA
OP1out[17] => rot_out.DATAB
OP1out[17] => rot_out.DATAA
OP1out[17] => rot_out[17].DATAB
OP1out[17] => Equal21.IN30
OP1out[17] => result[17].DATAB
OP1out[17] => result.DATAB
OP1out[18] => OP1in.IN0
OP1out[18] => OP1in.IN0
OP1out[18] => OP1in.IN0
OP1out[18] => OP1in.DATAB
OP1out[18] => addsub_a.DATAB
OP1out[18] => addsub_a[18].DATAA
OP1out[18] => Mux2.IN13
OP1out[18] => bits_out[18].DATAA
OP1out[18] => rot_out.DATAB
OP1out[18] => rot_out.DATAA
OP1out[18] => rot_out[18].DATAB
OP1out[18] => Equal21.IN29
OP1out[18] => result[18].DATAB
OP1out[18] => result.DATAB
OP1out[19] => OP1in.IN0
OP1out[19] => OP1in.IN0
OP1out[19] => OP1in.IN0
OP1out[19] => OP1in.DATAB
OP1out[19] => addsub_a.DATAB
OP1out[19] => addsub_a[19].DATAA
OP1out[19] => Mux2.IN12
OP1out[19] => bits_out[19].DATAA
OP1out[19] => rot_out.DATAB
OP1out[19] => rot_out.DATAA
OP1out[19] => rot_out[19].DATAB
OP1out[19] => Equal21.IN28
OP1out[19] => result[19].DATAB
OP1out[19] => result.DATAB
OP1out[20] => OP1in.IN0
OP1out[20] => OP1in.IN0
OP1out[20] => OP1in.IN0
OP1out[20] => OP1in.DATAB
OP1out[20] => addsub_a.DATAB
OP1out[20] => addsub_a[20].DATAA
OP1out[20] => Mux2.IN11
OP1out[20] => bits_out[20].DATAA
OP1out[20] => rot_out.DATAB
OP1out[20] => rot_out.DATAA
OP1out[20] => rot_out[20].DATAB
OP1out[20] => Equal21.IN27
OP1out[20] => result[20].DATAB
OP1out[20] => result.DATAB
OP1out[21] => OP1in.IN0
OP1out[21] => OP1in.IN0
OP1out[21] => OP1in.IN0
OP1out[21] => OP1in.DATAB
OP1out[21] => addsub_a.DATAB
OP1out[21] => addsub_a[21].DATAA
OP1out[21] => Mux2.IN10
OP1out[21] => bits_out[21].DATAA
OP1out[21] => rot_out.DATAB
OP1out[21] => rot_out.DATAA
OP1out[21] => rot_out[21].DATAB
OP1out[21] => Equal21.IN26
OP1out[21] => result[21].DATAB
OP1out[21] => result.DATAB
OP1out[22] => OP1in.IN0
OP1out[22] => OP1in.IN0
OP1out[22] => OP1in.IN0
OP1out[22] => OP1in.DATAB
OP1out[22] => addsub_a.DATAB
OP1out[22] => addsub_a[22].DATAA
OP1out[22] => Mux2.IN9
OP1out[22] => bits_out[22].DATAA
OP1out[22] => rot_out.DATAB
OP1out[22] => rot_out.DATAA
OP1out[22] => rot_out[22].DATAB
OP1out[22] => Equal21.IN25
OP1out[22] => result[22].DATAB
OP1out[22] => result.DATAB
OP1out[23] => OP1in.IN0
OP1out[23] => OP1in.IN0
OP1out[23] => OP1in.IN0
OP1out[23] => OP1in.DATAB
OP1out[23] => addsub_a.DATAB
OP1out[23] => addsub_a[23].DATAA
OP1out[23] => Mux2.IN8
OP1out[23] => bits_out[23].DATAA
OP1out[23] => rot_out.DATAB
OP1out[23] => rot_out.DATAA
OP1out[23] => rot_out[23].DATAB
OP1out[23] => Equal21.IN24
OP1out[23] => result[23].DATAB
OP1out[23] => result.DATAB
OP1out[24] => OP1in.IN0
OP1out[24] => OP1in.IN0
OP1out[24] => OP1in.IN0
OP1out[24] => OP1in.DATAB
OP1out[24] => addsub_a.DATAB
OP1out[24] => addsub_a[24].DATAA
OP1out[24] => Mux2.IN7
OP1out[24] => bits_out[24].DATAA
OP1out[24] => rot_out.DATAB
OP1out[24] => rot_out.DATAA
OP1out[24] => rot_out[24].DATAB
OP1out[24] => Equal21.IN23
OP1out[24] => result[24].DATAB
OP1out[24] => result.DATAB
OP1out[25] => OP1in.IN0
OP1out[25] => OP1in.IN0
OP1out[25] => OP1in.IN0
OP1out[25] => OP1in.DATAB
OP1out[25] => addsub_a.DATAB
OP1out[25] => addsub_a[25].DATAA
OP1out[25] => Mux2.IN6
OP1out[25] => bits_out[25].DATAA
OP1out[25] => rot_out.DATAB
OP1out[25] => rot_out.DATAA
OP1out[25] => rot_out[25].DATAB
OP1out[25] => Equal21.IN22
OP1out[25] => result[25].DATAB
OP1out[25] => result.DATAB
OP1out[26] => OP1in.IN0
OP1out[26] => OP1in.IN0
OP1out[26] => OP1in.IN0
OP1out[26] => OP1in.DATAB
OP1out[26] => addsub_a.DATAB
OP1out[26] => addsub_a[26].DATAA
OP1out[26] => Mux2.IN5
OP1out[26] => bits_out[26].DATAA
OP1out[26] => rot_out.DATAB
OP1out[26] => rot_out.DATAA
OP1out[26] => rot_out[26].DATAB
OP1out[26] => Equal21.IN21
OP1out[26] => result[26].DATAB
OP1out[26] => result.DATAB
OP1out[27] => OP1in.IN0
OP1out[27] => OP1in.IN0
OP1out[27] => OP1in.IN0
OP1out[27] => OP1in.DATAB
OP1out[27] => addsub_a.DATAB
OP1out[27] => addsub_a[27].DATAA
OP1out[27] => Mux2.IN4
OP1out[27] => bits_out[27].DATAA
OP1out[27] => rot_out.DATAB
OP1out[27] => rot_out.DATAA
OP1out[27] => rot_out[27].DATAB
OP1out[27] => Equal21.IN20
OP1out[27] => result[27].DATAB
OP1out[27] => result.DATAB
OP1out[28] => OP1in.IN0
OP1out[28] => OP1in.IN0
OP1out[28] => OP1in.IN0
OP1out[28] => OP1in.DATAB
OP1out[28] => addsub_a.DATAB
OP1out[28] => addsub_a[28].DATAA
OP1out[28] => Mux2.IN3
OP1out[28] => bits_out[28].DATAA
OP1out[28] => rot_out.DATAB
OP1out[28] => rot_out.DATAA
OP1out[28] => rot_out[28].DATAB
OP1out[28] => Equal21.IN19
OP1out[28] => result[28].DATAB
OP1out[28] => result.DATAB
OP1out[29] => OP1in.IN0
OP1out[29] => OP1in.IN0
OP1out[29] => OP1in.IN0
OP1out[29] => OP1in.DATAB
OP1out[29] => addsub_a.DATAB
OP1out[29] => addsub_a[29].DATAA
OP1out[29] => Mux2.IN2
OP1out[29] => bits_out[29].DATAA
OP1out[29] => rot_out.DATAB
OP1out[29] => rot_out.DATAA
OP1out[29] => rot_out[29].DATAB
OP1out[29] => Equal21.IN18
OP1out[29] => result[29].DATAB
OP1out[29] => result.DATAB
OP1out[30] => OP1in.IN0
OP1out[30] => OP1in.IN0
OP1out[30] => OP1in.IN0
OP1out[30] => OP1in.DATAB
OP1out[30] => addsub_a.DATAB
OP1out[30] => addsub_a[30].DATAA
OP1out[30] => Mux2.IN1
OP1out[30] => bits_out[30].DATAA
OP1out[30] => rot_out.DATAB
OP1out[30] => rot_out.DATAA
OP1out[30] => rot_out[30].DATAB
OP1out[30] => Equal21.IN17
OP1out[30] => result[30].DATAB
OP1out[30] => result.DATAB
OP1out[31] => OP1in.IN0
OP1out[31] => OP1in.IN0
OP1out[31] => OP1in.IN0
OP1out[31] => OP1in.DATAB
OP1out[31] => addsub_a.DATAB
OP1out[31] => addsub_a[31].DATAA
OP1out[31] => Mux2.IN0
OP1out[31] => bits_out[31].DATAA
OP1out[31] => Mux9.IN0
OP1out[31] => rot_out.DATAA
OP1out[31] => rot_out[31].DATAB
OP1out[31] => Flags.DATAA
OP1out[31] => Equal21.IN16
OP1out[31] => result[31].DATAB
OP1out[31] => result.DATAB
OP2out[0] => OP1in.IN1
OP2out[0] => OP1in.IN1
OP2out[0] => OP1in.IN1
OP2out[0] => OP1in.DATAB
OP2out[0] => addsub_b[0].DATAA
OP2out[0] => Add4.IN9
OP2out[0] => shift[32].DATAB
OP2out[0] => CCRin.DATAA
OP2out[0] => faktorB[16].DATAB
OP2out[0] => faktorB[0].DATAA
OP2out[0] => Add13.IN33
OP2out[0] => inmux0[0].DATAA
OP2out[0] => Add8.IN5
OP2out[0] => Add14.IN5
OP2out[0] => Add16.IN4
OP2out[1] => OP1in.IN1
OP2out[1] => OP1in.IN1
OP2out[1] => OP1in.IN1
OP2out[1] => OP1in.DATAB
OP2out[1] => addsub_b[1].DATAA
OP2out[1] => Add4.IN8
OP2out[1] => shift[33].DATAB
OP2out[1] => CCRin.DATAA
OP2out[1] => faktorB[17].DATAB
OP2out[1] => faktorB[1].DATAA
OP2out[1] => Add13.IN32
OP2out[1] => inmux0[1].DATAA
OP2out[1] => inmux0[0].DATAB
OP2out[1] => Add8.IN4
OP2out[1] => Add14.IN4
OP2out[1] => Add16.IN3
OP2out[2] => OP1in.IN1
OP2out[2] => OP1in.IN1
OP2out[2] => OP1in.IN1
OP2out[2] => OP1in.DATAB
OP2out[2] => addsub_b[2].DATAA
OP2out[2] => Add4.IN7
OP2out[2] => shift[34].DATAB
OP2out[2] => CCRin.DATAA
OP2out[2] => faktorB[18].DATAB
OP2out[2] => faktorB[2].DATAA
OP2out[2] => Add13.IN31
OP2out[2] => inmux0[2].DATAA
OP2out[2] => inmux0[1].DATAB
OP2out[2] => Add8.IN3
OP2out[2] => Add14.IN3
OP2out[2] => Add16.IN2
OP2out[3] => OP1in.IN1
OP2out[3] => OP1in.IN1
OP2out[3] => OP1in.IN1
OP2out[3] => OP1in.DATAB
OP2out[3] => addsub_b[3].DATAA
OP2out[3] => Add4.IN6
OP2out[3] => shift[35].DATAB
OP2out[3] => CCRin.DATAA
OP2out[3] => faktorB[19].DATAB
OP2out[3] => faktorB[3].DATAA
OP2out[3] => Add13.IN30
OP2out[3] => inmux0[3].DATAA
OP2out[3] => inmux0[2].DATAB
OP2out[3] => Add8.IN2
OP2out[3] => Add14.IN2
OP2out[3] => Add16.IN1
OP2out[4] => OP1in.IN1
OP2out[4] => OP1in.IN1
OP2out[4] => OP1in.IN1
OP2out[4] => OP1in.DATAB
OP2out[4] => addsub_b[4].DATAA
OP2out[4] => Add5.IN9
OP2out[4] => shift[36].DATAB
OP2out[4] => CCRin.DATAA
OP2out[4] => faktorB[20].DATAB
OP2out[4] => faktorB[4].DATAA
OP2out[4] => Add13.IN29
OP2out[4] => inmux0[4].DATAA
OP2out[4] => inmux0[3].DATAB
OP2out[4] => Add9.IN6
OP2out[4] => Add14.IN9
OP2out[4] => Add16.IN8
OP2out[5] => OP1in.IN1
OP2out[5] => OP1in.IN1
OP2out[5] => OP1in.IN1
OP2out[5] => OP1in.DATAB
OP2out[5] => addsub_b[5].DATAA
OP2out[5] => Add5.IN8
OP2out[5] => shift[37].DATAB
OP2out[5] => faktorB[21].DATAB
OP2out[5] => faktorB[5].DATAA
OP2out[5] => Add13.IN28
OP2out[5] => inmux0[5].DATAA
OP2out[5] => inmux0[4].DATAB
OP2out[5] => Add9.IN5
OP2out[5] => Add14.IN8
OP2out[5] => Add16.IN7
OP2out[6] => OP1in.IN1
OP2out[6] => OP1in.IN1
OP2out[6] => OP1in.IN1
OP2out[6] => OP1in.DATAB
OP2out[6] => addsub_b[6].DATAA
OP2out[6] => Add5.IN7
OP2out[6] => shift[38].DATAB
OP2out[6] => faktorB[22].DATAB
OP2out[6] => faktorB[6].DATAA
OP2out[6] => Add13.IN27
OP2out[6] => inmux0[6].DATAA
OP2out[6] => inmux0[5].DATAB
OP2out[6] => Add9.IN4
OP2out[6] => Add14.IN7
OP2out[6] => Add16.IN6
OP2out[7] => OP1in.IN1
OP2out[7] => OP1in.IN1
OP2out[7] => OP1in.IN1
OP2out[7] => OP1in.DATAB
OP2out[7] => addsub_b[7].DATAA
OP2out[7] => Add5.IN6
OP2out[7] => faktorB[23].DATAB
OP2out[7] => faktorB[7].DATAA
OP2out[7] => Add13.IN26
OP2out[7] => inmux0[7].DATAA
OP2out[7] => inmux0[6].DATAB
OP2out[7] => Add9.IN3
OP2out[7] => Add14.IN6
OP2out[7] => Add16.IN5
OP2out[8] => OP1in.IN1
OP2out[8] => OP1in.IN1
OP2out[8] => OP1in.IN1
OP2out[8] => OP1in.DATAB
OP2out[8] => addsub_b[8].DATAA
OP2out[8] => faktorB[24].DATAB
OP2out[8] => faktorB[8].DATAA
OP2out[8] => Add13.IN25
OP2out[8] => inmux0[8].DATAA
OP2out[8] => inmux0[7].DATAB
OP2out[8] => Add14.IN33
OP2out[8] => Add16.IN16
OP2out[9] => OP1in.IN1
OP2out[9] => OP1in.IN1
OP2out[9] => OP1in.IN1
OP2out[9] => OP1in.DATAB
OP2out[9] => addsub_b[9].DATAA
OP2out[9] => faktorB[25].DATAB
OP2out[9] => faktorB[9].DATAA
OP2out[9] => Add13.IN24
OP2out[9] => inmux0[9].DATAA
OP2out[9] => inmux0[8].DATAB
OP2out[9] => Add14.IN32
OP2out[9] => Add16.IN15
OP2out[10] => OP1in.IN1
OP2out[10] => OP1in.IN1
OP2out[10] => OP1in.IN1
OP2out[10] => OP1in.DATAB
OP2out[10] => addsub_b[10].DATAA
OP2out[10] => faktorB[26].DATAB
OP2out[10] => faktorB[10].DATAA
OP2out[10] => Add13.IN23
OP2out[10] => inmux0[10].DATAA
OP2out[10] => inmux0[9].DATAB
OP2out[10] => Add14.IN31
OP2out[10] => Add16.IN14
OP2out[11] => OP1in.IN1
OP2out[11] => OP1in.IN1
OP2out[11] => OP1in.IN1
OP2out[11] => OP1in.DATAB
OP2out[11] => addsub_b[11].DATAA
OP2out[11] => faktorB[27].DATAB
OP2out[11] => faktorB[11].DATAA
OP2out[11] => Add13.IN22
OP2out[11] => inmux0[11].DATAA
OP2out[11] => inmux0[10].DATAB
OP2out[11] => Add14.IN30
OP2out[11] => Add16.IN13
OP2out[12] => OP1in.IN1
OP2out[12] => OP1in.IN1
OP2out[12] => OP1in.IN1
OP2out[12] => OP1in.DATAB
OP2out[12] => addsub_b[12].DATAA
OP2out[12] => faktorB[28].DATAB
OP2out[12] => faktorB[12].DATAA
OP2out[12] => Add13.IN21
OP2out[12] => inmux0[12].DATAA
OP2out[12] => inmux0[11].DATAB
OP2out[12] => Add14.IN29
OP2out[12] => Add16.IN12
OP2out[13] => OP1in.IN1
OP2out[13] => OP1in.IN1
OP2out[13] => OP1in.IN1
OP2out[13] => OP1in.DATAB
OP2out[13] => addsub_b[13].DATAA
OP2out[13] => faktorB[29].DATAB
OP2out[13] => faktorB[13].DATAA
OP2out[13] => Add13.IN20
OP2out[13] => inmux0[13].DATAA
OP2out[13] => inmux0[12].DATAB
OP2out[13] => Add14.IN28
OP2out[13] => Add16.IN11
OP2out[14] => OP1in.IN1
OP2out[14] => OP1in.IN1
OP2out[14] => OP1in.IN1
OP2out[14] => OP1in.DATAB
OP2out[14] => addsub_b[14].DATAA
OP2out[14] => faktorB[30].DATAB
OP2out[14] => faktorB[14].DATAA
OP2out[14] => Add13.IN19
OP2out[14] => inmux0[14].DATAA
OP2out[14] => inmux0[13].DATAB
OP2out[14] => Add14.IN27
OP2out[14] => Add16.IN10
OP2out[15] => OP1in.IN1
OP2out[15] => OP1in.IN1
OP2out[15] => OP1in.IN1
OP2out[15] => OP1in.DATAB
OP2out[15] => addsub_b[15].DATAA
OP2out[15] => faktorB[31].DATAB
OP2out[15] => faktorB[15].DATAA
OP2out[15] => Add13.IN18
OP2out[15] => inmux0[15].DATAA
OP2out[15] => inmux0[14].DATAB
OP2out[15] => Add14.IN26
OP2out[15] => Add16.IN9
OP2out[16] => OP1in.IN1
OP2out[16] => OP1in.IN1
OP2out[16] => OP1in.IN1
OP2out[16] => OP1in.DATAB
OP2out[16] => addsub_b[16].DATAA
OP2out[16] => faktorB[16].DATAA
OP2out[16] => OP2outext[0].DATAB
OP2out[16] => Add13.IN17
OP2out[16] => inmux0[16].DATAA
OP2out[16] => inmux0[15].DATAB
OP2out[17] => OP1in.IN1
OP2out[17] => OP1in.IN1
OP2out[17] => OP1in.IN1
OP2out[17] => OP1in.DATAB
OP2out[17] => addsub_b[17].DATAA
OP2out[17] => faktorB[17].DATAA
OP2out[17] => OP2outext[1].DATAB
OP2out[17] => Add13.IN16
OP2out[17] => inmux0[17].DATAA
OP2out[17] => inmux0[16].DATAB
OP2out[18] => OP1in.IN1
OP2out[18] => OP1in.IN1
OP2out[18] => OP1in.IN1
OP2out[18] => OP1in.DATAB
OP2out[18] => addsub_b[18].DATAA
OP2out[18] => faktorB[18].DATAA
OP2out[18] => OP2outext[2].DATAB
OP2out[18] => Add13.IN15
OP2out[18] => inmux0[18].DATAA
OP2out[18] => inmux0[17].DATAB
OP2out[19] => OP1in.IN1
OP2out[19] => OP1in.IN1
OP2out[19] => OP1in.IN1
OP2out[19] => OP1in.DATAB
OP2out[19] => addsub_b[19].DATAA
OP2out[19] => faktorB[19].DATAA
OP2out[19] => OP2outext[3].DATAB
OP2out[19] => Add13.IN14
OP2out[19] => inmux0[19].DATAA
OP2out[19] => inmux0[18].DATAB
OP2out[20] => OP1in.IN1
OP2out[20] => OP1in.IN1
OP2out[20] => OP1in.IN1
OP2out[20] => OP1in.DATAB
OP2out[20] => addsub_b[20].DATAA
OP2out[20] => faktorB[20].DATAA
OP2out[20] => OP2outext[4].DATAB
OP2out[20] => Add13.IN13
OP2out[20] => inmux0[20].DATAA
OP2out[20] => inmux0[19].DATAB
OP2out[21] => OP1in.IN1
OP2out[21] => OP1in.IN1
OP2out[21] => OP1in.IN1
OP2out[21] => OP1in.DATAB
OP2out[21] => addsub_b[21].DATAA
OP2out[21] => faktorB[21].DATAA
OP2out[21] => OP2outext[5].DATAB
OP2out[21] => Add13.IN12
OP2out[21] => inmux0[21].DATAA
OP2out[21] => inmux0[20].DATAB
OP2out[22] => OP1in.IN1
OP2out[22] => OP1in.IN1
OP2out[22] => OP1in.IN1
OP2out[22] => OP1in.DATAB
OP2out[22] => addsub_b[22].DATAA
OP2out[22] => faktorB[22].DATAA
OP2out[22] => OP2outext[6].DATAB
OP2out[22] => Add13.IN11
OP2out[22] => inmux0[22].DATAA
OP2out[22] => inmux0[21].DATAB
OP2out[23] => OP1in.IN1
OP2out[23] => OP1in.IN1
OP2out[23] => OP1in.IN1
OP2out[23] => OP1in.DATAB
OP2out[23] => addsub_b[23].DATAA
OP2out[23] => faktorB[23].DATAA
OP2out[23] => OP2outext[7].DATAB
OP2out[23] => Add13.IN10
OP2out[23] => inmux0[23].DATAA
OP2out[23] => inmux0[22].DATAB
OP2out[24] => OP1in.IN1
OP2out[24] => OP1in.IN1
OP2out[24] => OP1in.IN1
OP2out[24] => OP1in.DATAB
OP2out[24] => addsub_b[24].DATAA
OP2out[24] => faktorB[24].DATAA
OP2out[24] => OP2outext[8].DATAB
OP2out[24] => Add13.IN9
OP2out[24] => inmux0[24].DATAA
OP2out[24] => inmux0[23].DATAB
OP2out[25] => OP1in.IN1
OP2out[25] => OP1in.IN1
OP2out[25] => OP1in.IN1
OP2out[25] => OP1in.DATAB
OP2out[25] => addsub_b[25].DATAA
OP2out[25] => faktorB[25].DATAA
OP2out[25] => OP2outext[9].DATAB
OP2out[25] => Add13.IN8
OP2out[25] => inmux0[25].DATAA
OP2out[25] => inmux0[24].DATAB
OP2out[26] => OP1in.IN1
OP2out[26] => OP1in.IN1
OP2out[26] => OP1in.IN1
OP2out[26] => OP1in.DATAB
OP2out[26] => addsub_b[26].DATAA
OP2out[26] => faktorB[26].DATAA
OP2out[26] => OP2outext[10].DATAB
OP2out[26] => Add13.IN7
OP2out[26] => inmux0[26].DATAA
OP2out[26] => inmux0[25].DATAB
OP2out[27] => OP1in.IN1
OP2out[27] => OP1in.IN1
OP2out[27] => OP1in.IN1
OP2out[27] => OP1in.DATAB
OP2out[27] => addsub_b[27].DATAA
OP2out[27] => faktorB[27].DATAA
OP2out[27] => OP2outext[11].DATAB
OP2out[27] => Add13.IN6
OP2out[27] => inmux0[27].DATAA
OP2out[27] => inmux0[26].DATAB
OP2out[28] => OP1in.IN1
OP2out[28] => OP1in.IN1
OP2out[28] => OP1in.IN1
OP2out[28] => OP1in.DATAB
OP2out[28] => addsub_b[28].DATAA
OP2out[28] => faktorB[28].DATAA
OP2out[28] => OP2outext[12].DATAB
OP2out[28] => Add13.IN5
OP2out[28] => inmux0[28].DATAA
OP2out[28] => inmux0[27].DATAB
OP2out[29] => OP1in.IN1
OP2out[29] => OP1in.IN1
OP2out[29] => OP1in.IN1
OP2out[29] => OP1in.DATAB
OP2out[29] => addsub_b[29].DATAA
OP2out[29] => faktorB[29].DATAA
OP2out[29] => OP2outext[13].DATAB
OP2out[29] => Add13.IN4
OP2out[29] => inmux0[29].DATAA
OP2out[29] => inmux0[28].DATAB
OP2out[30] => OP1in.IN1
OP2out[30] => OP1in.IN1
OP2out[30] => OP1in.IN1
OP2out[30] => OP1in.DATAB
OP2out[30] => addsub_b[30].DATAA
OP2out[30] => faktorB[30].DATAA
OP2out[30] => OP2outext[14].DATAB
OP2out[30] => Add13.IN3
OP2out[30] => inmux0[30].DATAA
OP2out[30] => inmux0[29].DATAB
OP2out[31] => OP1in.IN1
OP2out[31] => OP1in.IN1
OP2out[31] => OP1in.IN1
OP2out[31] => OP1in.DATAB
OP2out[31] => addsub_b[31].DATAA
OP2out[31] => faktorB[31].DATAA
OP2out[31] => OP2outext[15].DATAB
OP2out[31] => process_9.IN1
OP2out[31] => Add13.IN2
OP2out[31] => process_9.IN1
OP2out[31] => inmux0[31].DATAA
OP2out[31] => inmux0[30].DATAB
reg_QA[0] => div_reg.DATAA
reg_QA[0] => mulu_reg.DATAA
reg_QA[0] => Add12.IN32
reg_QA[0] => Add15.IN64
reg_QA[1] => div_reg.DATAA
reg_QA[1] => mulu_reg.DATAA
reg_QA[1] => Add12.IN31
reg_QA[1] => Add15.IN63
reg_QA[2] => div_reg.DATAA
reg_QA[2] => mulu_reg.DATAA
reg_QA[2] => Add12.IN30
reg_QA[2] => Add15.IN62
reg_QA[3] => div_reg.DATAA
reg_QA[3] => mulu_reg.DATAA
reg_QA[3] => Add12.IN29
reg_QA[3] => Add15.IN61
reg_QA[4] => div_reg.DATAA
reg_QA[4] => mulu_reg.DATAA
reg_QA[4] => Add12.IN28
reg_QA[4] => Add15.IN60
reg_QA[5] => div_reg.DATAA
reg_QA[5] => mulu_reg.DATAA
reg_QA[5] => Add12.IN27
reg_QA[5] => Add15.IN59
reg_QA[6] => div_reg.DATAA
reg_QA[6] => mulu_reg.DATAA
reg_QA[6] => Add12.IN26
reg_QA[6] => Add15.IN58
reg_QA[7] => div_reg.DATAA
reg_QA[7] => mulu_reg.DATAA
reg_QA[7] => Add12.IN25
reg_QA[7] => Add15.IN57
reg_QA[8] => div_reg.DATAA
reg_QA[8] => mulu_reg.DATAA
reg_QA[8] => Add12.IN24
reg_QA[8] => Add15.IN56
reg_QA[9] => div_reg.DATAA
reg_QA[9] => mulu_reg.DATAA
reg_QA[9] => Add12.IN23
reg_QA[9] => Add15.IN55
reg_QA[10] => div_reg.DATAA
reg_QA[10] => mulu_reg.DATAA
reg_QA[10] => Add12.IN22
reg_QA[10] => Add15.IN54
reg_QA[11] => div_reg.DATAA
reg_QA[11] => mulu_reg.DATAA
reg_QA[11] => Add12.IN21
reg_QA[11] => Add15.IN53
reg_QA[12] => div_reg.DATAA
reg_QA[12] => mulu_reg.DATAA
reg_QA[12] => Add12.IN20
reg_QA[12] => Add15.IN52
reg_QA[13] => div_reg.DATAA
reg_QA[13] => mulu_reg.DATAA
reg_QA[13] => Add12.IN19
reg_QA[13] => Add15.IN51
reg_QA[14] => div_reg.DATAA
reg_QA[14] => mulu_reg.DATAA
reg_QA[14] => Add12.IN18
reg_QA[14] => Add15.IN50
reg_QA[15] => process_8.IN0
reg_QA[15] => mulu_reg.DATAA
reg_QA[15] => div_reg.DATAA
reg_QA[15] => Add12.IN17
reg_QA[15] => Add15.IN49
reg_QA[16] => div_reg.DATAA
reg_QA[16] => mulu_reg.DATAA
reg_QA[16] => Add12.IN16
reg_QA[16] => Add15.IN48
reg_QA[17] => div_reg.DATAA
reg_QA[17] => mulu_reg.DATAA
reg_QA[17] => Add12.IN15
reg_QA[17] => Add15.IN47
reg_QA[18] => div_reg.DATAA
reg_QA[18] => mulu_reg.DATAA
reg_QA[18] => Add12.IN14
reg_QA[18] => Add15.IN46
reg_QA[19] => div_reg.DATAA
reg_QA[19] => mulu_reg.DATAA
reg_QA[19] => Add12.IN13
reg_QA[19] => Add15.IN45
reg_QA[20] => div_reg.DATAA
reg_QA[20] => mulu_reg.DATAA
reg_QA[20] => Add12.IN12
reg_QA[20] => Add15.IN44
reg_QA[21] => div_reg.DATAA
reg_QA[21] => mulu_reg.DATAA
reg_QA[21] => Add12.IN11
reg_QA[21] => Add15.IN43
reg_QA[22] => div_reg.DATAA
reg_QA[22] => mulu_reg.DATAA
reg_QA[22] => Add12.IN10
reg_QA[22] => Add15.IN42
reg_QA[23] => div_reg.DATAA
reg_QA[23] => mulu_reg.DATAA
reg_QA[23] => Add12.IN9
reg_QA[23] => Add15.IN41
reg_QA[24] => div_reg.DATAA
reg_QA[24] => mulu_reg.DATAA
reg_QA[24] => Add12.IN8
reg_QA[24] => Add15.IN40
reg_QA[25] => div_reg.DATAA
reg_QA[25] => mulu_reg.DATAA
reg_QA[25] => Add12.IN7
reg_QA[25] => Add15.IN39
reg_QA[26] => div_reg.DATAA
reg_QA[26] => mulu_reg.DATAA
reg_QA[26] => Add12.IN6
reg_QA[26] => Add15.IN38
reg_QA[27] => div_reg.DATAA
reg_QA[27] => mulu_reg.DATAA
reg_QA[27] => Add12.IN5
reg_QA[27] => Add15.IN37
reg_QA[28] => div_reg.DATAA
reg_QA[28] => mulu_reg.DATAA
reg_QA[28] => Add12.IN4
reg_QA[28] => Add15.IN36
reg_QA[29] => div_reg.DATAA
reg_QA[29] => mulu_reg.DATAA
reg_QA[29] => Add12.IN3
reg_QA[29] => Add15.IN35
reg_QA[30] => div_reg.DATAA
reg_QA[30] => mulu_reg.DATAA
reg_QA[30] => Add12.IN2
reg_QA[30] => Add15.IN34
reg_QA[31] => process_8.IN0
reg_QA[31] => mulu_reg.DATAA
reg_QA[31] => divisor[48].IN1
reg_QA[31] => div_reg.DATAA
reg_QA[31] => Flags.DATAA
reg_QA[31] => Add12.IN1
reg_QA[31] => Add15.IN33
reg_QB[0] => bit_number[0].DATAA
reg_QB[0] => datareg.DATAB
reg_QB[1] => bit_number[1].DATAA
reg_QB[1] => datareg.DATAB
reg_QB[2] => bit_number[2].DATAA
reg_QB[2] => datareg.DATAB
reg_QB[3] => bit_number.DATAB
reg_QB[3] => datareg.DATAB
reg_QB[4] => bit_number.DATAB
reg_QB[4] => datareg.DATAB
reg_QB[5] => datareg.DATAB
reg_QB[6] => datareg.DATAB
reg_QB[7] => datareg.DATAB
reg_QB[8] => datareg.DATAB
reg_QB[9] => datareg.DATAB
reg_QB[10] => datareg.DATAB
reg_QB[11] => datareg.DATAB
reg_QB[12] => datareg.DATAB
reg_QB[13] => datareg.DATAB
reg_QB[14] => datareg.DATAB
reg_QB[15] => datareg.DATAB
reg_QB[16] => datareg.DATAB
reg_QB[17] => datareg.DATAB
reg_QB[18] => datareg.DATAB
reg_QB[19] => datareg.DATAB
reg_QB[20] => datareg.DATAB
reg_QB[21] => datareg.DATAB
reg_QB[22] => datareg.DATAB
reg_QB[23] => datareg.DATAB
reg_QB[24] => datareg.DATAB
reg_QB[25] => datareg.DATAB
reg_QB[26] => datareg.DATAB
reg_QB[27] => datareg.DATAB
reg_QB[28] => datareg.DATAB
reg_QB[29] => datareg.DATAB
reg_QB[30] => datareg.DATAB
reg_QB[31] => datareg.DATAB
opcode[0] => ~NO_FANOUT~
opcode[1] => ~NO_FANOUT~
opcode[2] => ~NO_FANOUT~
opcode[3] => Equal3.IN3
opcode[4] => Equal3.IN2
opcode[5] => ~NO_FANOUT~
opcode[6] => Mux0.IN5
opcode[6] => Mux1.IN5
opcode[7] => Mux0.IN4
opcode[7] => Mux1.IN4
opcode[8] => Mux3.IN10
opcode[8] => Mux4.IN10
opcode[8] => Mux5.IN10
opcode[8] => Mux6.IN10
opcode[8] => Mux7.IN10
opcode[8] => divs.IN0
opcode[9] => Mux3.IN9
opcode[9] => Mux4.IN9
opcode[9] => Mux5.IN9
opcode[9] => Mux6.IN9
opcode[9] => Mux7.IN9
opcode[10] => Mux3.IN8
opcode[10] => Mux4.IN8
opcode[10] => Mux5.IN8
opcode[10] => Mux6.IN8
opcode[10] => Mux7.IN8
opcode[11] => ~NO_FANOUT~
opcode[12] => ~NO_FANOUT~
opcode[13] => ~NO_FANOUT~
opcode[14] => ~NO_FANOUT~
opcode[15] => divs.IN1
opcode[15] => process_9.IN1
opcode[15] => divs.IN0
datatype[0] => Equal0.IN3
datatype[1] => Equal0.IN2
exe_opcode[0] => ~NO_FANOUT~
exe_opcode[1] => ~NO_FANOUT~
exe_opcode[2] => ~NO_FANOUT~
exe_opcode[3] => ~NO_FANOUT~
exe_opcode[4] => Equal2.IN3
exe_opcode[5] => Equal2.IN2
exe_opcode[6] => Mux9.IN5
exe_opcode[6] => rot_out.OUTPUTSELECT
exe_opcode[6] => Mux12.IN4
exe_opcode[7] => Mux9.IN4
exe_opcode[7] => Mux12.IN3
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_X.OUTPUTSELECT
exe_opcode[8] => Flags.DATAB
exe_opcode[8] => Flags.OUTPUTSELECT
exe_opcode[8] => bit_number[4].OUTPUTSELECT
exe_opcode[8] => bit_number[3].OUTPUTSELECT
exe_opcode[8] => bit_number[2].OUTPUTSELECT
exe_opcode[8] => bit_number[1].OUTPUTSELECT
exe_opcode[8] => bit_number[0].OUTPUTSELECT
exe_opcode[9] => ~NO_FANOUT~
exe_opcode[10] => ~NO_FANOUT~
exe_opcode[11] => ~NO_FANOUT~
exe_opcode[12] => ~NO_FANOUT~
exe_opcode[13] => ~NO_FANOUT~
exe_opcode[14] => ~NO_FANOUT~
exe_opcode[15] => faktorB[31].OUTPUTSELECT
exe_opcode[15] => faktorB[30].OUTPUTSELECT
exe_opcode[15] => faktorB[29].OUTPUTSELECT
exe_opcode[15] => faktorB[28].OUTPUTSELECT
exe_opcode[15] => faktorB[27].OUTPUTSELECT
exe_opcode[15] => faktorB[26].OUTPUTSELECT
exe_opcode[15] => faktorB[25].OUTPUTSELECT
exe_opcode[15] => faktorB[24].OUTPUTSELECT
exe_opcode[15] => faktorB[23].OUTPUTSELECT
exe_opcode[15] => faktorB[22].OUTPUTSELECT
exe_opcode[15] => faktorB[21].OUTPUTSELECT
exe_opcode[15] => faktorB[20].OUTPUTSELECT
exe_opcode[15] => faktorB[19].OUTPUTSELECT
exe_opcode[15] => faktorB[18].OUTPUTSELECT
exe_opcode[15] => faktorB[17].OUTPUTSELECT
exe_opcode[15] => faktorB[16].OUTPUTSELECT
exe_opcode[15] => faktorB[15].OUTPUTSELECT
exe_opcode[15] => faktorB[14].OUTPUTSELECT
exe_opcode[15] => faktorB[13].OUTPUTSELECT
exe_opcode[15] => faktorB[12].OUTPUTSELECT
exe_opcode[15] => faktorB[11].OUTPUTSELECT
exe_opcode[15] => faktorB[10].OUTPUTSELECT
exe_opcode[15] => faktorB[9].OUTPUTSELECT
exe_opcode[15] => faktorB[8].OUTPUTSELECT
exe_opcode[15] => faktorB[7].OUTPUTSELECT
exe_opcode[15] => faktorB[6].OUTPUTSELECT
exe_opcode[15] => faktorB[5].OUTPUTSELECT
exe_opcode[15] => faktorB[4].OUTPUTSELECT
exe_opcode[15] => faktorB[3].OUTPUTSELECT
exe_opcode[15] => faktorB[2].OUTPUTSELECT
exe_opcode[15] => faktorB[1].OUTPUTSELECT
exe_opcode[15] => faktorB[0].OUTPUTSELECT
exe_opcode[15] => process_8.IN1
exe_opcode[15] => process_8.IN1
exe_datatype[0] => Equal1.IN3
exe_datatype[0] => Equal16.IN3
exe_datatype[0] => Equal19.IN3
exe_datatype[1] => Equal1.IN2
exe_datatype[1] => Equal16.IN2
exe_datatype[1] => Equal19.IN2
sndOPC[0] => bit_number[0].DATAB
sndOPC[1] => bit_number[1].DATAB
sndOPC[2] => bit_number[2].DATAB
sndOPC[3] => bit_number.DATAB
sndOPC[4] => bit_number.DATAB
sndOPC[5] => ~NO_FANOUT~
sndOPC[6] => ~NO_FANOUT~
sndOPC[7] => ~NO_FANOUT~
sndOPC[8] => ~NO_FANOUT~
sndOPC[9] => addsub_a.DATAA
sndOPC[10] => addsub_a.DATAA
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => divs.IN1
sndOPC[12] => ~NO_FANOUT~
sndOPC[13] => ~NO_FANOUT~
sndOPC[14] => ~NO_FANOUT~
sndOPC[15] => ~NO_FANOUT~
last_data_read[0] => CCRin.IN1
last_data_read[0] => CCRin.IN1
last_data_read[0] => CCRin.IN1
last_data_read[1] => CCRin.IN1
last_data_read[1] => CCRin.IN1
last_data_read[1] => CCRin.IN1
last_data_read[2] => CCRin.IN1
last_data_read[2] => CCRin.IN1
last_data_read[2] => CCRin.IN1
last_data_read[3] => CCRin.IN1
last_data_read[3] => CCRin.IN1
last_data_read[3] => CCRin.IN1
last_data_read[4] => CCRin.IN1
last_data_read[4] => CCRin.IN1
last_data_read[4] => CCRin.IN1
last_data_read[5] => ~NO_FANOUT~
last_data_read[6] => ~NO_FANOUT~
last_data_read[7] => ~NO_FANOUT~
last_data_read[8] => ~NO_FANOUT~
last_data_read[9] => ~NO_FANOUT~
last_data_read[10] => ~NO_FANOUT~
last_data_read[11] => ~NO_FANOUT~
last_data_read[12] => ~NO_FANOUT~
last_data_read[13] => ~NO_FANOUT~
last_data_read[14] => ~NO_FANOUT~
last_data_read[15] => ~NO_FANOUT~
data_read[0] => Flags.DATAB
data_read[0] => Flags.DATAB
data_read[1] => Flags.DATAB
data_read[1] => Flags.DATAB
data_read[2] => Flags.DATAB
data_read[2] => Flags.DATAB
data_read[3] => Flags.DATAB
data_read[3] => Flags.DATAB
data_read[4] => Flags.DATAB
data_read[4] => Flags.DATAB
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
data_read[9] => ~NO_FANOUT~
data_read[10] => ~NO_FANOUT~
data_read[11] => ~NO_FANOUT~
data_read[12] => ~NO_FANOUT~
data_read[13] => ~NO_FANOUT~
data_read[14] => ~NO_FANOUT~
data_read[15] => ~NO_FANOUT~
FlagsSR[0] => OP1in.DATAA
FlagsSR[1] => OP1in.DATAA
FlagsSR[2] => OP1in.DATAA
FlagsSR[3] => OP1in.DATAA
FlagsSR[4] => OP1in.DATAA
FlagsSR[5] => OP1in.DATAA
FlagsSR[6] => OP1in.DATAA
FlagsSR[7] => OP1in.DATAA
micro_state.idle => ~NO_FANOUT~
micro_state.nop => ~NO_FANOUT~
micro_state.ld_nn => ~NO_FANOUT~
micro_state.st_nn => ~NO_FANOUT~
micro_state.ld_dAn1 => ~NO_FANOUT~
micro_state.ld_AnXn1 => ~NO_FANOUT~
micro_state.ld_AnXn2 => ~NO_FANOUT~
micro_state.st_dAn1 => ~NO_FANOUT~
micro_state.ld_AnXnbd1 => ~NO_FANOUT~
micro_state.ld_AnXnbd2 => ~NO_FANOUT~
micro_state.ld_AnXnbd3 => ~NO_FANOUT~
micro_state.ld_229_1 => ~NO_FANOUT~
micro_state.ld_229_2 => ~NO_FANOUT~
micro_state.ld_229_3 => ~NO_FANOUT~
micro_state.ld_229_4 => ~NO_FANOUT~
micro_state.st_229_1 => ~NO_FANOUT~
micro_state.st_229_2 => ~NO_FANOUT~
micro_state.st_229_3 => ~NO_FANOUT~
micro_state.st_229_4 => ~NO_FANOUT~
micro_state.st_AnXn1 => ~NO_FANOUT~
micro_state.st_AnXn2 => ~NO_FANOUT~
micro_state.bra1 => ~NO_FANOUT~
micro_state.bsr1 => ~NO_FANOUT~
micro_state.bsr2 => ~NO_FANOUT~
micro_state.nopnop => ~NO_FANOUT~
micro_state.dbcc1 => ~NO_FANOUT~
micro_state.movem1 => ~NO_FANOUT~
micro_state.movem2 => ~NO_FANOUT~
micro_state.movem3 => ~NO_FANOUT~
micro_state.andi => ~NO_FANOUT~
micro_state.op_AxAy => ~NO_FANOUT~
micro_state.cmpm => ~NO_FANOUT~
micro_state.link1 => ~NO_FANOUT~
micro_state.link2 => ~NO_FANOUT~
micro_state.unlink1 => ~NO_FANOUT~
micro_state.unlink2 => ~NO_FANOUT~
micro_state.int1 => ~NO_FANOUT~
micro_state.int2 => ~NO_FANOUT~
micro_state.int3 => ~NO_FANOUT~
micro_state.int4 => ~NO_FANOUT~
micro_state.rte1 => ~NO_FANOUT~
micro_state.rte2 => ~NO_FANOUT~
micro_state.rte3 => ~NO_FANOUT~
micro_state.trap0 => ~NO_FANOUT~
micro_state.trap1 => ~NO_FANOUT~
micro_state.trap2 => ~NO_FANOUT~
micro_state.trap3 => ~NO_FANOUT~
micro_state.movec1 => ~NO_FANOUT~
micro_state.movep1 => ~NO_FANOUT~
micro_state.movep2 => ~NO_FANOUT~
micro_state.movep3 => ~NO_FANOUT~
micro_state.movep4 => ~NO_FANOUT~
micro_state.movep5 => ~NO_FANOUT~
micro_state.rota1 => ~NO_FANOUT~
micro_state.bf1 => ~NO_FANOUT~
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => FAsign.OUTPUTSELECT
micro_state.mul2 => ~NO_FANOUT~
micro_state.mul_end1 => ~NO_FANOUT~
micro_state.mul_end2 => ~NO_FANOUT~
micro_state.div1 => nozero.OUTPUTSELECT
micro_state.div1 => OP1_sign.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div2 => div_qsign.OUTPUTSELECT
micro_state.div2 => div_neg.OUTPUTSELECT
micro_state.div2 => div_over.OUTPUTSELECT
micro_state.div3 => ~NO_FANOUT~
micro_state.div4 => ~NO_FANOUT~
micro_state.div_end1 => ~NO_FANOUT~
micro_state.div_end2 => ~NO_FANOUT~
bf_ext_in[0] => shift[32].DATAA
bf_ext_in[0] => result[32].DATAB
bf_ext_in[0] => result.DATAB
bf_ext_in[1] => shift[33].DATAA
bf_ext_in[1] => result[33].DATAB
bf_ext_in[1] => result.DATAB
bf_ext_in[2] => shift[34].DATAA
bf_ext_in[2] => result[34].DATAB
bf_ext_in[2] => result.DATAB
bf_ext_in[3] => shift[35].DATAA
bf_ext_in[3] => result[35].DATAB
bf_ext_in[3] => result.DATAB
bf_ext_in[4] => shift[36].DATAA
bf_ext_in[4] => result[36].DATAB
bf_ext_in[4] => result.DATAB
bf_ext_in[5] => shift[37].DATAA
bf_ext_in[5] => result[37].DATAB
bf_ext_in[5] => result.DATAB
bf_ext_in[6] => shift[38].DATAA
bf_ext_in[6] => result[38].DATAB
bf_ext_in[6] => result.DATAB
bf_ext_in[7] => result[39].DATAB
bf_ext_in[7] => result.DATAB
bf_ext_out[0] <= bf_ext_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[1] <= bf_ext_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[2] <= bf_ext_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[3] <= bf_ext_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[4] <= bf_ext_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[5] <= bf_ext_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[6] <= bf_ext_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[7] <= bf_ext_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_shift[0] => Add0.IN7
bf_shift[0] => inmux0[37].OUTPUTSELECT
bf_shift[0] => inmux0[36].OUTPUTSELECT
bf_shift[0] => inmux0[35].OUTPUTSELECT
bf_shift[0] => inmux0[34].OUTPUTSELECT
bf_shift[0] => inmux0[33].OUTPUTSELECT
bf_shift[0] => inmux0[32].OUTPUTSELECT
bf_shift[0] => inmux0[31].OUTPUTSELECT
bf_shift[0] => inmux0[30].OUTPUTSELECT
bf_shift[0] => inmux0[29].OUTPUTSELECT
bf_shift[0] => inmux0[28].OUTPUTSELECT
bf_shift[0] => inmux0[27].OUTPUTSELECT
bf_shift[0] => inmux0[26].OUTPUTSELECT
bf_shift[0] => inmux0[25].OUTPUTSELECT
bf_shift[0] => inmux0[24].OUTPUTSELECT
bf_shift[0] => inmux0[23].OUTPUTSELECT
bf_shift[0] => inmux0[22].OUTPUTSELECT
bf_shift[0] => inmux0[21].OUTPUTSELECT
bf_shift[0] => inmux0[20].OUTPUTSELECT
bf_shift[0] => inmux0[19].OUTPUTSELECT
bf_shift[0] => inmux0[18].OUTPUTSELECT
bf_shift[0] => inmux0[17].OUTPUTSELECT
bf_shift[0] => inmux0[16].OUTPUTSELECT
bf_shift[0] => inmux0[15].OUTPUTSELECT
bf_shift[0] => inmux0[14].OUTPUTSELECT
bf_shift[0] => inmux0[13].OUTPUTSELECT
bf_shift[0] => inmux0[12].OUTPUTSELECT
bf_shift[0] => inmux0[11].OUTPUTSELECT
bf_shift[0] => inmux0[10].OUTPUTSELECT
bf_shift[0] => inmux0[9].OUTPUTSELECT
bf_shift[0] => inmux0[8].OUTPUTSELECT
bf_shift[0] => inmux0[7].OUTPUTSELECT
bf_shift[0] => inmux0[6].OUTPUTSELECT
bf_shift[0] => inmux0[5].OUTPUTSELECT
bf_shift[0] => inmux0[4].OUTPUTSELECT
bf_shift[0] => inmux0[3].OUTPUTSELECT
bf_shift[0] => inmux0[2].OUTPUTSELECT
bf_shift[0] => inmux0[1].OUTPUTSELECT
bf_shift[0] => inmux0[0].OUTPUTSELECT
bf_shift[1] => Add0.IN6
bf_shift[1] => inmux1[35].OUTPUTSELECT
bf_shift[1] => inmux1[34].OUTPUTSELECT
bf_shift[1] => inmux1[33].OUTPUTSELECT
bf_shift[1] => inmux1[32].OUTPUTSELECT
bf_shift[1] => inmux1[31].OUTPUTSELECT
bf_shift[1] => inmux1[30].OUTPUTSELECT
bf_shift[1] => inmux1[29].OUTPUTSELECT
bf_shift[1] => inmux1[28].OUTPUTSELECT
bf_shift[1] => inmux1[27].OUTPUTSELECT
bf_shift[1] => inmux1[26].OUTPUTSELECT
bf_shift[1] => inmux1[25].OUTPUTSELECT
bf_shift[1] => inmux1[24].OUTPUTSELECT
bf_shift[1] => inmux1[23].OUTPUTSELECT
bf_shift[1] => inmux1[22].OUTPUTSELECT
bf_shift[1] => inmux1[21].OUTPUTSELECT
bf_shift[1] => inmux1[20].OUTPUTSELECT
bf_shift[1] => inmux1[19].OUTPUTSELECT
bf_shift[1] => inmux1[18].OUTPUTSELECT
bf_shift[1] => inmux1[17].OUTPUTSELECT
bf_shift[1] => inmux1[16].OUTPUTSELECT
bf_shift[1] => inmux1[15].OUTPUTSELECT
bf_shift[1] => inmux1[14].OUTPUTSELECT
bf_shift[1] => inmux1[13].OUTPUTSELECT
bf_shift[1] => inmux1[12].OUTPUTSELECT
bf_shift[1] => inmux1[11].OUTPUTSELECT
bf_shift[1] => inmux1[10].OUTPUTSELECT
bf_shift[1] => inmux1[9].OUTPUTSELECT
bf_shift[1] => inmux1[8].OUTPUTSELECT
bf_shift[1] => inmux1[7].OUTPUTSELECT
bf_shift[1] => inmux1[6].OUTPUTSELECT
bf_shift[1] => inmux1[5].OUTPUTSELECT
bf_shift[1] => inmux1[4].OUTPUTSELECT
bf_shift[1] => inmux1[3].OUTPUTSELECT
bf_shift[1] => inmux1[2].OUTPUTSELECT
bf_shift[1] => inmux1[1].OUTPUTSELECT
bf_shift[1] => inmux1[0].OUTPUTSELECT
bf_shift[2] => Add0.IN5
bf_shift[2] => inmux2[31].OUTPUTSELECT
bf_shift[2] => inmux2[30].OUTPUTSELECT
bf_shift[2] => inmux2[29].OUTPUTSELECT
bf_shift[2] => inmux2[28].OUTPUTSELECT
bf_shift[2] => inmux2[27].OUTPUTSELECT
bf_shift[2] => inmux2[26].OUTPUTSELECT
bf_shift[2] => inmux2[25].OUTPUTSELECT
bf_shift[2] => inmux2[24].OUTPUTSELECT
bf_shift[2] => inmux2[23].OUTPUTSELECT
bf_shift[2] => inmux2[22].OUTPUTSELECT
bf_shift[2] => inmux2[21].OUTPUTSELECT
bf_shift[2] => inmux2[20].OUTPUTSELECT
bf_shift[2] => inmux2[19].OUTPUTSELECT
bf_shift[2] => inmux2[18].OUTPUTSELECT
bf_shift[2] => inmux2[17].OUTPUTSELECT
bf_shift[2] => inmux2[16].OUTPUTSELECT
bf_shift[2] => inmux2[15].OUTPUTSELECT
bf_shift[2] => inmux2[14].OUTPUTSELECT
bf_shift[2] => inmux2[13].OUTPUTSELECT
bf_shift[2] => inmux2[12].OUTPUTSELECT
bf_shift[2] => inmux2[11].OUTPUTSELECT
bf_shift[2] => inmux2[10].OUTPUTSELECT
bf_shift[2] => inmux2[9].OUTPUTSELECT
bf_shift[2] => inmux2[8].OUTPUTSELECT
bf_shift[2] => inmux2[7].OUTPUTSELECT
bf_shift[2] => inmux2[6].OUTPUTSELECT
bf_shift[2] => inmux2[5].OUTPUTSELECT
bf_shift[2] => inmux2[4].OUTPUTSELECT
bf_shift[2] => inmux2[3].OUTPUTSELECT
bf_shift[2] => inmux2[2].OUTPUTSELECT
bf_shift[2] => inmux2[1].OUTPUTSELECT
bf_shift[2] => inmux2[0].OUTPUTSELECT
bf_shift[3] => Add0.IN4
bf_shift[3] => inmux3[31].OUTPUTSELECT
bf_shift[3] => inmux3[30].OUTPUTSELECT
bf_shift[3] => inmux3[29].OUTPUTSELECT
bf_shift[3] => inmux3[28].OUTPUTSELECT
bf_shift[3] => inmux3[27].OUTPUTSELECT
bf_shift[3] => inmux3[26].OUTPUTSELECT
bf_shift[3] => inmux3[25].OUTPUTSELECT
bf_shift[3] => inmux3[24].OUTPUTSELECT
bf_shift[3] => inmux3[23].OUTPUTSELECT
bf_shift[3] => inmux3[22].OUTPUTSELECT
bf_shift[3] => inmux3[21].OUTPUTSELECT
bf_shift[3] => inmux3[20].OUTPUTSELECT
bf_shift[3] => inmux3[19].OUTPUTSELECT
bf_shift[3] => inmux3[18].OUTPUTSELECT
bf_shift[3] => inmux3[17].OUTPUTSELECT
bf_shift[3] => inmux3[16].OUTPUTSELECT
bf_shift[3] => inmux3[15].OUTPUTSELECT
bf_shift[3] => inmux3[14].OUTPUTSELECT
bf_shift[3] => inmux3[13].OUTPUTSELECT
bf_shift[3] => inmux3[12].OUTPUTSELECT
bf_shift[3] => inmux3[11].OUTPUTSELECT
bf_shift[3] => inmux3[10].OUTPUTSELECT
bf_shift[3] => inmux3[9].OUTPUTSELECT
bf_shift[3] => inmux3[8].OUTPUTSELECT
bf_shift[3] => inmux3[7].OUTPUTSELECT
bf_shift[3] => inmux3[6].OUTPUTSELECT
bf_shift[3] => inmux3[5].OUTPUTSELECT
bf_shift[3] => inmux3[4].OUTPUTSELECT
bf_shift[3] => inmux3[3].OUTPUTSELECT
bf_shift[3] => inmux3[2].OUTPUTSELECT
bf_shift[3] => inmux3[1].OUTPUTSELECT
bf_shift[3] => inmux3[0].OUTPUTSELECT
bf_shift[4] => Add0.IN3
bf_shift[4] => bf_set2[31].OUTPUTSELECT
bf_shift[4] => bf_set2[30].OUTPUTSELECT
bf_shift[4] => bf_set2[29].OUTPUTSELECT
bf_shift[4] => bf_set2[28].OUTPUTSELECT
bf_shift[4] => bf_set2[27].OUTPUTSELECT
bf_shift[4] => bf_set2[26].OUTPUTSELECT
bf_shift[4] => bf_set2[25].OUTPUTSELECT
bf_shift[4] => bf_set2[24].OUTPUTSELECT
bf_shift[4] => bf_set2[23].OUTPUTSELECT
bf_shift[4] => bf_set2[22].OUTPUTSELECT
bf_shift[4] => bf_set2[21].OUTPUTSELECT
bf_shift[4] => bf_set2[20].OUTPUTSELECT
bf_shift[4] => bf_set2[19].OUTPUTSELECT
bf_shift[4] => bf_set2[18].OUTPUTSELECT
bf_shift[4] => bf_set2[17].OUTPUTSELECT
bf_shift[4] => bf_set2[16].OUTPUTSELECT
bf_shift[4] => bf_set2[15].OUTPUTSELECT
bf_shift[4] => bf_set2[14].OUTPUTSELECT
bf_shift[4] => bf_set2[13].OUTPUTSELECT
bf_shift[4] => bf_set2[12].OUTPUTSELECT
bf_shift[4] => bf_set2[11].OUTPUTSELECT
bf_shift[4] => bf_set2[10].OUTPUTSELECT
bf_shift[4] => bf_set2[9].OUTPUTSELECT
bf_shift[4] => bf_set2[8].OUTPUTSELECT
bf_shift[4] => bf_set2[7].OUTPUTSELECT
bf_shift[4] => bf_set2[6].OUTPUTSELECT
bf_shift[4] => bf_set2[5].OUTPUTSELECT
bf_shift[4] => bf_set2[4].OUTPUTSELECT
bf_shift[4] => bf_set2[3].OUTPUTSELECT
bf_shift[4] => bf_set2[2].OUTPUTSELECT
bf_shift[4] => bf_set2[1].OUTPUTSELECT
bf_shift[4] => bf_set2[0].OUTPUTSELECT
bf_shift[5] => Add0.IN2
bf_width[0] => Mux8.IN4
bf_width[0] => LessThan0.IN10
bf_width[0] => LessThan1.IN10
bf_width[0] => LessThan2.IN10
bf_width[0] => LessThan3.IN10
bf_width[0] => LessThan4.IN10
bf_width[0] => LessThan5.IN10
bf_width[0] => LessThan6.IN10
bf_width[0] => LessThan7.IN10
bf_width[0] => LessThan8.IN10
bf_width[0] => LessThan9.IN10
bf_width[0] => LessThan10.IN10
bf_width[0] => LessThan11.IN10
bf_width[0] => LessThan12.IN10
bf_width[0] => LessThan13.IN10
bf_width[0] => LessThan14.IN10
bf_width[0] => LessThan15.IN10
bf_width[0] => LessThan16.IN10
bf_width[0] => LessThan17.IN10
bf_width[0] => LessThan18.IN10
bf_width[0] => LessThan19.IN10
bf_width[0] => LessThan20.IN10
bf_width[0] => LessThan21.IN10
bf_width[0] => LessThan22.IN10
bf_width[0] => LessThan23.IN10
bf_width[0] => LessThan24.IN10
bf_width[0] => LessThan25.IN10
bf_width[0] => LessThan26.IN10
bf_width[0] => LessThan27.IN10
bf_width[0] => LessThan28.IN10
bf_width[0] => LessThan29.IN10
bf_width[0] => LessThan30.IN10
bf_width[0] => LessThan31.IN10
bf_width[1] => Mux8.IN3
bf_width[1] => LessThan0.IN9
bf_width[1] => LessThan1.IN9
bf_width[1] => LessThan2.IN9
bf_width[1] => LessThan3.IN9
bf_width[1] => LessThan4.IN9
bf_width[1] => LessThan5.IN9
bf_width[1] => LessThan6.IN9
bf_width[1] => LessThan7.IN9
bf_width[1] => LessThan8.IN9
bf_width[1] => LessThan9.IN9
bf_width[1] => LessThan10.IN9
bf_width[1] => LessThan11.IN9
bf_width[1] => LessThan12.IN9
bf_width[1] => LessThan13.IN9
bf_width[1] => LessThan14.IN9
bf_width[1] => LessThan15.IN9
bf_width[1] => LessThan16.IN9
bf_width[1] => LessThan17.IN9
bf_width[1] => LessThan18.IN9
bf_width[1] => LessThan19.IN9
bf_width[1] => LessThan20.IN9
bf_width[1] => LessThan21.IN9
bf_width[1] => LessThan22.IN9
bf_width[1] => LessThan23.IN9
bf_width[1] => LessThan24.IN9
bf_width[1] => LessThan25.IN9
bf_width[1] => LessThan26.IN9
bf_width[1] => LessThan27.IN9
bf_width[1] => LessThan28.IN9
bf_width[1] => LessThan29.IN9
bf_width[1] => LessThan30.IN9
bf_width[1] => LessThan31.IN9
bf_width[2] => Mux8.IN2
bf_width[2] => LessThan0.IN8
bf_width[2] => LessThan1.IN8
bf_width[2] => LessThan2.IN8
bf_width[2] => LessThan3.IN8
bf_width[2] => LessThan4.IN8
bf_width[2] => LessThan5.IN8
bf_width[2] => LessThan6.IN8
bf_width[2] => LessThan7.IN8
bf_width[2] => LessThan8.IN8
bf_width[2] => LessThan9.IN8
bf_width[2] => LessThan10.IN8
bf_width[2] => LessThan11.IN8
bf_width[2] => LessThan12.IN8
bf_width[2] => LessThan13.IN8
bf_width[2] => LessThan14.IN8
bf_width[2] => LessThan15.IN8
bf_width[2] => LessThan16.IN8
bf_width[2] => LessThan17.IN8
bf_width[2] => LessThan18.IN8
bf_width[2] => LessThan19.IN8
bf_width[2] => LessThan20.IN8
bf_width[2] => LessThan21.IN8
bf_width[2] => LessThan22.IN8
bf_width[2] => LessThan23.IN8
bf_width[2] => LessThan24.IN8
bf_width[2] => LessThan25.IN8
bf_width[2] => LessThan26.IN8
bf_width[2] => LessThan27.IN8
bf_width[2] => LessThan28.IN8
bf_width[2] => LessThan29.IN8
bf_width[2] => LessThan30.IN8
bf_width[2] => LessThan31.IN8
bf_width[3] => Mux8.IN1
bf_width[3] => LessThan0.IN7
bf_width[3] => LessThan1.IN7
bf_width[3] => LessThan2.IN7
bf_width[3] => LessThan3.IN7
bf_width[3] => LessThan4.IN7
bf_width[3] => LessThan5.IN7
bf_width[3] => LessThan6.IN7
bf_width[3] => LessThan7.IN7
bf_width[3] => LessThan8.IN7
bf_width[3] => LessThan9.IN7
bf_width[3] => LessThan10.IN7
bf_width[3] => LessThan11.IN7
bf_width[3] => LessThan12.IN7
bf_width[3] => LessThan13.IN7
bf_width[3] => LessThan14.IN7
bf_width[3] => LessThan15.IN7
bf_width[3] => LessThan16.IN7
bf_width[3] => LessThan17.IN7
bf_width[3] => LessThan18.IN7
bf_width[3] => LessThan19.IN7
bf_width[3] => LessThan20.IN7
bf_width[3] => LessThan21.IN7
bf_width[3] => LessThan22.IN7
bf_width[3] => LessThan23.IN7
bf_width[3] => LessThan24.IN7
bf_width[3] => LessThan25.IN7
bf_width[3] => LessThan26.IN7
bf_width[3] => LessThan27.IN7
bf_width[3] => LessThan28.IN7
bf_width[3] => LessThan29.IN7
bf_width[3] => LessThan30.IN7
bf_width[3] => LessThan31.IN7
bf_width[4] => Mux8.IN0
bf_width[4] => LessThan0.IN6
bf_width[4] => LessThan1.IN6
bf_width[4] => LessThan2.IN6
bf_width[4] => LessThan3.IN6
bf_width[4] => LessThan4.IN6
bf_width[4] => LessThan5.IN6
bf_width[4] => LessThan6.IN6
bf_width[4] => LessThan7.IN6
bf_width[4] => LessThan8.IN6
bf_width[4] => LessThan9.IN6
bf_width[4] => LessThan10.IN6
bf_width[4] => LessThan11.IN6
bf_width[4] => LessThan12.IN6
bf_width[4] => LessThan13.IN6
bf_width[4] => LessThan14.IN6
bf_width[4] => LessThan15.IN6
bf_width[4] => LessThan16.IN6
bf_width[4] => LessThan17.IN6
bf_width[4] => LessThan18.IN6
bf_width[4] => LessThan19.IN6
bf_width[4] => LessThan20.IN6
bf_width[4] => LessThan21.IN6
bf_width[4] => LessThan22.IN6
bf_width[4] => LessThan23.IN6
bf_width[4] => LessThan24.IN6
bf_width[4] => LessThan25.IN6
bf_width[4] => LessThan26.IN6
bf_width[4] => LessThan27.IN6
bf_width[4] => LessThan28.IN6
bf_width[4] => LessThan29.IN6
bf_width[4] => LessThan30.IN6
bf_width[4] => LessThan31.IN6
bf_width[5] => ~NO_FANOUT~
bf_loffset[0] => copy[39].OUTPUTSELECT
bf_loffset[0] => copy[38].OUTPUTSELECT
bf_loffset[0] => copy[37].OUTPUTSELECT
bf_loffset[0] => copy[36].OUTPUTSELECT
bf_loffset[0] => copy[35].OUTPUTSELECT
bf_loffset[0] => copy[34].OUTPUTSELECT
bf_loffset[0] => copy[33].OUTPUTSELECT
bf_loffset[0] => copy[32].OUTPUTSELECT
bf_loffset[0] => copy[31].OUTPUTSELECT
bf_loffset[0] => copy[30].OUTPUTSELECT
bf_loffset[0] => copy[29].OUTPUTSELECT
bf_loffset[0] => copy[28].OUTPUTSELECT
bf_loffset[0] => copy[27].OUTPUTSELECT
bf_loffset[0] => copy[26].OUTPUTSELECT
bf_loffset[0] => copy[25].OUTPUTSELECT
bf_loffset[0] => copy[24].OUTPUTSELECT
bf_loffset[0] => copy[23].OUTPUTSELECT
bf_loffset[0] => copy[22].OUTPUTSELECT
bf_loffset[0] => copy[21].OUTPUTSELECT
bf_loffset[0] => copy[20].OUTPUTSELECT
bf_loffset[0] => copy[19].OUTPUTSELECT
bf_loffset[0] => copy[18].OUTPUTSELECT
bf_loffset[0] => copy[17].OUTPUTSELECT
bf_loffset[0] => copy[16].OUTPUTSELECT
bf_loffset[0] => copy[15].OUTPUTSELECT
bf_loffset[0] => copy[14].OUTPUTSELECT
bf_loffset[0] => copy[13].OUTPUTSELECT
bf_loffset[0] => copy[12].OUTPUTSELECT
bf_loffset[0] => copy[11].OUTPUTSELECT
bf_loffset[0] => copy[10].OUTPUTSELECT
bf_loffset[0] => copy[9].OUTPUTSELECT
bf_loffset[0] => copy[8].OUTPUTSELECT
bf_loffset[0] => copy[7].OUTPUTSELECT
bf_loffset[0] => copy[6].OUTPUTSELECT
bf_loffset[0] => copy[5].OUTPUTSELECT
bf_loffset[0] => copy[4].OUTPUTSELECT
bf_loffset[0] => copy[3].OUTPUTSELECT
bf_loffset[0] => copy[2].OUTPUTSELECT
bf_loffset[0] => copy[1].OUTPUTSELECT
bf_loffset[0] => copy[0].OUTPUTSELECT
bf_loffset[1] => copymux0[39].OUTPUTSELECT
bf_loffset[1] => copymux0[38].OUTPUTSELECT
bf_loffset[1] => copymux0[37].OUTPUTSELECT
bf_loffset[1] => copymux0[36].OUTPUTSELECT
bf_loffset[1] => copymux0[35].OUTPUTSELECT
bf_loffset[1] => copymux0[34].OUTPUTSELECT
bf_loffset[1] => copymux0[33].OUTPUTSELECT
bf_loffset[1] => copymux0[32].OUTPUTSELECT
bf_loffset[1] => copymux0[31].OUTPUTSELECT
bf_loffset[1] => copymux0[30].OUTPUTSELECT
bf_loffset[1] => copymux0[29].OUTPUTSELECT
bf_loffset[1] => copymux0[28].OUTPUTSELECT
bf_loffset[1] => copymux0[27].OUTPUTSELECT
bf_loffset[1] => copymux0[26].OUTPUTSELECT
bf_loffset[1] => copymux0[25].OUTPUTSELECT
bf_loffset[1] => copymux0[24].OUTPUTSELECT
bf_loffset[1] => copymux0[23].OUTPUTSELECT
bf_loffset[1] => copymux0[22].OUTPUTSELECT
bf_loffset[1] => copymux0[21].OUTPUTSELECT
bf_loffset[1] => copymux0[20].OUTPUTSELECT
bf_loffset[1] => copymux0[19].OUTPUTSELECT
bf_loffset[1] => copymux0[18].OUTPUTSELECT
bf_loffset[1] => copymux0[17].OUTPUTSELECT
bf_loffset[1] => copymux0[16].OUTPUTSELECT
bf_loffset[1] => copymux0[15].OUTPUTSELECT
bf_loffset[1] => copymux0[14].OUTPUTSELECT
bf_loffset[1] => copymux0[13].OUTPUTSELECT
bf_loffset[1] => copymux0[12].OUTPUTSELECT
bf_loffset[1] => copymux0[11].OUTPUTSELECT
bf_loffset[1] => copymux0[10].OUTPUTSELECT
bf_loffset[1] => copymux0[9].OUTPUTSELECT
bf_loffset[1] => copymux0[8].OUTPUTSELECT
bf_loffset[1] => copymux0[7].OUTPUTSELECT
bf_loffset[1] => copymux0[6].OUTPUTSELECT
bf_loffset[1] => copymux0[5].OUTPUTSELECT
bf_loffset[1] => copymux0[4].OUTPUTSELECT
bf_loffset[1] => copymux0[3].OUTPUTSELECT
bf_loffset[1] => copymux0[2].OUTPUTSELECT
bf_loffset[1] => copymux0[1].OUTPUTSELECT
bf_loffset[1] => copymux0[0].OUTPUTSELECT
bf_loffset[2] => copymux1[39].OUTPUTSELECT
bf_loffset[2] => copymux1[38].OUTPUTSELECT
bf_loffset[2] => copymux1[37].OUTPUTSELECT
bf_loffset[2] => copymux1[36].OUTPUTSELECT
bf_loffset[2] => copymux1[35].OUTPUTSELECT
bf_loffset[2] => copymux1[34].OUTPUTSELECT
bf_loffset[2] => copymux1[33].OUTPUTSELECT
bf_loffset[2] => copymux1[32].OUTPUTSELECT
bf_loffset[2] => copymux1[31].OUTPUTSELECT
bf_loffset[2] => copymux1[30].OUTPUTSELECT
bf_loffset[2] => copymux1[29].OUTPUTSELECT
bf_loffset[2] => copymux1[28].OUTPUTSELECT
bf_loffset[2] => copymux1[27].OUTPUTSELECT
bf_loffset[2] => copymux1[26].OUTPUTSELECT
bf_loffset[2] => copymux1[25].OUTPUTSELECT
bf_loffset[2] => copymux1[24].OUTPUTSELECT
bf_loffset[2] => copymux1[23].OUTPUTSELECT
bf_loffset[2] => copymux1[22].OUTPUTSELECT
bf_loffset[2] => copymux1[21].OUTPUTSELECT
bf_loffset[2] => copymux1[20].OUTPUTSELECT
bf_loffset[2] => copymux1[19].OUTPUTSELECT
bf_loffset[2] => copymux1[18].OUTPUTSELECT
bf_loffset[2] => copymux1[17].OUTPUTSELECT
bf_loffset[2] => copymux1[16].OUTPUTSELECT
bf_loffset[2] => copymux1[15].OUTPUTSELECT
bf_loffset[2] => copymux1[14].OUTPUTSELECT
bf_loffset[2] => copymux1[13].OUTPUTSELECT
bf_loffset[2] => copymux1[12].OUTPUTSELECT
bf_loffset[2] => copymux1[11].OUTPUTSELECT
bf_loffset[2] => copymux1[10].OUTPUTSELECT
bf_loffset[2] => copymux1[9].OUTPUTSELECT
bf_loffset[2] => copymux1[8].OUTPUTSELECT
bf_loffset[2] => copymux1[7].OUTPUTSELECT
bf_loffset[2] => copymux1[6].OUTPUTSELECT
bf_loffset[2] => copymux1[5].OUTPUTSELECT
bf_loffset[2] => copymux1[4].OUTPUTSELECT
bf_loffset[2] => copymux1[3].OUTPUTSELECT
bf_loffset[2] => copymux1[2].OUTPUTSELECT
bf_loffset[2] => copymux1[1].OUTPUTSELECT
bf_loffset[2] => copymux1[0].OUTPUTSELECT
bf_loffset[3] => copymux2[31].OUTPUTSELECT
bf_loffset[3] => copymux2[30].OUTPUTSELECT
bf_loffset[3] => copymux2[29].OUTPUTSELECT
bf_loffset[3] => copymux2[28].OUTPUTSELECT
bf_loffset[3] => copymux2[27].OUTPUTSELECT
bf_loffset[3] => copymux2[26].OUTPUTSELECT
bf_loffset[3] => copymux2[25].OUTPUTSELECT
bf_loffset[3] => copymux2[24].OUTPUTSELECT
bf_loffset[3] => copymux2[23].OUTPUTSELECT
bf_loffset[3] => copymux2[22].OUTPUTSELECT
bf_loffset[3] => copymux2[21].OUTPUTSELECT
bf_loffset[3] => copymux2[20].OUTPUTSELECT
bf_loffset[3] => copymux2[19].OUTPUTSELECT
bf_loffset[3] => copymux2[18].OUTPUTSELECT
bf_loffset[3] => copymux2[17].OUTPUTSELECT
bf_loffset[3] => copymux2[16].OUTPUTSELECT
bf_loffset[3] => copymux2[15].OUTPUTSELECT
bf_loffset[3] => copymux2[14].OUTPUTSELECT
bf_loffset[3] => copymux2[13].OUTPUTSELECT
bf_loffset[3] => copymux2[12].OUTPUTSELECT
bf_loffset[3] => copymux2[11].OUTPUTSELECT
bf_loffset[3] => copymux2[10].OUTPUTSELECT
bf_loffset[3] => copymux2[9].OUTPUTSELECT
bf_loffset[3] => copymux2[8].OUTPUTSELECT
bf_loffset[3] => copymux2[7].OUTPUTSELECT
bf_loffset[3] => copymux2[6].OUTPUTSELECT
bf_loffset[3] => copymux2[5].OUTPUTSELECT
bf_loffset[3] => copymux2[4].OUTPUTSELECT
bf_loffset[3] => copymux2[3].OUTPUTSELECT
bf_loffset[3] => copymux2[2].OUTPUTSELECT
bf_loffset[3] => copymux2[1].OUTPUTSELECT
bf_loffset[3] => copymux2[0].OUTPUTSELECT
bf_loffset[4] => copymux3[31].OUTPUTSELECT
bf_loffset[4] => copymux3[30].OUTPUTSELECT
bf_loffset[4] => copymux3[29].OUTPUTSELECT
bf_loffset[4] => copymux3[28].OUTPUTSELECT
bf_loffset[4] => copymux3[27].OUTPUTSELECT
bf_loffset[4] => copymux3[26].OUTPUTSELECT
bf_loffset[4] => copymux3[25].OUTPUTSELECT
bf_loffset[4] => copymux3[24].OUTPUTSELECT
bf_loffset[4] => copymux3[23].OUTPUTSELECT
bf_loffset[4] => copymux3[22].OUTPUTSELECT
bf_loffset[4] => copymux3[21].OUTPUTSELECT
bf_loffset[4] => copymux3[20].OUTPUTSELECT
bf_loffset[4] => copymux3[19].OUTPUTSELECT
bf_loffset[4] => copymux3[18].OUTPUTSELECT
bf_loffset[4] => copymux3[17].OUTPUTSELECT
bf_loffset[4] => copymux3[16].OUTPUTSELECT
bf_loffset[4] => copymux3[15].OUTPUTSELECT
bf_loffset[4] => copymux3[14].OUTPUTSELECT
bf_loffset[4] => copymux3[13].OUTPUTSELECT
bf_loffset[4] => copymux3[12].OUTPUTSELECT
bf_loffset[4] => copymux3[11].OUTPUTSELECT
bf_loffset[4] => copymux3[10].OUTPUTSELECT
bf_loffset[4] => copymux3[9].OUTPUTSELECT
bf_loffset[4] => copymux3[8].OUTPUTSELECT
bf_loffset[4] => copymux3[7].OUTPUTSELECT
bf_loffset[4] => copymux3[6].OUTPUTSELECT
bf_loffset[4] => copymux3[5].OUTPUTSELECT
bf_loffset[4] => copymux3[4].OUTPUTSELECT
bf_loffset[4] => copymux3[3].OUTPUTSELECT
bf_loffset[4] => copymux3[2].OUTPUTSELECT
bf_loffset[4] => copymux3[1].OUTPUTSELECT
bf_loffset[4] => copymux3[0].OUTPUTSELECT
set_V_Flag <= process_9.DB_MAX_OUTPUT_PORT_TYPE
Flags[0] <= Flags[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[1] <= Flags[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[2] <= Flags[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[3] <= Flags[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[4] <= Flags[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[5] <= Flags[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[6] <= Flags[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[7] <= Flags[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[0] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
c_out[1] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
c_out[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ALUout[0] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[1] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[2] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[3] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[4] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[5] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[6] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[7] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[8] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[9] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[10] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[11] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[12] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[13] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[14] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[15] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[16] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[17] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[18] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[19] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[20] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[21] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[22] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[23] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[24] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[25] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[26] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[27] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[28] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[29] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[30] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[31] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|sdbootstrap_ROM:mybootrom
clk => ram~41.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
reset_n => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ram~10.DATAIN
addr[1] => ram~31.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.PORTBWADDR1
addr[1] => ram.RADDR1
addr[1] => ram.PORTBRADDR1
addr[2] => ram~9.DATAIN
addr[2] => ram~30.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.PORTBWADDR2
addr[2] => ram.RADDR2
addr[2] => ram.PORTBRADDR2
addr[3] => ram~8.DATAIN
addr[3] => ram~29.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.PORTBWADDR3
addr[3] => ram.RADDR3
addr[3] => ram.PORTBRADDR3
addr[4] => ram~7.DATAIN
addr[4] => ram~28.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.PORTBWADDR4
addr[4] => ram.RADDR4
addr[4] => ram.PORTBRADDR4
addr[5] => ram~6.DATAIN
addr[5] => ram~27.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.PORTBWADDR5
addr[5] => ram.RADDR5
addr[5] => ram.PORTBRADDR5
addr[6] => ram~5.DATAIN
addr[6] => ram~26.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.PORTBWADDR6
addr[6] => ram.RADDR6
addr[6] => ram.PORTBRADDR6
addr[7] => ram~4.DATAIN
addr[7] => ram~25.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.PORTBWADDR7
addr[7] => ram.RADDR7
addr[7] => ram.PORTBRADDR7
addr[8] => ram~3.DATAIN
addr[8] => ram~24.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.PORTBWADDR8
addr[8] => ram.RADDR8
addr[8] => ram.PORTBRADDR8
addr[9] => ram~2.DATAIN
addr[9] => ram~23.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.PORTBWADDR9
addr[9] => ram.RADDR9
addr[9] => ram.PORTBRADDR9
addr[10] => ram~1.DATAIN
addr[10] => ram~22.DATAIN
addr[10] => ram.WADDR10
addr[10] => ram.PORTBWADDR10
addr[10] => ram.RADDR10
addr[10] => ram.PORTBRADDR10
addr[11] => ram~0.DATAIN
addr[11] => ram~21.DATAIN
addr[11] => ram.WADDR11
addr[11] => ram.PORTBWADDR11
addr[11] => ram.RADDR11
addr[11] => ram.PORTBRADDR11
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => ram~19.DATAIN
d[0] => ram.DATAIN
d[1] => ram~18.DATAIN
d[1] => ram.DATAIN1
d[2] => ram~17.DATAIN
d[2] => ram.DATAIN2
d[3] => ram~16.DATAIN
d[3] => ram.DATAIN3
d[4] => ram~15.DATAIN
d[4] => ram.DATAIN4
d[5] => ram~14.DATAIN
d[5] => ram.DATAIN5
d[6] => ram~13.DATAIN
d[6] => ram.DATAIN6
d[7] => ram~12.DATAIN
d[7] => ram.DATAIN7
d[8] => ram~40.DATAIN
d[8] => ram.PORTBDATAIN
d[9] => ram~39.DATAIN
d[9] => ram.PORTBDATAIN1
d[10] => ram~38.DATAIN
d[10] => ram.PORTBDATAIN2
d[11] => ram~37.DATAIN
d[11] => ram.PORTBDATAIN3
d[12] => ram~36.DATAIN
d[12] => ram.PORTBDATAIN4
d[13] => ram~35.DATAIN
d[13] => ram.PORTBDATAIN5
d[14] => ram~34.DATAIN
d[14] => ram.PORTBDATAIN6
d[15] => ram~33.DATAIN
d[15] => ram.PORTBDATAIN7
we_n => process_1.IN0
we_n => process_0.IN0
uds_n => process_1.IN1
lds_n => process_0.IN1


|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram
sdata[0] <> sdata[0]
sdata[1] <> sdata[1]
sdata[2] <> sdata[2]
sdata[3] <> sdata[3]
sdata[4] <> sdata[4]
sdata[5] <> sdata[5]
sdata[6] <> sdata[6]
sdata[7] <> sdata[7]
sdata[8] <> sdata[8]
sdata[9] <> sdata[9]
sdata[10] <> sdata[10]
sdata[11] <> sdata[11]
sdata[12] <> sdata[12]
sdata[13] <> sdata[13]
sdata[14] <> sdata[14]
sdata[15] <> sdata[15]
sdaddr[0] <= sdaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[1] <= sdaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[2] <= sdaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[3] <= sdaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[4] <= sdaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[5] <= sdaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[6] <= sdaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[7] <= sdaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[8] <= sdaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[9] <= sdaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[10] <= sdaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[11] <= sdaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdaddr[12] <= sdaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_we <= sd_we~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ras <= sd_ras~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_cas <= sd_cas~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_cs <= sd_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm[0] <= dqm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm[1] <= dqm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ba[0] <= ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ba[1] <= ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysclk => TwoWayCache:mytwc.clk
sysclk => datain[0].CLK
sysclk => datain[1].CLK
sysclk => datain[2].CLK
sysclk => datain[3].CLK
sysclk => datain[4].CLK
sysclk => datain[5].CLK
sysclk => datain[6].CLK
sysclk => datain[7].CLK
sysclk => datain[8].CLK
sysclk => datain[9].CLK
sysclk => datain[10].CLK
sysclk => datain[11].CLK
sysclk => datain[12].CLK
sysclk => datain[13].CLK
sysclk => datain[14].CLK
sysclk => datain[15].CLK
sysclk => casaddr[1].CLK
sysclk => casaddr[2].CLK
sysclk => casaddr[3].CLK
sysclk => casaddr[6].CLK
sysclk => casaddr[7].CLK
sysclk => casaddr[8].CLK
sysclk => casaddr[9].CLK
sysclk => casaddr[10].CLK
sysclk => casaddr[11].CLK
sysclk => casaddr[12].CLK
sysclk => cas_dqm[0].CLK
sysclk => cas_dqm[1].CLK
sysclk => vga_ack~reg0.CLK
sysclk => port1_dtack.CLK
sysclk => dqm[0]~reg0.CLK
sysclk => dqm[1]~reg0.CLK
sysclk => ba[0]~reg0.CLK
sysclk => ba[1]~reg0.CLK
sysclk => sdaddr[0]~reg0.CLK
sysclk => sdaddr[1]~reg0.CLK
sysclk => sdaddr[2]~reg0.CLK
sysclk => sdaddr[3]~reg0.CLK
sysclk => sdaddr[4]~reg0.CLK
sysclk => sdaddr[5]~reg0.CLK
sysclk => sdaddr[6]~reg0.CLK
sysclk => sdaddr[7]~reg0.CLK
sysclk => sdaddr[8]~reg0.CLK
sysclk => sdaddr[9]~reg0.CLK
sysclk => sdaddr[10]~reg0.CLK
sysclk => sdaddr[11]~reg0.CLK
sysclk => sdaddr[12]~reg0.CLK
sysclk => sd_we~reg0.CLK
sysclk => sd_cas~reg0.CLK
sysclk => sd_ras~reg0.CLK
sysclk => sd_cs~reg0.CLK
sysclk => refreshpending.CLK
sysclk => sdwrite.CLK
sysclk => writecache_burst.CLK
sysclk => slot2_bank[0].CLK
sysclk => slot2_bank[1].CLK
sysclk => slot1_bank[0].CLK
sysclk => slot1_bank[1].CLK
sysclk => slot2_fill.CLK
sysclk => slot1_fill.CLK
sysclk => init_done.CLK
sysclk => initstate[0].CLK
sysclk => initstate[1].CLK
sysclk => initstate[2].CLK
sysclk => initstate[3].CLK
sysclk => vga_data[0]~reg0.CLK
sysclk => vga_data[1]~reg0.CLK
sysclk => vga_data[2]~reg0.CLK
sysclk => vga_data[3]~reg0.CLK
sysclk => vga_data[4]~reg0.CLK
sysclk => vga_data[5]~reg0.CLK
sysclk => vga_data[6]~reg0.CLK
sysclk => vga_data[7]~reg0.CLK
sysclk => vga_data[8]~reg0.CLK
sysclk => vga_data[9]~reg0.CLK
sysclk => vga_data[10]~reg0.CLK
sysclk => vga_data[11]~reg0.CLK
sysclk => vga_data[12]~reg0.CLK
sysclk => vga_data[13]~reg0.CLK
sysclk => vga_data[14]~reg0.CLK
sysclk => vga_data[15]~reg0.CLK
sysclk => sdata_reg[0].CLK
sysclk => sdata_reg[1].CLK
sysclk => sdata_reg[2].CLK
sysclk => sdata_reg[3].CLK
sysclk => sdata_reg[4].CLK
sysclk => sdata_reg[5].CLK
sysclk => sdata_reg[6].CLK
sysclk => sdata_reg[7].CLK
sysclk => sdata_reg[8].CLK
sysclk => sdata_reg[9].CLK
sysclk => sdata_reg[10].CLK
sysclk => sdata_reg[11].CLK
sysclk => sdata_reg[12].CLK
sysclk => sdata_reg[13].CLK
sysclk => sdata_reg[14].CLK
sysclk => sdata_reg[15].CLK
sysclk => writecache_word1[0].CLK
sysclk => writecache_word1[1].CLK
sysclk => writecache_word1[2].CLK
sysclk => writecache_word1[3].CLK
sysclk => writecache_word1[4].CLK
sysclk => writecache_word1[5].CLK
sysclk => writecache_word1[6].CLK
sysclk => writecache_word1[7].CLK
sysclk => writecache_word1[8].CLK
sysclk => writecache_word1[9].CLK
sysclk => writecache_word1[10].CLK
sysclk => writecache_word1[11].CLK
sysclk => writecache_word1[12].CLK
sysclk => writecache_word1[13].CLK
sysclk => writecache_word1[14].CLK
sysclk => writecache_word1[15].CLK
sysclk => writecache_word0[0].CLK
sysclk => writecache_word0[1].CLK
sysclk => writecache_word0[2].CLK
sysclk => writecache_word0[3].CLK
sysclk => writecache_word0[4].CLK
sysclk => writecache_word0[5].CLK
sysclk => writecache_word0[6].CLK
sysclk => writecache_word0[7].CLK
sysclk => writecache_word0[8].CLK
sysclk => writecache_word0[9].CLK
sysclk => writecache_word0[10].CLK
sysclk => writecache_word0[11].CLK
sysclk => writecache_word0[12].CLK
sysclk => writecache_word0[13].CLK
sysclk => writecache_word0[14].CLK
sysclk => writecache_word0[15].CLK
sysclk => writecache_addr[2].CLK
sysclk => writecache_addr[3].CLK
sysclk => writecache_addr[4].CLK
sysclk => writecache_addr[5].CLK
sysclk => writecache_addr[6].CLK
sysclk => writecache_addr[7].CLK
sysclk => writecache_addr[8].CLK
sysclk => writecache_addr[9].CLK
sysclk => writecache_addr[10].CLK
sysclk => writecache_addr[11].CLK
sysclk => writecache_addr[12].CLK
sysclk => writecache_addr[13].CLK
sysclk => writecache_addr[14].CLK
sysclk => writecache_addr[15].CLK
sysclk => writecache_addr[16].CLK
sysclk => writecache_addr[17].CLK
sysclk => writecache_addr[18].CLK
sysclk => writecache_addr[19].CLK
sysclk => writecache_addr[20].CLK
sysclk => writecache_addr[21].CLK
sysclk => writecache_addr[22].CLK
sysclk => writecache_addr[23].CLK
sysclk => writecache_addr[24].CLK
sysclk => writecache_addr[25].CLK
sysclk => writecache_addr[26].CLK
sysclk => writecache_addr[27].CLK
sysclk => writecache_addr[28].CLK
sysclk => writecache_addr[29].CLK
sysclk => writecache_addr[30].CLK
sysclk => writecache_addr[31].CLK
sysclk => writecache_dtack.CLK
sysclk => writecache_dqm[0].CLK
sysclk => writecache_dqm[1].CLK
sysclk => writecache_dqm[2].CLK
sysclk => writecache_dqm[3].CLK
sysclk => writecache_dirty.CLK
sysclk => writecache_req.CLK
sysclk => sdram_slot2~2.DATAIN
sysclk => sdram_slot1~1.DATAIN
sysclk => sdram_state~25.DATAIN
sysclk => writecache_state~4.DATAIN
reset => TwoWayCache:mytwc.reset
reset => writecache_dqm[0].PRESET
reset => writecache_dqm[1].PRESET
reset => writecache_dqm[2].PRESET
reset => writecache_dqm[3].PRESET
reset => writecache_dirty.ACLR
reset => writecache_req.ACLR
reset => sdwrite.ACLR
reset => writecache_burst.ACLR
reset => slot2_bank[0].PRESET
reset => slot2_bank[1].PRESET
reset => slot1_bank[0].ACLR
reset => slot1_bank[1].ACLR
reset => init_done.ACLR
reset => initstate[0].ACLR
reset => initstate[1].ACLR
reset => initstate[2].ACLR
reset => initstate[3].ACLR
reset => sdram_slot2~4.DATAIN
reset => sdram_slot1~3.DATAIN
reset => sdram_state~27.DATAIN
reset => writecache_state~6.DATAIN
reset => writecache_dtack.ENA
reset => writecache_addr[31].ENA
reset => writecache_addr[30].ENA
reset => writecache_addr[29].ENA
reset => writecache_addr[28].ENA
reset => writecache_addr[27].ENA
reset => writecache_addr[26].ENA
reset => writecache_addr[25].ENA
reset => writecache_addr[24].ENA
reset => writecache_addr[23].ENA
reset => writecache_addr[22].ENA
reset => writecache_addr[21].ENA
reset => writecache_addr[20].ENA
reset => writecache_addr[19].ENA
reset => writecache_addr[18].ENA
reset => writecache_addr[17].ENA
reset => writecache_addr[16].ENA
reset => writecache_addr[15].ENA
reset => writecache_addr[14].ENA
reset => writecache_addr[13].ENA
reset => writecache_addr[12].ENA
reset => writecache_addr[11].ENA
reset => writecache_addr[10].ENA
reset => writecache_addr[9].ENA
reset => writecache_addr[8].ENA
reset => writecache_addr[7].ENA
reset => writecache_addr[6].ENA
reset => writecache_addr[5].ENA
reset => writecache_addr[4].ENA
reset => writecache_addr[3].ENA
reset => writecache_addr[2].ENA
reset => writecache_word0[15].ENA
reset => writecache_word0[14].ENA
reset => writecache_word0[13].ENA
reset => writecache_word0[12].ENA
reset => writecache_word0[11].ENA
reset => writecache_word0[10].ENA
reset => writecache_word0[9].ENA
reset => writecache_word0[8].ENA
reset => writecache_word0[7].ENA
reset => writecache_word0[6].ENA
reset => writecache_word0[5].ENA
reset => writecache_word0[4].ENA
reset => writecache_word0[3].ENA
reset => writecache_word0[2].ENA
reset => writecache_word0[1].ENA
reset => writecache_word0[0].ENA
reset => writecache_word1[15].ENA
reset => writecache_word1[14].ENA
reset => writecache_word1[13].ENA
reset => writecache_word1[12].ENA
reset => writecache_word1[11].ENA
reset => writecache_word1[10].ENA
reset => writecache_word1[9].ENA
reset => writecache_word1[8].ENA
reset => writecache_word1[7].ENA
reset => writecache_word1[6].ENA
reset => writecache_word1[5].ENA
reset => writecache_word1[4].ENA
reset => writecache_word1[3].ENA
reset => writecache_word1[2].ENA
reset => writecache_word1[1].ENA
reset => writecache_word1[0].ENA
reset => slot1_fill.ENA
reset => slot2_fill.ENA
reset => refreshpending.ENA
reset => sd_cs~reg0.ENA
reset => sd_ras~reg0.ENA
reset => sd_cas~reg0.ENA
reset => sd_we~reg0.ENA
reset => sdaddr[12]~reg0.ENA
reset => sdaddr[11]~reg0.ENA
reset => sdaddr[10]~reg0.ENA
reset => sdaddr[9]~reg0.ENA
reset => sdaddr[8]~reg0.ENA
reset => sdaddr[7]~reg0.ENA
reset => sdaddr[6]~reg0.ENA
reset => sdaddr[5]~reg0.ENA
reset => sdaddr[4]~reg0.ENA
reset => sdaddr[3]~reg0.ENA
reset => sdaddr[2]~reg0.ENA
reset => sdaddr[1]~reg0.ENA
reset => sdaddr[0]~reg0.ENA
reset => ba[1]~reg0.ENA
reset => ba[0]~reg0.ENA
reset => dqm[1]~reg0.ENA
reset => dqm[0]~reg0.ENA
reset => port1_dtack.ENA
reset => vga_ack~reg0.ENA
reset => cas_dqm[1].ENA
reset => cas_dqm[0].ENA
reset => casaddr[12].ENA
reset => casaddr[11].ENA
reset => casaddr[10].ENA
reset => casaddr[9].ENA
reset => casaddr[8].ENA
reset => casaddr[7].ENA
reset => casaddr[6].ENA
reset => casaddr[3].ENA
reset => casaddr[2].ENA
reset => datain[0].ENA
reset => casaddr[1].ENA
reset => datain[15].ENA
reset => datain[14].ENA
reset => datain[13].ENA
reset => datain[12].ENA
reset => datain[11].ENA
reset => datain[10].ENA
reset => datain[9].ENA
reset => datain[8].ENA
reset => datain[7].ENA
reset => datain[6].ENA
reset => datain[5].ENA
reset => datain[4].ENA
reset => datain[3].ENA
reset => datain[2].ENA
reset => datain[1].ENA
reset_out <= reset_out.DB_MAX_OUTPUT_PORT_TYPE
reinit => init_done.OUTPUTSELECT
reinit => initstate.OUTPUTSELECT
reinit => initstate.OUTPUTSELECT
reinit => initstate.OUTPUTSELECT
reinit => initstate.OUTPUTSELECT
vga_addr[0] => ~NO_FANOUT~
vga_addr[1] => ~NO_FANOUT~
vga_addr[2] => ~NO_FANOUT~
vga_addr[3] => ~NO_FANOUT~
vga_addr[4] => Equal2.IN1
vga_addr[4] => ba.DATAB
vga_addr[4] => slot1_bank.DATAB
vga_addr[5] => Equal2.IN0
vga_addr[5] => ba.DATAB
vga_addr[5] => slot1_bank.DATAB
vga_addr[6] => casaddr.DATAB
vga_addr[7] => casaddr.DATAB
vga_addr[8] => casaddr.DATAB
vga_addr[9] => casaddr.DATAB
vga_addr[10] => casaddr.DATAB
vga_addr[11] => casaddr.DATAB
vga_addr[12] => casaddr.DATAB
vga_addr[13] => sdaddr.DATAB
vga_addr[14] => sdaddr.DATAB
vga_addr[15] => sdaddr.DATAB
vga_addr[16] => sdaddr.DATAB
vga_addr[17] => sdaddr.DATAB
vga_addr[18] => sdaddr.DATAB
vga_addr[19] => sdaddr.DATAB
vga_addr[20] => sdaddr.DATAB
vga_addr[21] => sdaddr.DATAB
vga_addr[22] => sdaddr.DATAB
vga_addr[23] => sdaddr.DATAB
vga_addr[24] => sdaddr.DATAB
vga_addr[25] => sdaddr.DATAB
vga_addr[26] => ~NO_FANOUT~
vga_addr[27] => ~NO_FANOUT~
vga_addr[28] => ~NO_FANOUT~
vga_addr[29] => ~NO_FANOUT~
vga_addr[30] => ~NO_FANOUT~
vga_addr[31] => ~NO_FANOUT~
vga_data[0] <= vga_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[1] <= vga_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[2] <= vga_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[3] <= vga_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[4] <= vga_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[5] <= vga_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[6] <= vga_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[7] <= vga_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[8] <= vga_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[9] <= vga_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[10] <= vga_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[11] <= vga_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[12] <= vga_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[13] <= vga_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[14] <= vga_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data[15] <= vga_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_req => sdram_slot1.OUTPUTSELECT
vga_req => sdram_slot1.OUTPUTSELECT
vga_req => sd_ras.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => sdaddr.OUTPUTSELECT
vga_req => ba.OUTPUTSELECT
vga_req => ba.OUTPUTSELECT
vga_req => slot1_bank.OUTPUTSELECT
vga_req => slot1_bank.OUTPUTSELECT
vga_req => casaddr.OUTPUTSELECT
vga_req => casaddr.OUTPUTSELECT
vga_req => casaddr.OUTPUTSELECT
vga_req => casaddr.OUTPUTSELECT
vga_req => casaddr.OUTPUTSELECT
vga_req => casaddr.OUTPUTSELECT
vga_req => casaddr.OUTPUTSELECT
vga_req => casaddr.OUTPUTSELECT
vga_req => casaddr.OUTPUTSELECT
vga_req => casaddr.OUTPUTSELECT
vga_req => vga_ack.OUTPUTSELECT
vga_req => cas_dqm.OUTPUTSELECT
vga_req => cas_dqm.OUTPUTSELECT
vga_fill <= vga_fill.DB_MAX_OUTPUT_PORT_TYPE
vga_ack <= vga_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_newframe => ~NO_FANOUT~
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => sdram_state.OUTPUTSELECT
vga_refresh => init_done.OUTPUTSELECT
vga_refresh => refreshpending.OUTPUTSELECT
vga_reservebank => process_2.IN1
vga_reservebank => process_2.IN1
vga_reserveaddr[0] => ~NO_FANOUT~
vga_reserveaddr[1] => ~NO_FANOUT~
vga_reserveaddr[2] => ~NO_FANOUT~
vga_reserveaddr[3] => ~NO_FANOUT~
vga_reserveaddr[4] => Equal6.IN1
vga_reserveaddr[4] => Equal8.IN1
vga_reserveaddr[5] => Equal6.IN0
vga_reserveaddr[5] => Equal8.IN0
vga_reserveaddr[6] => ~NO_FANOUT~
vga_reserveaddr[7] => ~NO_FANOUT~
vga_reserveaddr[8] => ~NO_FANOUT~
vga_reserveaddr[9] => ~NO_FANOUT~
vga_reserveaddr[10] => ~NO_FANOUT~
vga_reserveaddr[11] => ~NO_FANOUT~
vga_reserveaddr[12] => ~NO_FANOUT~
vga_reserveaddr[13] => ~NO_FANOUT~
vga_reserveaddr[14] => ~NO_FANOUT~
vga_reserveaddr[15] => ~NO_FANOUT~
vga_reserveaddr[16] => ~NO_FANOUT~
vga_reserveaddr[17] => ~NO_FANOUT~
vga_reserveaddr[18] => ~NO_FANOUT~
vga_reserveaddr[19] => ~NO_FANOUT~
vga_reserveaddr[20] => ~NO_FANOUT~
vga_reserveaddr[21] => ~NO_FANOUT~
vga_reserveaddr[22] => ~NO_FANOUT~
vga_reserveaddr[23] => ~NO_FANOUT~
vga_reserveaddr[24] => ~NO_FANOUT~
vga_reserveaddr[25] => ~NO_FANOUT~
vga_reserveaddr[26] => ~NO_FANOUT~
vga_reserveaddr[27] => ~NO_FANOUT~
vga_reserveaddr[28] => ~NO_FANOUT~
vga_reserveaddr[29] => ~NO_FANOUT~
vga_reserveaddr[30] => ~NO_FANOUT~
vga_reserveaddr[31] => ~NO_FANOUT~
datawr1[0] => writecache_word0.DATAB
datawr1[0] => writecache_word1.DATAB
datawr1[0] => TwoWayCache:mytwc.data_from_cpu[0]
datawr1[1] => writecache_word0.DATAB
datawr1[1] => writecache_word1.DATAB
datawr1[1] => TwoWayCache:mytwc.data_from_cpu[1]
datawr1[2] => writecache_word0.DATAB
datawr1[2] => writecache_word1.DATAB
datawr1[2] => TwoWayCache:mytwc.data_from_cpu[2]
datawr1[3] => writecache_word0.DATAB
datawr1[3] => writecache_word1.DATAB
datawr1[3] => TwoWayCache:mytwc.data_from_cpu[3]
datawr1[4] => writecache_word0.DATAB
datawr1[4] => writecache_word1.DATAB
datawr1[4] => TwoWayCache:mytwc.data_from_cpu[4]
datawr1[5] => writecache_word0.DATAB
datawr1[5] => writecache_word1.DATAB
datawr1[5] => TwoWayCache:mytwc.data_from_cpu[5]
datawr1[6] => writecache_word0.DATAB
datawr1[6] => writecache_word1.DATAB
datawr1[6] => TwoWayCache:mytwc.data_from_cpu[6]
datawr1[7] => writecache_word0.DATAB
datawr1[7] => writecache_word1.DATAB
datawr1[7] => TwoWayCache:mytwc.data_from_cpu[7]
datawr1[8] => writecache_word0.DATAB
datawr1[8] => writecache_word1.DATAB
datawr1[8] => TwoWayCache:mytwc.data_from_cpu[8]
datawr1[9] => writecache_word0.DATAB
datawr1[9] => writecache_word1.DATAB
datawr1[9] => TwoWayCache:mytwc.data_from_cpu[9]
datawr1[10] => writecache_word0.DATAB
datawr1[10] => writecache_word1.DATAB
datawr1[10] => TwoWayCache:mytwc.data_from_cpu[10]
datawr1[11] => writecache_word0.DATAB
datawr1[11] => writecache_word1.DATAB
datawr1[11] => TwoWayCache:mytwc.data_from_cpu[11]
datawr1[12] => writecache_word0.DATAB
datawr1[12] => writecache_word1.DATAB
datawr1[12] => TwoWayCache:mytwc.data_from_cpu[12]
datawr1[13] => writecache_word0.DATAB
datawr1[13] => writecache_word1.DATAB
datawr1[13] => TwoWayCache:mytwc.data_from_cpu[13]
datawr1[14] => writecache_word0.DATAB
datawr1[14] => writecache_word1.DATAB
datawr1[14] => TwoWayCache:mytwc.data_from_cpu[14]
datawr1[15] => writecache_word0.DATAB
datawr1[15] => writecache_word1.DATAB
datawr1[15] => TwoWayCache:mytwc.data_from_cpu[15]
Addr1[0] => TwoWayCache:mytwc.cpu_addr[0]
Addr1[1] => casaddr.DATAB
Addr1[1] => casaddr.DATAB
Addr1[1] => TwoWayCache:mytwc.cpu_addr[1]
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_word0.OUTPUTSELECT
Addr1[1] => writecache_dqm.OUTPUTSELECT
Addr1[1] => writecache_dqm.OUTPUTSELECT
Addr1[1] => writecache_dqm.OUTPUTSELECT
Addr1[1] => writecache_dqm.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[1] => writecache_word1.OUTPUTSELECT
Addr1[2] => Equal0.IN29
Addr1[2] => writecache_addr.DATAB
Addr1[2] => casaddr.DATAB
Addr1[2] => casaddr.DATAB
Addr1[2] => TwoWayCache:mytwc.cpu_addr[2]
Addr1[3] => Equal0.IN28
Addr1[3] => writecache_addr.DATAB
Addr1[3] => casaddr.DATAB
Addr1[3] => casaddr.DATAB
Addr1[3] => TwoWayCache:mytwc.cpu_addr[3]
Addr1[4] => Equal0.IN27
Addr1[4] => writecache_addr.DATAB
Addr1[4] => Equal4.IN1
Addr1[4] => ba.DATAB
Addr1[4] => slot1_bank.DATAB
Addr1[4] => Equal7.IN1
Addr1[4] => Equal8.IN3
Addr1[4] => ba.DATAB
Addr1[4] => slot2_bank.DATAB
Addr1[4] => TwoWayCache:mytwc.cpu_addr[4]
Addr1[5] => Equal0.IN26
Addr1[5] => writecache_addr.DATAB
Addr1[5] => Equal4.IN0
Addr1[5] => ba.DATAB
Addr1[5] => slot1_bank.DATAB
Addr1[5] => Equal7.IN0
Addr1[5] => Equal8.IN2
Addr1[5] => ba.DATAB
Addr1[5] => slot2_bank.DATAB
Addr1[5] => TwoWayCache:mytwc.cpu_addr[5]
Addr1[6] => Equal0.IN25
Addr1[6] => writecache_addr.DATAB
Addr1[6] => casaddr.DATAB
Addr1[6] => casaddr.DATAB
Addr1[6] => TwoWayCache:mytwc.cpu_addr[6]
Addr1[7] => Equal0.IN24
Addr1[7] => writecache_addr.DATAB
Addr1[7] => casaddr.DATAB
Addr1[7] => casaddr.DATAB
Addr1[7] => TwoWayCache:mytwc.cpu_addr[7]
Addr1[8] => Equal0.IN23
Addr1[8] => writecache_addr.DATAB
Addr1[8] => casaddr.DATAB
Addr1[8] => casaddr.DATAB
Addr1[8] => TwoWayCache:mytwc.cpu_addr[8]
Addr1[9] => Equal0.IN22
Addr1[9] => writecache_addr.DATAB
Addr1[9] => casaddr.DATAB
Addr1[9] => casaddr.DATAB
Addr1[9] => TwoWayCache:mytwc.cpu_addr[9]
Addr1[10] => Equal0.IN21
Addr1[10] => writecache_addr.DATAB
Addr1[10] => casaddr.DATAB
Addr1[10] => casaddr.DATAB
Addr1[10] => TwoWayCache:mytwc.cpu_addr[10]
Addr1[11] => Equal0.IN20
Addr1[11] => writecache_addr.DATAB
Addr1[11] => casaddr.DATAB
Addr1[11] => casaddr.DATAB
Addr1[11] => TwoWayCache:mytwc.cpu_addr[11]
Addr1[12] => Equal0.IN19
Addr1[12] => writecache_addr.DATAB
Addr1[12] => casaddr.DATAB
Addr1[12] => casaddr.DATAB
Addr1[12] => TwoWayCache:mytwc.cpu_addr[12]
Addr1[13] => Equal0.IN18
Addr1[13] => writecache_addr.DATAB
Addr1[13] => sdaddr.DATAA
Addr1[13] => sdaddr.DATAA
Addr1[13] => TwoWayCache:mytwc.cpu_addr[13]
Addr1[14] => Equal0.IN17
Addr1[14] => writecache_addr.DATAB
Addr1[14] => sdaddr.DATAA
Addr1[14] => sdaddr.DATAA
Addr1[14] => TwoWayCache:mytwc.cpu_addr[14]
Addr1[15] => Equal0.IN16
Addr1[15] => writecache_addr.DATAB
Addr1[15] => sdaddr.DATAA
Addr1[15] => sdaddr.DATAA
Addr1[15] => TwoWayCache:mytwc.cpu_addr[15]
Addr1[16] => Equal0.IN15
Addr1[16] => writecache_addr.DATAB
Addr1[16] => sdaddr.DATAA
Addr1[16] => sdaddr.DATAA
Addr1[16] => TwoWayCache:mytwc.cpu_addr[16]
Addr1[17] => Equal0.IN14
Addr1[17] => writecache_addr.DATAB
Addr1[17] => sdaddr.DATAA
Addr1[17] => sdaddr.DATAA
Addr1[17] => TwoWayCache:mytwc.cpu_addr[17]
Addr1[18] => Equal0.IN13
Addr1[18] => writecache_addr.DATAB
Addr1[18] => sdaddr.DATAA
Addr1[18] => sdaddr.DATAA
Addr1[18] => TwoWayCache:mytwc.cpu_addr[18]
Addr1[19] => Equal0.IN12
Addr1[19] => writecache_addr.DATAB
Addr1[19] => sdaddr.DATAA
Addr1[19] => sdaddr.DATAA
Addr1[19] => TwoWayCache:mytwc.cpu_addr[19]
Addr1[20] => Equal0.IN11
Addr1[20] => writecache_addr.DATAB
Addr1[20] => sdaddr.DATAA
Addr1[20] => sdaddr.DATAA
Addr1[20] => TwoWayCache:mytwc.cpu_addr[20]
Addr1[21] => Equal0.IN10
Addr1[21] => writecache_addr.DATAB
Addr1[21] => sdaddr.DATAA
Addr1[21] => sdaddr.DATAA
Addr1[21] => TwoWayCache:mytwc.cpu_addr[21]
Addr1[22] => Equal0.IN9
Addr1[22] => writecache_addr.DATAB
Addr1[22] => sdaddr.DATAA
Addr1[22] => sdaddr.DATAA
Addr1[22] => TwoWayCache:mytwc.cpu_addr[22]
Addr1[23] => Equal0.IN8
Addr1[23] => writecache_addr.DATAB
Addr1[23] => sdaddr.DATAA
Addr1[23] => sdaddr.DATAA
Addr1[23] => TwoWayCache:mytwc.cpu_addr[23]
Addr1[24] => Equal0.IN7
Addr1[24] => writecache_addr.DATAB
Addr1[24] => sdaddr.DATAA
Addr1[24] => sdaddr.DATAA
Addr1[24] => TwoWayCache:mytwc.cpu_addr[24]
Addr1[25] => Equal0.IN6
Addr1[25] => writecache_addr.DATAB
Addr1[25] => sdaddr.DATAA
Addr1[25] => sdaddr.DATAA
Addr1[25] => TwoWayCache:mytwc.cpu_addr[25]
Addr1[26] => Equal0.IN5
Addr1[26] => writecache_addr.DATAB
Addr1[26] => TwoWayCache:mytwc.cpu_addr[26]
Addr1[27] => Equal0.IN4
Addr1[27] => writecache_addr.DATAB
Addr1[27] => TwoWayCache:mytwc.cpu_addr[27]
Addr1[28] => Equal0.IN3
Addr1[28] => writecache_addr.DATAB
Addr1[28] => TwoWayCache:mytwc.cpu_addr[28]
Addr1[29] => Equal0.IN2
Addr1[29] => writecache_addr.DATAB
Addr1[29] => TwoWayCache:mytwc.cpu_addr[29]
Addr1[30] => Equal0.IN1
Addr1[30] => writecache_addr.DATAB
Addr1[30] => TwoWayCache:mytwc.cpu_addr[30]
Addr1[31] => Equal0.IN0
Addr1[31] => writecache_addr.DATAB
Addr1[31] => TwoWayCache:mytwc.cpu_addr[31]
req1 => process_0.IN0
req1 => TwoWayCache:mytwc.cpu_req
cachesel => ~NO_FANOUT~
wr1 => TwoWayCache:mytwc.cpu_rw
wr1 => process_0.IN1
wrL1 => cas_dqm.DATAB
wrL1 => cas_dqm.DATAB
wrL1 => TwoWayCache:mytwc.cpu_rwl
wrL1 => writecache_word1.OUTPUTSELECT
wrL1 => writecache_word1.OUTPUTSELECT
wrL1 => writecache_word1.OUTPUTSELECT
wrL1 => writecache_word1.OUTPUTSELECT
wrL1 => writecache_word1.OUTPUTSELECT
wrL1 => writecache_word1.OUTPUTSELECT
wrL1 => writecache_word1.OUTPUTSELECT
wrL1 => writecache_word1.OUTPUTSELECT
wrL1 => writecache_dqm.OUTPUTSELECT
wrL1 => writecache_word0.OUTPUTSELECT
wrL1 => writecache_word0.OUTPUTSELECT
wrL1 => writecache_word0.OUTPUTSELECT
wrL1 => writecache_word0.OUTPUTSELECT
wrL1 => writecache_word0.OUTPUTSELECT
wrL1 => writecache_word0.OUTPUTSELECT
wrL1 => writecache_word0.OUTPUTSELECT
wrL1 => writecache_word0.OUTPUTSELECT
wrL1 => writecache_dqm.OUTPUTSELECT
wrU1 => cas_dqm.DATAB
wrU1 => cas_dqm.DATAB
wrU1 => TwoWayCache:mytwc.cpu_rwu
wrU1 => writecache_word1.OUTPUTSELECT
wrU1 => writecache_word1.OUTPUTSELECT
wrU1 => writecache_word1.OUTPUTSELECT
wrU1 => writecache_word1.OUTPUTSELECT
wrU1 => writecache_word1.OUTPUTSELECT
wrU1 => writecache_word1.OUTPUTSELECT
wrU1 => writecache_word1.OUTPUTSELECT
wrU1 => writecache_word1.OUTPUTSELECT
wrU1 => writecache_dqm.OUTPUTSELECT
wrU1 => writecache_word0.OUTPUTSELECT
wrU1 => writecache_word0.OUTPUTSELECT
wrU1 => writecache_word0.OUTPUTSELECT
wrU1 => writecache_word0.OUTPUTSELECT
wrU1 => writecache_word0.OUTPUTSELECT
wrU1 => writecache_word0.OUTPUTSELECT
wrU1 => writecache_word0.OUTPUTSELECT
wrU1 => writecache_word0.OUTPUTSELECT
wrU1 => writecache_dqm.OUTPUTSELECT
dataout1[0] <= TwoWayCache:mytwc.data_to_cpu[0]
dataout1[1] <= TwoWayCache:mytwc.data_to_cpu[1]
dataout1[2] <= TwoWayCache:mytwc.data_to_cpu[2]
dataout1[3] <= TwoWayCache:mytwc.data_to_cpu[3]
dataout1[4] <= TwoWayCache:mytwc.data_to_cpu[4]
dataout1[5] <= TwoWayCache:mytwc.data_to_cpu[5]
dataout1[6] <= TwoWayCache:mytwc.data_to_cpu[6]
dataout1[7] <= TwoWayCache:mytwc.data_to_cpu[7]
dataout1[8] <= TwoWayCache:mytwc.data_to_cpu[8]
dataout1[9] <= TwoWayCache:mytwc.data_to_cpu[9]
dataout1[10] <= TwoWayCache:mytwc.data_to_cpu[10]
dataout1[11] <= TwoWayCache:mytwc.data_to_cpu[11]
dataout1[12] <= TwoWayCache:mytwc.data_to_cpu[12]
dataout1[13] <= TwoWayCache:mytwc.data_to_cpu[13]
dataout1[14] <= TwoWayCache:mytwc.data_to_cpu[14]
dataout1[15] <= TwoWayCache:mytwc.data_to_cpu[15]
dtack1 <= dtack1.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc
clk => clk.IN2
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
ready <= init.DB_MAX_OUTPUT_PORT_TYPE
cpu_addr[0] => ~NO_FANOUT~
cpu_addr[1] => cacheline1[0].DATAA
cpu_addr[1] => cacheline2[0].DATAA
cpu_addr[1] => Selector68.IN9
cpu_addr[2] => cacheline1[1].DATAA
cpu_addr[2] => cacheline2[1].DATAA
cpu_addr[2] => Selector67.IN9
cpu_addr[3] => cacheline1[2].DATAA
cpu_addr[3] => cacheline2[2].DATAA
cpu_addr[3] => Selector66.IN9
cpu_addr[4] => tag_port2_addr[0].IN2
cpu_addr[5] => tag_port2_addr[1].IN2
cpu_addr[6] => tag_port2_addr[2].IN2
cpu_addr[7] => tag_port2_addr[3].IN2
cpu_addr[8] => tag_port2_addr[4].IN2
cpu_addr[9] => tag_port2_addr[5].IN2
cpu_addr[10] => tag_port2_addr[6].IN2
cpu_addr[11] => tag_port1_w.DATAB
cpu_addr[11] => tag_port2_w.DATAB
cpu_addr[11] => Equal0.IN14
cpu_addr[11] => Equal1.IN14
cpu_addr[12] => tag_port1_w.DATAB
cpu_addr[12] => tag_port2_w.DATAB
cpu_addr[12] => Equal0.IN13
cpu_addr[12] => Equal1.IN13
cpu_addr[13] => tag_port1_w.DATAB
cpu_addr[13] => tag_port2_w.DATAB
cpu_addr[13] => Equal0.IN12
cpu_addr[13] => Equal1.IN12
cpu_addr[14] => tag_port1_w.DATAB
cpu_addr[14] => tag_port2_w.DATAB
cpu_addr[14] => Equal0.IN11
cpu_addr[14] => Equal1.IN11
cpu_addr[15] => tag_port1_w.DATAB
cpu_addr[15] => tag_port2_w.DATAB
cpu_addr[15] => Equal0.IN10
cpu_addr[15] => Equal1.IN10
cpu_addr[16] => tag_port1_w.DATAB
cpu_addr[16] => tag_port2_w.DATAB
cpu_addr[16] => Equal0.IN9
cpu_addr[16] => Equal1.IN9
cpu_addr[17] => tag_port1_w.DATAB
cpu_addr[17] => tag_port2_w.DATAB
cpu_addr[17] => Equal0.IN8
cpu_addr[17] => Equal1.IN8
cpu_addr[18] => tag_port1_w.DATAB
cpu_addr[18] => tag_port2_w.DATAB
cpu_addr[18] => Equal0.IN7
cpu_addr[18] => Equal1.IN7
cpu_addr[19] => tag_port1_w.DATAB
cpu_addr[19] => tag_port2_w.DATAB
cpu_addr[19] => Equal0.IN6
cpu_addr[19] => Equal1.IN6
cpu_addr[20] => tag_port1_w.DATAB
cpu_addr[20] => tag_port2_w.DATAB
cpu_addr[20] => Equal0.IN5
cpu_addr[20] => Equal1.IN5
cpu_addr[21] => tag_port1_w.DATAB
cpu_addr[21] => tag_port2_w.DATAB
cpu_addr[21] => Equal0.IN4
cpu_addr[21] => Equal1.IN4
cpu_addr[22] => tag_port1_w.DATAB
cpu_addr[22] => tag_port2_w.DATAB
cpu_addr[22] => Equal0.IN3
cpu_addr[22] => Equal1.IN3
cpu_addr[23] => tag_port1_w.DATAB
cpu_addr[23] => tag_port2_w.DATAB
cpu_addr[23] => Equal0.IN2
cpu_addr[23] => Equal1.IN2
cpu_addr[24] => tag_port1_w.DATAB
cpu_addr[24] => tag_port2_w.DATAB
cpu_addr[24] => Equal0.IN1
cpu_addr[24] => Equal1.IN1
cpu_addr[25] => tag_port1_w.DATAB
cpu_addr[25] => tag_port2_w.DATAB
cpu_addr[25] => Equal0.IN0
cpu_addr[25] => Equal1.IN0
cpu_addr[26] => ~NO_FANOUT~
cpu_addr[27] => ~NO_FANOUT~
cpu_addr[28] => ~NO_FANOUT~
cpu_addr[29] => ~NO_FANOUT~
cpu_addr[30] => ~NO_FANOUT~
cpu_addr[31] => ~NO_FANOUT~
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => Selector64.IN4
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => state.OUTPUTSELECT
cpu_req => Selector32.IN3
cpu_ack <= cpu_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_rw => state.DATAB
cpu_rw => state.DATAB
cpu_rwl => Selector11.IN2
cpu_rwu => Selector10.IN2
data_from_cpu[0] => Selector27.IN4
data_from_cpu[1] => Selector26.IN4
data_from_cpu[2] => Selector25.IN4
data_from_cpu[3] => Selector24.IN4
data_from_cpu[4] => Selector23.IN4
data_from_cpu[5] => Selector22.IN4
data_from_cpu[6] => Selector21.IN4
data_from_cpu[7] => Selector20.IN4
data_from_cpu[8] => Selector19.IN4
data_from_cpu[9] => Selector18.IN4
data_from_cpu[10] => Selector17.IN4
data_from_cpu[11] => Selector16.IN4
data_from_cpu[12] => Selector15.IN4
data_from_cpu[13] => Selector14.IN4
data_from_cpu[14] => Selector13.IN4
data_from_cpu[15] => Selector12.IN4
data_to_cpu[0] <= data_to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[1] <= data_to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[2] <= data_to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[3] <= data_to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[4] <= data_to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[5] <= data_to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[6] <= data_to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[7] <= data_to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[8] <= data_to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[9] <= data_to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[10] <= data_to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[11] <= data_to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[12] <= data_to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[13] <= data_to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[14] <= data_to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[15] <= data_to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_sdram[0] => data_to_cpu.DATAB
data_from_sdram[0] => data_ports_w.DATAB
data_from_sdram[0] => Selector27.IN5
data_from_sdram[1] => data_to_cpu.DATAB
data_from_sdram[1] => data_ports_w.DATAB
data_from_sdram[1] => Selector26.IN5
data_from_sdram[2] => data_to_cpu.DATAB
data_from_sdram[2] => data_ports_w.DATAB
data_from_sdram[2] => Selector25.IN5
data_from_sdram[3] => data_to_cpu.DATAB
data_from_sdram[3] => data_ports_w.DATAB
data_from_sdram[3] => Selector24.IN5
data_from_sdram[4] => data_to_cpu.DATAB
data_from_sdram[4] => data_ports_w.DATAB
data_from_sdram[4] => Selector23.IN5
data_from_sdram[5] => data_to_cpu.DATAB
data_from_sdram[5] => data_ports_w.DATAB
data_from_sdram[5] => Selector22.IN5
data_from_sdram[6] => data_to_cpu.DATAB
data_from_sdram[6] => data_ports_w.DATAB
data_from_sdram[6] => Selector21.IN5
data_from_sdram[7] => data_to_cpu.DATAB
data_from_sdram[7] => data_ports_w.DATAB
data_from_sdram[7] => Selector20.IN5
data_from_sdram[8] => data_to_cpu.DATAB
data_from_sdram[8] => data_ports_w.DATAB
data_from_sdram[8] => Selector19.IN5
data_from_sdram[9] => data_to_cpu.DATAB
data_from_sdram[9] => data_ports_w.DATAB
data_from_sdram[9] => Selector18.IN5
data_from_sdram[10] => data_to_cpu.DATAB
data_from_sdram[10] => data_ports_w.DATAB
data_from_sdram[10] => Selector17.IN5
data_from_sdram[11] => data_to_cpu.DATAB
data_from_sdram[11] => data_ports_w.DATAB
data_from_sdram[11] => Selector16.IN5
data_from_sdram[12] => data_to_cpu.DATAB
data_from_sdram[12] => data_ports_w.DATAB
data_from_sdram[12] => Selector15.IN5
data_from_sdram[13] => data_to_cpu.DATAB
data_from_sdram[13] => data_ports_w.DATAB
data_from_sdram[13] => Selector14.IN5
data_from_sdram[14] => data_to_cpu.DATAB
data_from_sdram[14] => data_ports_w.DATAB
data_from_sdram[14] => Selector13.IN5
data_from_sdram[15] => data_to_cpu.DATAB
data_from_sdram[15] => data_ports_w.DATAB
data_from_sdram[15] => Selector12.IN5
data_to_sdram[0] <= <GND>
data_to_sdram[1] <= <GND>
data_to_sdram[2] <= <GND>
data_to_sdram[3] <= <GND>
data_to_sdram[4] <= <GND>
data_to_sdram[5] <= <GND>
data_to_sdram[6] <= <GND>
data_to_sdram[7] <= <GND>
data_to_sdram[8] <= <GND>
data_to_sdram[9] <= <GND>
data_to_sdram[10] <= <GND>
data_to_sdram[11] <= <GND>
data_to_sdram[12] <= <GND>
data_to_sdram[13] <= <GND>
data_to_sdram[14] <= <GND>
data_to_sdram[15] <= <GND>
sdram_req <= sdram_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_fill => sdram_req.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_to_cpu.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_ports_w.OUTPUTSELECT
sdram_fill => data_wren1.OUTPUTSELECT
sdram_fill => data_wren2.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => state.OUTPUTSELECT
sdram_fill => Selector64.IN5
sdram_rw <= sdram_rw~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:dataram
address_a[0] => ram~10.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~9.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~8.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~7.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~6.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram~5.DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram~4.DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram~3.DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ram~2.DATAIN
address_a[8] => ram.WADDR8
address_a[8] => ram.RADDR8
address_a[9] => ram~1.DATAIN
address_a[9] => ram.WADDR9
address_a[9] => ram.RADDR9
address_a[10] => ram~0.DATAIN
address_a[10] => ram.WADDR10
address_a[10] => ram.RADDR10
address_b[0] => ram~40.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~39.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~38.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~37.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~36.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram~35.DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram~34.DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram~33.DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ram~32.DATAIN
address_b[8] => ram.PORTBWADDR8
address_b[8] => ram.PORTBRADDR8
address_b[9] => ram~31.DATAIN
address_b[9] => ram.PORTBWADDR9
address_b[9] => ram.PORTBRADDR9
address_b[10] => ram~30.DATAIN
address_b[10] => ram.PORTBWADDR10
address_b[10] => ram.PORTBRADDR10
clock => ram~59.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => ram~40.CLK
clock => ram~41.CLK
clock => ram~42.CLK
clock => ram~43.CLK
clock => ram~44.CLK
clock => ram~45.CLK
clock => ram~46.CLK
clock => ram~47.CLK
clock => ram~48.CLK
clock => ram~49.CLK
clock => ram~50.CLK
clock => ram~51.CLK
clock => ram~52.CLK
clock => ram~53.CLK
clock => ram~54.CLK
clock => ram~55.CLK
clock => ram~56.CLK
clock => ram~57.CLK
clock => ram~58.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_b[7]~reg0.CLK
clock => q_b[8]~reg0.CLK
clock => q_b[9]~reg0.CLK
clock => q_b[10]~reg0.CLK
clock => q_b[11]~reg0.CLK
clock => q_b[12]~reg0.CLK
clock => q_b[13]~reg0.CLK
clock => q_b[14]~reg0.CLK
clock => q_b[15]~reg0.CLK
clock => q_b[16]~reg0.CLK
clock => q_b[17]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => q_a[7]~reg0.CLK
clock => q_a[8]~reg0.CLK
clock => q_a[9]~reg0.CLK
clock => q_a[10]~reg0.CLK
clock => q_a[11]~reg0.CLK
clock => q_a[12]~reg0.CLK
clock => q_a[13]~reg0.CLK
clock => q_a[14]~reg0.CLK
clock => q_a[15]~reg0.CLK
clock => q_a[16]~reg0.CLK
clock => q_a[17]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~28.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~27.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~26.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~25.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~24.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~23.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~22.DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram~21.DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram~20.DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram~19.DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram~18.DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram~17.DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram~16.DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram~15.DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram~14.DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram~13.DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram~12.DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram~11.DATAIN
data_a[17] => ram.DATAIN17
data_b[0] => ram~58.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~57.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~56.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~55.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~54.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~53.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~52.DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram~51.DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram~50.DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram~49.DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram~48.DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram~47.DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram~46.DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram~45.DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram~44.DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram~43.DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram~42.DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram~41.DATAIN
data_b[17] => ram.PORTBDATAIN17
wren_a => ram~59.DATAIN
wren_a => ram.WE
wren_b => ram~29.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|sdram:mysdram|TwoWayCache:mytwc|DualPortRAM:tagram
address_a[0] => ram~8.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~7.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~6.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~5.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~4.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram~3.DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram~2.DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram~1.DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ram~0.DATAIN
address_a[8] => ram.WADDR8
address_a[8] => ram.RADDR8
address_b[0] => ram~36.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~35.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~34.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~33.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~32.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram~31.DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram~30.DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram~29.DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ram~28.DATAIN
address_b[8] => ram.PORTBWADDR8
address_b[8] => ram.PORTBRADDR8
clock => ram~55.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => ram~39.CLK
clock => ram~40.CLK
clock => ram~41.CLK
clock => ram~42.CLK
clock => ram~43.CLK
clock => ram~44.CLK
clock => ram~45.CLK
clock => ram~46.CLK
clock => ram~47.CLK
clock => ram~48.CLK
clock => ram~49.CLK
clock => ram~50.CLK
clock => ram~51.CLK
clock => ram~52.CLK
clock => ram~53.CLK
clock => ram~54.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_b[7]~reg0.CLK
clock => q_b[8]~reg0.CLK
clock => q_b[9]~reg0.CLK
clock => q_b[10]~reg0.CLK
clock => q_b[11]~reg0.CLK
clock => q_b[12]~reg0.CLK
clock => q_b[13]~reg0.CLK
clock => q_b[14]~reg0.CLK
clock => q_b[15]~reg0.CLK
clock => q_b[16]~reg0.CLK
clock => q_b[17]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => q_a[7]~reg0.CLK
clock => q_a[8]~reg0.CLK
clock => q_a[9]~reg0.CLK
clock => q_a[10]~reg0.CLK
clock => q_a[11]~reg0.CLK
clock => q_a[12]~reg0.CLK
clock => q_a[13]~reg0.CLK
clock => q_a[14]~reg0.CLK
clock => q_a[15]~reg0.CLK
clock => q_a[16]~reg0.CLK
clock => q_a[17]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~26.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~25.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~24.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~23.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~22.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~21.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~20.DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram~19.DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram~18.DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram~17.DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram~16.DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram~15.DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram~14.DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram~13.DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram~12.DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram~11.DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram~10.DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram~9.DATAIN
data_a[17] => ram.DATAIN17
data_b[0] => ram~54.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~53.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~52.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~51.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~50.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~49.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~48.DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram~47.DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram~46.DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram~45.DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram~44.DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram~43.DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram~42.DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram~41.DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram~40.DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram~39.DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram~38.DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram~37.DATAIN
data_b[17] => ram.PORTBDATAIN17
wren_a => ram~55.DATAIN
wren_a => ram.WE
wren_b => ram~27.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache
clk => fifo_counter:FIFOCounters:0:myfifocounter.clk
clk => cache_rdaddr[0].CLK
clk => cache_rdaddr[1].CLK
clk => cache_rdaddr[2].CLK
clk => cache_rdaddr[3].CLK
clk => cache_rdaddr[4].CLK
clk => cache_rdaddr[5].CLK
clk => cache_rdaddr[6].CLK
clk => cache_rdaddr[7].CLK
clk => cache_rdaddr[8].CLK
clk => channels_to_host[0].valid~reg0.CLK
clk => channels_to_host[1].valid~reg0.CLK
clk => channels_to_host[2].valid~reg0.CLK
clk => channels_to_host[3].valid~reg0.CLK
clk => channels_to_host[4].valid~reg0.CLK
clk => channels_to_host[5].valid~reg0.CLK
clk => internals[0].drain.CLK
clk => internals[0].pending.CLK
clk => internals[0].rdptr[0].CLK
clk => internals[0].rdptr[1].CLK
clk => internals[0].rdptr[2].CLK
clk => internals[0].rdptr[3].CLK
clk => internals[0].rdptr[4].CLK
clk => internals[0].rdptr[5].CLK
clk => internals[1].drain.CLK
clk => internals[1].pending.CLK
clk => internals[1].rdptr[0].CLK
clk => internals[1].rdptr[1].CLK
clk => internals[1].rdptr[2].CLK
clk => internals[1].rdptr[3].CLK
clk => internals[1].rdptr[4].CLK
clk => internals[1].rdptr[5].CLK
clk => internals[2].drain.CLK
clk => internals[2].pending.CLK
clk => internals[2].rdptr[0].CLK
clk => internals[2].rdptr[1].CLK
clk => internals[2].rdptr[2].CLK
clk => internals[2].rdptr[3].CLK
clk => internals[2].rdptr[4].CLK
clk => internals[2].rdptr[5].CLK
clk => internals[3].drain.CLK
clk => internals[3].pending.CLK
clk => internals[3].rdptr[0].CLK
clk => internals[3].rdptr[1].CLK
clk => internals[3].rdptr[2].CLK
clk => internals[3].rdptr[3].CLK
clk => internals[3].rdptr[4].CLK
clk => internals[3].rdptr[5].CLK
clk => internals[4].drain.CLK
clk => internals[4].pending.CLK
clk => internals[4].rdptr[0].CLK
clk => internals[4].rdptr[1].CLK
clk => internals[4].rdptr[2].CLK
clk => internals[4].rdptr[3].CLK
clk => internals[4].rdptr[4].CLK
clk => internals[4].rdptr[5].CLK
clk => internals[5].drain.CLK
clk => internals[5].pending.CLK
clk => internals[5].rdptr[0].CLK
clk => internals[5].rdptr[1].CLK
clk => internals[5].rdptr[2].CLK
clk => internals[5].rdptr[3].CLK
clk => internals[5].rdptr[4].CLK
clk => internals[5].rdptr[5].CLK
clk => servicechannel[0].CLK
clk => servicechannel[1].CLK
clk => servicechannel[2].CLK
clk => cache_wraddr_lsb[0].CLK
clk => cache_wraddr_lsb[1].CLK
clk => cache_wraddr_lsb[2].CLK
clk => data_from_ram[0].CLK
clk => data_from_ram[1].CLK
clk => data_from_ram[2].CLK
clk => data_from_ram[3].CLK
clk => data_from_ram[4].CLK
clk => data_from_ram[5].CLK
clk => data_from_ram[6].CLK
clk => data_from_ram[7].CLK
clk => data_from_ram[8].CLK
clk => data_from_ram[9].CLK
clk => data_from_ram[10].CLK
clk => data_from_ram[11].CLK
clk => data_from_ram[12].CLK
clk => data_from_ram[13].CLK
clk => data_from_ram[14].CLK
clk => data_from_ram[15].CLK
clk => activechannel[0].CLK
clk => activechannel[1].CLK
clk => activechannel[2].CLK
clk => sdram_req~reg0.CLK
clk => cache_wren.CLK
clk => internals[0].fill.CLK
clk => internals[0].count[0].CLK
clk => internals[0].count[1].CLK
clk => internals[0].count[2].CLK
clk => internals[0].count[3].CLK
clk => internals[0].count[4].CLK
clk => internals[0].count[5].CLK
clk => internals[0].count[6].CLK
clk => internals[0].count[7].CLK
clk => internals[0].count[8].CLK
clk => internals[0].count[9].CLK
clk => internals[0].count[10].CLK
clk => internals[0].count[11].CLK
clk => internals[0].count[12].CLK
clk => internals[0].count[13].CLK
clk => internals[0].count[14].CLK
clk => internals[0].count[15].CLK
clk => internals[0].count[16].CLK
clk => internals[0].addr[0].CLK
clk => internals[0].addr[1].CLK
clk => internals[0].addr[2].CLK
clk => internals[0].addr[3].CLK
clk => internals[0].addr[4].CLK
clk => internals[0].addr[5].CLK
clk => internals[0].addr[6].CLK
clk => internals[0].addr[7].CLK
clk => internals[0].addr[8].CLK
clk => internals[0].addr[9].CLK
clk => internals[0].addr[10].CLK
clk => internals[0].addr[11].CLK
clk => internals[0].addr[12].CLK
clk => internals[0].addr[13].CLK
clk => internals[0].addr[14].CLK
clk => internals[0].addr[15].CLK
clk => internals[0].addr[16].CLK
clk => internals[0].addr[17].CLK
clk => internals[0].addr[18].CLK
clk => internals[0].addr[19].CLK
clk => internals[0].addr[20].CLK
clk => internals[0].addr[21].CLK
clk => internals[0].addr[22].CLK
clk => internals[0].addr[23].CLK
clk => internals[0].addr[24].CLK
clk => internals[0].addr[25].CLK
clk => internals[0].addr[26].CLK
clk => internals[0].addr[27].CLK
clk => internals[0].addr[28].CLK
clk => internals[0].addr[29].CLK
clk => internals[0].addr[30].CLK
clk => internals[0].addr[31].CLK
clk => internals[0].wrptr_next[3].CLK
clk => internals[0].wrptr_next[4].CLK
clk => internals[0].wrptr_next[5].CLK
clk => internals[0].wrptr[3].CLK
clk => internals[0].wrptr[4].CLK
clk => internals[0].wrptr[5].CLK
clk => internals[1].fill.CLK
clk => internals[1].count[0].CLK
clk => internals[1].count[1].CLK
clk => internals[1].count[2].CLK
clk => internals[1].count[3].CLK
clk => internals[1].count[4].CLK
clk => internals[1].count[5].CLK
clk => internals[1].count[6].CLK
clk => internals[1].count[7].CLK
clk => internals[1].count[8].CLK
clk => internals[1].count[9].CLK
clk => internals[1].count[10].CLK
clk => internals[1].count[11].CLK
clk => internals[1].count[12].CLK
clk => internals[1].count[13].CLK
clk => internals[1].count[14].CLK
clk => internals[1].count[15].CLK
clk => internals[1].count[16].CLK
clk => internals[1].addr[0].CLK
clk => internals[1].addr[1].CLK
clk => internals[1].addr[2].CLK
clk => internals[1].addr[3].CLK
clk => internals[1].addr[4].CLK
clk => internals[1].addr[5].CLK
clk => internals[1].addr[6].CLK
clk => internals[1].addr[7].CLK
clk => internals[1].addr[8].CLK
clk => internals[1].addr[9].CLK
clk => internals[1].addr[10].CLK
clk => internals[1].addr[11].CLK
clk => internals[1].addr[12].CLK
clk => internals[1].addr[13].CLK
clk => internals[1].addr[14].CLK
clk => internals[1].addr[15].CLK
clk => internals[1].addr[16].CLK
clk => internals[1].addr[17].CLK
clk => internals[1].addr[18].CLK
clk => internals[1].addr[19].CLK
clk => internals[1].addr[20].CLK
clk => internals[1].addr[21].CLK
clk => internals[1].addr[22].CLK
clk => internals[1].addr[23].CLK
clk => internals[1].addr[24].CLK
clk => internals[1].addr[25].CLK
clk => internals[1].addr[26].CLK
clk => internals[1].addr[27].CLK
clk => internals[1].addr[28].CLK
clk => internals[1].addr[29].CLK
clk => internals[1].addr[30].CLK
clk => internals[1].addr[31].CLK
clk => internals[1].wrptr_next[3].CLK
clk => internals[1].wrptr_next[4].CLK
clk => internals[1].wrptr_next[5].CLK
clk => internals[1].wrptr[3].CLK
clk => internals[1].wrptr[4].CLK
clk => internals[1].wrptr[5].CLK
clk => internals[2].fill.CLK
clk => internals[2].count[0].CLK
clk => internals[2].count[1].CLK
clk => internals[2].count[2].CLK
clk => internals[2].count[3].CLK
clk => internals[2].count[4].CLK
clk => internals[2].count[5].CLK
clk => internals[2].count[6].CLK
clk => internals[2].count[7].CLK
clk => internals[2].count[8].CLK
clk => internals[2].count[9].CLK
clk => internals[2].count[10].CLK
clk => internals[2].count[11].CLK
clk => internals[2].count[12].CLK
clk => internals[2].count[13].CLK
clk => internals[2].count[14].CLK
clk => internals[2].count[15].CLK
clk => internals[2].count[16].CLK
clk => internals[2].addr[0].CLK
clk => internals[2].addr[1].CLK
clk => internals[2].addr[2].CLK
clk => internals[2].addr[3].CLK
clk => internals[2].addr[4].CLK
clk => internals[2].addr[5].CLK
clk => internals[2].addr[6].CLK
clk => internals[2].addr[7].CLK
clk => internals[2].addr[8].CLK
clk => internals[2].addr[9].CLK
clk => internals[2].addr[10].CLK
clk => internals[2].addr[11].CLK
clk => internals[2].addr[12].CLK
clk => internals[2].addr[13].CLK
clk => internals[2].addr[14].CLK
clk => internals[2].addr[15].CLK
clk => internals[2].addr[16].CLK
clk => internals[2].addr[17].CLK
clk => internals[2].addr[18].CLK
clk => internals[2].addr[19].CLK
clk => internals[2].addr[20].CLK
clk => internals[2].addr[21].CLK
clk => internals[2].addr[22].CLK
clk => internals[2].addr[23].CLK
clk => internals[2].addr[24].CLK
clk => internals[2].addr[25].CLK
clk => internals[2].addr[26].CLK
clk => internals[2].addr[27].CLK
clk => internals[2].addr[28].CLK
clk => internals[2].addr[29].CLK
clk => internals[2].addr[30].CLK
clk => internals[2].addr[31].CLK
clk => internals[2].wrptr_next[3].CLK
clk => internals[2].wrptr_next[4].CLK
clk => internals[2].wrptr_next[5].CLK
clk => internals[2].wrptr[3].CLK
clk => internals[2].wrptr[4].CLK
clk => internals[2].wrptr[5].CLK
clk => internals[3].fill.CLK
clk => internals[3].count[0].CLK
clk => internals[3].count[1].CLK
clk => internals[3].count[2].CLK
clk => internals[3].count[3].CLK
clk => internals[3].count[4].CLK
clk => internals[3].count[5].CLK
clk => internals[3].count[6].CLK
clk => internals[3].count[7].CLK
clk => internals[3].count[8].CLK
clk => internals[3].count[9].CLK
clk => internals[3].count[10].CLK
clk => internals[3].count[11].CLK
clk => internals[3].count[12].CLK
clk => internals[3].count[13].CLK
clk => internals[3].count[14].CLK
clk => internals[3].count[15].CLK
clk => internals[3].count[16].CLK
clk => internals[3].addr[0].CLK
clk => internals[3].addr[1].CLK
clk => internals[3].addr[2].CLK
clk => internals[3].addr[3].CLK
clk => internals[3].addr[4].CLK
clk => internals[3].addr[5].CLK
clk => internals[3].addr[6].CLK
clk => internals[3].addr[7].CLK
clk => internals[3].addr[8].CLK
clk => internals[3].addr[9].CLK
clk => internals[3].addr[10].CLK
clk => internals[3].addr[11].CLK
clk => internals[3].addr[12].CLK
clk => internals[3].addr[13].CLK
clk => internals[3].addr[14].CLK
clk => internals[3].addr[15].CLK
clk => internals[3].addr[16].CLK
clk => internals[3].addr[17].CLK
clk => internals[3].addr[18].CLK
clk => internals[3].addr[19].CLK
clk => internals[3].addr[20].CLK
clk => internals[3].addr[21].CLK
clk => internals[3].addr[22].CLK
clk => internals[3].addr[23].CLK
clk => internals[3].addr[24].CLK
clk => internals[3].addr[25].CLK
clk => internals[3].addr[26].CLK
clk => internals[3].addr[27].CLK
clk => internals[3].addr[28].CLK
clk => internals[3].addr[29].CLK
clk => internals[3].addr[30].CLK
clk => internals[3].addr[31].CLK
clk => internals[3].wrptr_next[3].CLK
clk => internals[3].wrptr_next[4].CLK
clk => internals[3].wrptr_next[5].CLK
clk => internals[3].wrptr[3].CLK
clk => internals[3].wrptr[4].CLK
clk => internals[3].wrptr[5].CLK
clk => internals[4].fill.CLK
clk => internals[4].count[0].CLK
clk => internals[4].count[1].CLK
clk => internals[4].count[2].CLK
clk => internals[4].count[3].CLK
clk => internals[4].count[4].CLK
clk => internals[4].count[5].CLK
clk => internals[4].count[6].CLK
clk => internals[4].count[7].CLK
clk => internals[4].count[8].CLK
clk => internals[4].count[9].CLK
clk => internals[4].count[10].CLK
clk => internals[4].count[11].CLK
clk => internals[4].count[12].CLK
clk => internals[4].count[13].CLK
clk => internals[4].count[14].CLK
clk => internals[4].count[15].CLK
clk => internals[4].count[16].CLK
clk => internals[4].addr[0].CLK
clk => internals[4].addr[1].CLK
clk => internals[4].addr[2].CLK
clk => internals[4].addr[3].CLK
clk => internals[4].addr[4].CLK
clk => internals[4].addr[5].CLK
clk => internals[4].addr[6].CLK
clk => internals[4].addr[7].CLK
clk => internals[4].addr[8].CLK
clk => internals[4].addr[9].CLK
clk => internals[4].addr[10].CLK
clk => internals[4].addr[11].CLK
clk => internals[4].addr[12].CLK
clk => internals[4].addr[13].CLK
clk => internals[4].addr[14].CLK
clk => internals[4].addr[15].CLK
clk => internals[4].addr[16].CLK
clk => internals[4].addr[17].CLK
clk => internals[4].addr[18].CLK
clk => internals[4].addr[19].CLK
clk => internals[4].addr[20].CLK
clk => internals[4].addr[21].CLK
clk => internals[4].addr[22].CLK
clk => internals[4].addr[23].CLK
clk => internals[4].addr[24].CLK
clk => internals[4].addr[25].CLK
clk => internals[4].addr[26].CLK
clk => internals[4].addr[27].CLK
clk => internals[4].addr[28].CLK
clk => internals[4].addr[29].CLK
clk => internals[4].addr[30].CLK
clk => internals[4].addr[31].CLK
clk => internals[4].wrptr_next[3].CLK
clk => internals[4].wrptr_next[4].CLK
clk => internals[4].wrptr_next[5].CLK
clk => internals[4].wrptr[3].CLK
clk => internals[4].wrptr[4].CLK
clk => internals[4].wrptr[5].CLK
clk => internals[5].fill.CLK
clk => internals[5].count[0].CLK
clk => internals[5].count[1].CLK
clk => internals[5].count[2].CLK
clk => internals[5].count[3].CLK
clk => internals[5].count[4].CLK
clk => internals[5].count[5].CLK
clk => internals[5].count[6].CLK
clk => internals[5].count[7].CLK
clk => internals[5].count[8].CLK
clk => internals[5].count[9].CLK
clk => internals[5].count[10].CLK
clk => internals[5].count[11].CLK
clk => internals[5].count[12].CLK
clk => internals[5].count[13].CLK
clk => internals[5].count[14].CLK
clk => internals[5].count[15].CLK
clk => internals[5].count[16].CLK
clk => internals[5].addr[0].CLK
clk => internals[5].addr[1].CLK
clk => internals[5].addr[2].CLK
clk => internals[5].addr[3].CLK
clk => internals[5].addr[4].CLK
clk => internals[5].addr[5].CLK
clk => internals[5].addr[6].CLK
clk => internals[5].addr[7].CLK
clk => internals[5].addr[8].CLK
clk => internals[5].addr[9].CLK
clk => internals[5].addr[10].CLK
clk => internals[5].addr[11].CLK
clk => internals[5].addr[12].CLK
clk => internals[5].addr[13].CLK
clk => internals[5].addr[14].CLK
clk => internals[5].addr[15].CLK
clk => internals[5].addr[16].CLK
clk => internals[5].addr[17].CLK
clk => internals[5].addr[18].CLK
clk => internals[5].addr[19].CLK
clk => internals[5].addr[20].CLK
clk => internals[5].addr[21].CLK
clk => internals[5].addr[22].CLK
clk => internals[5].addr[23].CLK
clk => internals[5].addr[24].CLK
clk => internals[5].addr[25].CLK
clk => internals[5].addr[26].CLK
clk => internals[5].addr[27].CLK
clk => internals[5].addr[28].CLK
clk => internals[5].addr[29].CLK
clk => internals[5].addr[30].CLK
clk => internals[5].addr[31].CLK
clk => internals[5].wrptr_next[3].CLK
clk => internals[5].wrptr_next[4].CLK
clk => internals[5].wrptr_next[5].CLK
clk => internals[5].wrptr[3].CLK
clk => internals[5].wrptr[4].CLK
clk => internals[5].wrptr[5].CLK
clk => cache_wraddr[3].CLK
clk => cache_wraddr[4].CLK
clk => cache_wraddr[5].CLK
clk => cache_wraddr[6].CLK
clk => cache_wraddr[7].CLK
clk => cache_wraddr[8].CLK
clk => fifo_counter:FIFOCounters:1:myfifocounter.clk
clk => fifo_counter:FIFOCounters:2:myfifocounter.clk
clk => fifo_counter:FIFOCounters:3:myfifocounter.clk
clk => fifo_counter:FIFOCounters:4:myfifocounter.clk
clk => fifo_counter:FIFOCounters:5:myfifocounter.clk
clk => dmacacheram:myDMACacheRAM.clock
clk => inputstate~10.DATAIN
reset_n => inputstate.OUTPUTSELECT
reset_n => inputstate.OUTPUTSELECT
reset_n => inputstate.OUTPUTSELECT
reset_n => inputstate.OUTPUTSELECT
reset_n => inputstate.OUTPUTSELECT
reset_n => inputstate.OUTPUTSELECT
reset_n => inputstate.OUTPUTSELECT
reset_n => inputstate.OUTPUTSELECT
reset_n => inputstate.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
reset_n => internals.OUTPUTSELECT
channels_from_host[0].req => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].setreqlen => internals.OUTPUTSELECT
channels_from_host[0].reqlen[0] => internals.DATAB
channels_from_host[0].reqlen[1] => internals.DATAB
channels_from_host[0].reqlen[2] => internals.DATAB
channels_from_host[0].reqlen[3] => internals.DATAB
channels_from_host[0].reqlen[4] => internals.DATAB
channels_from_host[0].reqlen[5] => internals.DATAB
channels_from_host[0].reqlen[6] => internals.DATAB
channels_from_host[0].reqlen[7] => internals.DATAB
channels_from_host[0].reqlen[8] => internals.DATAB
channels_from_host[0].reqlen[9] => internals.DATAB
channels_from_host[0].reqlen[10] => internals.DATAB
channels_from_host[0].reqlen[11] => internals.DATAB
channels_from_host[0].reqlen[12] => internals.DATAB
channels_from_host[0].reqlen[13] => internals.DATAB
channels_from_host[0].reqlen[14] => internals.DATAB
channels_from_host[0].reqlen[15] => internals.DATAB
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => internals.OUTPUTSELECT
channels_from_host[0].setaddr => fifo_counter:FIFOCounters:0:myfifocounter.reset
channels_from_host[0].addr[0] => internals.DATAB
channels_from_host[0].addr[1] => internals.DATAB
channels_from_host[0].addr[2] => internals.DATAB
channels_from_host[0].addr[3] => internals.DATAB
channels_from_host[0].addr[4] => internals.DATAB
channels_from_host[0].addr[5] => internals.DATAB
channels_from_host[0].addr[6] => internals.DATAB
channels_from_host[0].addr[7] => internals.DATAB
channels_from_host[0].addr[8] => internals.DATAB
channels_from_host[0].addr[9] => internals.DATAB
channels_from_host[0].addr[10] => internals.DATAB
channels_from_host[0].addr[11] => internals.DATAB
channels_from_host[0].addr[12] => internals.DATAB
channels_from_host[0].addr[13] => internals.DATAB
channels_from_host[0].addr[14] => internals.DATAB
channels_from_host[0].addr[15] => internals.DATAB
channels_from_host[0].addr[16] => internals.DATAB
channels_from_host[0].addr[17] => internals.DATAB
channels_from_host[0].addr[18] => internals.DATAB
channels_from_host[0].addr[19] => internals.DATAB
channels_from_host[0].addr[20] => internals.DATAB
channels_from_host[0].addr[21] => internals.DATAB
channels_from_host[0].addr[22] => internals.DATAB
channels_from_host[0].addr[23] => internals.DATAB
channels_from_host[0].addr[24] => internals.DATAB
channels_from_host[0].addr[25] => internals.DATAB
channels_from_host[0].addr[26] => internals.DATAB
channels_from_host[0].addr[27] => internals.DATAB
channels_from_host[0].addr[28] => internals.DATAB
channels_from_host[0].addr[29] => internals.DATAB
channels_from_host[0].addr[30] => internals.DATAB
channels_from_host[0].addr[31] => internals.DATAB
channels_from_host[1].req => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].setreqlen => internals.OUTPUTSELECT
channels_from_host[1].reqlen[0] => internals.DATAB
channels_from_host[1].reqlen[1] => internals.DATAB
channels_from_host[1].reqlen[2] => internals.DATAB
channels_from_host[1].reqlen[3] => internals.DATAB
channels_from_host[1].reqlen[4] => internals.DATAB
channels_from_host[1].reqlen[5] => internals.DATAB
channels_from_host[1].reqlen[6] => internals.DATAB
channels_from_host[1].reqlen[7] => internals.DATAB
channels_from_host[1].reqlen[8] => internals.DATAB
channels_from_host[1].reqlen[9] => internals.DATAB
channels_from_host[1].reqlen[10] => internals.DATAB
channels_from_host[1].reqlen[11] => internals.DATAB
channels_from_host[1].reqlen[12] => internals.DATAB
channels_from_host[1].reqlen[13] => internals.DATAB
channels_from_host[1].reqlen[14] => internals.DATAB
channels_from_host[1].reqlen[15] => internals.DATAB
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => internals.OUTPUTSELECT
channels_from_host[1].setaddr => fifo_counter:FIFOCounters:1:myfifocounter.reset
channels_from_host[1].addr[0] => internals.DATAB
channels_from_host[1].addr[1] => internals.DATAB
channels_from_host[1].addr[2] => internals.DATAB
channels_from_host[1].addr[3] => internals.DATAB
channels_from_host[1].addr[4] => internals.DATAB
channels_from_host[1].addr[5] => internals.DATAB
channels_from_host[1].addr[6] => internals.DATAB
channels_from_host[1].addr[7] => internals.DATAB
channels_from_host[1].addr[8] => internals.DATAB
channels_from_host[1].addr[9] => internals.DATAB
channels_from_host[1].addr[10] => internals.DATAB
channels_from_host[1].addr[11] => internals.DATAB
channels_from_host[1].addr[12] => internals.DATAB
channels_from_host[1].addr[13] => internals.DATAB
channels_from_host[1].addr[14] => internals.DATAB
channels_from_host[1].addr[15] => internals.DATAB
channels_from_host[1].addr[16] => internals.DATAB
channels_from_host[1].addr[17] => internals.DATAB
channels_from_host[1].addr[18] => internals.DATAB
channels_from_host[1].addr[19] => internals.DATAB
channels_from_host[1].addr[20] => internals.DATAB
channels_from_host[1].addr[21] => internals.DATAB
channels_from_host[1].addr[22] => internals.DATAB
channels_from_host[1].addr[23] => internals.DATAB
channels_from_host[1].addr[24] => internals.DATAB
channels_from_host[1].addr[25] => internals.DATAB
channels_from_host[1].addr[26] => internals.DATAB
channels_from_host[1].addr[27] => internals.DATAB
channels_from_host[1].addr[28] => internals.DATAB
channels_from_host[1].addr[29] => internals.DATAB
channels_from_host[1].addr[30] => internals.DATAB
channels_from_host[1].addr[31] => internals.DATAB
channels_from_host[2].req => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].setreqlen => internals.OUTPUTSELECT
channels_from_host[2].reqlen[0] => internals.DATAB
channels_from_host[2].reqlen[1] => internals.DATAB
channels_from_host[2].reqlen[2] => internals.DATAB
channels_from_host[2].reqlen[3] => internals.DATAB
channels_from_host[2].reqlen[4] => internals.DATAB
channels_from_host[2].reqlen[5] => internals.DATAB
channels_from_host[2].reqlen[6] => internals.DATAB
channels_from_host[2].reqlen[7] => internals.DATAB
channels_from_host[2].reqlen[8] => internals.DATAB
channels_from_host[2].reqlen[9] => internals.DATAB
channels_from_host[2].reqlen[10] => internals.DATAB
channels_from_host[2].reqlen[11] => internals.DATAB
channels_from_host[2].reqlen[12] => internals.DATAB
channels_from_host[2].reqlen[13] => internals.DATAB
channels_from_host[2].reqlen[14] => internals.DATAB
channels_from_host[2].reqlen[15] => internals.DATAB
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => internals.OUTPUTSELECT
channels_from_host[2].setaddr => fifo_counter:FIFOCounters:2:myfifocounter.reset
channels_from_host[2].addr[0] => internals.DATAB
channels_from_host[2].addr[1] => internals.DATAB
channels_from_host[2].addr[2] => internals.DATAB
channels_from_host[2].addr[3] => internals.DATAB
channels_from_host[2].addr[4] => internals.DATAB
channels_from_host[2].addr[5] => internals.DATAB
channels_from_host[2].addr[6] => internals.DATAB
channels_from_host[2].addr[7] => internals.DATAB
channels_from_host[2].addr[8] => internals.DATAB
channels_from_host[2].addr[9] => internals.DATAB
channels_from_host[2].addr[10] => internals.DATAB
channels_from_host[2].addr[11] => internals.DATAB
channels_from_host[2].addr[12] => internals.DATAB
channels_from_host[2].addr[13] => internals.DATAB
channels_from_host[2].addr[14] => internals.DATAB
channels_from_host[2].addr[15] => internals.DATAB
channels_from_host[2].addr[16] => internals.DATAB
channels_from_host[2].addr[17] => internals.DATAB
channels_from_host[2].addr[18] => internals.DATAB
channels_from_host[2].addr[19] => internals.DATAB
channels_from_host[2].addr[20] => internals.DATAB
channels_from_host[2].addr[21] => internals.DATAB
channels_from_host[2].addr[22] => internals.DATAB
channels_from_host[2].addr[23] => internals.DATAB
channels_from_host[2].addr[24] => internals.DATAB
channels_from_host[2].addr[25] => internals.DATAB
channels_from_host[2].addr[26] => internals.DATAB
channels_from_host[2].addr[27] => internals.DATAB
channels_from_host[2].addr[28] => internals.DATAB
channels_from_host[2].addr[29] => internals.DATAB
channels_from_host[2].addr[30] => internals.DATAB
channels_from_host[2].addr[31] => internals.DATAB
channels_from_host[3].req => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].setreqlen => internals.OUTPUTSELECT
channels_from_host[3].reqlen[0] => internals.DATAB
channels_from_host[3].reqlen[1] => internals.DATAB
channels_from_host[3].reqlen[2] => internals.DATAB
channels_from_host[3].reqlen[3] => internals.DATAB
channels_from_host[3].reqlen[4] => internals.DATAB
channels_from_host[3].reqlen[5] => internals.DATAB
channels_from_host[3].reqlen[6] => internals.DATAB
channels_from_host[3].reqlen[7] => internals.DATAB
channels_from_host[3].reqlen[8] => internals.DATAB
channels_from_host[3].reqlen[9] => internals.DATAB
channels_from_host[3].reqlen[10] => internals.DATAB
channels_from_host[3].reqlen[11] => internals.DATAB
channels_from_host[3].reqlen[12] => internals.DATAB
channels_from_host[3].reqlen[13] => internals.DATAB
channels_from_host[3].reqlen[14] => internals.DATAB
channels_from_host[3].reqlen[15] => internals.DATAB
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => internals.OUTPUTSELECT
channels_from_host[3].setaddr => fifo_counter:FIFOCounters:3:myfifocounter.reset
channels_from_host[3].addr[0] => internals.DATAB
channels_from_host[3].addr[1] => internals.DATAB
channels_from_host[3].addr[2] => internals.DATAB
channels_from_host[3].addr[3] => internals.DATAB
channels_from_host[3].addr[4] => internals.DATAB
channels_from_host[3].addr[5] => internals.DATAB
channels_from_host[3].addr[6] => internals.DATAB
channels_from_host[3].addr[7] => internals.DATAB
channels_from_host[3].addr[8] => internals.DATAB
channels_from_host[3].addr[9] => internals.DATAB
channels_from_host[3].addr[10] => internals.DATAB
channels_from_host[3].addr[11] => internals.DATAB
channels_from_host[3].addr[12] => internals.DATAB
channels_from_host[3].addr[13] => internals.DATAB
channels_from_host[3].addr[14] => internals.DATAB
channels_from_host[3].addr[15] => internals.DATAB
channels_from_host[3].addr[16] => internals.DATAB
channels_from_host[3].addr[17] => internals.DATAB
channels_from_host[3].addr[18] => internals.DATAB
channels_from_host[3].addr[19] => internals.DATAB
channels_from_host[3].addr[20] => internals.DATAB
channels_from_host[3].addr[21] => internals.DATAB
channels_from_host[3].addr[22] => internals.DATAB
channels_from_host[3].addr[23] => internals.DATAB
channels_from_host[3].addr[24] => internals.DATAB
channels_from_host[3].addr[25] => internals.DATAB
channels_from_host[3].addr[26] => internals.DATAB
channels_from_host[3].addr[27] => internals.DATAB
channels_from_host[3].addr[28] => internals.DATAB
channels_from_host[3].addr[29] => internals.DATAB
channels_from_host[3].addr[30] => internals.DATAB
channels_from_host[3].addr[31] => internals.DATAB
channels_from_host[4].req => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].setreqlen => internals.OUTPUTSELECT
channels_from_host[4].reqlen[0] => internals.DATAB
channels_from_host[4].reqlen[1] => internals.DATAB
channels_from_host[4].reqlen[2] => internals.DATAB
channels_from_host[4].reqlen[3] => internals.DATAB
channels_from_host[4].reqlen[4] => internals.DATAB
channels_from_host[4].reqlen[5] => internals.DATAB
channels_from_host[4].reqlen[6] => internals.DATAB
channels_from_host[4].reqlen[7] => internals.DATAB
channels_from_host[4].reqlen[8] => internals.DATAB
channels_from_host[4].reqlen[9] => internals.DATAB
channels_from_host[4].reqlen[10] => internals.DATAB
channels_from_host[4].reqlen[11] => internals.DATAB
channels_from_host[4].reqlen[12] => internals.DATAB
channels_from_host[4].reqlen[13] => internals.DATAB
channels_from_host[4].reqlen[14] => internals.DATAB
channels_from_host[4].reqlen[15] => internals.DATAB
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => internals.OUTPUTSELECT
channels_from_host[4].setaddr => fifo_counter:FIFOCounters:4:myfifocounter.reset
channels_from_host[4].addr[0] => internals.DATAB
channels_from_host[4].addr[1] => internals.DATAB
channels_from_host[4].addr[2] => internals.DATAB
channels_from_host[4].addr[3] => internals.DATAB
channels_from_host[4].addr[4] => internals.DATAB
channels_from_host[4].addr[5] => internals.DATAB
channels_from_host[4].addr[6] => internals.DATAB
channels_from_host[4].addr[7] => internals.DATAB
channels_from_host[4].addr[8] => internals.DATAB
channels_from_host[4].addr[9] => internals.DATAB
channels_from_host[4].addr[10] => internals.DATAB
channels_from_host[4].addr[11] => internals.DATAB
channels_from_host[4].addr[12] => internals.DATAB
channels_from_host[4].addr[13] => internals.DATAB
channels_from_host[4].addr[14] => internals.DATAB
channels_from_host[4].addr[15] => internals.DATAB
channels_from_host[4].addr[16] => internals.DATAB
channels_from_host[4].addr[17] => internals.DATAB
channels_from_host[4].addr[18] => internals.DATAB
channels_from_host[4].addr[19] => internals.DATAB
channels_from_host[4].addr[20] => internals.DATAB
channels_from_host[4].addr[21] => internals.DATAB
channels_from_host[4].addr[22] => internals.DATAB
channels_from_host[4].addr[23] => internals.DATAB
channels_from_host[4].addr[24] => internals.DATAB
channels_from_host[4].addr[25] => internals.DATAB
channels_from_host[4].addr[26] => internals.DATAB
channels_from_host[4].addr[27] => internals.DATAB
channels_from_host[4].addr[28] => internals.DATAB
channels_from_host[4].addr[29] => internals.DATAB
channels_from_host[4].addr[30] => internals.DATAB
channels_from_host[4].addr[31] => internals.DATAB
channels_from_host[5].req => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].setreqlen => internals.OUTPUTSELECT
channels_from_host[5].reqlen[0] => internals.DATAB
channels_from_host[5].reqlen[1] => internals.DATAB
channels_from_host[5].reqlen[2] => internals.DATAB
channels_from_host[5].reqlen[3] => internals.DATAB
channels_from_host[5].reqlen[4] => internals.DATAB
channels_from_host[5].reqlen[5] => internals.DATAB
channels_from_host[5].reqlen[6] => internals.DATAB
channels_from_host[5].reqlen[7] => internals.DATAB
channels_from_host[5].reqlen[8] => internals.DATAB
channels_from_host[5].reqlen[9] => internals.DATAB
channels_from_host[5].reqlen[10] => internals.DATAB
channels_from_host[5].reqlen[11] => internals.DATAB
channels_from_host[5].reqlen[12] => internals.DATAB
channels_from_host[5].reqlen[13] => internals.DATAB
channels_from_host[5].reqlen[14] => internals.DATAB
channels_from_host[5].reqlen[15] => internals.DATAB
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => internals.OUTPUTSELECT
channels_from_host[5].setaddr => fifo_counter:FIFOCounters:5:myfifocounter.reset
channels_from_host[5].addr[0] => internals.DATAB
channels_from_host[5].addr[1] => internals.DATAB
channels_from_host[5].addr[2] => internals.DATAB
channels_from_host[5].addr[3] => internals.DATAB
channels_from_host[5].addr[4] => internals.DATAB
channels_from_host[5].addr[5] => internals.DATAB
channels_from_host[5].addr[6] => internals.DATAB
channels_from_host[5].addr[7] => internals.DATAB
channels_from_host[5].addr[8] => internals.DATAB
channels_from_host[5].addr[9] => internals.DATAB
channels_from_host[5].addr[10] => internals.DATAB
channels_from_host[5].addr[11] => internals.DATAB
channels_from_host[5].addr[12] => internals.DATAB
channels_from_host[5].addr[13] => internals.DATAB
channels_from_host[5].addr[14] => internals.DATAB
channels_from_host[5].addr[15] => internals.DATAB
channels_from_host[5].addr[16] => internals.DATAB
channels_from_host[5].addr[17] => internals.DATAB
channels_from_host[5].addr[18] => internals.DATAB
channels_from_host[5].addr[19] => internals.DATAB
channels_from_host[5].addr[20] => internals.DATAB
channels_from_host[5].addr[21] => internals.DATAB
channels_from_host[5].addr[22] => internals.DATAB
channels_from_host[5].addr[23] => internals.DATAB
channels_from_host[5].addr[24] => internals.DATAB
channels_from_host[5].addr[25] => internals.DATAB
channels_from_host[5].addr[26] => internals.DATAB
channels_from_host[5].addr[27] => internals.DATAB
channels_from_host[5].addr[28] => internals.DATAB
channels_from_host[5].addr[29] => internals.DATAB
channels_from_host[5].addr[30] => internals.DATAB
channels_from_host[5].addr[31] => internals.DATAB
channels_to_host[0].valid <= channels_to_host[0].valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
channels_to_host[1].valid <= channels_to_host[1].valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
channels_to_host[2].valid <= channels_to_host[2].valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
channels_to_host[3].valid <= channels_to_host[3].valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
channels_to_host[4].valid <= channels_to_host[4].valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
channels_to_host[5].valid <= channels_to_host[5].valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= dmacacheram:myDMACacheRAM.q[0]
data_out[1] <= dmacacheram:myDMACacheRAM.q[1]
data_out[2] <= dmacacheram:myDMACacheRAM.q[2]
data_out[3] <= dmacacheram:myDMACacheRAM.q[3]
data_out[4] <= dmacacheram:myDMACacheRAM.q[4]
data_out[5] <= dmacacheram:myDMACacheRAM.q[5]
data_out[6] <= dmacacheram:myDMACacheRAM.q[6]
data_out[7] <= dmacacheram:myDMACacheRAM.q[7]
data_out[8] <= dmacacheram:myDMACacheRAM.q[8]
data_out[9] <= dmacacheram:myDMACacheRAM.q[9]
data_out[10] <= dmacacheram:myDMACacheRAM.q[10]
data_out[11] <= dmacacheram:myDMACacheRAM.q[11]
data_out[12] <= dmacacheram:myDMACacheRAM.q[12]
data_out[13] <= dmacacheram:myDMACacheRAM.q[13]
data_out[14] <= dmacacheram:myDMACacheRAM.q[14]
data_out[15] <= dmacacheram:myDMACacheRAM.q[15]
sdram_addr[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[0] <= internals[0].addr[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[1] <= internals[0].addr[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[2] <= internals[0].addr[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[3] <= internals[0].addr[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[4] <= internals[0].addr[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[5] <= internals[0].addr[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[6] <= internals[0].addr[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[7] <= internals[0].addr[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[8] <= internals[0].addr[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[9] <= internals[0].addr[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[10] <= internals[0].addr[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[11] <= internals[0].addr[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[12] <= internals[0].addr[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[13] <= internals[0].addr[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[14] <= internals[0].addr[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[15] <= internals[0].addr[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[16] <= internals[0].addr[16].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[17] <= internals[0].addr[17].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[18] <= internals[0].addr[18].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[19] <= internals[0].addr[19].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[20] <= internals[0].addr[20].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[21] <= internals[0].addr[21].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[22] <= internals[0].addr[22].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[23] <= internals[0].addr[23].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[24] <= internals[0].addr[24].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[25] <= internals[0].addr[25].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[26] <= internals[0].addr[26].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[27] <= internals[0].addr[27].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[28] <= internals[0].addr[28].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[29] <= internals[0].addr[29].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[30] <= internals[0].addr[30].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserveaddr[31] <= internals[0].addr[31].DB_MAX_OUTPUT_PORT_TYPE
sdram_reserve <= sdram_reserve.DB_MAX_OUTPUT_PORT_TYPE
sdram_req <= sdram_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ack => sdram_req.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_ack => internals.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => data_from_ram.OUTPUTSELECT
sdram_fill => inputstate.OUTPUTSELECT
sdram_fill => inputstate.OUTPUTSELECT
sdram_fill => inputstate.OUTPUTSELECT
sdram_fill => inputstate.OUTPUTSELECT
sdram_fill => inputstate.OUTPUTSELECT
sdram_fill => inputstate.OUTPUTSELECT
sdram_fill => inputstate.OUTPUTSELECT
sdram_fill => inputstate.OUTPUTSELECT
sdram_fill => inputstate.OUTPUTSELECT
sdram_fill => cache_wraddr_lsb.OUTPUTSELECT
sdram_fill => cache_wraddr_lsb.OUTPUTSELECT
sdram_fill => cache_wraddr_lsb.OUTPUTSELECT
sdram_fill => internals.OUTPUTSELECT
sdram_fill => internals.OUTPUTSELECT
sdram_fill => internals.OUTPUTSELECT
sdram_fill => internals.OUTPUTSELECT
sdram_fill => internals.OUTPUTSELECT
sdram_fill => internals.OUTPUTSELECT
sdram_fill => Selector29.IN3
sdram_data[0] => data_from_ram.DATAB
sdram_data[0] => Selector28.IN2
sdram_data[1] => data_from_ram.DATAB
sdram_data[1] => Selector27.IN2
sdram_data[2] => data_from_ram.DATAB
sdram_data[2] => Selector26.IN2
sdram_data[3] => data_from_ram.DATAB
sdram_data[3] => Selector25.IN2
sdram_data[4] => data_from_ram.DATAB
sdram_data[4] => Selector24.IN2
sdram_data[5] => data_from_ram.DATAB
sdram_data[5] => Selector23.IN2
sdram_data[6] => data_from_ram.DATAB
sdram_data[6] => Selector22.IN2
sdram_data[7] => data_from_ram.DATAB
sdram_data[7] => Selector21.IN2
sdram_data[8] => data_from_ram.DATAB
sdram_data[8] => Selector20.IN2
sdram_data[9] => data_from_ram.DATAB
sdram_data[9] => Selector19.IN2
sdram_data[10] => data_from_ram.DATAB
sdram_data[10] => Selector18.IN2
sdram_data[11] => data_from_ram.DATAB
sdram_data[11] => Selector17.IN2
sdram_data[12] => data_from_ram.DATAB
sdram_data[12] => Selector16.IN2
sdram_data[13] => data_from_ram.DATAB
sdram_data[13] => Selector15.IN2
sdram_data[14] => data_from_ram.DATAB
sdram_data[14] => Selector14.IN2
sdram_data[15] => data_from_ram.DATAB
sdram_data[15] => Selector13.IN2


|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:0:myfifocounter
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
fill => process_0.IN0
fill => process_0.IN0
drain => process_0.IN1
drain => process_0.IN1
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:1:myfifocounter
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
fill => process_0.IN0
fill => process_0.IN0
drain => process_0.IN1
drain => process_0.IN1
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:2:myfifocounter
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
fill => process_0.IN0
fill => process_0.IN0
drain => process_0.IN1
drain => process_0.IN1
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:3:myfifocounter
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
fill => process_0.IN0
fill => process_0.IN0
drain => process_0.IN1
drain => process_0.IN1
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:4:myfifocounter
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
fill => process_0.IN0
fill => process_0.IN0
drain => process_0.IN1
drain => process_0.IN1
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|FIFO_Counter:\FIFOCounters:5:myfifocounter
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
fill => process_0.IN0
fill => process_0.IN0
drain => process_0.IN1
drain => process_0.IN1
full <= full.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|DMACache:mydmacache|DMACacheRAM:myDMACacheRAM
clock => ram~25.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram.CLK0
data[0] => ram~24.DATAIN
data[0] => ram.DATAIN
data[1] => ram~23.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~22.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~21.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~20.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~19.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~18.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~17.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~16.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~15.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~14.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~13.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~12.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~11.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~10.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~9.DATAIN
data[15] => ram.DATAIN15
rdaddress[0] => ram.RADDR
rdaddress[1] => ram.RADDR1
rdaddress[2] => ram.RADDR2
rdaddress[3] => ram.RADDR3
rdaddress[4] => ram.RADDR4
rdaddress[5] => ram.RADDR5
rdaddress[6] => ram.RADDR6
rdaddress[7] => ram.RADDR7
rdaddress[8] => ram.RADDR8
wraddress[0] => ram~8.DATAIN
wraddress[0] => ram.WADDR
wraddress[1] => ram~7.DATAIN
wraddress[1] => ram.WADDR1
wraddress[2] => ram~6.DATAIN
wraddress[2] => ram.WADDR2
wraddress[3] => ram~5.DATAIN
wraddress[3] => ram.WADDR3
wraddress[4] => ram~4.DATAIN
wraddress[4] => ram.WADDR4
wraddress[5] => ram~3.DATAIN
wraddress[5] => ram.WADDR5
wraddress[6] => ram~2.DATAIN
wraddress[6] => ram.WADDR6
wraddress[7] => ram~1.DATAIN
wraddress[7] => ram.WADDR7
wraddress[8] => ram~0.DATAIN
wraddress[8] => ram.WADDR8
wren => ram~25.DATAIN
wren => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15


|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga
clk => video_vga_master:myVgaMaster.clk
clk => blue[0]~reg0.CLK
clk => blue[1]~reg0.CLK
clk => blue[2]~reg0.CLK
clk => blue[3]~reg0.CLK
clk => blue[4]~reg0.CLK
clk => blue[5]~reg0.CLK
clk => blue[6]~reg0.CLK
clk => blue[7]~reg0.CLK
clk => green[0]~reg0.CLK
clk => green[1]~reg0.CLK
clk => green[2]~reg0.CLK
clk => green[3]~reg0.CLK
clk => green[4]~reg0.CLK
clk => green[5]~reg0.CLK
clk => green[6]~reg0.CLK
clk => green[7]~reg0.CLK
clk => red[0]~reg0.CLK
clk => red[1]~reg0.CLK
clk => red[2]~reg0.CLK
clk => red[3]~reg0.CLK
clk => red[4]~reg0.CLK
clk => red[5]~reg0.CLK
clk => red[6]~reg0.CLK
clk => red[7]~reg0.CLK
clk => vga_window_d.CLK
clk => vgadata[0].CLK
clk => vgadata[1].CLK
clk => vgadata[2].CLK
clk => vgadata[3].CLK
clk => vgadata[4].CLK
clk => vgadata[5].CLK
clk => vgadata[6].CLK
clk => vgadata[7].CLK
clk => vgadata[8].CLK
clk => vgadata[9].CLK
clk => vgadata[10].CLK
clk => vgadata[11].CLK
clk => vgadata[12].CLK
clk => vgadata[13].CLK
clk => vgadata[14].CLK
clk => vgadata[15].CLK
clk => vga_window_d2.CLK
clk => vga_window~reg0.CLK
clk => spr0channel_fromhost.setreqlen~reg0.CLK
clk => spr0channel_fromhost.reqlen[0]~reg0.CLK
clk => spr0channel_fromhost.reqlen[1]~reg0.CLK
clk => spr0channel_fromhost.reqlen[2]~reg0.CLK
clk => spr0channel_fromhost.reqlen[3]~reg0.CLK
clk => spr0channel_fromhost.reqlen[4]~reg0.CLK
clk => spr0channel_fromhost.reqlen[5]~reg0.CLK
clk => spr0channel_fromhost.reqlen[6]~reg0.CLK
clk => spr0channel_fromhost.reqlen[7]~reg0.CLK
clk => spr0channel_fromhost.reqlen[8]~reg0.CLK
clk => spr0channel_fromhost.reqlen[9]~reg0.CLK
clk => spr0channel_fromhost.reqlen[10]~reg0.CLK
clk => spr0channel_fromhost.reqlen[11]~reg0.CLK
clk => spr0channel_fromhost.reqlen[12]~reg0.CLK
clk => spr0channel_fromhost.reqlen[13]~reg0.CLK
clk => spr0channel_fromhost.reqlen[14]~reg0.CLK
clk => spr0channel_fromhost.reqlen[15]~reg0.CLK
clk => spr0channel_fromhost.addr[0]~reg0.CLK
clk => spr0channel_fromhost.addr[1]~reg0.CLK
clk => spr0channel_fromhost.addr[2]~reg0.CLK
clk => spr0channel_fromhost.addr[3]~reg0.CLK
clk => spr0channel_fromhost.addr[4]~reg0.CLK
clk => spr0channel_fromhost.addr[5]~reg0.CLK
clk => spr0channel_fromhost.addr[6]~reg0.CLK
clk => spr0channel_fromhost.addr[7]~reg0.CLK
clk => spr0channel_fromhost.addr[8]~reg0.CLK
clk => spr0channel_fromhost.addr[9]~reg0.CLK
clk => spr0channel_fromhost.addr[10]~reg0.CLK
clk => spr0channel_fromhost.addr[11]~reg0.CLK
clk => spr0channel_fromhost.addr[12]~reg0.CLK
clk => spr0channel_fromhost.addr[13]~reg0.CLK
clk => spr0channel_fromhost.addr[14]~reg0.CLK
clk => spr0channel_fromhost.addr[15]~reg0.CLK
clk => spr0channel_fromhost.addr[16]~reg0.CLK
clk => spr0channel_fromhost.addr[17]~reg0.CLK
clk => spr0channel_fromhost.addr[18]~reg0.CLK
clk => spr0channel_fromhost.addr[19]~reg0.CLK
clk => spr0channel_fromhost.addr[20]~reg0.CLK
clk => spr0channel_fromhost.addr[21]~reg0.CLK
clk => spr0channel_fromhost.addr[22]~reg0.CLK
clk => spr0channel_fromhost.addr[23]~reg0.CLK
clk => spr0channel_fromhost.addr[24]~reg0.CLK
clk => spr0channel_fromhost.addr[25]~reg0.CLK
clk => spr0channel_fromhost.addr[26]~reg0.CLK
clk => spr0channel_fromhost.addr[27]~reg0.CLK
clk => spr0channel_fromhost.addr[28]~reg0.CLK
clk => spr0channel_fromhost.addr[29]~reg0.CLK
clk => spr0channel_fromhost.addr[30]~reg0.CLK
clk => spr0channel_fromhost.addr[31]~reg0.CLK
clk => spr0setaddr.CLK
clk => vgasetaddr.CLK
clk => vgachannel_fromhost.req~reg0.CLK
clk => vgachannel_fromhost.setreqlen~reg0.CLK
clk => vgachannel_fromhost.reqlen[0]~reg0.CLK
clk => vgachannel_fromhost.reqlen[1]~reg0.CLK
clk => vgachannel_fromhost.reqlen[2]~reg0.CLK
clk => vgachannel_fromhost.reqlen[3]~reg0.CLK
clk => vgachannel_fromhost.reqlen[4]~reg0.CLK
clk => vgachannel_fromhost.reqlen[5]~reg0.CLK
clk => vgachannel_fromhost.reqlen[6]~reg0.CLK
clk => vgachannel_fromhost.reqlen[7]~reg0.CLK
clk => vgachannel_fromhost.reqlen[8]~reg0.CLK
clk => vgachannel_fromhost.reqlen[9]~reg0.CLK
clk => vgachannel_fromhost.reqlen[10]~reg0.CLK
clk => vgachannel_fromhost.reqlen[11]~reg0.CLK
clk => vgachannel_fromhost.reqlen[12]~reg0.CLK
clk => vgachannel_fromhost.reqlen[13]~reg0.CLK
clk => vgachannel_fromhost.reqlen[14]~reg0.CLK
clk => vgachannel_fromhost.reqlen[15]~reg0.CLK
clk => vgachannel_fromhost.addr[0]~reg0.CLK
clk => vgachannel_fromhost.addr[1]~reg0.CLK
clk => vgachannel_fromhost.addr[2]~reg0.CLK
clk => vgachannel_fromhost.addr[3]~reg0.CLK
clk => vgachannel_fromhost.addr[4]~reg0.CLK
clk => vgachannel_fromhost.addr[5]~reg0.CLK
clk => vgachannel_fromhost.addr[6]~reg0.CLK
clk => vgachannel_fromhost.addr[7]~reg0.CLK
clk => vgachannel_fromhost.addr[8]~reg0.CLK
clk => vgachannel_fromhost.addr[9]~reg0.CLK
clk => vgachannel_fromhost.addr[10]~reg0.CLK
clk => vgachannel_fromhost.addr[11]~reg0.CLK
clk => vgachannel_fromhost.addr[12]~reg0.CLK
clk => vgachannel_fromhost.addr[13]~reg0.CLK
clk => vgachannel_fromhost.addr[14]~reg0.CLK
clk => vgachannel_fromhost.addr[15]~reg0.CLK
clk => vgachannel_fromhost.addr[16]~reg0.CLK
clk => vgachannel_fromhost.addr[17]~reg0.CLK
clk => vgachannel_fromhost.addr[18]~reg0.CLK
clk => vgachannel_fromhost.addr[19]~reg0.CLK
clk => vgachannel_fromhost.addr[20]~reg0.CLK
clk => vgachannel_fromhost.addr[21]~reg0.CLK
clk => vgachannel_fromhost.addr[22]~reg0.CLK
clk => vgachannel_fromhost.addr[23]~reg0.CLK
clk => vgachannel_fromhost.addr[24]~reg0.CLK
clk => vgachannel_fromhost.addr[25]~reg0.CLK
clk => vgachannel_fromhost.addr[26]~reg0.CLK
clk => vgachannel_fromhost.addr[27]~reg0.CLK
clk => vgachannel_fromhost.addr[28]~reg0.CLK
clk => vgachannel_fromhost.addr[29]~reg0.CLK
clk => vgachannel_fromhost.addr[30]~reg0.CLK
clk => vgachannel_fromhost.addr[31]~reg0.CLK
clk => vblank_int~reg0.CLK
clk => sdr_refresh~reg0.CLK
clk => sprite0_data_buf[0].CLK
clk => sprite0_data_buf[1].CLK
clk => sprite0_data_buf[2].CLK
clk => sprite0_data_buf[3].CLK
clk => sprite0_data_buf[4].CLK
clk => sprite0_data_buf[5].CLK
clk => sprite0_data_buf[6].CLK
clk => sprite0_data_buf[7].CLK
clk => sprite0_data_buf[8].CLK
clk => sprite0_data_buf[9].CLK
clk => sprite0_data_buf[10].CLK
clk => sprite0_data_buf[11].CLK
clk => sprite0_data_buf[12].CLK
clk => sprite0_data_buf[13].CLK
clk => sprite0_data_buf[14].CLK
clk => sprite0_data_buf[15].CLK
clk => sprite0_counter[0].CLK
clk => sprite0_counter[1].CLK
clk => sprite_col[0].CLK
clk => sprite_col[1].CLK
clk => sprite_col[2].CLK
clk => sprite_col[3].CLK
clk => sprite0_data[0].CLK
clk => sprite0_data[1].CLK
clk => sprite0_data[2].CLK
clk => sprite0_data[3].CLK
clk => sprite0_data[4].CLK
clk => sprite0_data[5].CLK
clk => sprite0_data[6].CLK
clk => sprite0_data[7].CLK
clk => sprite0_data[8].CLK
clk => sprite0_data[9].CLK
clk => sprite0_data[10].CLK
clk => sprite0_data[11].CLK
clk => spr0channel_fromhost.req~reg0.CLK
clk => sprite0_pointer[0].CLK
clk => sprite0_pointer[1].CLK
clk => sprite0_pointer[2].CLK
clk => sprite0_pointer[3].CLK
clk => sprite0_pointer[4].CLK
clk => sprite0_pointer[5].CLK
clk => sprite0_pointer[6].CLK
clk => sprite0_pointer[7].CLK
clk => sprite0_pointer[8].CLK
clk => sprite0_pointer[9].CLK
clk => sprite0_pointer[10].CLK
clk => sprite0_pointer[11].CLK
clk => sprite0_pointer[12].CLK
clk => sprite0_pointer[13].CLK
clk => sprite0_pointer[14].CLK
clk => sprite0_pointer[15].CLK
clk => sprite0_pointer[16].CLK
clk => sprite0_pointer[17].CLK
clk => sprite0_pointer[18].CLK
clk => sprite0_pointer[19].CLK
clk => sprite0_pointer[20].CLK
clk => sprite0_pointer[21].CLK
clk => sprite0_pointer[22].CLK
clk => sprite0_pointer[23].CLK
clk => sprite0_pointer[24].CLK
clk => sprite0_pointer[25].CLK
clk => sprite0_pointer[26].CLK
clk => sprite0_pointer[27].CLK
clk => sprite0_pointer[28].CLK
clk => sprite0_pointer[29].CLK
clk => sprite0_pointer[30].CLK
clk => sprite0_pointer[31].CLK
clk => vsize[0].CLK
clk => vsize[1].CLK
clk => vsize[2].CLK
clk => vsize[3].CLK
clk => vsize[4].CLK
clk => vsize[5].CLK
clk => vsize[6].CLK
clk => vsize[7].CLK
clk => vsize[8].CLK
clk => vsize[9].CLK
clk => vsize[10].CLK
clk => vsize[11].CLK
clk => hsize[0].CLK
clk => hsize[1].CLK
clk => hsize[2].CLK
clk => hsize[3].CLK
clk => hsize[4].CLK
clk => hsize[5].CLK
clk => hsize[6].CLK
clk => hsize[7].CLK
clk => hsize[8].CLK
clk => hsize[9].CLK
clk => hsize[10].CLK
clk => hsize[11].CLK
clk => framebuffer_pointer[0].CLK
clk => framebuffer_pointer[1].CLK
clk => framebuffer_pointer[2].CLK
clk => framebuffer_pointer[3].CLK
clk => framebuffer_pointer[4].CLK
clk => framebuffer_pointer[5].CLK
clk => framebuffer_pointer[6].CLK
clk => framebuffer_pointer[7].CLK
clk => framebuffer_pointer[8].CLK
clk => framebuffer_pointer[9].CLK
clk => framebuffer_pointer[10].CLK
clk => framebuffer_pointer[11].CLK
clk => framebuffer_pointer[12].CLK
clk => framebuffer_pointer[13].CLK
clk => framebuffer_pointer[14].CLK
clk => framebuffer_pointer[15].CLK
clk => framebuffer_pointer[16].CLK
clk => framebuffer_pointer[17].CLK
clk => framebuffer_pointer[18].CLK
clk => framebuffer_pointer[19].CLK
clk => framebuffer_pointer[20].CLK
clk => framebuffer_pointer[21].CLK
clk => framebuffer_pointer[22].CLK
clk => framebuffer_pointer[23].CLK
clk => framebuffer_pointer[24].CLK
clk => framebuffer_pointer[25].CLK
clk => framebuffer_pointer[26].CLK
clk => framebuffer_pointer[27].CLK
clk => framebuffer_pointer[28].CLK
clk => framebuffer_pointer[29].CLK
clk => framebuffer_pointer[30].CLK
clk => framebuffer_pointer[31].CLK
clk => chargen_datain[0].CLK
clk => chargen_datain[1].CLK
clk => chargen_datain[2].CLK
clk => chargen_datain[3].CLK
clk => chargen_datain[4].CLK
clk => chargen_datain[5].CLK
clk => chargen_datain[6].CLK
clk => chargen_datain[7].CLK
clk => chargen_rw.CLK
clk => reg_dtack~reg0.CLK
clk => chargen_addr[0].CLK
clk => chargen_addr[1].CLK
clk => chargen_addr[2].CLK
clk => chargen_addr[3].CLK
clk => chargen_addr[4].CLK
clk => chargen_addr[5].CLK
clk => chargen_addr[6].CLK
clk => chargen_addr[7].CLK
clk => chargen_addr[8].CLK
clk => chargen_addr[9].CLK
clk => chargen_addr[10].CLK
clk => sprite0_ypos[0].CLK
clk => sprite0_ypos[1].CLK
clk => sprite0_ypos[2].CLK
clk => sprite0_ypos[3].CLK
clk => sprite0_ypos[4].CLK
clk => sprite0_ypos[5].CLK
clk => sprite0_ypos[6].CLK
clk => sprite0_ypos[7].CLK
clk => sprite0_ypos[8].CLK
clk => sprite0_ypos[9].CLK
clk => sprite0_ypos[10].CLK
clk => sprite0_ypos[11].CLK
clk => sprite0_xpos[0].CLK
clk => sprite0_xpos[1].CLK
clk => sprite0_xpos[2].CLK
clk => sprite0_xpos[3].CLK
clk => sprite0_xpos[4].CLK
clk => sprite0_xpos[5].CLK
clk => sprite0_xpos[6].CLK
clk => sprite0_xpos[7].CLK
clk => sprite0_xpos[8].CLK
clk => sprite0_xpos[9].CLK
clk => sprite0_xpos[10].CLK
clk => sprite0_xpos[11].CLK
clk => reg_data_out[0]~reg0.CLK
clk => reg_data_out[1]~reg0.CLK
clk => reg_data_out[2]~reg0.CLK
clk => reg_data_out[3]~reg0.CLK
clk => reg_data_out[4]~reg0.CLK
clk => reg_data_out[5]~reg0.CLK
clk => reg_data_out[6]~reg0.CLK
clk => reg_data_out[7]~reg0.CLK
clk => reg_data_out[8]~reg0.CLK
clk => reg_data_out[9]~reg0.CLK
clk => reg_data_out[10]~reg0.CLK
clk => reg_data_out[11]~reg0.CLK
clk => reg_data_out[12]~reg0.CLK
clk => reg_data_out[13]~reg0.CLK
clk => reg_data_out[14]~reg0.CLK
clk => reg_data_out[15]~reg0.CLK
clk => clocks_per_pixel[0].CLK
clk => clocks_per_pixel[1].CLK
clk => clocks_per_pixel[2].CLK
clk => vbstop[0].CLK
clk => vbstop[1].CLK
clk => vbstop[2].CLK
clk => vbstop[3].CLK
clk => vbstop[4].CLK
clk => vbstop[5].CLK
clk => vbstop[6].CLK
clk => vbstop[7].CLK
clk => vbstop[8].CLK
clk => vbstop[9].CLK
clk => vbstop[10].CLK
clk => vbstop[11].CLK
clk => vbstart[0].CLK
clk => vbstart[1].CLK
clk => vbstart[2].CLK
clk => vbstart[3].CLK
clk => vbstart[4].CLK
clk => vbstart[5].CLK
clk => vbstart[6].CLK
clk => vbstart[7].CLK
clk => vbstart[8].CLK
clk => vbstart[9].CLK
clk => vbstart[10].CLK
clk => vbstart[11].CLK
clk => hbstop[0].CLK
clk => hbstop[1].CLK
clk => hbstop[2].CLK
clk => hbstop[3].CLK
clk => hbstop[4].CLK
clk => hbstop[5].CLK
clk => hbstop[6].CLK
clk => hbstop[7].CLK
clk => hbstop[8].CLK
clk => hbstop[9].CLK
clk => hbstop[10].CLK
clk => hbstop[11].CLK
clk => hbstart[0].CLK
clk => hbstart[1].CLK
clk => hbstart[2].CLK
clk => hbstart[3].CLK
clk => hbstart[4].CLK
clk => hbstart[5].CLK
clk => hbstart[6].CLK
clk => hbstart[7].CLK
clk => hbstart[8].CLK
clk => hbstart[9].CLK
clk => hbstart[10].CLK
clk => hbstart[11].CLK
clk => vtotal[0].CLK
clk => vtotal[1].CLK
clk => vtotal[2].CLK
clk => vtotal[3].CLK
clk => vtotal[4].CLK
clk => vtotal[5].CLK
clk => vtotal[6].CLK
clk => vtotal[7].CLK
clk => vtotal[8].CLK
clk => vtotal[9].CLK
clk => vtotal[10].CLK
clk => vtotal[11].CLK
clk => htotal[0].CLK
clk => htotal[1].CLK
clk => htotal[2].CLK
clk => htotal[3].CLK
clk => htotal[4].CLK
clk => htotal[5].CLK
clk => htotal[6].CLK
clk => htotal[7].CLK
clk => htotal[8].CLK
clk => htotal[9].CLK
clk => htotal[10].CLK
clk => htotal[11].CLK
clk => req_d.CLK
clk => charactergenerator:mychargen.clk
clk => charramstate~1.DATAIN
reset => charactergenerator:mychargen.reset
reset => charramstate.readlowerbyte2.OUTPUTSELECT
reset => charramstate.readlowerbyte1.OUTPUTSELECT
reset => charramstate.writelowerbyte1.OUTPUTSELECT
reset => charramstate.writelowerbyte.OUTPUTSELECT
reset => charramstate.readupperbyte2.OUTPUTSELECT
reset => charramstate.readupperbyte1.OUTPUTSELECT
reset => charramstate.writeupperbyte1.OUTPUTSELECT
reset => charramstate.writeupperbyte.OUTPUTSELECT
reset => chargen_addr[0].ACLR
reset => chargen_addr[1].ACLR
reset => chargen_addr[2].ACLR
reset => chargen_addr[3].ACLR
reset => chargen_addr[4].ACLR
reset => chargen_addr[5].ACLR
reset => chargen_addr[6].ACLR
reset => chargen_addr[7].ACLR
reset => chargen_addr[8].ACLR
reset => chargen_addr[9].ACLR
reset => chargen_addr[10].ACLR
reset => sprite0_ypos[0].ACLR
reset => sprite0_ypos[1].ACLR
reset => sprite0_ypos[2].ACLR
reset => sprite0_ypos[3].ACLR
reset => sprite0_ypos[4].ACLR
reset => sprite0_ypos[5].ACLR
reset => sprite0_ypos[6].ACLR
reset => sprite0_ypos[7].ACLR
reset => sprite0_ypos[8].ACLR
reset => sprite0_ypos[9].ACLR
reset => sprite0_ypos[10].ACLR
reset => sprite0_ypos[11].ACLR
reset => sprite0_xpos[0].ACLR
reset => sprite0_xpos[1].ACLR
reset => sprite0_xpos[2].ACLR
reset => sprite0_xpos[3].ACLR
reset => sprite0_xpos[4].ACLR
reset => sprite0_xpos[5].ACLR
reset => sprite0_xpos[6].ACLR
reset => sprite0_xpos[7].ACLR
reset => sprite0_xpos[8].ACLR
reset => sprite0_xpos[9].ACLR
reset => sprite0_xpos[10].ACLR
reset => sprite0_xpos[11].ACLR
reset => reg_data_out[0]~reg0.ACLR
reset => reg_data_out[1]~reg0.ACLR
reset => reg_data_out[2]~reg0.ACLR
reset => reg_data_out[3]~reg0.ACLR
reset => reg_data_out[4]~reg0.ACLR
reset => reg_data_out[5]~reg0.ACLR
reset => reg_data_out[6]~reg0.ACLR
reset => reg_data_out[7]~reg0.ACLR
reset => reg_data_out[8]~reg0.ACLR
reset => reg_data_out[9]~reg0.ACLR
reset => reg_data_out[10]~reg0.ACLR
reset => reg_data_out[11]~reg0.ACLR
reset => reg_data_out[12]~reg0.ACLR
reset => reg_data_out[13]~reg0.ACLR
reset => reg_data_out[14]~reg0.ACLR
reset => reg_data_out[15]~reg0.ACLR
reset => clocks_per_pixel[0].PRESET
reset => clocks_per_pixel[1].PRESET
reset => clocks_per_pixel[2].ACLR
reset => vbstop[0].ACLR
reset => vbstop[1].PRESET
reset => vbstop[2].PRESET
reset => vbstop[3].ACLR
reset => vbstop[4].PRESET
reset => vbstop[5].PRESET
reset => vbstop[6].PRESET
reset => vbstop[7].PRESET
reset => vbstop[8].PRESET
reset => vbstop[9].ACLR
reset => vbstop[10].ACLR
reset => vbstop[11].ACLR
reset => vbstart[0].ACLR
reset => vbstart[1].ACLR
reset => vbstart[2].PRESET
reset => vbstart[3].ACLR
reset => vbstart[4].PRESET
reset => vbstart[5].PRESET
reset => vbstart[6].PRESET
reset => vbstart[7].PRESET
reset => vbstart[8].PRESET
reset => vbstart[9].ACLR
reset => vbstart[10].ACLR
reset => vbstart[11].ACLR
reset => hbstop[0].ACLR
reset => hbstop[1].ACLR
reset => hbstop[2].ACLR
reset => hbstop[3].ACLR
reset => hbstop[4].PRESET
reset => hbstop[5].PRESET
reset => hbstop[6].PRESET
reset => hbstop[7].PRESET
reset => hbstop[8].ACLR
reset => hbstop[9].PRESET
reset => hbstop[10].ACLR
reset => hbstop[11].ACLR
reset => hbstart[0].ACLR
reset => hbstart[1].ACLR
reset => hbstart[2].ACLR
reset => hbstart[3].ACLR
reset => hbstart[4].PRESET
reset => hbstart[5].ACLR
reset => hbstart[6].ACLR
reset => hbstart[7].PRESET
reset => hbstart[8].ACLR
reset => hbstart[9].PRESET
reset => hbstart[10].ACLR
reset => hbstart[11].ACLR
reset => vtotal[0].PRESET
reset => vtotal[1].ACLR
reset => vtotal[2].PRESET
reset => vtotal[3].PRESET
reset => vtotal[4].ACLR
reset => vtotal[5].ACLR
reset => vtotal[6].ACLR
reset => vtotal[7].ACLR
reset => vtotal[8].ACLR
reset => vtotal[9].PRESET
reset => vtotal[10].ACLR
reset => vtotal[11].ACLR
reset => htotal[0].ACLR
reset => htotal[1].ACLR
reset => htotal[2].ACLR
reset => htotal[3].ACLR
reset => htotal[4].ACLR
reset => htotal[5].PRESET
reset => htotal[6].ACLR
reset => htotal[7].ACLR
reset => htotal[8].PRESET
reset => htotal[9].PRESET
reset => htotal[10].ACLR
reset => htotal[11].ACLR
reset => reg_dtack~reg0.ENA
reset => chargen_rw.ENA
reset => chargen_datain[7].ENA
reset => chargen_datain[6].ENA
reset => chargen_datain[5].ENA
reset => chargen_datain[4].ENA
reset => chargen_datain[3].ENA
reset => chargen_datain[2].ENA
reset => chargen_datain[1].ENA
reset => chargen_datain[0].ENA
reset => framebuffer_pointer[31].ENA
reset => framebuffer_pointer[30].ENA
reset => framebuffer_pointer[29].ENA
reset => framebuffer_pointer[28].ENA
reset => framebuffer_pointer[27].ENA
reset => framebuffer_pointer[26].ENA
reset => framebuffer_pointer[25].ENA
reset => framebuffer_pointer[24].ENA
reset => framebuffer_pointer[23].ENA
reset => framebuffer_pointer[22].ENA
reset => framebuffer_pointer[21].ENA
reset => framebuffer_pointer[20].ENA
reset => framebuffer_pointer[19].ENA
reset => framebuffer_pointer[18].ENA
reset => framebuffer_pointer[17].ENA
reset => framebuffer_pointer[16].ENA
reset => framebuffer_pointer[15].ENA
reset => framebuffer_pointer[14].ENA
reset => framebuffer_pointer[13].ENA
reset => framebuffer_pointer[12].ENA
reset => framebuffer_pointer[11].ENA
reset => framebuffer_pointer[10].ENA
reset => framebuffer_pointer[9].ENA
reset => framebuffer_pointer[8].ENA
reset => framebuffer_pointer[7].ENA
reset => framebuffer_pointer[6].ENA
reset => framebuffer_pointer[5].ENA
reset => framebuffer_pointer[4].ENA
reset => framebuffer_pointer[3].ENA
reset => framebuffer_pointer[2].ENA
reset => framebuffer_pointer[1].ENA
reset => framebuffer_pointer[0].ENA
reset => hsize[11].ENA
reset => hsize[10].ENA
reset => hsize[9].ENA
reset => hsize[8].ENA
reset => hsize[7].ENA
reset => hsize[6].ENA
reset => hsize[5].ENA
reset => hsize[4].ENA
reset => hsize[3].ENA
reset => hsize[2].ENA
reset => hsize[1].ENA
reset => hsize[0].ENA
reset => vsize[11].ENA
reset => vsize[10].ENA
reset => vsize[9].ENA
reset => vsize[8].ENA
reset => vsize[7].ENA
reset => vsize[6].ENA
reset => vsize[5].ENA
reset => vsize[4].ENA
reset => vsize[3].ENA
reset => vsize[2].ENA
reset => vsize[1].ENA
reset => vsize[0].ENA
reset => sprite0_pointer[31].ENA
reset => sprite0_pointer[30].ENA
reset => sprite0_pointer[29].ENA
reset => sprite0_pointer[28].ENA
reset => sprite0_pointer[27].ENA
reset => sprite0_pointer[26].ENA
reset => sprite0_pointer[25].ENA
reset => sprite0_pointer[24].ENA
reset => sprite0_pointer[23].ENA
reset => sprite0_pointer[22].ENA
reset => sprite0_pointer[21].ENA
reset => sprite0_pointer[20].ENA
reset => sprite0_pointer[19].ENA
reset => sprite0_pointer[18].ENA
reset => sprite0_pointer[17].ENA
reset => sprite0_pointer[16].ENA
reset => sprite0_pointer[15].ENA
reset => sprite0_pointer[14].ENA
reset => sprite0_pointer[13].ENA
reset => sprite0_pointer[12].ENA
reset => sprite0_pointer[11].ENA
reset => sprite0_pointer[10].ENA
reset => sprite0_pointer[9].ENA
reset => sprite0_pointer[8].ENA
reset => sprite0_pointer[7].ENA
reset => sprite0_pointer[6].ENA
reset => sprite0_pointer[5].ENA
reset => sprite0_pointer[4].ENA
reset => sprite0_pointer[3].ENA
reset => sprite0_pointer[2].ENA
reset => sprite0_pointer[1].ENA
reset => sprite0_pointer[0].ENA
reg_addr_in[0] => Equal0.IN23
reg_addr_in[0] => Equal1.IN23
reg_addr_in[0] => Equal2.IN23
reg_addr_in[0] => Equal3.IN23
reg_addr_in[0] => Equal4.IN23
reg_addr_in[0] => Equal5.IN23
reg_addr_in[0] => Equal6.IN23
reg_addr_in[0] => Equal7.IN23
reg_addr_in[0] => Equal8.IN23
reg_addr_in[0] => Equal9.IN23
reg_addr_in[0] => Equal10.IN23
reg_addr_in[0] => Equal11.IN23
reg_addr_in[0] => Equal12.IN23
reg_addr_in[0] => Equal13.IN23
reg_addr_in[0] => Equal14.IN23
reg_addr_in[1] => chargen_addr.DATAB
reg_addr_in[1] => Selector9.IN2
reg_addr_in[1] => Equal0.IN22
reg_addr_in[1] => Equal1.IN22
reg_addr_in[1] => Equal2.IN22
reg_addr_in[1] => Equal3.IN22
reg_addr_in[1] => Equal4.IN22
reg_addr_in[1] => Equal5.IN22
reg_addr_in[1] => Equal6.IN22
reg_addr_in[1] => Equal7.IN22
reg_addr_in[1] => Equal8.IN22
reg_addr_in[1] => Equal9.IN22
reg_addr_in[1] => Equal10.IN22
reg_addr_in[1] => Equal11.IN22
reg_addr_in[1] => Equal12.IN22
reg_addr_in[1] => Equal13.IN22
reg_addr_in[1] => Equal14.IN22
reg_addr_in[2] => chargen_addr.DATAB
reg_addr_in[2] => Selector8.IN2
reg_addr_in[2] => Equal0.IN21
reg_addr_in[2] => Equal1.IN21
reg_addr_in[2] => Equal2.IN21
reg_addr_in[2] => Equal3.IN21
reg_addr_in[2] => Equal4.IN21
reg_addr_in[2] => Equal5.IN21
reg_addr_in[2] => Equal6.IN21
reg_addr_in[2] => Equal7.IN21
reg_addr_in[2] => Equal8.IN21
reg_addr_in[2] => Equal9.IN21
reg_addr_in[2] => Equal10.IN21
reg_addr_in[2] => Equal11.IN21
reg_addr_in[2] => Equal12.IN21
reg_addr_in[2] => Equal13.IN21
reg_addr_in[2] => Equal14.IN21
reg_addr_in[3] => chargen_addr.DATAB
reg_addr_in[3] => Selector7.IN2
reg_addr_in[3] => Equal0.IN20
reg_addr_in[3] => Equal1.IN20
reg_addr_in[3] => Equal2.IN20
reg_addr_in[3] => Equal3.IN20
reg_addr_in[3] => Equal4.IN20
reg_addr_in[3] => Equal5.IN20
reg_addr_in[3] => Equal6.IN20
reg_addr_in[3] => Equal7.IN20
reg_addr_in[3] => Equal8.IN20
reg_addr_in[3] => Equal9.IN20
reg_addr_in[3] => Equal10.IN20
reg_addr_in[3] => Equal11.IN20
reg_addr_in[3] => Equal12.IN20
reg_addr_in[3] => Equal13.IN20
reg_addr_in[3] => Equal14.IN20
reg_addr_in[4] => chargen_addr.DATAB
reg_addr_in[4] => Selector6.IN2
reg_addr_in[4] => Equal0.IN19
reg_addr_in[4] => Equal1.IN19
reg_addr_in[4] => Equal2.IN19
reg_addr_in[4] => Equal3.IN19
reg_addr_in[4] => Equal4.IN19
reg_addr_in[4] => Equal5.IN19
reg_addr_in[4] => Equal6.IN19
reg_addr_in[4] => Equal7.IN19
reg_addr_in[4] => Equal8.IN19
reg_addr_in[4] => Equal9.IN19
reg_addr_in[4] => Equal10.IN19
reg_addr_in[4] => Equal11.IN19
reg_addr_in[4] => Equal12.IN19
reg_addr_in[4] => Equal13.IN19
reg_addr_in[4] => Equal14.IN19
reg_addr_in[5] => chargen_addr.DATAB
reg_addr_in[5] => Selector5.IN2
reg_addr_in[5] => Equal0.IN18
reg_addr_in[5] => Equal1.IN18
reg_addr_in[5] => Equal2.IN18
reg_addr_in[5] => Equal3.IN18
reg_addr_in[5] => Equal4.IN18
reg_addr_in[5] => Equal5.IN18
reg_addr_in[5] => Equal6.IN18
reg_addr_in[5] => Equal7.IN18
reg_addr_in[5] => Equal8.IN18
reg_addr_in[5] => Equal9.IN18
reg_addr_in[5] => Equal10.IN18
reg_addr_in[5] => Equal11.IN18
reg_addr_in[5] => Equal12.IN18
reg_addr_in[5] => Equal13.IN18
reg_addr_in[5] => Equal14.IN18
reg_addr_in[6] => chargen_addr.DATAB
reg_addr_in[6] => Selector4.IN2
reg_addr_in[6] => Equal0.IN17
reg_addr_in[6] => Equal1.IN17
reg_addr_in[6] => Equal2.IN17
reg_addr_in[6] => Equal3.IN17
reg_addr_in[6] => Equal4.IN17
reg_addr_in[6] => Equal5.IN17
reg_addr_in[6] => Equal6.IN17
reg_addr_in[6] => Equal7.IN17
reg_addr_in[6] => Equal8.IN17
reg_addr_in[6] => Equal9.IN17
reg_addr_in[6] => Equal10.IN17
reg_addr_in[6] => Equal11.IN17
reg_addr_in[6] => Equal12.IN17
reg_addr_in[6] => Equal13.IN17
reg_addr_in[6] => Equal14.IN17
reg_addr_in[7] => chargen_addr.DATAB
reg_addr_in[7] => Selector3.IN2
reg_addr_in[7] => Equal0.IN16
reg_addr_in[7] => Equal1.IN16
reg_addr_in[7] => Equal2.IN16
reg_addr_in[7] => Equal3.IN16
reg_addr_in[7] => Equal4.IN16
reg_addr_in[7] => Equal5.IN16
reg_addr_in[7] => Equal6.IN16
reg_addr_in[7] => Equal7.IN16
reg_addr_in[7] => Equal8.IN16
reg_addr_in[7] => Equal9.IN16
reg_addr_in[7] => Equal10.IN16
reg_addr_in[7] => Equal11.IN16
reg_addr_in[7] => Equal12.IN16
reg_addr_in[7] => Equal13.IN16
reg_addr_in[7] => Equal14.IN16
reg_addr_in[8] => chargen_addr.DATAB
reg_addr_in[8] => Selector2.IN2
reg_addr_in[8] => Equal0.IN15
reg_addr_in[8] => Equal1.IN15
reg_addr_in[8] => Equal2.IN15
reg_addr_in[8] => Equal3.IN15
reg_addr_in[8] => Equal4.IN15
reg_addr_in[8] => Equal5.IN15
reg_addr_in[8] => Equal6.IN15
reg_addr_in[8] => Equal7.IN15
reg_addr_in[8] => Equal8.IN15
reg_addr_in[8] => Equal9.IN15
reg_addr_in[8] => Equal10.IN15
reg_addr_in[8] => Equal11.IN15
reg_addr_in[8] => Equal12.IN15
reg_addr_in[8] => Equal13.IN15
reg_addr_in[8] => Equal14.IN15
reg_addr_in[9] => chargen_addr.DATAB
reg_addr_in[9] => Selector1.IN2
reg_addr_in[9] => Equal0.IN14
reg_addr_in[9] => Equal1.IN14
reg_addr_in[9] => Equal2.IN14
reg_addr_in[9] => Equal3.IN14
reg_addr_in[9] => Equal4.IN14
reg_addr_in[9] => Equal5.IN14
reg_addr_in[9] => Equal6.IN14
reg_addr_in[9] => Equal7.IN14
reg_addr_in[9] => Equal8.IN14
reg_addr_in[9] => Equal9.IN14
reg_addr_in[9] => Equal10.IN14
reg_addr_in[9] => Equal11.IN14
reg_addr_in[9] => Equal12.IN14
reg_addr_in[9] => Equal13.IN14
reg_addr_in[9] => Equal14.IN14
reg_addr_in[10] => chargen_addr.DATAB
reg_addr_in[10] => Selector0.IN2
reg_addr_in[10] => Equal0.IN13
reg_addr_in[10] => Equal1.IN13
reg_addr_in[10] => Equal2.IN13
reg_addr_in[10] => Equal3.IN13
reg_addr_in[10] => Equal4.IN13
reg_addr_in[10] => Equal5.IN13
reg_addr_in[10] => Equal6.IN13
reg_addr_in[10] => Equal7.IN13
reg_addr_in[10] => Equal8.IN13
reg_addr_in[10] => Equal9.IN13
reg_addr_in[10] => Equal10.IN13
reg_addr_in[10] => Equal11.IN13
reg_addr_in[10] => Equal12.IN13
reg_addr_in[10] => Equal13.IN13
reg_addr_in[10] => Equal14.IN13
reg_addr_in[11] => Equal0.IN12
reg_addr_in[11] => Equal1.IN12
reg_addr_in[11] => Equal2.IN12
reg_addr_in[11] => Equal3.IN12
reg_addr_in[11] => Equal4.IN12
reg_addr_in[11] => Equal5.IN12
reg_addr_in[11] => Equal6.IN12
reg_addr_in[11] => Equal7.IN12
reg_addr_in[11] => Equal8.IN12
reg_addr_in[11] => Equal9.IN12
reg_addr_in[11] => Equal10.IN12
reg_addr_in[11] => Equal11.IN12
reg_addr_in[11] => Equal12.IN12
reg_addr_in[11] => Equal13.IN12
reg_addr_in[11] => Equal14.IN12
reg_addr_in[11] => chargen_datain.OUTPUTSELECT
reg_addr_in[11] => chargen_datain.OUTPUTSELECT
reg_addr_in[11] => chargen_datain.OUTPUTSELECT
reg_addr_in[11] => chargen_datain.OUTPUTSELECT
reg_addr_in[11] => chargen_datain.OUTPUTSELECT
reg_addr_in[11] => chargen_datain.OUTPUTSELECT
reg_addr_in[11] => chargen_datain.OUTPUTSELECT
reg_addr_in[11] => chargen_datain.OUTPUTSELECT
reg_addr_in[11] => chargen_rw.OUTPUTSELECT
reg_addr_in[11] => charramstate.OUTPUTSELECT
reg_addr_in[11] => charramstate.OUTPUTSELECT
reg_addr_in[11] => charramstate.OUTPUTSELECT
reg_addr_in[11] => charramstate.OUTPUTSELECT
reg_addr_in[11] => charramstate.OUTPUTSELECT
reg_addr_in[11] => charramstate.OUTPUTSELECT
reg_addr_in[11] => charramstate.OUTPUTSELECT
reg_addr_in[11] => charramstate.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_data_out.OUTPUTSELECT
reg_addr_in[11] => reg_dtack.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => framebuffer_pointer.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => hsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => vsize.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => sprite0_pointer.OUTPUTSELECT
reg_addr_in[11] => htotal[11].ENA
reg_addr_in[11] => htotal[10].ENA
reg_addr_in[11] => htotal[9].ENA
reg_addr_in[11] => htotal[8].ENA
reg_addr_in[11] => htotal[7].ENA
reg_addr_in[11] => htotal[6].ENA
reg_addr_in[11] => htotal[5].ENA
reg_addr_in[11] => htotal[4].ENA
reg_addr_in[11] => htotal[3].ENA
reg_addr_in[11] => htotal[2].ENA
reg_addr_in[11] => htotal[1].ENA
reg_addr_in[11] => htotal[0].ENA
reg_addr_in[11] => vtotal[11].ENA
reg_addr_in[11] => vtotal[10].ENA
reg_addr_in[11] => vtotal[9].ENA
reg_addr_in[11] => vtotal[8].ENA
reg_addr_in[11] => vtotal[7].ENA
reg_addr_in[11] => vtotal[6].ENA
reg_addr_in[11] => vtotal[5].ENA
reg_addr_in[11] => vtotal[4].ENA
reg_addr_in[11] => vtotal[3].ENA
reg_addr_in[11] => vtotal[2].ENA
reg_addr_in[11] => vtotal[1].ENA
reg_addr_in[11] => vtotal[0].ENA
reg_addr_in[11] => hbstart[11].ENA
reg_addr_in[11] => hbstart[10].ENA
reg_addr_in[11] => hbstart[9].ENA
reg_addr_in[11] => hbstart[8].ENA
reg_addr_in[11] => hbstart[7].ENA
reg_addr_in[11] => hbstart[6].ENA
reg_addr_in[11] => hbstart[5].ENA
reg_addr_in[11] => hbstart[4].ENA
reg_addr_in[11] => hbstart[3].ENA
reg_addr_in[11] => hbstart[2].ENA
reg_addr_in[11] => hbstart[1].ENA
reg_addr_in[11] => hbstart[0].ENA
reg_addr_in[11] => hbstop[11].ENA
reg_addr_in[11] => hbstop[10].ENA
reg_addr_in[11] => hbstop[9].ENA
reg_addr_in[11] => hbstop[8].ENA
reg_addr_in[11] => hbstop[7].ENA
reg_addr_in[11] => hbstop[6].ENA
reg_addr_in[11] => hbstop[5].ENA
reg_addr_in[11] => hbstop[4].ENA
reg_addr_in[11] => hbstop[3].ENA
reg_addr_in[11] => hbstop[2].ENA
reg_addr_in[11] => hbstop[1].ENA
reg_addr_in[11] => hbstop[0].ENA
reg_addr_in[11] => vbstart[11].ENA
reg_addr_in[11] => vbstart[10].ENA
reg_addr_in[11] => vbstart[9].ENA
reg_addr_in[11] => vbstart[8].ENA
reg_addr_in[11] => vbstart[7].ENA
reg_addr_in[11] => vbstart[6].ENA
reg_addr_in[11] => vbstart[5].ENA
reg_addr_in[11] => vbstart[4].ENA
reg_addr_in[11] => vbstart[3].ENA
reg_addr_in[11] => vbstart[2].ENA
reg_addr_in[11] => vbstart[1].ENA
reg_addr_in[11] => vbstart[0].ENA
reg_addr_in[11] => vbstop[11].ENA
reg_addr_in[11] => vbstop[10].ENA
reg_addr_in[11] => vbstop[9].ENA
reg_addr_in[11] => vbstop[8].ENA
reg_addr_in[11] => vbstop[7].ENA
reg_addr_in[11] => vbstop[6].ENA
reg_addr_in[11] => vbstop[5].ENA
reg_addr_in[11] => vbstop[4].ENA
reg_addr_in[11] => vbstop[3].ENA
reg_addr_in[11] => vbstop[2].ENA
reg_addr_in[11] => vbstop[1].ENA
reg_addr_in[11] => vbstop[0].ENA
reg_addr_in[11] => clocks_per_pixel[2].ENA
reg_addr_in[11] => clocks_per_pixel[1].ENA
reg_addr_in[11] => clocks_per_pixel[0].ENA
reg_addr_in[11] => sprite0_xpos[11].ENA
reg_addr_in[11] => sprite0_xpos[10].ENA
reg_addr_in[11] => sprite0_xpos[9].ENA
reg_addr_in[11] => sprite0_xpos[8].ENA
reg_addr_in[11] => sprite0_xpos[7].ENA
reg_addr_in[11] => sprite0_xpos[6].ENA
reg_addr_in[11] => sprite0_xpos[5].ENA
reg_addr_in[11] => sprite0_xpos[4].ENA
reg_addr_in[11] => sprite0_xpos[3].ENA
reg_addr_in[11] => sprite0_xpos[2].ENA
reg_addr_in[11] => sprite0_xpos[1].ENA
reg_addr_in[11] => sprite0_xpos[0].ENA
reg_addr_in[11] => sprite0_ypos[11].ENA
reg_addr_in[11] => sprite0_ypos[10].ENA
reg_addr_in[11] => sprite0_ypos[9].ENA
reg_addr_in[11] => sprite0_ypos[8].ENA
reg_addr_in[11] => sprite0_ypos[7].ENA
reg_addr_in[11] => sprite0_ypos[6].ENA
reg_addr_in[11] => sprite0_ypos[5].ENA
reg_addr_in[11] => sprite0_ypos[4].ENA
reg_addr_in[11] => sprite0_ypos[3].ENA
reg_addr_in[11] => sprite0_ypos[2].ENA
reg_addr_in[11] => sprite0_ypos[1].ENA
reg_addr_in[11] => sprite0_ypos[0].ENA
reg_addr_in[11] => chargen_addr[10].ENA
reg_addr_in[11] => chargen_addr[9].ENA
reg_addr_in[11] => chargen_addr[8].ENA
reg_addr_in[11] => chargen_addr[7].ENA
reg_addr_in[11] => chargen_addr[6].ENA
reg_addr_in[11] => chargen_addr[5].ENA
reg_addr_in[11] => chargen_addr[4].ENA
reg_addr_in[11] => chargen_addr[3].ENA
reg_addr_in[11] => chargen_addr[2].ENA
reg_addr_in[11] => chargen_addr[1].ENA
reg_addr_in[11] => chargen_addr[0].ENA
reg_data_in[0] => Selector18.IN2
reg_data_in[0] => framebuffer_pointer.DATAB
reg_data_in[0] => framebuffer_pointer.DATAB
reg_data_in[0] => htotal.DATAB
reg_data_in[0] => hsize.DATAB
reg_data_in[0] => hbstart.DATAB
reg_data_in[0] => hbstop.DATAB
reg_data_in[0] => vtotal.DATAB
reg_data_in[0] => vsize.DATAB
reg_data_in[0] => vbstart.DATAB
reg_data_in[0] => vbstop.DATAB
reg_data_in[0] => sprite0_pointer.DATAB
reg_data_in[0] => sprite0_pointer.DATAB
reg_data_in[0] => sprite0_xpos.DATAB
reg_data_in[0] => sprite0_ypos.DATAB
reg_data_in[1] => Selector17.IN2
reg_data_in[1] => framebuffer_pointer.DATAB
reg_data_in[1] => framebuffer_pointer.DATAB
reg_data_in[1] => htotal.DATAB
reg_data_in[1] => hsize.DATAB
reg_data_in[1] => hbstart.DATAB
reg_data_in[1] => hbstop.DATAB
reg_data_in[1] => vtotal.DATAB
reg_data_in[1] => vsize.DATAB
reg_data_in[1] => vbstart.DATAB
reg_data_in[1] => vbstop.DATAB
reg_data_in[1] => clocks_per_pixel.DATAB
reg_data_in[1] => sprite0_pointer.DATAB
reg_data_in[1] => sprite0_pointer.DATAB
reg_data_in[1] => sprite0_xpos.DATAB
reg_data_in[1] => sprite0_ypos.DATAB
reg_data_in[2] => Selector16.IN2
reg_data_in[2] => framebuffer_pointer.DATAB
reg_data_in[2] => framebuffer_pointer.DATAB
reg_data_in[2] => htotal.DATAB
reg_data_in[2] => hsize.DATAB
reg_data_in[2] => hbstart.DATAB
reg_data_in[2] => hbstop.DATAB
reg_data_in[2] => vtotal.DATAB
reg_data_in[2] => vsize.DATAB
reg_data_in[2] => vbstart.DATAB
reg_data_in[2] => vbstop.DATAB
reg_data_in[2] => clocks_per_pixel.DATAB
reg_data_in[2] => sprite0_pointer.DATAB
reg_data_in[2] => sprite0_pointer.DATAB
reg_data_in[2] => sprite0_xpos.DATAB
reg_data_in[2] => sprite0_ypos.DATAB
reg_data_in[3] => Selector15.IN2
reg_data_in[3] => framebuffer_pointer.DATAB
reg_data_in[3] => framebuffer_pointer.DATAB
reg_data_in[3] => htotal.DATAB
reg_data_in[3] => hsize.DATAB
reg_data_in[3] => hbstart.DATAB
reg_data_in[3] => hbstop.DATAB
reg_data_in[3] => vtotal.DATAB
reg_data_in[3] => vsize.DATAB
reg_data_in[3] => vbstart.DATAB
reg_data_in[3] => vbstop.DATAB
reg_data_in[3] => clocks_per_pixel.DATAB
reg_data_in[3] => sprite0_pointer.DATAB
reg_data_in[3] => sprite0_pointer.DATAB
reg_data_in[3] => sprite0_xpos.DATAB
reg_data_in[3] => sprite0_ypos.DATAB
reg_data_in[4] => Selector14.IN2
reg_data_in[4] => framebuffer_pointer.DATAB
reg_data_in[4] => framebuffer_pointer.DATAB
reg_data_in[4] => htotal.DATAB
reg_data_in[4] => hsize.DATAB
reg_data_in[4] => hbstart.DATAB
reg_data_in[4] => hbstop.DATAB
reg_data_in[4] => vtotal.DATAB
reg_data_in[4] => vsize.DATAB
reg_data_in[4] => vbstart.DATAB
reg_data_in[4] => vbstop.DATAB
reg_data_in[4] => sprite0_pointer.DATAB
reg_data_in[4] => sprite0_pointer.DATAB
reg_data_in[4] => sprite0_xpos.DATAB
reg_data_in[4] => sprite0_ypos.DATAB
reg_data_in[5] => Selector13.IN2
reg_data_in[5] => framebuffer_pointer.DATAB
reg_data_in[5] => framebuffer_pointer.DATAB
reg_data_in[5] => htotal.DATAB
reg_data_in[5] => hsize.DATAB
reg_data_in[5] => hbstart.DATAB
reg_data_in[5] => hbstop.DATAB
reg_data_in[5] => vtotal.DATAB
reg_data_in[5] => vsize.DATAB
reg_data_in[5] => vbstart.DATAB
reg_data_in[5] => vbstop.DATAB
reg_data_in[5] => sprite0_pointer.DATAB
reg_data_in[5] => sprite0_pointer.DATAB
reg_data_in[5] => sprite0_xpos.DATAB
reg_data_in[5] => sprite0_ypos.DATAB
reg_data_in[6] => Selector12.IN2
reg_data_in[6] => framebuffer_pointer.DATAB
reg_data_in[6] => framebuffer_pointer.DATAB
reg_data_in[6] => htotal.DATAB
reg_data_in[6] => hsize.DATAB
reg_data_in[6] => hbstart.DATAB
reg_data_in[6] => hbstop.DATAB
reg_data_in[6] => vtotal.DATAB
reg_data_in[6] => vsize.DATAB
reg_data_in[6] => vbstart.DATAB
reg_data_in[6] => vbstop.DATAB
reg_data_in[6] => sprite0_pointer.DATAB
reg_data_in[6] => sprite0_pointer.DATAB
reg_data_in[6] => sprite0_xpos.DATAB
reg_data_in[6] => sprite0_ypos.DATAB
reg_data_in[7] => Selector11.IN2
reg_data_in[7] => framebuffer_pointer.DATAB
reg_data_in[7] => framebuffer_pointer.DATAB
reg_data_in[7] => htotal.DATAB
reg_data_in[7] => hsize.DATAB
reg_data_in[7] => hbstart.DATAB
reg_data_in[7] => hbstop.DATAB
reg_data_in[7] => vtotal.DATAB
reg_data_in[7] => vsize.DATAB
reg_data_in[7] => vbstart.DATAB
reg_data_in[7] => vbstop.DATAB
reg_data_in[7] => sprite0_pointer.DATAB
reg_data_in[7] => sprite0_pointer.DATAB
reg_data_in[7] => sprite0_xpos.DATAB
reg_data_in[7] => sprite0_ypos.DATAB
reg_data_in[8] => chargen_datain.DATAB
reg_data_in[8] => framebuffer_pointer.DATAB
reg_data_in[8] => framebuffer_pointer.DATAB
reg_data_in[8] => htotal.DATAB
reg_data_in[8] => hsize.DATAB
reg_data_in[8] => hbstart.DATAB
reg_data_in[8] => hbstop.DATAB
reg_data_in[8] => vtotal.DATAB
reg_data_in[8] => vsize.DATAB
reg_data_in[8] => vbstart.DATAB
reg_data_in[8] => vbstop.DATAB
reg_data_in[8] => sprite0_pointer.DATAB
reg_data_in[8] => sprite0_pointer.DATAB
reg_data_in[8] => sprite0_xpos.DATAB
reg_data_in[8] => sprite0_ypos.DATAB
reg_data_in[9] => chargen_datain.DATAB
reg_data_in[9] => framebuffer_pointer.DATAB
reg_data_in[9] => framebuffer_pointer.DATAB
reg_data_in[9] => htotal.DATAB
reg_data_in[9] => hsize.DATAB
reg_data_in[9] => hbstart.DATAB
reg_data_in[9] => hbstop.DATAB
reg_data_in[9] => vtotal.DATAB
reg_data_in[9] => vsize.DATAB
reg_data_in[9] => vbstart.DATAB
reg_data_in[9] => vbstop.DATAB
reg_data_in[9] => sprite0_pointer.DATAB
reg_data_in[9] => sprite0_pointer.DATAB
reg_data_in[9] => sprite0_xpos.DATAB
reg_data_in[9] => sprite0_ypos.DATAB
reg_data_in[10] => chargen_datain.DATAB
reg_data_in[10] => framebuffer_pointer.DATAB
reg_data_in[10] => framebuffer_pointer.DATAB
reg_data_in[10] => htotal.DATAB
reg_data_in[10] => hsize.DATAB
reg_data_in[10] => hbstart.DATAB
reg_data_in[10] => hbstop.DATAB
reg_data_in[10] => vtotal.DATAB
reg_data_in[10] => vsize.DATAB
reg_data_in[10] => vbstart.DATAB
reg_data_in[10] => vbstop.DATAB
reg_data_in[10] => sprite0_pointer.DATAB
reg_data_in[10] => sprite0_pointer.DATAB
reg_data_in[10] => sprite0_xpos.DATAB
reg_data_in[10] => sprite0_ypos.DATAB
reg_data_in[11] => chargen_datain.DATAB
reg_data_in[11] => framebuffer_pointer.DATAB
reg_data_in[11] => framebuffer_pointer.DATAB
reg_data_in[11] => htotal.DATAB
reg_data_in[11] => hsize.DATAB
reg_data_in[11] => hbstart.DATAB
reg_data_in[11] => hbstop.DATAB
reg_data_in[11] => vtotal.DATAB
reg_data_in[11] => vsize.DATAB
reg_data_in[11] => vbstart.DATAB
reg_data_in[11] => vbstop.DATAB
reg_data_in[11] => sprite0_pointer.DATAB
reg_data_in[11] => sprite0_pointer.DATAB
reg_data_in[11] => sprite0_xpos.DATAB
reg_data_in[11] => sprite0_ypos.DATAB
reg_data_in[12] => chargen_datain.DATAB
reg_data_in[12] => framebuffer_pointer.DATAB
reg_data_in[12] => framebuffer_pointer.DATAB
reg_data_in[12] => sprite0_pointer.DATAB
reg_data_in[12] => sprite0_pointer.DATAB
reg_data_in[13] => chargen_datain.DATAB
reg_data_in[13] => framebuffer_pointer.DATAB
reg_data_in[13] => framebuffer_pointer.DATAB
reg_data_in[13] => sprite0_pointer.DATAB
reg_data_in[13] => sprite0_pointer.DATAB
reg_data_in[14] => chargen_datain.DATAB
reg_data_in[14] => framebuffer_pointer.DATAB
reg_data_in[14] => framebuffer_pointer.DATAB
reg_data_in[14] => sprite0_pointer.DATAB
reg_data_in[14] => sprite0_pointer.DATAB
reg_data_in[15] => chargen_datain.DATAB
reg_data_in[15] => framebuffer_pointer.DATAB
reg_data_in[15] => framebuffer_pointer.DATAB
reg_data_in[15] => sprite0_pointer.DATAB
reg_data_in[15] => sprite0_pointer.DATAB
reg_data_out[0] <= reg_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => sprite0_pointer.OUTPUTSELECT
reg_rw => clocks_per_pixel.OUTPUTSELECT
reg_rw => clocks_per_pixel.OUTPUTSELECT
reg_rw => clocks_per_pixel.OUTPUTSELECT
reg_rw => process_1.IN0
reg_rw => process_1.IN0
reg_rw => process_1.IN0
reg_rw => process_1.IN0
reg_uds => process_1.IN1
reg_uds => process_1.IN1
reg_uds => process_1.IN1
reg_lds => process_1.IN1
reg_lds => process_1.IN1
reg_lds => process_1.IN1
reg_lds => process_1.IN1
reg_dtack <= reg_dtack~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_req => req_e.IN1
reg_req => req_d.DATAIN
dma_data[0] => vgadata[0].DATAIN
dma_data[0] => sprite0_data_buf[0].DATAIN
dma_data[1] => vgadata[1].DATAIN
dma_data[1] => sprite0_data_buf[1].DATAIN
dma_data[2] => vgadata[2].DATAIN
dma_data[2] => sprite0_data_buf[2].DATAIN
dma_data[3] => vgadata[3].DATAIN
dma_data[3] => sprite0_data_buf[3].DATAIN
dma_data[4] => vgadata[4].DATAIN
dma_data[4] => sprite0_data_buf[4].DATAIN
dma_data[5] => vgadata[5].DATAIN
dma_data[5] => sprite0_data_buf[5].DATAIN
dma_data[6] => vgadata[6].DATAIN
dma_data[6] => sprite0_data_buf[6].DATAIN
dma_data[7] => vgadata[7].DATAIN
dma_data[7] => sprite0_data_buf[7].DATAIN
dma_data[8] => vgadata[8].DATAIN
dma_data[8] => sprite0_data_buf[8].DATAIN
dma_data[9] => vgadata[9].DATAIN
dma_data[9] => sprite0_data_buf[9].DATAIN
dma_data[10] => vgadata[10].DATAIN
dma_data[10] => sprite0_data_buf[10].DATAIN
dma_data[11] => vgadata[11].DATAIN
dma_data[11] => sprite0_data_buf[11].DATAIN
dma_data[12] => vgadata[12].DATAIN
dma_data[12] => sprite0_data_buf[12].DATAIN
dma_data[13] => vgadata[13].DATAIN
dma_data[13] => sprite0_data_buf[13].DATAIN
dma_data[14] => vgadata[14].DATAIN
dma_data[14] => sprite0_data_buf[14].DATAIN
dma_data[15] => vgadata[15].DATAIN
dma_data[15] => sprite0_data_buf[15].DATAIN
vgachannel_fromhost.req <= vgachannel_fromhost.req~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.setreqlen <= vgachannel_fromhost.setreqlen~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[0] <= vgachannel_fromhost.reqlen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[1] <= vgachannel_fromhost.reqlen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[2] <= vgachannel_fromhost.reqlen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[3] <= vgachannel_fromhost.reqlen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[4] <= vgachannel_fromhost.reqlen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[5] <= vgachannel_fromhost.reqlen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[6] <= vgachannel_fromhost.reqlen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[7] <= vgachannel_fromhost.reqlen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[8] <= vgachannel_fromhost.reqlen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[9] <= vgachannel_fromhost.reqlen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[10] <= vgachannel_fromhost.reqlen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[11] <= vgachannel_fromhost.reqlen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[12] <= vgachannel_fromhost.reqlen[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[13] <= vgachannel_fromhost.reqlen[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[14] <= vgachannel_fromhost.reqlen[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.reqlen[15] <= vgachannel_fromhost.reqlen[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.setaddr <= vgasetaddr.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[0] <= vgachannel_fromhost.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[1] <= vgachannel_fromhost.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[2] <= vgachannel_fromhost.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[3] <= vgachannel_fromhost.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[4] <= vgachannel_fromhost.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[5] <= vgachannel_fromhost.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[6] <= vgachannel_fromhost.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[7] <= vgachannel_fromhost.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[8] <= vgachannel_fromhost.addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[9] <= vgachannel_fromhost.addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[10] <= vgachannel_fromhost.addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[11] <= vgachannel_fromhost.addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[12] <= vgachannel_fromhost.addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[13] <= vgachannel_fromhost.addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[14] <= vgachannel_fromhost.addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[15] <= vgachannel_fromhost.addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[16] <= vgachannel_fromhost.addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[17] <= vgachannel_fromhost.addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[18] <= vgachannel_fromhost.addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[19] <= vgachannel_fromhost.addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[20] <= vgachannel_fromhost.addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[21] <= vgachannel_fromhost.addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[22] <= vgachannel_fromhost.addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[23] <= vgachannel_fromhost.addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[24] <= vgachannel_fromhost.addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[25] <= vgachannel_fromhost.addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[26] <= vgachannel_fromhost.addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[27] <= vgachannel_fromhost.addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[28] <= vgachannel_fromhost.addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[29] <= vgachannel_fromhost.addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[30] <= vgachannel_fromhost.addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_fromhost.addr[31] <= vgachannel_fromhost.addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vgachannel_tohost.valid => vgadata[15].ENA
vgachannel_tohost.valid => vgadata[14].ENA
vgachannel_tohost.valid => vgadata[13].ENA
vgachannel_tohost.valid => vgadata[12].ENA
vgachannel_tohost.valid => vgadata[11].ENA
vgachannel_tohost.valid => vgadata[10].ENA
vgachannel_tohost.valid => vgadata[9].ENA
vgachannel_tohost.valid => vgadata[8].ENA
vgachannel_tohost.valid => vgadata[7].ENA
vgachannel_tohost.valid => vgadata[6].ENA
vgachannel_tohost.valid => vgadata[5].ENA
vgachannel_tohost.valid => vgadata[4].ENA
vgachannel_tohost.valid => vgadata[3].ENA
vgachannel_tohost.valid => vgadata[2].ENA
vgachannel_tohost.valid => vgadata[1].ENA
vgachannel_tohost.valid => vgadata[0].ENA
spr0channel_fromhost.req <= spr0channel_fromhost.req~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.setreqlen <= spr0channel_fromhost.setreqlen~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[0] <= spr0channel_fromhost.reqlen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[1] <= spr0channel_fromhost.reqlen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[2] <= spr0channel_fromhost.reqlen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[3] <= spr0channel_fromhost.reqlen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[4] <= spr0channel_fromhost.reqlen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[5] <= spr0channel_fromhost.reqlen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[6] <= spr0channel_fromhost.reqlen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[7] <= spr0channel_fromhost.reqlen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[8] <= spr0channel_fromhost.reqlen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[9] <= spr0channel_fromhost.reqlen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[10] <= spr0channel_fromhost.reqlen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[11] <= spr0channel_fromhost.reqlen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[12] <= spr0channel_fromhost.reqlen[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[13] <= spr0channel_fromhost.reqlen[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[14] <= spr0channel_fromhost.reqlen[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.reqlen[15] <= spr0channel_fromhost.reqlen[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.setaddr <= spr0setaddr.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[0] <= spr0channel_fromhost.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[1] <= spr0channel_fromhost.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[2] <= spr0channel_fromhost.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[3] <= spr0channel_fromhost.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[4] <= spr0channel_fromhost.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[5] <= spr0channel_fromhost.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[6] <= spr0channel_fromhost.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[7] <= spr0channel_fromhost.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[8] <= spr0channel_fromhost.addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[9] <= spr0channel_fromhost.addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[10] <= spr0channel_fromhost.addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[11] <= spr0channel_fromhost.addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[12] <= spr0channel_fromhost.addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[13] <= spr0channel_fromhost.addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[14] <= spr0channel_fromhost.addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[15] <= spr0channel_fromhost.addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[16] <= spr0channel_fromhost.addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[17] <= spr0channel_fromhost.addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[18] <= spr0channel_fromhost.addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[19] <= spr0channel_fromhost.addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[20] <= spr0channel_fromhost.addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[21] <= spr0channel_fromhost.addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[22] <= spr0channel_fromhost.addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[23] <= spr0channel_fromhost.addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[24] <= spr0channel_fromhost.addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[25] <= spr0channel_fromhost.addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[26] <= spr0channel_fromhost.addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[27] <= spr0channel_fromhost.addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[28] <= spr0channel_fromhost.addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[29] <= spr0channel_fromhost.addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[30] <= spr0channel_fromhost.addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_fromhost.addr[31] <= spr0channel_fromhost.addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spr0channel_tohost.valid => sprite0_data_buf[0].ENA
spr0channel_tohost.valid => sprite0_data_buf[1].ENA
spr0channel_tohost.valid => sprite0_data_buf[2].ENA
spr0channel_tohost.valid => sprite0_data_buf[3].ENA
spr0channel_tohost.valid => sprite0_data_buf[4].ENA
spr0channel_tohost.valid => sprite0_data_buf[5].ENA
spr0channel_tohost.valid => sprite0_data_buf[6].ENA
spr0channel_tohost.valid => sprite0_data_buf[7].ENA
spr0channel_tohost.valid => sprite0_data_buf[8].ENA
spr0channel_tohost.valid => sprite0_data_buf[9].ENA
spr0channel_tohost.valid => sprite0_data_buf[10].ENA
spr0channel_tohost.valid => sprite0_data_buf[11].ENA
spr0channel_tohost.valid => sprite0_data_buf[12].ENA
spr0channel_tohost.valid => sprite0_data_buf[13].ENA
spr0channel_tohost.valid => sprite0_data_buf[14].ENA
spr0channel_tohost.valid => sprite0_data_buf[15].ENA
sdr_refresh <= sdr_refresh~reg0.DB_MAX_OUTPUT_PORT_TYPE
vblank_int <= vblank_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
hsync <= video_vga_master:myVgaMaster.hSync
vsync <= video_vga_master:myVgaMaster.vSync
red[0] <= red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[5] <= red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[6] <= red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red[7] <= red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[4] <= green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[5] <= green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[6] <= green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green[7] <= green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_window <= vga_window~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|video_vga_master:myVgaMaster
clk => vSync~reg0.CLK
clk => hSync~reg0.CLK
clk => clkDivCnt[0].CLK
clk => clkDivCnt[1].CLK
clk => clkDivCnt[2].CLK
clk => newPixel.CLK
clk => yCounter[0].CLK
clk => yCounter[1].CLK
clk => yCounter[2].CLK
clk => yCounter[3].CLK
clk => yCounter[4].CLK
clk => yCounter[5].CLK
clk => yCounter[6].CLK
clk => yCounter[7].CLK
clk => yCounter[8].CLK
clk => yCounter[9].CLK
clk => yCounter[10].CLK
clk => yCounter[11].CLK
clk => xCounter[0].CLK
clk => xCounter[1].CLK
clk => xCounter[2].CLK
clk => xCounter[3].CLK
clk => xCounter[4].CLK
clk => xCounter[5].CLK
clk => xCounter[6].CLK
clk => xCounter[7].CLK
clk => xCounter[8].CLK
clk => xCounter[9].CLK
clk => xCounter[10].CLK
clk => xCounter[11].CLK
clk => endOfFrame~reg0.CLK
clk => newLine.CLK
clkDiv[0] => Equal2.IN2
clkDiv[1] => Equal2.IN1
clkDiv[2] => Equal2.IN0
hSync <= hSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vSync <= vSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
endOfPixel <= newPixel.DB_MAX_OUTPUT_PORT_TYPE
endOfLine <= newLine.DB_MAX_OUTPUT_PORT_TYPE
endOfFrame <= endOfFrame~reg0.DB_MAX_OUTPUT_PORT_TYPE
currentX[0] <= xCounter[0].DB_MAX_OUTPUT_PORT_TYPE
currentX[1] <= xCounter[1].DB_MAX_OUTPUT_PORT_TYPE
currentX[2] <= xCounter[2].DB_MAX_OUTPUT_PORT_TYPE
currentX[3] <= xCounter[3].DB_MAX_OUTPUT_PORT_TYPE
currentX[4] <= xCounter[4].DB_MAX_OUTPUT_PORT_TYPE
currentX[5] <= xCounter[5].DB_MAX_OUTPUT_PORT_TYPE
currentX[6] <= xCounter[6].DB_MAX_OUTPUT_PORT_TYPE
currentX[7] <= xCounter[7].DB_MAX_OUTPUT_PORT_TYPE
currentX[8] <= xCounter[8].DB_MAX_OUTPUT_PORT_TYPE
currentX[9] <= xCounter[9].DB_MAX_OUTPUT_PORT_TYPE
currentX[10] <= xCounter[10].DB_MAX_OUTPUT_PORT_TYPE
currentX[11] <= xCounter[11].DB_MAX_OUTPUT_PORT_TYPE
currentY[0] <= yCounter[0].DB_MAX_OUTPUT_PORT_TYPE
currentY[1] <= yCounter[1].DB_MAX_OUTPUT_PORT_TYPE
currentY[2] <= yCounter[2].DB_MAX_OUTPUT_PORT_TYPE
currentY[3] <= yCounter[3].DB_MAX_OUTPUT_PORT_TYPE
currentY[4] <= yCounter[4].DB_MAX_OUTPUT_PORT_TYPE
currentY[5] <= yCounter[5].DB_MAX_OUTPUT_PORT_TYPE
currentY[6] <= yCounter[6].DB_MAX_OUTPUT_PORT_TYPE
currentY[7] <= yCounter[7].DB_MAX_OUTPUT_PORT_TYPE
currentY[8] <= yCounter[8].DB_MAX_OUTPUT_PORT_TYPE
currentY[9] <= yCounter[9].DB_MAX_OUTPUT_PORT_TYPE
currentY[10] <= yCounter[10].DB_MAX_OUTPUT_PORT_TYPE
currentY[11] <= yCounter[11].DB_MAX_OUTPUT_PORT_TYPE
hSyncPol => hSync.DATAB
hSyncPol => hSync.DATAA
vSyncPol => vSync.DATAB
vSyncPol => vSync.DATAA
xSize[0] => Equal0.IN11
xSize[1] => Equal0.IN10
xSize[2] => Equal0.IN9
xSize[3] => Equal0.IN8
xSize[4] => Equal0.IN7
xSize[5] => Equal0.IN6
xSize[6] => Equal0.IN5
xSize[7] => Equal0.IN4
xSize[8] => Equal0.IN3
xSize[9] => Equal0.IN2
xSize[10] => Equal0.IN1
xSize[11] => Equal0.IN0
ySize[0] => Equal1.IN11
ySize[1] => Equal1.IN10
ySize[2] => Equal1.IN9
ySize[3] => Equal1.IN8
ySize[4] => Equal1.IN7
ySize[5] => Equal1.IN6
ySize[6] => Equal1.IN5
ySize[7] => Equal1.IN4
ySize[8] => Equal1.IN3
ySize[9] => Equal1.IN2
ySize[10] => Equal1.IN1
ySize[11] => Equal1.IN0
xSyncFr[0] => LessThan0.IN12
xSyncFr[1] => LessThan0.IN11
xSyncFr[2] => LessThan0.IN10
xSyncFr[3] => LessThan0.IN9
xSyncFr[4] => LessThan0.IN8
xSyncFr[5] => LessThan0.IN7
xSyncFr[6] => LessThan0.IN6
xSyncFr[7] => LessThan0.IN5
xSyncFr[8] => LessThan0.IN4
xSyncFr[9] => LessThan0.IN3
xSyncFr[10] => LessThan0.IN2
xSyncFr[11] => LessThan0.IN1
xSyncTo[0] => LessThan1.IN12
xSyncTo[1] => LessThan1.IN11
xSyncTo[2] => LessThan1.IN10
xSyncTo[3] => LessThan1.IN9
xSyncTo[4] => LessThan1.IN8
xSyncTo[5] => LessThan1.IN7
xSyncTo[6] => LessThan1.IN6
xSyncTo[7] => LessThan1.IN5
xSyncTo[8] => LessThan1.IN4
xSyncTo[9] => LessThan1.IN3
xSyncTo[10] => LessThan1.IN2
xSyncTo[11] => LessThan1.IN1
ySyncFr[0] => LessThan2.IN12
ySyncFr[1] => LessThan2.IN11
ySyncFr[2] => LessThan2.IN10
ySyncFr[3] => LessThan2.IN9
ySyncFr[4] => LessThan2.IN8
ySyncFr[5] => LessThan2.IN7
ySyncFr[6] => LessThan2.IN6
ySyncFr[7] => LessThan2.IN5
ySyncFr[8] => LessThan2.IN4
ySyncFr[9] => LessThan2.IN3
ySyncFr[10] => LessThan2.IN2
ySyncFr[11] => LessThan2.IN1
ySyncTo[0] => LessThan3.IN12
ySyncTo[1] => LessThan3.IN11
ySyncTo[2] => LessThan3.IN10
ySyncTo[3] => LessThan3.IN9
ySyncTo[4] => LessThan3.IN8
ySyncTo[5] => LessThan3.IN7
ySyncTo[6] => LessThan3.IN6
ySyncTo[7] => LessThan3.IN5
ySyncTo[8] => LessThan3.IN4
ySyncTo[9] => LessThan3.IN3
ySyncTo[10] => LessThan3.IN2
ySyncTo[11] => LessThan3.IN1


|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen
clk => charrom_rom:mycharrom.clock
clk => rowaddr[0].CLK
clk => rowaddr[1].CLK
clk => rowaddr[2].CLK
clk => rowaddr[3].CLK
clk => rowaddr[4].CLK
clk => rowaddr[5].CLK
clk => rowaddr[6].CLK
clk => rowaddr[7].CLK
clk => rowaddr[8].CLK
clk => rowaddr[9].CLK
clk => rowaddr[10].CLK
clk => ycounter[0].CLK
clk => ycounter[1].CLK
clk => ycounter[2].CLK
clk => chardatashift[0].CLK
clk => chardatashift[1].CLK
clk => chardatashift[2].CLK
clk => chardatashift[3].CLK
clk => chardatashift[4].CLK
clk => chardatashift[5].CLK
clk => chardatashift[6].CLK
clk => chardatashift[7].CLK
clk => romaddr[0].CLK
clk => romaddr[1].CLK
clk => romaddr[2].CLK
clk => romaddr[3].CLK
clk => romaddr[4].CLK
clk => romaddr[5].CLK
clk => romaddr[6].CLK
clk => romaddr[7].CLK
clk => romaddr[8].CLK
clk => romaddr[9].CLK
clk => messageaddr[0].CLK
clk => messageaddr[1].CLK
clk => messageaddr[2].CLK
clk => messageaddr[3].CLK
clk => messageaddr[4].CLK
clk => messageaddr[5].CLK
clk => messageaddr[6].CLK
clk => messageaddr[7].CLK
clk => messageaddr[8].CLK
clk => messageaddr[9].CLK
clk => messageaddr[10].CLK
clk => pixel~reg0.CLK
clk => window~reg0.CLK
clk => dualportram:mymessagerom.clock
reset => ycounter[0].ACLR
reset => ycounter[1].ACLR
reset => ycounter[2].ACLR
reset => chardatashift[0].ACLR
reset => chardatashift[1].ACLR
reset => chardatashift[2].ACLR
reset => chardatashift[3].ACLR
reset => chardatashift[4].ACLR
reset => chardatashift[5].ACLR
reset => chardatashift[6].ACLR
reset => chardatashift[7].ACLR
reset => romaddr[0].ACLR
reset => romaddr[1].ACLR
reset => romaddr[2].ACLR
reset => romaddr[3].ACLR
reset => romaddr[4].ACLR
reset => romaddr[5].ACLR
reset => romaddr[6].ACLR
reset => romaddr[7].ACLR
reset => romaddr[8].ACLR
reset => romaddr[9].ACLR
reset => messageaddr[0].PRESET
reset => messageaddr[1].PRESET
reset => messageaddr[2].PRESET
reset => messageaddr[3].ACLR
reset => messageaddr[4].ACLR
reset => messageaddr[5].ACLR
reset => messageaddr[6].ACLR
reset => messageaddr[7].ACLR
reset => messageaddr[8].ACLR
reset => messageaddr[9].ACLR
reset => messageaddr[10].ACLR
reset => pixel~reg0.ACLR
reset => window~reg0.ACLR
reset => rowaddr[0].ENA
reset => rowaddr[10].ENA
reset => rowaddr[9].ENA
reset => rowaddr[8].ENA
reset => rowaddr[7].ENA
reset => rowaddr[6].ENA
reset => rowaddr[5].ENA
reset => rowaddr[4].ENA
reset => rowaddr[3].ENA
reset => rowaddr[2].ENA
reset => rowaddr[1].ENA
xpos[0] => LessThan0.IN20
xpos[0] => LessThan1.IN20
xpos[0] => Equal0.IN19
xpos[0] => Equal2.IN19
xpos[0] => LessThan6.IN20
xpos[0] => LessThan7.IN20
xpos[0] => Equal4.IN5
xpos[1] => LessThan0.IN19
xpos[1] => LessThan1.IN19
xpos[1] => Equal0.IN18
xpos[1] => Equal2.IN18
xpos[1] => LessThan6.IN19
xpos[1] => LessThan7.IN19
xpos[1] => Equal4.IN4
xpos[2] => LessThan0.IN18
xpos[2] => LessThan1.IN18
xpos[2] => Equal0.IN17
xpos[2] => Equal2.IN17
xpos[2] => LessThan6.IN18
xpos[2] => LessThan7.IN18
xpos[2] => Equal4.IN3
xpos[3] => LessThan0.IN17
xpos[3] => LessThan1.IN17
xpos[3] => Equal0.IN16
xpos[3] => Equal2.IN16
xpos[3] => LessThan6.IN17
xpos[3] => LessThan7.IN17
xpos[4] => LessThan0.IN16
xpos[4] => LessThan1.IN16
xpos[4] => Equal0.IN15
xpos[4] => Equal2.IN15
xpos[4] => LessThan6.IN16
xpos[4] => LessThan7.IN16
xpos[5] => LessThan0.IN15
xpos[5] => LessThan1.IN15
xpos[5] => Equal0.IN14
xpos[5] => Equal2.IN14
xpos[5] => LessThan6.IN15
xpos[5] => LessThan7.IN15
xpos[6] => LessThan0.IN14
xpos[6] => LessThan1.IN14
xpos[6] => Equal0.IN13
xpos[6] => Equal2.IN13
xpos[6] => LessThan6.IN14
xpos[6] => LessThan7.IN14
xpos[7] => LessThan0.IN13
xpos[7] => LessThan1.IN13
xpos[7] => Equal0.IN12
xpos[7] => Equal2.IN12
xpos[7] => LessThan6.IN13
xpos[7] => LessThan7.IN13
xpos[8] => LessThan0.IN12
xpos[8] => LessThan1.IN12
xpos[8] => Equal0.IN11
xpos[8] => Equal2.IN11
xpos[8] => LessThan6.IN12
xpos[8] => LessThan7.IN12
xpos[9] => LessThan0.IN11
xpos[9] => LessThan1.IN11
xpos[9] => Equal0.IN10
xpos[9] => Equal2.IN10
xpos[9] => LessThan6.IN11
xpos[9] => LessThan7.IN11
ypos[0] => LessThan2.IN20
ypos[0] => LessThan3.IN20
ypos[0] => Equal1.IN19
ypos[0] => LessThan4.IN20
ypos[0] => LessThan5.IN20
ypos[1] => LessThan2.IN19
ypos[1] => LessThan3.IN19
ypos[1] => Equal1.IN18
ypos[1] => LessThan4.IN19
ypos[1] => LessThan5.IN19
ypos[2] => LessThan2.IN18
ypos[2] => LessThan3.IN18
ypos[2] => Equal1.IN17
ypos[2] => LessThan4.IN18
ypos[2] => LessThan5.IN18
ypos[3] => LessThan2.IN17
ypos[3] => LessThan3.IN17
ypos[3] => Equal1.IN16
ypos[3] => LessThan4.IN17
ypos[3] => LessThan5.IN17
ypos[4] => LessThan2.IN16
ypos[4] => LessThan3.IN16
ypos[4] => Equal1.IN15
ypos[4] => LessThan4.IN16
ypos[4] => LessThan5.IN16
ypos[5] => LessThan2.IN15
ypos[5] => LessThan3.IN15
ypos[5] => Equal1.IN14
ypos[5] => LessThan4.IN15
ypos[5] => LessThan5.IN15
ypos[6] => LessThan2.IN14
ypos[6] => LessThan3.IN14
ypos[6] => Equal1.IN13
ypos[6] => LessThan4.IN14
ypos[6] => LessThan5.IN14
ypos[7] => LessThan2.IN13
ypos[7] => LessThan3.IN13
ypos[7] => Equal1.IN12
ypos[7] => LessThan4.IN13
ypos[7] => LessThan5.IN13
ypos[8] => LessThan2.IN12
ypos[8] => LessThan3.IN12
ypos[8] => Equal1.IN11
ypos[8] => LessThan4.IN12
ypos[8] => LessThan5.IN12
ypos[9] => LessThan2.IN11
ypos[9] => LessThan3.IN11
ypos[9] => Equal1.IN10
ypos[9] => LessThan4.IN11
ypos[9] => LessThan5.IN11
pixel_clock => rowaddr.OUTPUTSELECT
pixel_clock => rowaddr.OUTPUTSELECT
pixel_clock => rowaddr.OUTPUTSELECT
pixel_clock => rowaddr.OUTPUTSELECT
pixel_clock => rowaddr.OUTPUTSELECT
pixel_clock => rowaddr.OUTPUTSELECT
pixel_clock => rowaddr.OUTPUTSELECT
pixel_clock => rowaddr.OUTPUTSELECT
pixel_clock => rowaddr.OUTPUTSELECT
pixel_clock => rowaddr.OUTPUTSELECT
pixel_clock => rowaddr.OUTPUTSELECT
pixel_clock => window~reg0.ENA
pixel_clock => pixel~reg0.ENA
pixel_clock => messageaddr[10].ENA
pixel_clock => messageaddr[9].ENA
pixel_clock => messageaddr[8].ENA
pixel_clock => messageaddr[7].ENA
pixel_clock => messageaddr[6].ENA
pixel_clock => messageaddr[5].ENA
pixel_clock => messageaddr[4].ENA
pixel_clock => messageaddr[3].ENA
pixel_clock => messageaddr[2].ENA
pixel_clock => messageaddr[1].ENA
pixel_clock => messageaddr[0].ENA
pixel_clock => chardatashift[7].ENA
pixel_clock => chardatashift[6].ENA
pixel_clock => chardatashift[5].ENA
pixel_clock => chardatashift[4].ENA
pixel_clock => chardatashift[3].ENA
pixel_clock => chardatashift[2].ENA
pixel_clock => chardatashift[1].ENA
pixel_clock => chardatashift[0].ENA
pixel_clock => ycounter[2].ENA
pixel_clock => ycounter[1].ENA
pixel_clock => ycounter[0].ENA
pixel <= pixel~reg0.DB_MAX_OUTPUT_PORT_TYPE
window <= window~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrin[0] => dualportram:mymessagerom.address_b[0]
addrin[1] => dualportram:mymessagerom.address_b[1]
addrin[2] => dualportram:mymessagerom.address_b[2]
addrin[3] => dualportram:mymessagerom.address_b[3]
addrin[4] => dualportram:mymessagerom.address_b[4]
addrin[5] => dualportram:mymessagerom.address_b[5]
addrin[6] => dualportram:mymessagerom.address_b[6]
addrin[7] => dualportram:mymessagerom.address_b[7]
addrin[8] => dualportram:mymessagerom.address_b[8]
addrin[9] => dualportram:mymessagerom.address_b[9]
addrin[10] => dualportram:mymessagerom.address_b[10]
datain[0] => dualportram:mymessagerom.data_b[0]
datain[1] => dualportram:mymessagerom.data_b[1]
datain[2] => dualportram:mymessagerom.data_b[2]
datain[3] => dualportram:mymessagerom.data_b[3]
datain[4] => dualportram:mymessagerom.data_b[4]
datain[5] => dualportram:mymessagerom.data_b[5]
datain[6] => dualportram:mymessagerom.data_b[6]
datain[7] => dualportram:mymessagerom.data_b[7]
dataout[0] <= dualportram:mymessagerom.q_b[0]
dataout[1] <= dualportram:mymessagerom.q_b[1]
dataout[2] <= dualportram:mymessagerom.q_b[2]
dataout[3] <= dualportram:mymessagerom.q_b[3]
dataout[4] <= dualportram:mymessagerom.q_b[4]
dataout[5] <= dualportram:mymessagerom.q_b[5]
dataout[6] <= dualportram:mymessagerom.q_b[6]
dataout[7] <= dualportram:mymessagerom.q_b[7]
rw => dualportram:mymessagerom.wren_b


|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|CharROM_ROM:mycharrom
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
address[0] => rom.RADDR
address[1] => rom.RADDR1
address[2] => rom.RADDR2
address[3] => rom.RADDR3
address[4] => rom.RADDR4
address[5] => rom.RADDR5
address[6] => rom.RADDR6
address[7] => rom.RADDR7
address[8] => rom.RADDR8
address[9] => rom.RADDR9
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|vga_controller:myvga|charactergenerator:mychargen|DualPortRAM:mymessagerom
address_a[0] => ram~10.DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram~9.DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram~8.DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram~7.DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram~6.DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram~5.DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram~4.DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_a[7] => ram~3.DATAIN
address_a[7] => ram.WADDR7
address_a[7] => ram.RADDR7
address_a[8] => ram~2.DATAIN
address_a[8] => ram.WADDR8
address_a[8] => ram.RADDR8
address_a[9] => ram~1.DATAIN
address_a[9] => ram.WADDR9
address_a[9] => ram.RADDR9
address_a[10] => ram~0.DATAIN
address_a[10] => ram.WADDR10
address_a[10] => ram.RADDR10
address_b[0] => ram~30.DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram~29.DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram~28.DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram~27.DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram~26.DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram~25.DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram~24.DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
address_b[7] => ram~23.DATAIN
address_b[7] => ram.PORTBWADDR7
address_b[7] => ram.PORTBRADDR7
address_b[8] => ram~22.DATAIN
address_b[8] => ram.PORTBWADDR8
address_b[8] => ram.PORTBRADDR8
address_b[9] => ram~21.DATAIN
address_b[9] => ram.PORTBWADDR9
address_b[9] => ram.PORTBRADDR9
address_b[10] => ram~20.DATAIN
address_b[10] => ram.PORTBWADDR10
address_b[10] => ram.PORTBRADDR10
clock => ram~39.CLK
clock => ram~0.CLK
clock => ram~1.CLK
clock => ram~2.CLK
clock => ram~3.CLK
clock => ram~4.CLK
clock => ram~5.CLK
clock => ram~6.CLK
clock => ram~7.CLK
clock => ram~8.CLK
clock => ram~9.CLK
clock => ram~10.CLK
clock => ram~11.CLK
clock => ram~12.CLK
clock => ram~13.CLK
clock => ram~14.CLK
clock => ram~15.CLK
clock => ram~16.CLK
clock => ram~17.CLK
clock => ram~18.CLK
clock => ram~19.CLK
clock => ram~20.CLK
clock => ram~21.CLK
clock => ram~22.CLK
clock => ram~23.CLK
clock => ram~24.CLK
clock => ram~25.CLK
clock => ram~26.CLK
clock => ram~27.CLK
clock => ram~28.CLK
clock => ram~29.CLK
clock => ram~30.CLK
clock => ram~31.CLK
clock => ram~32.CLK
clock => ram~33.CLK
clock => ram~34.CLK
clock => ram~35.CLK
clock => ram~36.CLK
clock => ram~37.CLK
clock => ram~38.CLK
clock => q_b[0]~reg0.CLK
clock => q_b[1]~reg0.CLK
clock => q_b[2]~reg0.CLK
clock => q_b[3]~reg0.CLK
clock => q_b[4]~reg0.CLK
clock => q_b[5]~reg0.CLK
clock => q_b[6]~reg0.CLK
clock => q_b[7]~reg0.CLK
clock => q_a[0]~reg0.CLK
clock => q_a[1]~reg0.CLK
clock => q_a[2]~reg0.CLK
clock => q_a[3]~reg0.CLK
clock => q_a[4]~reg0.CLK
clock => q_a[5]~reg0.CLK
clock => q_a[6]~reg0.CLK
clock => q_a[7]~reg0.CLK
clock => ram.CLK0
clock => ram.PORTBCLK0
data_a[0] => ram~18.DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram~17.DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram~16.DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram~15.DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram~14.DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram~13.DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram~12.DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram~11.DATAIN
data_a[7] => ram.DATAIN7
data_b[0] => ram~38.DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram~37.DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram~36.DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram~35.DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram~34.DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram~33.DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram~32.DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram~31.DATAIN
data_b[7] => ram.PORTBDATAIN7
wren_a => ram~39.DATAIN
wren_a => ram.WE
wren_b => ram~19.DATAIN
wren_b => ram.PORTBWE
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral
clk => spi_interface:myspi.sysclk
clk => spi_int~reg0.CLK
clk => reg_data_out[0]~reg0.CLK
clk => reg_data_out[1]~reg0.CLK
clk => reg_data_out[2]~reg0.CLK
clk => reg_data_out[3]~reg0.CLK
clk => reg_data_out[4]~reg0.CLK
clk => reg_data_out[5]~reg0.CLK
clk => reg_data_out[6]~reg0.CLK
clk => reg_data_out[7]~reg0.CLK
clk => reg_data_out[8]~reg0.CLK
clk => reg_data_out[9]~reg0.CLK
clk => reg_data_out[10]~reg0.CLK
clk => reg_data_out[11]~reg0.CLK
clk => reg_data_out[12]~reg0.CLK
clk => reg_data_out[13]~reg0.CLK
clk => reg_data_out[14]~reg0.CLK
clk => reg_data_out[15]~reg0.CLK
clk => gpio_out[0]~reg0.CLK
clk => gpio_out[1]~reg0.CLK
clk => gpio_out[2]~reg0.CLK
clk => gpio_out[3]~reg0.CLK
clk => gpio_out[4]~reg0.CLK
clk => gpio_out[5]~reg0.CLK
clk => gpio_out[6]~reg0.CLK
clk => gpio_out[7]~reg0.CLK
clk => gpio_out[8]~reg0.CLK
clk => gpio_out[9]~reg0.CLK
clk => gpio_out[10]~reg0.CLK
clk => gpio_out[11]~reg0.CLK
clk => gpio_out[12]~reg0.CLK
clk => gpio_out[13]~reg0.CLK
clk => gpio_out[14]~reg0.CLK
clk => gpio_out[15]~reg0.CLK
clk => host_to_spi[0].CLK
clk => host_to_spi[1].CLK
clk => host_to_spi[2].CLK
clk => host_to_spi[3].CLK
clk => host_to_spi[4].CLK
clk => host_to_spi[5].CLK
clk => host_to_spi[6].CLK
clk => host_to_spi[7].CLK
clk => host_to_spi[8].CLK
clk => host_to_spi[9].CLK
clk => host_to_spi[10].CLK
clk => host_to_spi[11].CLK
clk => host_to_spi[12].CLK
clk => host_to_spi[13].CLK
clk => host_to_spi[14].CLK
clk => host_to_spi[15].CLK
clk => spi_wide.CLK
clk => timer_divisor[0].CLK
clk => timer_divisor[1].CLK
clk => timer_divisor[2].CLK
clk => mousesendbyte[0].CLK
clk => mousesendbyte[1].CLK
clk => mousesendbyte[2].CLK
clk => mousesendbyte[3].CLK
clk => mousesendbyte[4].CLK
clk => mousesendbyte[5].CLK
clk => mousesendbyte[6].CLK
clk => mousesendbyte[7].CLK
clk => kbdsendbyte[0].CLK
clk => kbdsendbyte[1].CLK
clk => kbdsendbyte[2].CLK
clk => kbdsendbyte[3].CLK
clk => kbdsendbyte[4].CLK
clk => kbdsendbyte[5].CLK
clk => kbdsendbyte[6].CLK
clk => kbdsendbyte[7].CLK
clk => ser_clock_divisor[0].CLK
clk => ser_clock_divisor[1].CLK
clk => ser_clock_divisor[2].CLK
clk => ser_clock_divisor[3].CLK
clk => ser_clock_divisor[4].CLK
clk => ser_clock_divisor[5].CLK
clk => ser_clock_divisor[6].CLK
clk => ser_clock_divisor[7].CLK
clk => ser_clock_divisor[8].CLK
clk => ser_clock_divisor[9].CLK
clk => ser_clock_divisor[10].CLK
clk => ser_clock_divisor[11].CLK
clk => ser_clock_divisor[12].CLK
clk => ser_clock_divisor[13].CLK
clk => ser_clock_divisor[14].CLK
clk => ser_clock_divisor[15].CLK
clk => ser_txdata[0].CLK
clk => ser_txdata[1].CLK
clk => ser_txdata[2].CLK
clk => ser_txdata[3].CLK
clk => ser_txdata[4].CLK
clk => ser_txdata[5].CLK
clk => ser_txdata[6].CLK
clk => ser_txdata[7].CLK
clk => spi_trigger.CLK
clk => mousesendtrigger.CLK
clk => kbdsendtrigger.CLK
clk => timer_set.CLK
clk => ser_txgo.CLK
clk => reg_dtack~reg0.CLK
clk => hex[0]~reg0.CLK
clk => hex[1]~reg0.CLK
clk => hex[2]~reg0.CLK
clk => hex[3]~reg0.CLK
clk => hex[4]~reg0.CLK
clk => hex[5]~reg0.CLK
clk => hex[6]~reg0.CLK
clk => hex[7]~reg0.CLK
clk => hex[8]~reg0.CLK
clk => hex[9]~reg0.CLK
clk => hex[10]~reg0.CLK
clk => hex[11]~reg0.CLK
clk => hex[12]~reg0.CLK
clk => hex[13]~reg0.CLK
clk => hex[14]~reg0.CLK
clk => hex[15]~reg0.CLK
clk => spi_cs~reg0.CLK
clk => mouserecvreg.CLK
clk => kbdrecvreg.CLK
clk => timer_flags[0].CLK
clk => timer_flags[1].CLK
clk => timer_flags[2].CLK
clk => timer_flags[3].CLK
clk => timer_flags[4].CLK
clk => timer_flags[5].CLK
clk => timer_flags[6].CLK
clk => timer_flags[7].CLK
clk => timer_flags[8].CLK
clk => timer_flags[9].CLK
clk => timer_flags[10].CLK
clk => timer_flags[11].CLK
clk => timer_flags[12].CLK
clk => timer_flags[13].CLK
clk => timer_flags[14].CLK
clk => timer_flags[15].CLK
clk => flags[0].CLK
clk => flags[1].CLK
clk => flags[2].CLK
clk => flags[3].CLK
clk => flags[4].CLK
clk => flags[5].CLK
clk => ps2_int~reg0.CLK
clk => timer_int~reg0.CLK
clk => ser_overrun.CLK
clk => ser_ferr_latched.CLK
clk => ser_ints[0].CLK
clk => ser_ints[1].CLK
clk => uart_int~reg0.CLK
clk => extend_rw.CLK
clk => extend_cycle.CLK
clk => gpio_in_s2[0].CLK
clk => gpio_in_s2[1].CLK
clk => gpio_in_s2[2].CLK
clk => gpio_in_s2[3].CLK
clk => gpio_in_s2[4].CLK
clk => gpio_in_s2[5].CLK
clk => gpio_in_s2[6].CLK
clk => gpio_in_s2[7].CLK
clk => gpio_in_s2[8].CLK
clk => gpio_in_s2[9].CLK
clk => gpio_in_s2[10].CLK
clk => gpio_in_s2[11].CLK
clk => gpio_in_s2[12].CLK
clk => gpio_in_s2[13].CLK
clk => gpio_in_s2[14].CLK
clk => gpio_in_s2[15].CLK
clk => gpio_in_s[0].CLK
clk => gpio_in_s[1].CLK
clk => gpio_in_s[2].CLK
clk => gpio_in_s[3].CLK
clk => gpio_in_s[4].CLK
clk => gpio_in_s[5].CLK
clk => gpio_in_s[6].CLK
clk => gpio_in_s[7].CLK
clk => gpio_in_s[8].CLK
clk => gpio_in_s[9].CLK
clk => gpio_in_s[10].CLK
clk => gpio_in_s[11].CLK
clk => gpio_in_s[12].CLK
clk => gpio_in_s[13].CLK
clk => gpio_in_s[14].CLK
clk => gpio_in_s[15].CLK
clk => req_d.CLK
clk => simple_uart:myuart.clk
clk => cascade_timer:mytimer.clk
clk => io_ps2_com:mykeyboard.clk
clk => io_ps2_com:mymouse.clk
reset => spi_interface:myspi.reset
reset => simple_uart:myuart.reset
reset => cascade_timer:mytimer.reset
reset => io_ps2_com:mykeyboard.reset
reset => io_ps2_com:mymouse.reset
reset => hex[0]~reg0.ACLR
reset => hex[1]~reg0.ACLR
reset => hex[2]~reg0.ACLR
reset => hex[3]~reg0.ACLR
reset => hex[4]~reg0.ACLR
reset => hex[5]~reg0.ACLR
reset => hex[6]~reg0.ACLR
reset => hex[7]~reg0.ACLR
reset => hex[8]~reg0.ACLR
reset => hex[9]~reg0.ACLR
reset => hex[10]~reg0.ACLR
reset => hex[11]~reg0.ACLR
reset => hex[12]~reg0.ACLR
reset => hex[13]~reg0.ACLR
reset => hex[14]~reg0.ACLR
reset => hex[15]~reg0.ACLR
reset => spi_cs~reg0.PRESET
reset => mouserecvreg.ACLR
reset => kbdrecvreg.ACLR
reset => timer_flags[0].ACLR
reset => timer_flags[1].ACLR
reset => timer_flags[2].ACLR
reset => timer_flags[3].ACLR
reset => timer_flags[4].ACLR
reset => timer_flags[5].ACLR
reset => timer_flags[6].ACLR
reset => timer_flags[7].ACLR
reset => timer_flags[8].ACLR
reset => timer_flags[9].ACLR
reset => timer_flags[10].ACLR
reset => timer_flags[11].ACLR
reset => timer_flags[12].ACLR
reset => timer_flags[13].ACLR
reset => timer_flags[14].ACLR
reset => timer_flags[15].ACLR
reset => flags[0].PRESET
reset => flags[1].PRESET
reset => flags[2].ACLR
reset => flags[3].ACLR
reset => flags[4].ACLR
reset => flags[5].ACLR
reset => ps2_int~reg0.ACLR
reset => timer_int~reg0.ACLR
reset => ser_overrun.ACLR
reset => ser_ferr_latched.ACLR
reset => ser_ints[0].ACLR
reset => ser_ints[1].ACLR
reset => uart_int~reg0.ACLR
reset => extend_rw.PRESET
reset => extend_cycle.ACLR
reset => spi_int~reg0.ENA
reset => reg_dtack~reg0.ENA
reset => ser_txgo.ENA
reset => timer_set.ENA
reset => kbdsendtrigger.ENA
reset => mousesendtrigger.ENA
reset => spi_trigger.ENA
reset => ser_txdata[7].ENA
reset => ser_txdata[6].ENA
reset => ser_txdata[5].ENA
reset => ser_txdata[4].ENA
reset => ser_txdata[3].ENA
reset => ser_txdata[2].ENA
reset => ser_txdata[1].ENA
reset => ser_txdata[0].ENA
reset => ser_clock_divisor[15].ENA
reset => ser_clock_divisor[14].ENA
reset => ser_clock_divisor[13].ENA
reset => ser_clock_divisor[12].ENA
reset => ser_clock_divisor[11].ENA
reset => ser_clock_divisor[10].ENA
reset => ser_clock_divisor[9].ENA
reset => ser_clock_divisor[8].ENA
reset => ser_clock_divisor[7].ENA
reset => ser_clock_divisor[6].ENA
reset => ser_clock_divisor[5].ENA
reset => ser_clock_divisor[4].ENA
reset => ser_clock_divisor[3].ENA
reset => ser_clock_divisor[2].ENA
reset => ser_clock_divisor[1].ENA
reset => ser_clock_divisor[0].ENA
reset => kbdsendbyte[7].ENA
reset => kbdsendbyte[6].ENA
reset => kbdsendbyte[5].ENA
reset => kbdsendbyte[4].ENA
reset => kbdsendbyte[3].ENA
reset => kbdsendbyte[2].ENA
reset => kbdsendbyte[1].ENA
reset => kbdsendbyte[0].ENA
reset => mousesendbyte[7].ENA
reset => mousesendbyte[6].ENA
reset => mousesendbyte[5].ENA
reset => mousesendbyte[4].ENA
reset => mousesendbyte[3].ENA
reset => mousesendbyte[2].ENA
reset => mousesendbyte[1].ENA
reset => mousesendbyte[0].ENA
reset => timer_divisor[2].ENA
reset => timer_divisor[1].ENA
reset => timer_divisor[0].ENA
reset => spi_wide.ENA
reset => host_to_spi[15].ENA
reset => host_to_spi[14].ENA
reset => host_to_spi[13].ENA
reset => host_to_spi[12].ENA
reset => host_to_spi[11].ENA
reset => host_to_spi[10].ENA
reset => host_to_spi[9].ENA
reset => host_to_spi[8].ENA
reset => host_to_spi[7].ENA
reset => host_to_spi[6].ENA
reset => host_to_spi[5].ENA
reset => host_to_spi[4].ENA
reset => host_to_spi[3].ENA
reset => host_to_spi[2].ENA
reset => host_to_spi[1].ENA
reset => host_to_spi[0].ENA
reset => gpio_out[15]~reg0.ENA
reset => gpio_out[14]~reg0.ENA
reset => gpio_out[13]~reg0.ENA
reset => gpio_out[12]~reg0.ENA
reset => gpio_out[11]~reg0.ENA
reset => gpio_out[10]~reg0.ENA
reset => gpio_out[9]~reg0.ENA
reset => gpio_out[8]~reg0.ENA
reset => gpio_out[7]~reg0.ENA
reset => gpio_out[6]~reg0.ENA
reset => gpio_out[5]~reg0.ENA
reset => gpio_out[4]~reg0.ENA
reset => gpio_out[3]~reg0.ENA
reset => gpio_out[2]~reg0.ENA
reset => gpio_out[1]~reg0.ENA
reset => gpio_out[0]~reg0.ENA
reset => reg_data_out[15]~reg0.ENA
reset => reg_data_out[14]~reg0.ENA
reset => reg_data_out[13]~reg0.ENA
reset => reg_data_out[12]~reg0.ENA
reset => reg_data_out[11]~reg0.ENA
reset => reg_data_out[10]~reg0.ENA
reset => reg_data_out[9]~reg0.ENA
reset => reg_data_out[8]~reg0.ENA
reset => reg_data_out[7]~reg0.ENA
reset => reg_data_out[6]~reg0.ENA
reset => reg_data_out[5]~reg0.ENA
reset => reg_data_out[4]~reg0.ENA
reset => reg_data_out[3]~reg0.ENA
reset => reg_data_out[2]~reg0.ENA
reset => reg_data_out[1]~reg0.ENA
reset => reg_data_out[0]~reg0.ENA
reg_addr_in[0] => Equal0.IN23
reg_addr_in[0] => Equal1.IN23
reg_addr_in[0] => Equal2.IN23
reg_addr_in[0] => Equal3.IN23
reg_addr_in[0] => Equal4.IN23
reg_addr_in[0] => Equal5.IN23
reg_addr_in[0] => Equal6.IN23
reg_addr_in[0] => Equal7.IN23
reg_addr_in[0] => Equal8.IN23
reg_addr_in[0] => Equal9.IN23
reg_addr_in[0] => Equal10.IN23
reg_addr_in[0] => Equal11.IN23
reg_addr_in[0] => Equal12.IN23
reg_addr_in[0] => Equal13.IN23
reg_addr_in[0] => Equal14.IN23
reg_addr_in[0] => Equal15.IN23
reg_addr_in[0] => Equal16.IN23
reg_addr_in[0] => Equal17.IN23
reg_addr_in[0] => Equal18.IN23
reg_addr_in[0] => Equal19.IN23
reg_addr_in[0] => Equal20.IN23
reg_addr_in[0] => Equal21.IN23
reg_addr_in[1] => Equal0.IN22
reg_addr_in[1] => Equal1.IN22
reg_addr_in[1] => Equal2.IN22
reg_addr_in[1] => Equal3.IN22
reg_addr_in[1] => Equal4.IN22
reg_addr_in[1] => Equal5.IN22
reg_addr_in[1] => Equal6.IN22
reg_addr_in[1] => Equal7.IN22
reg_addr_in[1] => Equal8.IN22
reg_addr_in[1] => Equal9.IN22
reg_addr_in[1] => Equal10.IN22
reg_addr_in[1] => Equal11.IN22
reg_addr_in[1] => Equal12.IN22
reg_addr_in[1] => Equal13.IN22
reg_addr_in[1] => Equal14.IN22
reg_addr_in[1] => Equal15.IN22
reg_addr_in[1] => Equal16.IN22
reg_addr_in[1] => Equal17.IN22
reg_addr_in[1] => Equal18.IN22
reg_addr_in[1] => Equal19.IN22
reg_addr_in[1] => Equal20.IN22
reg_addr_in[1] => Equal21.IN22
reg_addr_in[2] => Equal0.IN21
reg_addr_in[2] => Equal1.IN21
reg_addr_in[2] => Equal2.IN21
reg_addr_in[2] => Equal3.IN21
reg_addr_in[2] => Equal4.IN21
reg_addr_in[2] => Equal5.IN21
reg_addr_in[2] => Equal6.IN21
reg_addr_in[2] => Equal7.IN21
reg_addr_in[2] => Equal8.IN21
reg_addr_in[2] => Equal9.IN21
reg_addr_in[2] => Equal10.IN21
reg_addr_in[2] => Equal11.IN21
reg_addr_in[2] => Equal12.IN21
reg_addr_in[2] => Equal13.IN21
reg_addr_in[2] => Equal14.IN21
reg_addr_in[2] => Equal15.IN21
reg_addr_in[2] => Equal16.IN21
reg_addr_in[2] => Equal17.IN21
reg_addr_in[2] => Equal18.IN21
reg_addr_in[2] => Equal19.IN21
reg_addr_in[2] => Equal20.IN21
reg_addr_in[2] => Equal21.IN21
reg_addr_in[3] => Equal0.IN20
reg_addr_in[3] => Equal1.IN20
reg_addr_in[3] => Equal2.IN20
reg_addr_in[3] => Equal3.IN20
reg_addr_in[3] => Equal4.IN20
reg_addr_in[3] => Equal5.IN20
reg_addr_in[3] => Equal6.IN20
reg_addr_in[3] => Equal7.IN20
reg_addr_in[3] => Equal8.IN20
reg_addr_in[3] => Equal9.IN20
reg_addr_in[3] => Equal10.IN20
reg_addr_in[3] => Equal11.IN20
reg_addr_in[3] => Equal12.IN20
reg_addr_in[3] => Equal13.IN20
reg_addr_in[3] => Equal14.IN20
reg_addr_in[3] => Equal15.IN20
reg_addr_in[3] => Equal16.IN20
reg_addr_in[3] => Equal17.IN20
reg_addr_in[3] => Equal18.IN20
reg_addr_in[3] => Equal19.IN20
reg_addr_in[3] => Equal20.IN20
reg_addr_in[3] => Equal21.IN20
reg_addr_in[4] => Equal0.IN19
reg_addr_in[4] => Equal1.IN19
reg_addr_in[4] => Equal2.IN19
reg_addr_in[4] => Equal3.IN19
reg_addr_in[4] => Equal4.IN19
reg_addr_in[4] => Equal5.IN19
reg_addr_in[4] => Equal6.IN19
reg_addr_in[4] => Equal7.IN19
reg_addr_in[4] => Equal8.IN19
reg_addr_in[4] => Equal9.IN19
reg_addr_in[4] => Equal10.IN19
reg_addr_in[4] => Equal11.IN19
reg_addr_in[4] => Equal12.IN19
reg_addr_in[4] => Equal13.IN19
reg_addr_in[4] => Equal14.IN19
reg_addr_in[4] => Equal15.IN19
reg_addr_in[4] => Equal16.IN19
reg_addr_in[4] => Equal17.IN19
reg_addr_in[4] => Equal18.IN19
reg_addr_in[4] => Equal19.IN19
reg_addr_in[4] => Equal20.IN19
reg_addr_in[4] => Equal21.IN19
reg_addr_in[5] => Equal0.IN18
reg_addr_in[5] => Equal1.IN18
reg_addr_in[5] => Equal2.IN18
reg_addr_in[5] => Equal3.IN18
reg_addr_in[5] => Equal4.IN18
reg_addr_in[5] => Equal5.IN18
reg_addr_in[5] => Equal6.IN18
reg_addr_in[5] => Equal7.IN18
reg_addr_in[5] => Equal8.IN18
reg_addr_in[5] => Equal9.IN18
reg_addr_in[5] => Equal10.IN18
reg_addr_in[5] => Equal11.IN18
reg_addr_in[5] => Equal12.IN18
reg_addr_in[5] => Equal13.IN18
reg_addr_in[5] => Equal14.IN18
reg_addr_in[5] => Equal15.IN18
reg_addr_in[5] => Equal16.IN18
reg_addr_in[5] => Equal17.IN18
reg_addr_in[5] => Equal18.IN18
reg_addr_in[5] => Equal19.IN18
reg_addr_in[5] => Equal20.IN18
reg_addr_in[5] => Equal21.IN18
reg_addr_in[6] => Equal0.IN17
reg_addr_in[6] => Equal1.IN17
reg_addr_in[6] => Equal2.IN17
reg_addr_in[6] => Equal3.IN17
reg_addr_in[6] => Equal4.IN17
reg_addr_in[6] => Equal5.IN17
reg_addr_in[6] => Equal6.IN17
reg_addr_in[6] => Equal7.IN17
reg_addr_in[6] => Equal8.IN17
reg_addr_in[6] => Equal9.IN17
reg_addr_in[6] => Equal10.IN17
reg_addr_in[6] => Equal11.IN17
reg_addr_in[6] => Equal12.IN17
reg_addr_in[6] => Equal13.IN17
reg_addr_in[6] => Equal14.IN17
reg_addr_in[6] => Equal15.IN17
reg_addr_in[6] => Equal16.IN17
reg_addr_in[6] => Equal17.IN17
reg_addr_in[6] => Equal18.IN17
reg_addr_in[6] => Equal19.IN17
reg_addr_in[6] => Equal20.IN17
reg_addr_in[6] => Equal21.IN17
reg_addr_in[7] => Equal0.IN16
reg_addr_in[7] => Equal1.IN16
reg_addr_in[7] => Equal2.IN16
reg_addr_in[7] => Equal3.IN16
reg_addr_in[7] => Equal4.IN16
reg_addr_in[7] => Equal5.IN16
reg_addr_in[7] => Equal6.IN16
reg_addr_in[7] => Equal7.IN16
reg_addr_in[7] => Equal8.IN16
reg_addr_in[7] => Equal9.IN16
reg_addr_in[7] => Equal10.IN16
reg_addr_in[7] => Equal11.IN16
reg_addr_in[7] => Equal12.IN16
reg_addr_in[7] => Equal13.IN16
reg_addr_in[7] => Equal14.IN16
reg_addr_in[7] => Equal15.IN16
reg_addr_in[7] => Equal16.IN16
reg_addr_in[7] => Equal17.IN16
reg_addr_in[7] => Equal18.IN16
reg_addr_in[7] => Equal19.IN16
reg_addr_in[7] => Equal20.IN16
reg_addr_in[7] => Equal21.IN16
reg_addr_in[8] => Equal0.IN15
reg_addr_in[8] => Equal1.IN15
reg_addr_in[8] => Equal2.IN15
reg_addr_in[8] => Equal3.IN15
reg_addr_in[8] => Equal4.IN15
reg_addr_in[8] => Equal5.IN15
reg_addr_in[8] => Equal6.IN15
reg_addr_in[8] => Equal7.IN15
reg_addr_in[8] => Equal8.IN15
reg_addr_in[8] => Equal9.IN15
reg_addr_in[8] => Equal10.IN15
reg_addr_in[8] => Equal11.IN15
reg_addr_in[8] => Equal12.IN15
reg_addr_in[8] => Equal13.IN15
reg_addr_in[8] => Equal14.IN15
reg_addr_in[8] => Equal15.IN15
reg_addr_in[8] => Equal16.IN15
reg_addr_in[8] => Equal17.IN15
reg_addr_in[8] => Equal18.IN15
reg_addr_in[8] => Equal19.IN15
reg_addr_in[8] => Equal20.IN15
reg_addr_in[8] => Equal21.IN15
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => reg_data_out.OUTPUTSELECT
reg_addr_in[8] => ser_ints.OUTPUTSELECT
reg_addr_in[8] => ser_ints.OUTPUTSELECT
reg_addr_in[8] => ser_ferr_latched.OUTPUTSELECT
reg_addr_in[8] => ser_overrun.OUTPUTSELECT
reg_addr_in[8] => kbdrecvreg.OUTPUTSELECT
reg_addr_in[8] => mouserecvreg.OUTPUTSELECT
reg_addr_in[8] => reg_dtack.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => host_to_spi.OUTPUTSELECT
reg_addr_in[8] => spi_wide.OUTPUTSELECT
reg_addr_in[8] => spi_trigger.OUTPUTSELECT
reg_addr_in[9] => Equal0.IN14
reg_addr_in[9] => Equal1.IN14
reg_addr_in[9] => Equal2.IN14
reg_addr_in[9] => Equal3.IN14
reg_addr_in[9] => Equal4.IN14
reg_addr_in[9] => Equal5.IN14
reg_addr_in[9] => Equal6.IN14
reg_addr_in[9] => Equal7.IN14
reg_addr_in[9] => Equal8.IN14
reg_addr_in[9] => Equal9.IN14
reg_addr_in[9] => Equal10.IN14
reg_addr_in[9] => Equal11.IN14
reg_addr_in[9] => Equal12.IN14
reg_addr_in[9] => Equal13.IN14
reg_addr_in[9] => Equal14.IN14
reg_addr_in[9] => Equal15.IN14
reg_addr_in[9] => Equal16.IN14
reg_addr_in[9] => Equal17.IN14
reg_addr_in[9] => Equal18.IN14
reg_addr_in[9] => Equal19.IN14
reg_addr_in[9] => Equal20.IN14
reg_addr_in[9] => Equal21.IN14
reg_addr_in[10] => Equal0.IN13
reg_addr_in[10] => Equal1.IN13
reg_addr_in[10] => Equal2.IN13
reg_addr_in[10] => Equal3.IN13
reg_addr_in[10] => Equal4.IN13
reg_addr_in[10] => Equal5.IN13
reg_addr_in[10] => Equal6.IN13
reg_addr_in[10] => Equal7.IN13
reg_addr_in[10] => Equal8.IN13
reg_addr_in[10] => Equal9.IN13
reg_addr_in[10] => Equal10.IN13
reg_addr_in[10] => Equal11.IN13
reg_addr_in[10] => Equal12.IN13
reg_addr_in[10] => Equal13.IN13
reg_addr_in[10] => Equal14.IN13
reg_addr_in[10] => Equal15.IN13
reg_addr_in[10] => Equal16.IN13
reg_addr_in[10] => Equal17.IN13
reg_addr_in[10] => Equal18.IN13
reg_addr_in[10] => Equal19.IN13
reg_addr_in[10] => Equal20.IN13
reg_addr_in[10] => Equal21.IN13
reg_addr_in[11] => Equal0.IN12
reg_addr_in[11] => Equal1.IN12
reg_addr_in[11] => Equal2.IN12
reg_addr_in[11] => Equal3.IN12
reg_addr_in[11] => Equal4.IN12
reg_addr_in[11] => Equal5.IN12
reg_addr_in[11] => Equal6.IN12
reg_addr_in[11] => Equal7.IN12
reg_addr_in[11] => Equal8.IN12
reg_addr_in[11] => Equal9.IN12
reg_addr_in[11] => Equal10.IN12
reg_addr_in[11] => Equal11.IN12
reg_addr_in[11] => Equal12.IN12
reg_addr_in[11] => Equal13.IN12
reg_addr_in[11] => Equal14.IN12
reg_addr_in[11] => Equal15.IN12
reg_addr_in[11] => Equal16.IN12
reg_addr_in[11] => Equal17.IN12
reg_addr_in[11] => Equal18.IN12
reg_addr_in[11] => Equal19.IN12
reg_addr_in[11] => Equal20.IN12
reg_addr_in[11] => Equal21.IN12
reg_data_in[0] => ser_txdata.DATAB
reg_data_in[0] => host_to_spi.DATAA
reg_data_in[0] => ser_clock_divisor.DATAB
reg_data_in[0] => flags.DATAB
reg_data_in[0] => hex.DATAB
reg_data_in[0] => kbdsendbyte.DATAB
reg_data_in[0] => mousesendbyte.DATAB
reg_data_in[0] => Selector20.IN4
reg_data_in[0] => gpio_out.DATAB
reg_data_in[0] => cascade_timer:mytimer.divin[0]
reg_data_in[0] => spi_cs.DATAB
reg_data_in[1] => ser_txdata.DATAB
reg_data_in[1] => host_to_spi.DATAA
reg_data_in[1] => ser_clock_divisor.DATAB
reg_data_in[1] => flags.DATAB
reg_data_in[1] => hex.DATAB
reg_data_in[1] => kbdsendbyte.DATAB
reg_data_in[1] => mousesendbyte.DATAB
reg_data_in[1] => Selector19.IN4
reg_data_in[1] => gpio_out.DATAB
reg_data_in[1] => cascade_timer:mytimer.divin[1]
reg_data_in[2] => ser_txdata.DATAB
reg_data_in[2] => host_to_spi.DATAA
reg_data_in[2] => ser_clock_divisor.DATAB
reg_data_in[2] => flags.DATAB
reg_data_in[2] => hex.DATAB
reg_data_in[2] => kbdsendbyte.DATAB
reg_data_in[2] => mousesendbyte.DATAB
reg_data_in[2] => Selector18.IN4
reg_data_in[2] => gpio_out.DATAB
reg_data_in[2] => cascade_timer:mytimer.divin[2]
reg_data_in[3] => ser_txdata.DATAB
reg_data_in[3] => host_to_spi.DATAA
reg_data_in[3] => ser_clock_divisor.DATAB
reg_data_in[3] => flags.DATAB
reg_data_in[3] => hex.DATAB
reg_data_in[3] => kbdsendbyte.DATAB
reg_data_in[3] => mousesendbyte.DATAB
reg_data_in[3] => Selector17.IN4
reg_data_in[3] => gpio_out.DATAB
reg_data_in[3] => cascade_timer:mytimer.divin[3]
reg_data_in[4] => ser_txdata.DATAB
reg_data_in[4] => host_to_spi.DATAA
reg_data_in[4] => ser_clock_divisor.DATAB
reg_data_in[4] => flags.DATAB
reg_data_in[4] => hex.DATAB
reg_data_in[4] => kbdsendbyte.DATAB
reg_data_in[4] => mousesendbyte.DATAB
reg_data_in[4] => Selector16.IN4
reg_data_in[4] => gpio_out.DATAB
reg_data_in[4] => cascade_timer:mytimer.divin[4]
reg_data_in[5] => ser_txdata.DATAB
reg_data_in[5] => host_to_spi.DATAA
reg_data_in[5] => ser_clock_divisor.DATAB
reg_data_in[5] => flags.DATAB
reg_data_in[5] => hex.DATAB
reg_data_in[5] => kbdsendbyte.DATAB
reg_data_in[5] => mousesendbyte.DATAB
reg_data_in[5] => Selector15.IN4
reg_data_in[5] => gpio_out.DATAB
reg_data_in[5] => cascade_timer:mytimer.divin[5]
reg_data_in[6] => ser_txdata.DATAB
reg_data_in[6] => host_to_spi.DATAA
reg_data_in[6] => ser_clock_divisor.DATAB
reg_data_in[6] => hex.DATAB
reg_data_in[6] => kbdsendbyte.DATAB
reg_data_in[6] => mousesendbyte.DATAB
reg_data_in[6] => Selector14.IN4
reg_data_in[6] => gpio_out.DATAB
reg_data_in[6] => cascade_timer:mytimer.divin[6]
reg_data_in[7] => ser_txdata.DATAB
reg_data_in[7] => host_to_spi.DATAA
reg_data_in[7] => ser_clock_divisor.DATAB
reg_data_in[7] => hex.DATAB
reg_data_in[7] => kbdsendbyte.DATAB
reg_data_in[7] => mousesendbyte.DATAB
reg_data_in[7] => Selector13.IN4
reg_data_in[7] => gpio_out.DATAB
reg_data_in[7] => cascade_timer:mytimer.divin[7]
reg_data_in[8] => host_to_spi.DATAA
reg_data_in[8] => ser_clock_divisor.DATAB
reg_data_in[8] => hex.DATAB
reg_data_in[8] => timer_flags.DATAB
reg_data_in[8] => Selector12.IN4
reg_data_in[8] => gpio_out.DATAB
reg_data_in[8] => cascade_timer:mytimer.divin[8]
reg_data_in[9] => host_to_spi.DATAA
reg_data_in[9] => ser_clock_divisor.DATAB
reg_data_in[9] => hex.DATAB
reg_data_in[9] => timer_flags.DATAB
reg_data_in[9] => Selector11.IN4
reg_data_in[9] => gpio_out.DATAB
reg_data_in[9] => cascade_timer:mytimer.divin[9]
reg_data_in[10] => host_to_spi.DATAA
reg_data_in[10] => ser_clock_divisor.DATAB
reg_data_in[10] => hex.DATAB
reg_data_in[10] => timer_flags.DATAB
reg_data_in[10] => Selector10.IN4
reg_data_in[10] => gpio_out.DATAB
reg_data_in[10] => cascade_timer:mytimer.divin[10]
reg_data_in[11] => host_to_spi.DATAA
reg_data_in[11] => ser_clock_divisor.DATAB
reg_data_in[11] => hex.DATAB
reg_data_in[11] => timer_flags.DATAB
reg_data_in[11] => Selector9.IN4
reg_data_in[11] => gpio_out.DATAB
reg_data_in[11] => cascade_timer:mytimer.divin[11]
reg_data_in[12] => host_to_spi.DATAA
reg_data_in[12] => ser_clock_divisor.DATAB
reg_data_in[12] => hex.DATAB
reg_data_in[12] => timer_flags.DATAB
reg_data_in[12] => Selector8.IN4
reg_data_in[12] => gpio_out.DATAB
reg_data_in[12] => cascade_timer:mytimer.divin[12]
reg_data_in[13] => host_to_spi.DATAA
reg_data_in[13] => ser_clock_divisor.DATAB
reg_data_in[13] => hex.DATAB
reg_data_in[13] => timer_flags.DATAB
reg_data_in[13] => Selector7.IN4
reg_data_in[13] => gpio_out.DATAB
reg_data_in[13] => cascade_timer:mytimer.divin[13]
reg_data_in[14] => host_to_spi.DATAA
reg_data_in[14] => ser_clock_divisor.DATAB
reg_data_in[14] => hex.DATAB
reg_data_in[14] => timer_flags.DATAB
reg_data_in[14] => Selector6.IN4
reg_data_in[14] => gpio_out.DATAB
reg_data_in[14] => cascade_timer:mytimer.divin[14]
reg_data_in[15] => host_to_spi.DATAA
reg_data_in[15] => ser_clock_divisor.DATAB
reg_data_in[15] => hex.DATAB
reg_data_in[15] => timer_flags.DATAB
reg_data_in[15] => Selector5.IN4
reg_data_in[15] => gpio_out.DATAB
reg_data_in[15] => cascade_timer:mytimer.divin[15]
reg_data_out[0] <= reg_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rw => process_2.IN1
reg_uds => ~NO_FANOUT~
reg_lds => ~NO_FANOUT~
reg_dtack <= reg_dtack~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_req => req_e.IN1
reg_req => req_d.DATAIN
uart_int <= uart_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_int <= timer_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_int <= ps2_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_int <= spi_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rxd => simple_uart:myuart.rxd
uart_txd <= simple_uart:myuart.txd
ps2k_clk_in => io_ps2_com:mykeyboard.ps2_clk_in
ps2k_dat_in => io_ps2_com:mykeyboard.ps2_dat_in
ps2k_clk_out <= io_ps2_com:mykeyboard.ps2_clk_out
ps2k_dat_out <= io_ps2_com:mykeyboard.ps2_dat_out
ps2m_clk_in => io_ps2_com:mymouse.ps2_clk_in
ps2m_dat_in => io_ps2_com:mymouse.ps2_dat_in
ps2m_clk_out <= io_ps2_com:mymouse.ps2_clk_out
ps2m_dat_out <= io_ps2_com:mymouse.ps2_dat_out
spi_cs <= spi_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso => spi_interface:myspi.miso
mosi <= spi_interface:myspi.mosi
spiclk_out <= spi_interface:myspi.spiclk_out
gpio_out[0] <= gpio_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[1] <= gpio_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[2] <= gpio_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[3] <= gpio_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[4] <= gpio_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[5] <= gpio_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[6] <= gpio_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[7] <= gpio_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[8] <= gpio_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[9] <= gpio_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[10] <= gpio_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[11] <= gpio_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[12] <= gpio_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[13] <= gpio_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[14] <= gpio_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_out[15] <= gpio_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gpio_in[0] => Selector36.IN13
gpio_in[0] => gpio_in_s2[0].DATAIN
gpio_in[1] => Selector35.IN13
gpio_in[1] => gpio_in_s2[1].DATAIN
gpio_in[2] => Selector34.IN11
gpio_in[2] => gpio_in_s2[2].DATAIN
gpio_in[3] => Selector33.IN13
gpio_in[3] => gpio_in_s2[3].DATAIN
gpio_in[4] => Selector32.IN13
gpio_in[4] => gpio_in_s2[4].DATAIN
gpio_in[5] => Selector31.IN13
gpio_in[5] => gpio_in_s2[5].DATAIN
gpio_in[6] => Selector30.IN12
gpio_in[6] => gpio_in_s2[6].DATAIN
gpio_in[7] => Selector29.IN12
gpio_in[7] => gpio_in_s2[7].DATAIN
gpio_in[8] => Selector28.IN10
gpio_in[8] => gpio_in_s2[8].DATAIN
gpio_in[9] => Selector27.IN10
gpio_in[9] => gpio_in_s2[9].DATAIN
gpio_in[10] => Selector26.IN12
gpio_in[10] => gpio_in_s2[10].DATAIN
gpio_in[11] => Selector25.IN10
gpio_in[11] => gpio_in_s2[11].DATAIN
gpio_in[12] => Selector24.IN8
gpio_in[12] => gpio_in_s2[12].DATAIN
gpio_in[13] => Selector23.IN7
gpio_in[13] => gpio_in_s2[13].DATAIN
gpio_in[14] => Selector22.IN7
gpio_in[14] => gpio_in_s2[14].DATAIN
gpio_in[15] => Selector21.IN8
gpio_in[15] => gpio_in_s2[15].DATAIN
hex[0] <= hex[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= hex[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= hex[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= hex[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= hex[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= hex[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= hex[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[7] <= hex[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[8] <= hex[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[9] <= hex[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[10] <= hex[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[11] <= hex[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[12] <= hex[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[13] <= hex[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[14] <= hex[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[15] <= hex[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bootrom_overlay <= flags[0].DB_MAX_OUTPUT_PORT_TYPE
bootram_overlay <= flags[1].DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi
sysclk => sd_in_shift[0].CLK
sysclk => sd_in_shift[1].CLK
sysclk => sd_in_shift[2].CLK
sysclk => sd_in_shift[3].CLK
sysclk => sd_in_shift[4].CLK
sysclk => sd_in_shift[5].CLK
sysclk => sd_in_shift[6].CLK
sysclk => sd_in_shift[7].CLK
sysclk => sd_in_shift[8].CLK
sysclk => sd_in_shift[9].CLK
sysclk => sd_in_shift[10].CLK
sysclk => sd_in_shift[11].CLK
sysclk => sd_in_shift[12].CLK
sysclk => sd_in_shift[13].CLK
sysclk => sd_in_shift[14].CLK
sysclk => sd_in_shift[15].CLK
sysclk => spi_to_host[0]~reg0.CLK
sysclk => spi_to_host[1]~reg0.CLK
sysclk => spi_to_host[2]~reg0.CLK
sysclk => spi_to_host[3]~reg0.CLK
sysclk => spi_to_host[4]~reg0.CLK
sysclk => spi_to_host[5]~reg0.CLK
sysclk => spi_to_host[6]~reg0.CLK
sysclk => spi_to_host[7]~reg0.CLK
sysclk => spi_to_host[8]~reg0.CLK
sysclk => spi_to_host[9]~reg0.CLK
sysclk => spi_to_host[10]~reg0.CLK
sysclk => spi_to_host[11]~reg0.CLK
sysclk => spi_to_host[12]~reg0.CLK
sysclk => spi_to_host[13]~reg0.CLK
sysclk => spi_to_host[14]~reg0.CLK
sysclk => spi_to_host[15]~reg0.CLK
sysclk => sd_out[0].CLK
sysclk => sd_out[1].CLK
sysclk => sd_out[2].CLK
sysclk => sd_out[3].CLK
sysclk => sd_out[4].CLK
sysclk => sd_out[5].CLK
sysclk => sd_out[6].CLK
sysclk => sd_out[7].CLK
sysclk => sd_out[8].CLK
sysclk => sd_out[9].CLK
sysclk => sd_out[10].CLK
sysclk => sd_out[11].CLK
sysclk => sd_out[12].CLK
sysclk => sd_out[13].CLK
sysclk => sd_out[14].CLK
sysclk => sd_out[15].CLK
sysclk => sck.CLK
sysclk => shiftcnt[0].CLK
sysclk => shiftcnt[1].CLK
sysclk => shiftcnt[2].CLK
sysclk => shiftcnt[3].CLK
sysclk => shiftcnt[4].CLK
sysclk => shiftcnt[5].CLK
sysclk => shiftcnt[6].CLK
sysclk => shiftcnt[7].CLK
sysclk => shiftcnt[8].CLK
sysclk => shiftcnt[9].CLK
sysclk => shiftcnt[10].CLK
sysclk => shiftcnt[11].CLK
sysclk => shiftcnt[12].CLK
sysclk => shiftcnt[13].CLK
reset => spi_to_host[0]~reg0.ACLR
reset => spi_to_host[1]~reg0.ACLR
reset => spi_to_host[2]~reg0.ACLR
reset => spi_to_host[3]~reg0.ACLR
reset => spi_to_host[4]~reg0.ACLR
reset => spi_to_host[5]~reg0.ACLR
reset => spi_to_host[6]~reg0.ACLR
reset => spi_to_host[7]~reg0.ACLR
reset => spi_to_host[8]~reg0.ACLR
reset => spi_to_host[9]~reg0.ACLR
reset => spi_to_host[10]~reg0.ACLR
reset => spi_to_host[11]~reg0.ACLR
reset => spi_to_host[12]~reg0.ACLR
reset => spi_to_host[13]~reg0.ACLR
reset => spi_to_host[14]~reg0.ACLR
reset => spi_to_host[15]~reg0.ACLR
reset => sd_out[0].ACLR
reset => sd_out[1].ACLR
reset => sd_out[2].ACLR
reset => sd_out[3].ACLR
reset => sd_out[4].ACLR
reset => sd_out[5].ACLR
reset => sd_out[6].ACLR
reset => sd_out[7].ACLR
reset => sd_out[8].ACLR
reset => sd_out[9].ACLR
reset => sd_out[10].ACLR
reset => sd_out[11].ACLR
reset => sd_out[12].ACLR
reset => sd_out[13].ACLR
reset => sd_out[14].ACLR
reset => sd_out[15].ACLR
reset => sck.ACLR
reset => shiftcnt[0].ACLR
reset => shiftcnt[1].ACLR
reset => shiftcnt[2].ACLR
reset => shiftcnt[3].ACLR
reset => shiftcnt[4].ACLR
reset => shiftcnt[5].ACLR
reset => shiftcnt[6].ACLR
reset => shiftcnt[7].ACLR
reset => shiftcnt[8].ACLR
reset => shiftcnt[9].ACLR
reset => shiftcnt[10].ACLR
reset => shiftcnt[11].ACLR
reset => shiftcnt[12].ACLR
reset => shiftcnt[13].ACLR
reset => sd_in_shift[0].ENA
reset => sd_in_shift[15].ENA
reset => sd_in_shift[14].ENA
reset => sd_in_shift[13].ENA
reset => sd_in_shift[12].ENA
reset => sd_in_shift[11].ENA
reset => sd_in_shift[10].ENA
reset => sd_in_shift[9].ENA
reset => sd_in_shift[8].ENA
reset => sd_in_shift[7].ENA
reset => sd_in_shift[6].ENA
reset => sd_in_shift[5].ENA
reset => sd_in_shift[4].ENA
reset => sd_in_shift[3].ENA
reset => sd_in_shift[2].ENA
reset => sd_in_shift[1].ENA
spiclk_in => process_0.IN1
host_to_spi[0] => sd_out.DATAB
host_to_spi[1] => sd_out.DATAB
host_to_spi[2] => sd_out.DATAB
host_to_spi[3] => sd_out.DATAB
host_to_spi[4] => sd_out.DATAB
host_to_spi[5] => sd_out.DATAB
host_to_spi[6] => sd_out.DATAB
host_to_spi[7] => sd_out.DATAB
host_to_spi[8] => ~NO_FANOUT~
host_to_spi[9] => ~NO_FANOUT~
host_to_spi[10] => ~NO_FANOUT~
host_to_spi[11] => ~NO_FANOUT~
host_to_spi[12] => ~NO_FANOUT~
host_to_spi[13] => ~NO_FANOUT~
host_to_spi[14] => ~NO_FANOUT~
host_to_spi[15] => ~NO_FANOUT~
spi_to_host[0] <= spi_to_host[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[1] <= spi_to_host[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[2] <= spi_to_host[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[3] <= spi_to_host[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[4] <= spi_to_host[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[5] <= spi_to_host[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[6] <= spi_to_host[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[7] <= spi_to_host[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[8] <= spi_to_host[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[9] <= spi_to_host[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[10] <= spi_to_host[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[11] <= spi_to_host[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[12] <= spi_to_host[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[13] <= spi_to_host[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[14] <= spi_to_host[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[15] <= spi_to_host[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wide => shiftcnt.DATAB
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sd_out.OUTPUTSELECT
trigger => sck.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_in_shift.OUTPUTSELECT
trigger => sd_out[0].ENA
trigger => spi_to_host[15]~reg0.ENA
trigger => spi_to_host[14]~reg0.ENA
trigger => spi_to_host[13]~reg0.ENA
trigger => spi_to_host[12]~reg0.ENA
trigger => spi_to_host[11]~reg0.ENA
trigger => spi_to_host[10]~reg0.ENA
trigger => spi_to_host[9]~reg0.ENA
trigger => spi_to_host[8]~reg0.ENA
trigger => spi_to_host[7]~reg0.ENA
trigger => spi_to_host[6]~reg0.ENA
trigger => spi_to_host[5]~reg0.ENA
trigger => spi_to_host[4]~reg0.ENA
trigger => spi_to_host[3]~reg0.ENA
trigger => spi_to_host[2]~reg0.ENA
trigger => spi_to_host[1]~reg0.ENA
trigger => spi_to_host[0]~reg0.ENA
busy <= shiftcnt[13].DB_MAX_OUTPUT_PORT_TYPE
miso => sd_in_shift.DATAA
mosi <= sd_out[15].DB_MAX_OUTPUT_PORT_TYPE
spiclk_out <= sck.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart
clk => txbuffer[0].CLK
clk => txbuffer[1].CLK
clk => txbuffer[2].CLK
clk => txbuffer[3].CLK
clk => txbuffer[4].CLK
clk => txbuffer[5].CLK
clk => txbuffer[6].CLK
clk => txbuffer[7].CLK
clk => txbuffer[8].CLK
clk => txbuffer[9].CLK
clk => txbuffer[10].CLK
clk => txbuffer[11].CLK
clk => txbuffer[12].CLK
clk => txbuffer[13].CLK
clk => txbuffer[14].CLK
clk => txbuffer[15].CLK
clk => txbuffer[16].CLK
clk => txbuffer[17].CLK
clk => txint~reg0.CLK
clk => txd~reg0.CLK
clk => txready~reg0.CLK
clk => txstate.CLK
clk => rxdata[0]~reg0.CLK
clk => rxdata[1]~reg0.CLK
clk => rxdata[2]~reg0.CLK
clk => rxdata[3]~reg0.CLK
clk => rxdata[4]~reg0.CLK
clk => rxdata[5]~reg0.CLK
clk => rxdata[6]~reg0.CLK
clk => rxdata[7]~reg0.CLK
clk => rxbuffer[0].CLK
clk => rxbuffer[1].CLK
clk => rxbuffer[2].CLK
clk => rxbuffer[3].CLK
clk => rxbuffer[4].CLK
clk => rxbuffer[5].CLK
clk => rxbuffer[6].CLK
clk => rxbuffer[7].CLK
clk => rxbuffer[8].CLK
clk => framingerror~reg0.CLK
clk => rxint~reg0.CLK
clk => rxcounter[0].CLK
clk => rxcounter[1].CLK
clk => rxcounter[2].CLK
clk => rxcounter[3].CLK
clk => rxcounter[4].CLK
clk => rxcounter[5].CLK
clk => rxcounter[6].CLK
clk => rxcounter[7].CLK
clk => rxcounter[8].CLK
clk => rxcounter[9].CLK
clk => rxcounter[10].CLK
clk => rxcounter[11].CLK
clk => rxcounter[12].CLK
clk => rxcounter[13].CLK
clk => rxcounter[14].CLK
clk => rxcounter[15].CLK
clk => rxclock.CLK
clk => txcounter[0].CLK
clk => txcounter[1].CLK
clk => txcounter[2].CLK
clk => txcounter[3].CLK
clk => txcounter[4].CLK
clk => txcounter[5].CLK
clk => txcounter[6].CLK
clk => txcounter[7].CLK
clk => txcounter[8].CLK
clk => txcounter[9].CLK
clk => txcounter[10].CLK
clk => txcounter[11].CLK
clk => txcounter[12].CLK
clk => txcounter[13].CLK
clk => txcounter[14].CLK
clk => txcounter[15].CLK
clk => txclock.CLK
clk => rxd_sync.CLK
clk => rxd_sync2.CLK
clk => rxstate~4.DATAIN
reset => txint~reg0.ACLR
reset => txd~reg0.PRESET
reset => txready~reg0.PRESET
reset => txstate.ACLR
reset => rxint~reg0.ACLR
reset => rxstate~6.DATAIN
reset => txbuffer[0].ENA
reset => framingerror~reg0.ENA
reset => rxbuffer[8].ENA
reset => rxbuffer[7].ENA
reset => rxbuffer[6].ENA
reset => rxbuffer[5].ENA
reset => rxbuffer[4].ENA
reset => rxbuffer[3].ENA
reset => rxbuffer[2].ENA
reset => rxbuffer[1].ENA
reset => rxbuffer[0].ENA
reset => rxdata[7]~reg0.ENA
reset => rxdata[6]~reg0.ENA
reset => rxdata[5]~reg0.ENA
reset => rxdata[4]~reg0.ENA
reset => rxdata[3]~reg0.ENA
reset => rxdata[2]~reg0.ENA
reset => rxdata[1]~reg0.ENA
reset => rxdata[0]~reg0.ENA
reset => txbuffer[17].ENA
reset => txbuffer[16].ENA
reset => txbuffer[15].ENA
reset => txbuffer[14].ENA
reset => txbuffer[13].ENA
reset => txbuffer[12].ENA
reset => txbuffer[11].ENA
reset => txbuffer[10].ENA
reset => txbuffer[9].ENA
reset => txbuffer[8].ENA
reset => txbuffer[7].ENA
reset => txbuffer[6].ENA
reset => txbuffer[5].ENA
reset => txbuffer[4].ENA
reset => txbuffer[3].ENA
reset => txbuffer[2].ENA
reset => txbuffer[1].ENA
txdata[0] => txbuffer.DATAB
txdata[1] => txbuffer.DATAB
txdata[2] => txbuffer.DATAB
txdata[3] => txbuffer.DATAB
txdata[4] => txbuffer.DATAB
txdata[5] => txbuffer.DATAB
txdata[6] => txbuffer.DATAB
txdata[7] => txbuffer.DATAB
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txbuffer.OUTPUTSELECT
txgo => txstate.OUTPUTSELECT
txgo => txready.OUTPUTSELECT
txgo => txd.OUTPUTSELECT
txready <= txready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[0] <= rxdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[1] <= rxdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[2] <= rxdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[3] <= rxdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[4] <= rxdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[5] <= rxdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[6] <= rxdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxdata[7] <= rxdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxint <= rxint~reg0.DB_MAX_OUTPUT_PORT_TYPE
txint <= txint~reg0.DB_MAX_OUTPUT_PORT_TYPE
framingerror <= framingerror~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_divisor[0] => txcounter.DATAB
clock_divisor[0] => txcounter.DATAB
clock_divisor[0] => rxcounter.DATAB
clock_divisor[1] => txcounter.DATAB
clock_divisor[1] => txcounter.DATAB
clock_divisor[1] => rxcounter.DATAB
clock_divisor[1] => rxcounter.DATAB
clock_divisor[2] => txcounter.DATAB
clock_divisor[2] => txcounter.DATAB
clock_divisor[2] => rxcounter.DATAB
clock_divisor[2] => rxcounter.DATAB
clock_divisor[3] => txcounter.DATAB
clock_divisor[3] => txcounter.DATAB
clock_divisor[3] => rxcounter.DATAB
clock_divisor[3] => rxcounter.DATAB
clock_divisor[4] => txcounter.DATAB
clock_divisor[4] => txcounter.DATAB
clock_divisor[4] => rxcounter.DATAB
clock_divisor[4] => rxcounter.DATAB
clock_divisor[5] => txcounter.DATAB
clock_divisor[5] => txcounter.DATAB
clock_divisor[5] => rxcounter.DATAB
clock_divisor[5] => rxcounter.DATAB
clock_divisor[6] => txcounter.DATAB
clock_divisor[6] => txcounter.DATAB
clock_divisor[6] => rxcounter.DATAB
clock_divisor[6] => rxcounter.DATAB
clock_divisor[7] => txcounter.DATAB
clock_divisor[7] => txcounter.DATAB
clock_divisor[7] => rxcounter.DATAB
clock_divisor[7] => rxcounter.DATAB
clock_divisor[8] => txcounter.DATAB
clock_divisor[8] => txcounter.DATAB
clock_divisor[8] => rxcounter.DATAB
clock_divisor[8] => rxcounter.DATAB
clock_divisor[9] => txcounter.DATAB
clock_divisor[9] => txcounter.DATAB
clock_divisor[9] => rxcounter.DATAB
clock_divisor[9] => rxcounter.DATAB
clock_divisor[10] => txcounter.DATAB
clock_divisor[10] => txcounter.DATAB
clock_divisor[10] => rxcounter.DATAB
clock_divisor[10] => rxcounter.DATAB
clock_divisor[11] => txcounter.DATAB
clock_divisor[11] => txcounter.DATAB
clock_divisor[11] => rxcounter.DATAB
clock_divisor[11] => rxcounter.DATAB
clock_divisor[12] => txcounter.DATAB
clock_divisor[12] => txcounter.DATAB
clock_divisor[12] => rxcounter.DATAB
clock_divisor[12] => rxcounter.DATAB
clock_divisor[13] => txcounter.DATAB
clock_divisor[13] => txcounter.DATAB
clock_divisor[13] => rxcounter.DATAB
clock_divisor[13] => rxcounter.DATAB
clock_divisor[14] => txcounter.DATAB
clock_divisor[14] => txcounter.DATAB
clock_divisor[14] => rxcounter.DATAB
clock_divisor[14] => rxcounter.DATAB
clock_divisor[15] => txcounter.DATAB
clock_divisor[15] => txcounter.DATAB
clock_divisor[15] => rxcounter.DATAB
clock_divisor[15] => rxcounter.DATAB
rxd => rxd_sync2.DATAIN
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer
clk => trigger[0]~reg0.CLK
clk => trigger[1]~reg0.CLK
clk => trigger[2]~reg0.CLK
clk => trigger[3]~reg0.CLK
clk => trigger[4]~reg0.CLK
clk => trigger[5]~reg0.CLK
clk => trigger[6]~reg0.CLK
clk => trigger[7]~reg0.CLK
clk => counter7[0].CLK
clk => counter7[1].CLK
clk => counter7[2].CLK
clk => counter7[3].CLK
clk => counter7[4].CLK
clk => counter7[5].CLK
clk => counter7[6].CLK
clk => counter7[7].CLK
clk => counter7[8].CLK
clk => counter7[9].CLK
clk => counter7[10].CLK
clk => counter7[11].CLK
clk => counter7[12].CLK
clk => counter7[13].CLK
clk => counter7[14].CLK
clk => counter7[15].CLK
clk => counter6[0].CLK
clk => counter6[1].CLK
clk => counter6[2].CLK
clk => counter6[3].CLK
clk => counter6[4].CLK
clk => counter6[5].CLK
clk => counter6[6].CLK
clk => counter6[7].CLK
clk => counter6[8].CLK
clk => counter6[9].CLK
clk => counter6[10].CLK
clk => counter6[11].CLK
clk => counter6[12].CLK
clk => counter6[13].CLK
clk => counter6[14].CLK
clk => counter6[15].CLK
clk => counter5[0].CLK
clk => counter5[1].CLK
clk => counter5[2].CLK
clk => counter5[3].CLK
clk => counter5[4].CLK
clk => counter5[5].CLK
clk => counter5[6].CLK
clk => counter5[7].CLK
clk => counter5[8].CLK
clk => counter5[9].CLK
clk => counter5[10].CLK
clk => counter5[11].CLK
clk => counter5[12].CLK
clk => counter5[13].CLK
clk => counter5[14].CLK
clk => counter5[15].CLK
clk => counter4[0].CLK
clk => counter4[1].CLK
clk => counter4[2].CLK
clk => counter4[3].CLK
clk => counter4[4].CLK
clk => counter4[5].CLK
clk => counter4[6].CLK
clk => counter4[7].CLK
clk => counter4[8].CLK
clk => counter4[9].CLK
clk => counter4[10].CLK
clk => counter4[11].CLK
clk => counter4[12].CLK
clk => counter4[13].CLK
clk => counter4[14].CLK
clk => counter4[15].CLK
clk => counter3[0].CLK
clk => counter3[1].CLK
clk => counter3[2].CLK
clk => counter3[3].CLK
clk => counter3[4].CLK
clk => counter3[5].CLK
clk => counter3[6].CLK
clk => counter3[7].CLK
clk => counter3[8].CLK
clk => counter3[9].CLK
clk => counter3[10].CLK
clk => counter3[11].CLK
clk => counter3[12].CLK
clk => counter3[13].CLK
clk => counter3[14].CLK
clk => counter3[15].CLK
clk => counter2[0].CLK
clk => counter2[1].CLK
clk => counter2[2].CLK
clk => counter2[3].CLK
clk => counter2[4].CLK
clk => counter2[5].CLK
clk => counter2[6].CLK
clk => counter2[7].CLK
clk => counter2[8].CLK
clk => counter2[9].CLK
clk => counter2[10].CLK
clk => counter2[11].CLK
clk => counter2[12].CLK
clk => counter2[13].CLK
clk => counter2[14].CLK
clk => counter2[15].CLK
clk => counter1[0].CLK
clk => counter1[1].CLK
clk => counter1[2].CLK
clk => counter1[3].CLK
clk => counter1[4].CLK
clk => counter1[5].CLK
clk => counter1[6].CLK
clk => counter1[7].CLK
clk => counter1[8].CLK
clk => counter1[9].CLK
clk => counter1[10].CLK
clk => counter1[11].CLK
clk => counter1[12].CLK
clk => counter1[13].CLK
clk => counter1[14].CLK
clk => counter1[15].CLK
clk => counter0[0].CLK
clk => counter0[1].CLK
clk => counter0[2].CLK
clk => counter0[3].CLK
clk => counter0[4].CLK
clk => counter0[5].CLK
clk => counter0[6].CLK
clk => counter0[7].CLK
clk => counter0[8].CLK
clk => counter0[9].CLK
clk => counter0[10].CLK
clk => counter0[11].CLK
clk => counter0[12].CLK
clk => counter0[13].CLK
clk => counter0[14].CLK
clk => counter0[15].CLK
clk => divisor7[0].CLK
clk => divisor7[1].CLK
clk => divisor7[2].CLK
clk => divisor7[3].CLK
clk => divisor7[4].CLK
clk => divisor7[5].CLK
clk => divisor7[6].CLK
clk => divisor7[7].CLK
clk => divisor7[8].CLK
clk => divisor7[9].CLK
clk => divisor7[10].CLK
clk => divisor7[11].CLK
clk => divisor7[12].CLK
clk => divisor7[13].CLK
clk => divisor7[14].CLK
clk => divisor7[15].CLK
clk => divisor3[0].CLK
clk => divisor3[1].CLK
clk => divisor3[2].CLK
clk => divisor3[3].CLK
clk => divisor3[4].CLK
clk => divisor3[5].CLK
clk => divisor3[6].CLK
clk => divisor3[7].CLK
clk => divisor3[8].CLK
clk => divisor3[9].CLK
clk => divisor3[10].CLK
clk => divisor3[11].CLK
clk => divisor3[12].CLK
clk => divisor3[13].CLK
clk => divisor3[14].CLK
clk => divisor3[15].CLK
clk => divisor2[0].CLK
clk => divisor2[1].CLK
clk => divisor2[2].CLK
clk => divisor2[3].CLK
clk => divisor2[4].CLK
clk => divisor2[5].CLK
clk => divisor2[6].CLK
clk => divisor2[7].CLK
clk => divisor2[8].CLK
clk => divisor2[9].CLK
clk => divisor2[10].CLK
clk => divisor2[11].CLK
clk => divisor2[12].CLK
clk => divisor2[13].CLK
clk => divisor2[14].CLK
clk => divisor2[15].CLK
clk => divisor1[0].CLK
clk => divisor1[1].CLK
clk => divisor1[2].CLK
clk => divisor1[3].CLK
clk => divisor1[4].CLK
clk => divisor1[5].CLK
clk => divisor1[6].CLK
clk => divisor1[7].CLK
clk => divisor1[8].CLK
clk => divisor1[9].CLK
clk => divisor1[10].CLK
clk => divisor1[11].CLK
clk => divisor1[12].CLK
clk => divisor1[13].CLK
clk => divisor1[14].CLK
clk => divisor1[15].CLK
clk => divisor0[0].CLK
clk => divisor0[1].CLK
clk => divisor0[2].CLK
clk => divisor0[3].CLK
clk => divisor0[4].CLK
clk => divisor0[5].CLK
clk => divisor0[6].CLK
clk => divisor0[7].CLK
clk => divisor0[8].CLK
clk => divisor0[9].CLK
clk => divisor0[10].CLK
clk => divisor0[11].CLK
clk => divisor0[12].CLK
clk => divisor0[13].CLK
clk => divisor0[14].CLK
clk => divisor0[15].CLK
reset => counter7[0].ACLR
reset => counter7[1].ACLR
reset => counter7[2].ACLR
reset => counter7[3].ACLR
reset => counter7[4].ACLR
reset => counter7[5].ACLR
reset => counter7[6].ACLR
reset => counter7[7].ACLR
reset => counter7[8].ACLR
reset => counter7[9].ACLR
reset => counter7[10].ACLR
reset => counter7[11].ACLR
reset => counter7[12].ACLR
reset => counter7[13].ACLR
reset => counter7[14].ACLR
reset => counter7[15].ACLR
reset => counter6[0].ACLR
reset => counter6[1].ACLR
reset => counter6[2].ACLR
reset => counter6[3].ACLR
reset => counter6[4].ACLR
reset => counter6[5].ACLR
reset => counter6[6].ACLR
reset => counter6[7].ACLR
reset => counter6[8].ACLR
reset => counter6[9].ACLR
reset => counter6[10].ACLR
reset => counter6[11].ACLR
reset => counter6[12].ACLR
reset => counter6[13].ACLR
reset => counter6[14].ACLR
reset => counter6[15].ACLR
reset => counter5[0].ACLR
reset => counter5[1].ACLR
reset => counter5[2].ACLR
reset => counter5[3].ACLR
reset => counter5[4].ACLR
reset => counter5[5].ACLR
reset => counter5[6].ACLR
reset => counter5[7].ACLR
reset => counter5[8].ACLR
reset => counter5[9].ACLR
reset => counter5[10].ACLR
reset => counter5[11].ACLR
reset => counter5[12].ACLR
reset => counter5[13].ACLR
reset => counter5[14].ACLR
reset => counter5[15].ACLR
reset => counter4[0].ACLR
reset => counter4[1].ACLR
reset => counter4[2].ACLR
reset => counter4[3].ACLR
reset => counter4[4].ACLR
reset => counter4[5].ACLR
reset => counter4[6].ACLR
reset => counter4[7].ACLR
reset => counter4[8].ACLR
reset => counter4[9].ACLR
reset => counter4[10].ACLR
reset => counter4[11].ACLR
reset => counter4[12].ACLR
reset => counter4[13].ACLR
reset => counter4[14].ACLR
reset => counter4[15].ACLR
reset => counter3[0].ACLR
reset => counter3[1].ACLR
reset => counter3[2].ACLR
reset => counter3[3].ACLR
reset => counter3[4].ACLR
reset => counter3[5].ACLR
reset => counter3[6].ACLR
reset => counter3[7].ACLR
reset => counter3[8].ACLR
reset => counter3[9].ACLR
reset => counter3[10].ACLR
reset => counter3[11].ACLR
reset => counter3[12].ACLR
reset => counter3[13].ACLR
reset => counter3[14].ACLR
reset => counter3[15].ACLR
reset => counter2[0].ACLR
reset => counter2[1].ACLR
reset => counter2[2].ACLR
reset => counter2[3].ACLR
reset => counter2[4].ACLR
reset => counter2[5].ACLR
reset => counter2[6].ACLR
reset => counter2[7].ACLR
reset => counter2[8].ACLR
reset => counter2[9].ACLR
reset => counter2[10].ACLR
reset => counter2[11].ACLR
reset => counter2[12].ACLR
reset => counter2[13].ACLR
reset => counter2[14].ACLR
reset => counter2[15].ACLR
reset => counter1[0].ACLR
reset => counter1[1].ACLR
reset => counter1[2].ACLR
reset => counter1[3].ACLR
reset => counter1[4].ACLR
reset => counter1[5].ACLR
reset => counter1[6].ACLR
reset => counter1[7].ACLR
reset => counter1[8].ACLR
reset => counter1[9].ACLR
reset => counter1[10].ACLR
reset => counter1[11].ACLR
reset => counter1[12].ACLR
reset => counter1[13].ACLR
reset => counter1[14].ACLR
reset => counter1[15].ACLR
reset => counter0[0].ACLR
reset => counter0[1].ACLR
reset => counter0[2].ACLR
reset => counter0[3].ACLR
reset => counter0[4].ACLR
reset => counter0[5].ACLR
reset => counter0[6].ACLR
reset => counter0[7].ACLR
reset => counter0[8].ACLR
reset => counter0[9].ACLR
reset => counter0[10].ACLR
reset => counter0[11].ACLR
reset => counter0[12].ACLR
reset => counter0[13].ACLR
reset => counter0[14].ACLR
reset => counter0[15].ACLR
reset => divisor7[0].ACLR
reset => divisor7[1].ACLR
reset => divisor7[2].ACLR
reset => divisor7[3].ACLR
reset => divisor7[4].ACLR
reset => divisor7[5].ACLR
reset => divisor7[6].ACLR
reset => divisor7[7].ACLR
reset => divisor7[8].PRESET
reset => divisor7[9].ACLR
reset => divisor7[10].ACLR
reset => divisor7[11].ACLR
reset => divisor7[12].ACLR
reset => divisor7[13].ACLR
reset => divisor7[14].ACLR
reset => divisor7[15].ACLR
reset => divisor3[0].ACLR
reset => divisor3[1].ACLR
reset => divisor3[2].PRESET
reset => divisor3[3].ACLR
reset => divisor3[4].ACLR
reset => divisor3[5].PRESET
reset => divisor3[6].PRESET
reset => divisor3[7].ACLR
reset => divisor3[8].ACLR
reset => divisor3[9].ACLR
reset => divisor3[10].ACLR
reset => divisor3[11].ACLR
reset => divisor3[12].ACLR
reset => divisor3[13].ACLR
reset => divisor3[14].ACLR
reset => divisor3[15].ACLR
reset => divisor2[0].ACLR
reset => divisor2[1].ACLR
reset => divisor2[2].PRESET
reset => divisor2[3].ACLR
reset => divisor2[4].ACLR
reset => divisor2[5].PRESET
reset => divisor2[6].PRESET
reset => divisor2[7].ACLR
reset => divisor2[8].ACLR
reset => divisor2[9].ACLR
reset => divisor2[10].ACLR
reset => divisor2[11].ACLR
reset => divisor2[12].ACLR
reset => divisor2[13].ACLR
reset => divisor2[14].ACLR
reset => divisor2[15].ACLR
reset => divisor1[0].ACLR
reset => divisor1[1].ACLR
reset => divisor1[2].PRESET
reset => divisor1[3].ACLR
reset => divisor1[4].ACLR
reset => divisor1[5].PRESET
reset => divisor1[6].PRESET
reset => divisor1[7].ACLR
reset => divisor1[8].ACLR
reset => divisor1[9].ACLR
reset => divisor1[10].ACLR
reset => divisor1[11].ACLR
reset => divisor1[12].ACLR
reset => divisor1[13].ACLR
reset => divisor1[14].ACLR
reset => divisor1[15].ACLR
reset => divisor0[0].ACLR
reset => divisor0[1].ACLR
reset => divisor0[2].ACLR
reset => divisor0[3].ACLR
reset => divisor0[4].PRESET
reset => divisor0[5].ACLR
reset => divisor0[6].ACLR
reset => divisor0[7].ACLR
reset => divisor0[8].PRESET
reset => divisor0[9].PRESET
reset => divisor0[10].PRESET
reset => divisor0[11].ACLR
reset => divisor0[12].ACLR
reset => divisor0[13].PRESET
reset => divisor0[14].ACLR
reset => divisor0[15].ACLR
reset => trigger[0]~reg0.ENA
reset => trigger[7]~reg0.ENA
reset => trigger[6]~reg0.ENA
reset => trigger[5]~reg0.ENA
reset => trigger[4]~reg0.ENA
reset => trigger[3]~reg0.ENA
reset => trigger[2]~reg0.ENA
reset => trigger[1]~reg0.ENA
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter1.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter2.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter3.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter4.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter5.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => counter6.OUTPUTSELECT
setdiv => divisor0[15].ENA
setdiv => divisor0[14].ENA
setdiv => divisor0[13].ENA
setdiv => divisor0[12].ENA
setdiv => divisor0[11].ENA
setdiv => divisor0[10].ENA
setdiv => divisor0[9].ENA
setdiv => divisor0[8].ENA
setdiv => divisor0[7].ENA
setdiv => divisor0[6].ENA
setdiv => divisor0[5].ENA
setdiv => divisor0[4].ENA
setdiv => divisor0[3].ENA
setdiv => divisor0[2].ENA
setdiv => divisor0[1].ENA
setdiv => divisor0[0].ENA
setdiv => divisor1[15].ENA
setdiv => divisor1[14].ENA
setdiv => divisor1[13].ENA
setdiv => divisor1[12].ENA
setdiv => divisor1[11].ENA
setdiv => divisor1[10].ENA
setdiv => divisor1[9].ENA
setdiv => divisor1[8].ENA
setdiv => divisor1[7].ENA
setdiv => divisor1[6].ENA
setdiv => divisor1[5].ENA
setdiv => divisor1[4].ENA
setdiv => divisor1[3].ENA
setdiv => divisor1[2].ENA
setdiv => divisor1[1].ENA
setdiv => divisor1[0].ENA
setdiv => divisor2[15].ENA
setdiv => divisor2[14].ENA
setdiv => divisor2[13].ENA
setdiv => divisor2[12].ENA
setdiv => divisor2[11].ENA
setdiv => divisor2[10].ENA
setdiv => divisor2[9].ENA
setdiv => divisor2[8].ENA
setdiv => divisor2[7].ENA
setdiv => divisor2[6].ENA
setdiv => divisor2[5].ENA
setdiv => divisor2[4].ENA
setdiv => divisor2[3].ENA
setdiv => divisor2[2].ENA
setdiv => divisor2[1].ENA
setdiv => divisor2[0].ENA
setdiv => divisor3[15].ENA
setdiv => divisor3[14].ENA
setdiv => divisor3[13].ENA
setdiv => divisor3[12].ENA
setdiv => divisor3[11].ENA
setdiv => divisor3[10].ENA
setdiv => divisor3[9].ENA
setdiv => divisor3[8].ENA
setdiv => divisor3[7].ENA
setdiv => divisor3[6].ENA
setdiv => divisor3[5].ENA
setdiv => divisor3[4].ENA
setdiv => divisor3[3].ENA
setdiv => divisor3[2].ENA
setdiv => divisor3[1].ENA
setdiv => divisor3[0].ENA
setdiv => divisor7[15].ENA
setdiv => divisor7[14].ENA
setdiv => divisor7[13].ENA
setdiv => divisor7[12].ENA
setdiv => divisor7[11].ENA
setdiv => divisor7[10].ENA
setdiv => divisor7[9].ENA
setdiv => divisor7[8].ENA
setdiv => divisor7[7].ENA
setdiv => divisor7[6].ENA
setdiv => divisor7[5].ENA
setdiv => divisor7[4].ENA
setdiv => divisor7[3].ENA
setdiv => divisor7[2].ENA
setdiv => divisor7[1].ENA
setdiv => divisor7[0].ENA
divisor[0] => Mux0.IN2
divisor[0] => Mux1.IN2
divisor[0] => Mux2.IN2
divisor[0] => Mux3.IN2
divisor[0] => Mux4.IN2
divisor[0] => Mux5.IN2
divisor[0] => Mux6.IN2
divisor[0] => Mux7.IN2
divisor[0] => Mux8.IN2
divisor[0] => Mux9.IN2
divisor[0] => Mux10.IN2
divisor[0] => Mux11.IN2
divisor[0] => Mux12.IN2
divisor[0] => Mux13.IN2
divisor[0] => Mux14.IN2
divisor[0] => Mux15.IN2
divisor[0] => Mux16.IN2
divisor[0] => Mux17.IN2
divisor[0] => Mux18.IN2
divisor[0] => Mux19.IN2
divisor[0] => Mux20.IN2
divisor[0] => Mux21.IN2
divisor[0] => Mux22.IN2
divisor[0] => Mux23.IN2
divisor[0] => Mux24.IN2
divisor[0] => Mux25.IN2
divisor[0] => Mux26.IN2
divisor[0] => Mux27.IN2
divisor[0] => Mux28.IN2
divisor[0] => Mux29.IN2
divisor[0] => Mux30.IN2
divisor[0] => Mux31.IN2
divisor[0] => Mux32.IN2
divisor[0] => Mux33.IN2
divisor[0] => Mux34.IN2
divisor[0] => Mux35.IN2
divisor[0] => Mux36.IN2
divisor[0] => Mux37.IN2
divisor[0] => Mux38.IN2
divisor[0] => Mux39.IN2
divisor[0] => Mux40.IN2
divisor[0] => Mux41.IN2
divisor[0] => Mux42.IN2
divisor[0] => Mux43.IN2
divisor[0] => Mux44.IN2
divisor[0] => Mux45.IN2
divisor[0] => Mux46.IN2
divisor[0] => Mux47.IN2
divisor[0] => Mux48.IN2
divisor[0] => Mux49.IN2
divisor[0] => Mux50.IN2
divisor[0] => Mux51.IN2
divisor[0] => Mux52.IN2
divisor[0] => Mux53.IN2
divisor[0] => Mux54.IN2
divisor[0] => Mux55.IN2
divisor[0] => Mux56.IN2
divisor[0] => Mux57.IN2
divisor[0] => Mux58.IN2
divisor[0] => Mux59.IN2
divisor[0] => Mux60.IN2
divisor[0] => Mux61.IN2
divisor[0] => Mux62.IN2
divisor[0] => Mux63.IN2
divisor[0] => Mux64.IN2
divisor[0] => Mux65.IN2
divisor[0] => Mux66.IN2
divisor[0] => Mux67.IN2
divisor[0] => Mux68.IN2
divisor[0] => Mux69.IN2
divisor[0] => Mux70.IN2
divisor[0] => Mux71.IN2
divisor[0] => Mux72.IN2
divisor[0] => Mux73.IN2
divisor[0] => Mux74.IN2
divisor[0] => Mux75.IN2
divisor[0] => Mux76.IN2
divisor[0] => Mux77.IN2
divisor[0] => Mux78.IN2
divisor[0] => Mux79.IN2
divisor[0] => Mux80.IN2
divisor[0] => Mux81.IN2
divisor[0] => Mux82.IN2
divisor[0] => Mux83.IN2
divisor[0] => Mux84.IN2
divisor[0] => Mux85.IN2
divisor[0] => Mux86.IN2
divisor[0] => Mux87.IN2
divisor[0] => Mux88.IN2
divisor[0] => Mux89.IN2
divisor[0] => Mux90.IN2
divisor[0] => Mux91.IN2
divisor[0] => Mux92.IN2
divisor[0] => Mux93.IN2
divisor[0] => Mux94.IN2
divisor[0] => Mux95.IN2
divisor[0] => Mux96.IN2
divisor[0] => Mux97.IN2
divisor[0] => Mux98.IN2
divisor[0] => Mux99.IN2
divisor[0] => Mux100.IN2
divisor[0] => Mux101.IN2
divisor[0] => Mux102.IN2
divisor[0] => Mux103.IN2
divisor[0] => Mux104.IN2
divisor[0] => Mux105.IN2
divisor[0] => Mux106.IN2
divisor[0] => Mux107.IN2
divisor[0] => Mux108.IN2
divisor[0] => Mux109.IN2
divisor[0] => Mux110.IN2
divisor[0] => Mux111.IN2
divisor[0] => Mux112.IN2
divisor[0] => Mux113.IN2
divisor[0] => Mux114.IN2
divisor[0] => Mux115.IN2
divisor[0] => Mux116.IN2
divisor[0] => Mux117.IN2
divisor[0] => Mux118.IN2
divisor[0] => Mux119.IN2
divisor[0] => Mux120.IN2
divisor[0] => Mux121.IN2
divisor[0] => Mux122.IN2
divisor[0] => Mux123.IN2
divisor[0] => Mux124.IN2
divisor[0] => Mux125.IN2
divisor[0] => Mux126.IN2
divisor[0] => Mux127.IN2
divisor[0] => Mux128.IN2
divisor[0] => Mux129.IN2
divisor[0] => Mux130.IN2
divisor[0] => Mux131.IN2
divisor[0] => Mux132.IN2
divisor[0] => Mux133.IN2
divisor[0] => Mux134.IN2
divisor[0] => Mux135.IN2
divisor[0] => Mux136.IN2
divisor[0] => Mux137.IN2
divisor[0] => Mux138.IN2
divisor[0] => Mux139.IN2
divisor[0] => Mux140.IN2
divisor[0] => Mux141.IN2
divisor[0] => Mux142.IN2
divisor[0] => Mux143.IN2
divisor[0] => Mux144.IN2
divisor[0] => Mux145.IN2
divisor[0] => Mux146.IN2
divisor[0] => Mux147.IN2
divisor[0] => Mux148.IN2
divisor[0] => Mux149.IN2
divisor[0] => Mux150.IN2
divisor[0] => Mux151.IN2
divisor[0] => Mux152.IN2
divisor[0] => Mux153.IN2
divisor[0] => Mux154.IN2
divisor[0] => Mux155.IN2
divisor[0] => Mux156.IN2
divisor[0] => Mux157.IN2
divisor[0] => Mux158.IN2
divisor[0] => Mux159.IN2
divisor[0] => Mux160.IN2
divisor[0] => Mux161.IN2
divisor[0] => Mux162.IN2
divisor[0] => Mux163.IN2
divisor[0] => Mux164.IN2
divisor[0] => Mux165.IN2
divisor[0] => Mux166.IN2
divisor[0] => Mux167.IN2
divisor[0] => Mux168.IN2
divisor[0] => Mux169.IN2
divisor[0] => Mux170.IN2
divisor[0] => Mux171.IN2
divisor[0] => Mux172.IN2
divisor[0] => Mux173.IN2
divisor[0] => Mux174.IN2
divisor[0] => Mux175.IN2
divisor[1] => Mux0.IN1
divisor[1] => Mux1.IN1
divisor[1] => Mux2.IN1
divisor[1] => Mux3.IN1
divisor[1] => Mux4.IN1
divisor[1] => Mux5.IN1
divisor[1] => Mux6.IN1
divisor[1] => Mux7.IN1
divisor[1] => Mux8.IN1
divisor[1] => Mux9.IN1
divisor[1] => Mux10.IN1
divisor[1] => Mux11.IN1
divisor[1] => Mux12.IN1
divisor[1] => Mux13.IN1
divisor[1] => Mux14.IN1
divisor[1] => Mux15.IN1
divisor[1] => Mux16.IN1
divisor[1] => Mux17.IN1
divisor[1] => Mux18.IN1
divisor[1] => Mux19.IN1
divisor[1] => Mux20.IN1
divisor[1] => Mux21.IN1
divisor[1] => Mux22.IN1
divisor[1] => Mux23.IN1
divisor[1] => Mux24.IN1
divisor[1] => Mux25.IN1
divisor[1] => Mux26.IN1
divisor[1] => Mux27.IN1
divisor[1] => Mux28.IN1
divisor[1] => Mux29.IN1
divisor[1] => Mux30.IN1
divisor[1] => Mux31.IN1
divisor[1] => Mux32.IN1
divisor[1] => Mux33.IN1
divisor[1] => Mux34.IN1
divisor[1] => Mux35.IN1
divisor[1] => Mux36.IN1
divisor[1] => Mux37.IN1
divisor[1] => Mux38.IN1
divisor[1] => Mux39.IN1
divisor[1] => Mux40.IN1
divisor[1] => Mux41.IN1
divisor[1] => Mux42.IN1
divisor[1] => Mux43.IN1
divisor[1] => Mux44.IN1
divisor[1] => Mux45.IN1
divisor[1] => Mux46.IN1
divisor[1] => Mux47.IN1
divisor[1] => Mux48.IN1
divisor[1] => Mux49.IN1
divisor[1] => Mux50.IN1
divisor[1] => Mux51.IN1
divisor[1] => Mux52.IN1
divisor[1] => Mux53.IN1
divisor[1] => Mux54.IN1
divisor[1] => Mux55.IN1
divisor[1] => Mux56.IN1
divisor[1] => Mux57.IN1
divisor[1] => Mux58.IN1
divisor[1] => Mux59.IN1
divisor[1] => Mux60.IN1
divisor[1] => Mux61.IN1
divisor[1] => Mux62.IN1
divisor[1] => Mux63.IN1
divisor[1] => Mux64.IN1
divisor[1] => Mux65.IN1
divisor[1] => Mux66.IN1
divisor[1] => Mux67.IN1
divisor[1] => Mux68.IN1
divisor[1] => Mux69.IN1
divisor[1] => Mux70.IN1
divisor[1] => Mux71.IN1
divisor[1] => Mux72.IN1
divisor[1] => Mux73.IN1
divisor[1] => Mux74.IN1
divisor[1] => Mux75.IN1
divisor[1] => Mux76.IN1
divisor[1] => Mux77.IN1
divisor[1] => Mux78.IN1
divisor[1] => Mux79.IN1
divisor[1] => Mux80.IN1
divisor[1] => Mux81.IN1
divisor[1] => Mux82.IN1
divisor[1] => Mux83.IN1
divisor[1] => Mux84.IN1
divisor[1] => Mux85.IN1
divisor[1] => Mux86.IN1
divisor[1] => Mux87.IN1
divisor[1] => Mux88.IN1
divisor[1] => Mux89.IN1
divisor[1] => Mux90.IN1
divisor[1] => Mux91.IN1
divisor[1] => Mux92.IN1
divisor[1] => Mux93.IN1
divisor[1] => Mux94.IN1
divisor[1] => Mux95.IN1
divisor[1] => Mux96.IN1
divisor[1] => Mux97.IN1
divisor[1] => Mux98.IN1
divisor[1] => Mux99.IN1
divisor[1] => Mux100.IN1
divisor[1] => Mux101.IN1
divisor[1] => Mux102.IN1
divisor[1] => Mux103.IN1
divisor[1] => Mux104.IN1
divisor[1] => Mux105.IN1
divisor[1] => Mux106.IN1
divisor[1] => Mux107.IN1
divisor[1] => Mux108.IN1
divisor[1] => Mux109.IN1
divisor[1] => Mux110.IN1
divisor[1] => Mux111.IN1
divisor[1] => Mux112.IN1
divisor[1] => Mux113.IN1
divisor[1] => Mux114.IN1
divisor[1] => Mux115.IN1
divisor[1] => Mux116.IN1
divisor[1] => Mux117.IN1
divisor[1] => Mux118.IN1
divisor[1] => Mux119.IN1
divisor[1] => Mux120.IN1
divisor[1] => Mux121.IN1
divisor[1] => Mux122.IN1
divisor[1] => Mux123.IN1
divisor[1] => Mux124.IN1
divisor[1] => Mux125.IN1
divisor[1] => Mux126.IN1
divisor[1] => Mux127.IN1
divisor[1] => Mux128.IN1
divisor[1] => Mux129.IN1
divisor[1] => Mux130.IN1
divisor[1] => Mux131.IN1
divisor[1] => Mux132.IN1
divisor[1] => Mux133.IN1
divisor[1] => Mux134.IN1
divisor[1] => Mux135.IN1
divisor[1] => Mux136.IN1
divisor[1] => Mux137.IN1
divisor[1] => Mux138.IN1
divisor[1] => Mux139.IN1
divisor[1] => Mux140.IN1
divisor[1] => Mux141.IN1
divisor[1] => Mux142.IN1
divisor[1] => Mux143.IN1
divisor[1] => Mux144.IN1
divisor[1] => Mux145.IN1
divisor[1] => Mux146.IN1
divisor[1] => Mux147.IN1
divisor[1] => Mux148.IN1
divisor[1] => Mux149.IN1
divisor[1] => Mux150.IN1
divisor[1] => Mux151.IN1
divisor[1] => Mux152.IN1
divisor[1] => Mux153.IN1
divisor[1] => Mux154.IN1
divisor[1] => Mux155.IN1
divisor[1] => Mux156.IN1
divisor[1] => Mux157.IN1
divisor[1] => Mux158.IN1
divisor[1] => Mux159.IN1
divisor[1] => Mux160.IN1
divisor[1] => Mux161.IN1
divisor[1] => Mux162.IN1
divisor[1] => Mux163.IN1
divisor[1] => Mux164.IN1
divisor[1] => Mux165.IN1
divisor[1] => Mux166.IN1
divisor[1] => Mux167.IN1
divisor[1] => Mux168.IN1
divisor[1] => Mux169.IN1
divisor[1] => Mux170.IN1
divisor[1] => Mux171.IN1
divisor[1] => Mux172.IN1
divisor[1] => Mux173.IN1
divisor[1] => Mux174.IN1
divisor[1] => Mux175.IN1
divisor[2] => Mux0.IN0
divisor[2] => Mux1.IN0
divisor[2] => Mux2.IN0
divisor[2] => Mux3.IN0
divisor[2] => Mux4.IN0
divisor[2] => Mux5.IN0
divisor[2] => Mux6.IN0
divisor[2] => Mux7.IN0
divisor[2] => Mux8.IN0
divisor[2] => Mux9.IN0
divisor[2] => Mux10.IN0
divisor[2] => Mux11.IN0
divisor[2] => Mux12.IN0
divisor[2] => Mux13.IN0
divisor[2] => Mux14.IN0
divisor[2] => Mux15.IN0
divisor[2] => Mux16.IN0
divisor[2] => Mux17.IN0
divisor[2] => Mux18.IN0
divisor[2] => Mux19.IN0
divisor[2] => Mux20.IN0
divisor[2] => Mux21.IN0
divisor[2] => Mux22.IN0
divisor[2] => Mux23.IN0
divisor[2] => Mux24.IN0
divisor[2] => Mux25.IN0
divisor[2] => Mux26.IN0
divisor[2] => Mux27.IN0
divisor[2] => Mux28.IN0
divisor[2] => Mux29.IN0
divisor[2] => Mux30.IN0
divisor[2] => Mux31.IN0
divisor[2] => Mux32.IN0
divisor[2] => Mux33.IN0
divisor[2] => Mux34.IN0
divisor[2] => Mux35.IN0
divisor[2] => Mux36.IN0
divisor[2] => Mux37.IN0
divisor[2] => Mux38.IN0
divisor[2] => Mux39.IN0
divisor[2] => Mux40.IN0
divisor[2] => Mux41.IN0
divisor[2] => Mux42.IN0
divisor[2] => Mux43.IN0
divisor[2] => Mux44.IN0
divisor[2] => Mux45.IN0
divisor[2] => Mux46.IN0
divisor[2] => Mux47.IN0
divisor[2] => Mux48.IN0
divisor[2] => Mux49.IN0
divisor[2] => Mux50.IN0
divisor[2] => Mux51.IN0
divisor[2] => Mux52.IN0
divisor[2] => Mux53.IN0
divisor[2] => Mux54.IN0
divisor[2] => Mux55.IN0
divisor[2] => Mux56.IN0
divisor[2] => Mux57.IN0
divisor[2] => Mux58.IN0
divisor[2] => Mux59.IN0
divisor[2] => Mux60.IN0
divisor[2] => Mux61.IN0
divisor[2] => Mux62.IN0
divisor[2] => Mux63.IN0
divisor[2] => Mux64.IN0
divisor[2] => Mux65.IN0
divisor[2] => Mux66.IN0
divisor[2] => Mux67.IN0
divisor[2] => Mux68.IN0
divisor[2] => Mux69.IN0
divisor[2] => Mux70.IN0
divisor[2] => Mux71.IN0
divisor[2] => Mux72.IN0
divisor[2] => Mux73.IN0
divisor[2] => Mux74.IN0
divisor[2] => Mux75.IN0
divisor[2] => Mux76.IN0
divisor[2] => Mux77.IN0
divisor[2] => Mux78.IN0
divisor[2] => Mux79.IN0
divisor[2] => Mux80.IN0
divisor[2] => Mux81.IN0
divisor[2] => Mux82.IN0
divisor[2] => Mux83.IN0
divisor[2] => Mux84.IN0
divisor[2] => Mux85.IN0
divisor[2] => Mux86.IN0
divisor[2] => Mux87.IN0
divisor[2] => Mux88.IN0
divisor[2] => Mux89.IN0
divisor[2] => Mux90.IN0
divisor[2] => Mux91.IN0
divisor[2] => Mux92.IN0
divisor[2] => Mux93.IN0
divisor[2] => Mux94.IN0
divisor[2] => Mux95.IN0
divisor[2] => Mux96.IN0
divisor[2] => Mux97.IN0
divisor[2] => Mux98.IN0
divisor[2] => Mux99.IN0
divisor[2] => Mux100.IN0
divisor[2] => Mux101.IN0
divisor[2] => Mux102.IN0
divisor[2] => Mux103.IN0
divisor[2] => Mux104.IN0
divisor[2] => Mux105.IN0
divisor[2] => Mux106.IN0
divisor[2] => Mux107.IN0
divisor[2] => Mux108.IN0
divisor[2] => Mux109.IN0
divisor[2] => Mux110.IN0
divisor[2] => Mux111.IN0
divisor[2] => Mux112.IN0
divisor[2] => Mux113.IN0
divisor[2] => Mux114.IN0
divisor[2] => Mux115.IN0
divisor[2] => Mux116.IN0
divisor[2] => Mux117.IN0
divisor[2] => Mux118.IN0
divisor[2] => Mux119.IN0
divisor[2] => Mux120.IN0
divisor[2] => Mux121.IN0
divisor[2] => Mux122.IN0
divisor[2] => Mux123.IN0
divisor[2] => Mux124.IN0
divisor[2] => Mux125.IN0
divisor[2] => Mux126.IN0
divisor[2] => Mux127.IN0
divisor[2] => Mux128.IN0
divisor[2] => Mux129.IN0
divisor[2] => Mux130.IN0
divisor[2] => Mux131.IN0
divisor[2] => Mux132.IN0
divisor[2] => Mux133.IN0
divisor[2] => Mux134.IN0
divisor[2] => Mux135.IN0
divisor[2] => Mux136.IN0
divisor[2] => Mux137.IN0
divisor[2] => Mux138.IN0
divisor[2] => Mux139.IN0
divisor[2] => Mux140.IN0
divisor[2] => Mux141.IN0
divisor[2] => Mux142.IN0
divisor[2] => Mux143.IN0
divisor[2] => Mux144.IN0
divisor[2] => Mux145.IN0
divisor[2] => Mux146.IN0
divisor[2] => Mux147.IN0
divisor[2] => Mux148.IN0
divisor[2] => Mux149.IN0
divisor[2] => Mux150.IN0
divisor[2] => Mux151.IN0
divisor[2] => Mux152.IN0
divisor[2] => Mux153.IN0
divisor[2] => Mux154.IN0
divisor[2] => Mux155.IN0
divisor[2] => Mux156.IN0
divisor[2] => Mux157.IN0
divisor[2] => Mux158.IN0
divisor[2] => Mux159.IN0
divisor[2] => Mux160.IN0
divisor[2] => Mux161.IN0
divisor[2] => Mux162.IN0
divisor[2] => Mux163.IN0
divisor[2] => Mux164.IN0
divisor[2] => Mux165.IN0
divisor[2] => Mux166.IN0
divisor[2] => Mux167.IN0
divisor[2] => Mux168.IN0
divisor[2] => Mux169.IN0
divisor[2] => Mux170.IN0
divisor[2] => Mux171.IN0
divisor[2] => Mux172.IN0
divisor[2] => Mux173.IN0
divisor[2] => Mux174.IN0
divisor[2] => Mux175.IN0
divin[0] => Mux15.IN3
divin[0] => Mux31.IN3
divin[0] => Mux47.IN3
divin[0] => Mux63.IN3
divin[0] => Mux79.IN3
divin[0] => Mux95.IN3
divin[0] => Mux111.IN3
divin[0] => Mux127.IN3
divin[0] => Mux143.IN3
divin[0] => Mux159.IN3
divin[0] => Mux175.IN3
divin[1] => Mux14.IN3
divin[1] => Mux30.IN3
divin[1] => Mux46.IN3
divin[1] => Mux62.IN3
divin[1] => Mux78.IN3
divin[1] => Mux94.IN3
divin[1] => Mux110.IN3
divin[1] => Mux126.IN3
divin[1] => Mux142.IN3
divin[1] => Mux158.IN3
divin[1] => Mux174.IN3
divin[2] => Mux13.IN3
divin[2] => Mux29.IN3
divin[2] => Mux45.IN3
divin[2] => Mux61.IN3
divin[2] => Mux77.IN3
divin[2] => Mux93.IN3
divin[2] => Mux109.IN3
divin[2] => Mux125.IN3
divin[2] => Mux141.IN3
divin[2] => Mux157.IN3
divin[2] => Mux173.IN3
divin[3] => Mux12.IN3
divin[3] => Mux28.IN3
divin[3] => Mux44.IN3
divin[3] => Mux60.IN3
divin[3] => Mux76.IN3
divin[3] => Mux92.IN3
divin[3] => Mux108.IN3
divin[3] => Mux124.IN3
divin[3] => Mux140.IN3
divin[3] => Mux156.IN3
divin[3] => Mux172.IN3
divin[4] => Mux11.IN3
divin[4] => Mux27.IN3
divin[4] => Mux43.IN3
divin[4] => Mux59.IN3
divin[4] => Mux75.IN3
divin[4] => Mux91.IN3
divin[4] => Mux107.IN3
divin[4] => Mux123.IN3
divin[4] => Mux139.IN3
divin[4] => Mux155.IN3
divin[4] => Mux171.IN3
divin[5] => Mux10.IN3
divin[5] => Mux26.IN3
divin[5] => Mux42.IN3
divin[5] => Mux58.IN3
divin[5] => Mux74.IN3
divin[5] => Mux90.IN3
divin[5] => Mux106.IN3
divin[5] => Mux122.IN3
divin[5] => Mux138.IN3
divin[5] => Mux154.IN3
divin[5] => Mux170.IN3
divin[6] => Mux9.IN3
divin[6] => Mux25.IN3
divin[6] => Mux41.IN3
divin[6] => Mux57.IN3
divin[6] => Mux73.IN3
divin[6] => Mux89.IN3
divin[6] => Mux105.IN3
divin[6] => Mux121.IN3
divin[6] => Mux137.IN3
divin[6] => Mux153.IN3
divin[6] => Mux169.IN3
divin[7] => Mux8.IN3
divin[7] => Mux24.IN3
divin[7] => Mux40.IN3
divin[7] => Mux56.IN3
divin[7] => Mux72.IN3
divin[7] => Mux88.IN3
divin[7] => Mux104.IN3
divin[7] => Mux120.IN3
divin[7] => Mux136.IN3
divin[7] => Mux152.IN3
divin[7] => Mux168.IN3
divin[8] => Mux7.IN3
divin[8] => Mux23.IN3
divin[8] => Mux39.IN3
divin[8] => Mux55.IN3
divin[8] => Mux71.IN3
divin[8] => Mux87.IN3
divin[8] => Mux103.IN3
divin[8] => Mux119.IN3
divin[8] => Mux135.IN3
divin[8] => Mux151.IN3
divin[8] => Mux167.IN3
divin[9] => Mux6.IN3
divin[9] => Mux22.IN3
divin[9] => Mux38.IN3
divin[9] => Mux54.IN3
divin[9] => Mux70.IN3
divin[9] => Mux86.IN3
divin[9] => Mux102.IN3
divin[9] => Mux118.IN3
divin[9] => Mux134.IN3
divin[9] => Mux150.IN3
divin[9] => Mux166.IN3
divin[10] => Mux5.IN3
divin[10] => Mux21.IN3
divin[10] => Mux37.IN3
divin[10] => Mux53.IN3
divin[10] => Mux69.IN3
divin[10] => Mux85.IN3
divin[10] => Mux101.IN3
divin[10] => Mux117.IN3
divin[10] => Mux133.IN3
divin[10] => Mux149.IN3
divin[10] => Mux165.IN3
divin[11] => Mux4.IN3
divin[11] => Mux20.IN3
divin[11] => Mux36.IN3
divin[11] => Mux52.IN3
divin[11] => Mux68.IN3
divin[11] => Mux84.IN3
divin[11] => Mux100.IN3
divin[11] => Mux116.IN3
divin[11] => Mux132.IN3
divin[11] => Mux148.IN3
divin[11] => Mux164.IN3
divin[12] => Mux3.IN3
divin[12] => Mux19.IN3
divin[12] => Mux35.IN3
divin[12] => Mux51.IN3
divin[12] => Mux67.IN3
divin[12] => Mux83.IN3
divin[12] => Mux99.IN3
divin[12] => Mux115.IN3
divin[12] => Mux131.IN3
divin[12] => Mux147.IN3
divin[12] => Mux163.IN3
divin[13] => Mux2.IN3
divin[13] => Mux18.IN3
divin[13] => Mux34.IN3
divin[13] => Mux50.IN3
divin[13] => Mux66.IN3
divin[13] => Mux82.IN3
divin[13] => Mux98.IN3
divin[13] => Mux114.IN3
divin[13] => Mux130.IN3
divin[13] => Mux146.IN3
divin[13] => Mux162.IN3
divin[14] => Mux1.IN3
divin[14] => Mux17.IN3
divin[14] => Mux33.IN3
divin[14] => Mux49.IN3
divin[14] => Mux65.IN3
divin[14] => Mux81.IN3
divin[14] => Mux97.IN3
divin[14] => Mux113.IN3
divin[14] => Mux129.IN3
divin[14] => Mux145.IN3
divin[14] => Mux161.IN3
divin[15] => Mux0.IN3
divin[15] => Mux16.IN3
divin[15] => Mux32.IN3
divin[15] => Mux48.IN3
divin[15] => Mux64.IN3
divin[15] => Mux80.IN3
divin[15] => Mux96.IN3
divin[15] => Mux112.IN3
divin[15] => Mux128.IN3
divin[15] => Mux144.IN3
divin[15] => Mux160.IN3
trigger[0] <= trigger[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger[1] <= trigger[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger[2] <= trigger[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger[3] <= trigger[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger[4] <= trigger[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger[5] <= trigger[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger[6] <= trigger[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger[7] <= trigger[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mykeyboard
clk => recvByte[0]~reg0.CLK
clk => recvByte[1]~reg0.CLK
clk => recvByte[2]~reg0.CLK
clk => recvByte[3]~reg0.CLK
clk => recvByte[4]~reg0.CLK
clk => recvByte[5]~reg0.CLK
clk => recvByte[6]~reg0.CLK
clk => recvByte[7]~reg0.CLK
clk => recvByte[8]~reg0.CLK
clk => recvByte[9]~reg0.CLK
clk => recvByte[10]~reg0.CLK
clk => recvByteLoc[0].CLK
clk => recvByteLoc[1].CLK
clk => recvByteLoc[2].CLK
clk => recvByteLoc[3].CLK
clk => recvByteLoc[4].CLK
clk => recvByteLoc[5].CLK
clk => recvByteLoc[6].CLK
clk => recvByteLoc[7].CLK
clk => recvByteLoc[8].CLK
clk => recvByteLoc[9].CLK
clk => recvByteLoc[10].CLK
clk => currentBit.CLK
clk => parity.CLK
clk => bitCount[0].CLK
clk => bitCount[1].CLK
clk => bitCount[2].CLK
clk => bitCount[3].CLK
clk => sendTriggerLoc.CLK
clk => waitCount[0].CLK
clk => waitCount[1].CLK
clk => waitCount[2].CLK
clk => waitCount[3].CLK
clk => waitCount[4].CLK
clk => waitCount[5].CLK
clk => waitCount[6].CLK
clk => waitCount[7].CLK
clk => waitCount[8].CLK
clk => waitCount[9].CLK
clk => waitCount[10].CLK
clk => waitCount[11].CLK
clk => recvTrigger~reg0.CLK
clk => ps2_dat_out~reg0.CLK
clk => ps2_clk_out~reg0.CLK
clk => sendDone~reg0.CLK
clk => clkFilterCnt[0].CLK
clk => clkFilterCnt[1].CLK
clk => clkFilterCnt[2].CLK
clk => clkFilterCnt[3].CLK
clk => clkReg.CLK
clk => ena.CLK
clk => comState~8.DATAIN
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => sendTriggerLoc.OUTPUTSELECT
ps2_clk_in => process_0.IN1
ps2_clk_in => clkReg.DATAIN
ps2_dat_in => recvByteLoc.DATAB
ps2_clk_out <= ps2_clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_dat_out <= ps2_dat_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
inIdle <= inIdle.DB_MAX_OUTPUT_PORT_TYPE
sendTrigger => sendBusy.IN1
sendTrigger => sendTriggerLoc.OUTPUTSELECT
sendByte[0] => Mux0.IN7
sendByte[1] => Mux0.IN6
sendByte[2] => Mux0.IN5
sendByte[3] => Mux0.IN4
sendByte[4] => Mux0.IN3
sendByte[5] => Mux0.IN2
sendByte[6] => Mux0.IN1
sendByte[7] => Mux0.IN0
sendBusy <= sendBusy.DB_MAX_OUTPUT_PORT_TYPE
sendDone <= sendDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvTrigger <= recvTrigger~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[0] <= recvByte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[1] <= recvByte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[2] <= recvByte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[3] <= recvByte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[4] <= recvByte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[5] <= recvByte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[6] <= recvByte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[7] <= recvByte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[8] <= recvByte[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[9] <= recvByte[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[10] <= recvByte[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|peripheral_controller:myperipheral|io_ps2_com:mymouse
clk => recvByte[0]~reg0.CLK
clk => recvByte[1]~reg0.CLK
clk => recvByte[2]~reg0.CLK
clk => recvByte[3]~reg0.CLK
clk => recvByte[4]~reg0.CLK
clk => recvByte[5]~reg0.CLK
clk => recvByte[6]~reg0.CLK
clk => recvByte[7]~reg0.CLK
clk => recvByte[8]~reg0.CLK
clk => recvByte[9]~reg0.CLK
clk => recvByte[10]~reg0.CLK
clk => recvByteLoc[0].CLK
clk => recvByteLoc[1].CLK
clk => recvByteLoc[2].CLK
clk => recvByteLoc[3].CLK
clk => recvByteLoc[4].CLK
clk => recvByteLoc[5].CLK
clk => recvByteLoc[6].CLK
clk => recvByteLoc[7].CLK
clk => recvByteLoc[8].CLK
clk => recvByteLoc[9].CLK
clk => recvByteLoc[10].CLK
clk => currentBit.CLK
clk => parity.CLK
clk => bitCount[0].CLK
clk => bitCount[1].CLK
clk => bitCount[2].CLK
clk => bitCount[3].CLK
clk => sendTriggerLoc.CLK
clk => waitCount[0].CLK
clk => waitCount[1].CLK
clk => waitCount[2].CLK
clk => waitCount[3].CLK
clk => waitCount[4].CLK
clk => waitCount[5].CLK
clk => waitCount[6].CLK
clk => waitCount[7].CLK
clk => waitCount[8].CLK
clk => waitCount[9].CLK
clk => waitCount[10].CLK
clk => waitCount[11].CLK
clk => recvTrigger~reg0.CLK
clk => ps2_dat_out~reg0.CLK
clk => ps2_clk_out~reg0.CLK
clk => sendDone~reg0.CLK
clk => clkFilterCnt[0].CLK
clk => clkFilterCnt[1].CLK
clk => clkFilterCnt[2].CLK
clk => clkFilterCnt[3].CLK
clk => clkReg.CLK
clk => ena.CLK
clk => comState~8.DATAIN
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => sendTriggerLoc.OUTPUTSELECT
ps2_clk_in => process_0.IN1
ps2_clk_in => clkReg.DATAIN
ps2_dat_in => recvByteLoc.DATAB
ps2_clk_out <= ps2_clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_dat_out <= ps2_dat_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
inIdle <= inIdle.DB_MAX_OUTPUT_PORT_TYPE
sendTrigger => sendBusy.IN1
sendTrigger => sendTriggerLoc.OUTPUTSELECT
sendByte[0] => Mux0.IN7
sendByte[1] => Mux0.IN6
sendByte[2] => Mux0.IN5
sendByte[3] => Mux0.IN4
sendByte[4] => Mux0.IN3
sendByte[5] => Mux0.IN2
sendByte[6] => Mux0.IN1
sendByte[7] => Mux0.IN0
sendBusy <= sendBusy.DB_MAX_OUTPUT_PORT_TYPE
sendDone <= sendDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvTrigger <= recvTrigger~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[0] <= recvByte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[1] <= recvByte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[2] <= recvByte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[3] <= recvByte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[4] <= recvByte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[5] <= recvByte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[6] <= recvByte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[7] <= recvByte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[8] <= recvByte[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[9] <= recvByte[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[10] <= recvByte[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio
clk => risingedge_divider:myclkdiv.clk
clk => sound_controller:channel0.clk
clk => sound_controller:channel1.clk
clk => sound_controller:channel2.clk
clk => sound_controller:channel3.clk
reset => risingedge_divider:myclkdiv.reset_n
reset => sound_controller:channel0.reset
reset => sound_controller:channel1.reset
reset => sound_controller:channel2.reset
reset => sound_controller:channel3.reset
reg_addr_in[0] => sound_controller:channel0.reg_addr_in[0]
reg_addr_in[0] => sound_controller:channel1.reg_addr_in[0]
reg_addr_in[0] => sound_controller:channel2.reg_addr_in[0]
reg_addr_in[0] => sound_controller:channel3.reg_addr_in[0]
reg_addr_in[1] => sound_controller:channel0.reg_addr_in[1]
reg_addr_in[1] => sound_controller:channel1.reg_addr_in[1]
reg_addr_in[1] => sound_controller:channel2.reg_addr_in[1]
reg_addr_in[1] => sound_controller:channel3.reg_addr_in[1]
reg_addr_in[2] => sound_controller:channel0.reg_addr_in[2]
reg_addr_in[2] => sound_controller:channel1.reg_addr_in[2]
reg_addr_in[2] => sound_controller:channel2.reg_addr_in[2]
reg_addr_in[2] => sound_controller:channel3.reg_addr_in[2]
reg_addr_in[3] => sound_controller:channel0.reg_addr_in[3]
reg_addr_in[3] => sound_controller:channel1.reg_addr_in[3]
reg_addr_in[3] => sound_controller:channel2.reg_addr_in[3]
reg_addr_in[3] => sound_controller:channel3.reg_addr_in[3]
reg_addr_in[4] => sound_controller:channel0.reg_addr_in[4]
reg_addr_in[4] => sound_controller:channel1.reg_addr_in[4]
reg_addr_in[4] => sound_controller:channel2.reg_addr_in[4]
reg_addr_in[4] => sound_controller:channel3.reg_addr_in[4]
reg_addr_in[4] => Equal0.IN1
reg_addr_in[4] => Equal1.IN0
reg_addr_in[4] => Equal2.IN1
reg_addr_in[4] => Equal3.IN1
reg_addr_in[5] => Equal0.IN0
reg_addr_in[5] => Equal1.IN1
reg_addr_in[5] => Equal2.IN0
reg_addr_in[5] => Equal3.IN0
reg_addr_in[6] => ~NO_FANOUT~
reg_addr_in[7] => ~NO_FANOUT~
reg_data_in[0] => sound_controller:channel0.reg_data_in[0]
reg_data_in[0] => sound_controller:channel1.reg_data_in[0]
reg_data_in[0] => sound_controller:channel2.reg_data_in[0]
reg_data_in[0] => sound_controller:channel3.reg_data_in[0]
reg_data_in[1] => sound_controller:channel0.reg_data_in[1]
reg_data_in[1] => sound_controller:channel1.reg_data_in[1]
reg_data_in[1] => sound_controller:channel2.reg_data_in[1]
reg_data_in[1] => sound_controller:channel3.reg_data_in[1]
reg_data_in[2] => sound_controller:channel0.reg_data_in[2]
reg_data_in[2] => sound_controller:channel1.reg_data_in[2]
reg_data_in[2] => sound_controller:channel2.reg_data_in[2]
reg_data_in[2] => sound_controller:channel3.reg_data_in[2]
reg_data_in[3] => sound_controller:channel0.reg_data_in[3]
reg_data_in[3] => sound_controller:channel1.reg_data_in[3]
reg_data_in[3] => sound_controller:channel2.reg_data_in[3]
reg_data_in[3] => sound_controller:channel3.reg_data_in[3]
reg_data_in[4] => sound_controller:channel0.reg_data_in[4]
reg_data_in[4] => sound_controller:channel1.reg_data_in[4]
reg_data_in[4] => sound_controller:channel2.reg_data_in[4]
reg_data_in[4] => sound_controller:channel3.reg_data_in[4]
reg_data_in[5] => sound_controller:channel0.reg_data_in[5]
reg_data_in[5] => sound_controller:channel1.reg_data_in[5]
reg_data_in[5] => sound_controller:channel2.reg_data_in[5]
reg_data_in[5] => sound_controller:channel3.reg_data_in[5]
reg_data_in[6] => sound_controller:channel0.reg_data_in[6]
reg_data_in[6] => sound_controller:channel1.reg_data_in[6]
reg_data_in[6] => sound_controller:channel2.reg_data_in[6]
reg_data_in[6] => sound_controller:channel3.reg_data_in[6]
reg_data_in[7] => sound_controller:channel0.reg_data_in[7]
reg_data_in[7] => sound_controller:channel1.reg_data_in[7]
reg_data_in[7] => sound_controller:channel2.reg_data_in[7]
reg_data_in[7] => sound_controller:channel3.reg_data_in[7]
reg_data_in[8] => sound_controller:channel0.reg_data_in[8]
reg_data_in[8] => sound_controller:channel1.reg_data_in[8]
reg_data_in[8] => sound_controller:channel2.reg_data_in[8]
reg_data_in[8] => sound_controller:channel3.reg_data_in[8]
reg_data_in[9] => sound_controller:channel0.reg_data_in[9]
reg_data_in[9] => sound_controller:channel1.reg_data_in[9]
reg_data_in[9] => sound_controller:channel2.reg_data_in[9]
reg_data_in[9] => sound_controller:channel3.reg_data_in[9]
reg_data_in[10] => sound_controller:channel0.reg_data_in[10]
reg_data_in[10] => sound_controller:channel1.reg_data_in[10]
reg_data_in[10] => sound_controller:channel2.reg_data_in[10]
reg_data_in[10] => sound_controller:channel3.reg_data_in[10]
reg_data_in[11] => sound_controller:channel0.reg_data_in[11]
reg_data_in[11] => sound_controller:channel1.reg_data_in[11]
reg_data_in[11] => sound_controller:channel2.reg_data_in[11]
reg_data_in[11] => sound_controller:channel3.reg_data_in[11]
reg_data_in[12] => sound_controller:channel0.reg_data_in[12]
reg_data_in[12] => sound_controller:channel1.reg_data_in[12]
reg_data_in[12] => sound_controller:channel2.reg_data_in[12]
reg_data_in[12] => sound_controller:channel3.reg_data_in[12]
reg_data_in[13] => sound_controller:channel0.reg_data_in[13]
reg_data_in[13] => sound_controller:channel1.reg_data_in[13]
reg_data_in[13] => sound_controller:channel2.reg_data_in[13]
reg_data_in[13] => sound_controller:channel3.reg_data_in[13]
reg_data_in[14] => sound_controller:channel0.reg_data_in[14]
reg_data_in[14] => sound_controller:channel1.reg_data_in[14]
reg_data_in[14] => sound_controller:channel2.reg_data_in[14]
reg_data_in[14] => sound_controller:channel3.reg_data_in[14]
reg_data_in[15] => sound_controller:channel0.reg_data_in[15]
reg_data_in[15] => sound_controller:channel1.reg_data_in[15]
reg_data_in[15] => sound_controller:channel2.reg_data_in[15]
reg_data_in[15] => sound_controller:channel3.reg_data_in[15]
reg_data_out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out[11].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out[12].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out[13].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out[15].DB_MAX_OUTPUT_PORT_TYPE
reg_rw => ~NO_FANOUT~
reg_req => comb.IN1
reg_req => comb.IN1
reg_req => comb.IN1
reg_req => comb.IN1
dma_data[0] => sound_controller:channel0.dma_data[0]
dma_data[0] => sound_controller:channel1.dma_data[0]
dma_data[0] => sound_controller:channel2.dma_data[0]
dma_data[0] => sound_controller:channel3.dma_data[0]
dma_data[1] => sound_controller:channel0.dma_data[1]
dma_data[1] => sound_controller:channel1.dma_data[1]
dma_data[1] => sound_controller:channel2.dma_data[1]
dma_data[1] => sound_controller:channel3.dma_data[1]
dma_data[2] => sound_controller:channel0.dma_data[2]
dma_data[2] => sound_controller:channel1.dma_data[2]
dma_data[2] => sound_controller:channel2.dma_data[2]
dma_data[2] => sound_controller:channel3.dma_data[2]
dma_data[3] => sound_controller:channel0.dma_data[3]
dma_data[3] => sound_controller:channel1.dma_data[3]
dma_data[3] => sound_controller:channel2.dma_data[3]
dma_data[3] => sound_controller:channel3.dma_data[3]
dma_data[4] => sound_controller:channel0.dma_data[4]
dma_data[4] => sound_controller:channel1.dma_data[4]
dma_data[4] => sound_controller:channel2.dma_data[4]
dma_data[4] => sound_controller:channel3.dma_data[4]
dma_data[5] => sound_controller:channel0.dma_data[5]
dma_data[5] => sound_controller:channel1.dma_data[5]
dma_data[5] => sound_controller:channel2.dma_data[5]
dma_data[5] => sound_controller:channel3.dma_data[5]
dma_data[6] => sound_controller:channel0.dma_data[6]
dma_data[6] => sound_controller:channel1.dma_data[6]
dma_data[6] => sound_controller:channel2.dma_data[6]
dma_data[6] => sound_controller:channel3.dma_data[6]
dma_data[7] => sound_controller:channel0.dma_data[7]
dma_data[7] => sound_controller:channel1.dma_data[7]
dma_data[7] => sound_controller:channel2.dma_data[7]
dma_data[7] => sound_controller:channel3.dma_data[7]
dma_data[8] => sound_controller:channel0.dma_data[8]
dma_data[8] => sound_controller:channel1.dma_data[8]
dma_data[8] => sound_controller:channel2.dma_data[8]
dma_data[8] => sound_controller:channel3.dma_data[8]
dma_data[9] => sound_controller:channel0.dma_data[9]
dma_data[9] => sound_controller:channel1.dma_data[9]
dma_data[9] => sound_controller:channel2.dma_data[9]
dma_data[9] => sound_controller:channel3.dma_data[9]
dma_data[10] => sound_controller:channel0.dma_data[10]
dma_data[10] => sound_controller:channel1.dma_data[10]
dma_data[10] => sound_controller:channel2.dma_data[10]
dma_data[10] => sound_controller:channel3.dma_data[10]
dma_data[11] => sound_controller:channel0.dma_data[11]
dma_data[11] => sound_controller:channel1.dma_data[11]
dma_data[11] => sound_controller:channel2.dma_data[11]
dma_data[11] => sound_controller:channel3.dma_data[11]
dma_data[12] => sound_controller:channel0.dma_data[12]
dma_data[12] => sound_controller:channel1.dma_data[12]
dma_data[12] => sound_controller:channel2.dma_data[12]
dma_data[12] => sound_controller:channel3.dma_data[12]
dma_data[13] => sound_controller:channel0.dma_data[13]
dma_data[13] => sound_controller:channel1.dma_data[13]
dma_data[13] => sound_controller:channel2.dma_data[13]
dma_data[13] => sound_controller:channel3.dma_data[13]
dma_data[14] => sound_controller:channel0.dma_data[14]
dma_data[14] => sound_controller:channel1.dma_data[14]
dma_data[14] => sound_controller:channel2.dma_data[14]
dma_data[14] => sound_controller:channel3.dma_data[14]
dma_data[15] => sound_controller:channel0.dma_data[15]
dma_data[15] => sound_controller:channel1.dma_data[15]
dma_data[15] => sound_controller:channel2.dma_data[15]
dma_data[15] => sound_controller:channel3.dma_data[15]
channel0_fromhost.req <= sound_controller:channel0.channel_fromhost.req
channel0_fromhost.setreqlen <= sound_controller:channel0.channel_fromhost.setreqlen
channel0_fromhost.reqlen[0] <= sound_controller:channel0.channel_fromhost.reqlen[0]
channel0_fromhost.reqlen[1] <= sound_controller:channel0.channel_fromhost.reqlen[1]
channel0_fromhost.reqlen[2] <= sound_controller:channel0.channel_fromhost.reqlen[2]
channel0_fromhost.reqlen[3] <= sound_controller:channel0.channel_fromhost.reqlen[3]
channel0_fromhost.reqlen[4] <= sound_controller:channel0.channel_fromhost.reqlen[4]
channel0_fromhost.reqlen[5] <= sound_controller:channel0.channel_fromhost.reqlen[5]
channel0_fromhost.reqlen[6] <= sound_controller:channel0.channel_fromhost.reqlen[6]
channel0_fromhost.reqlen[7] <= sound_controller:channel0.channel_fromhost.reqlen[7]
channel0_fromhost.reqlen[8] <= sound_controller:channel0.channel_fromhost.reqlen[8]
channel0_fromhost.reqlen[9] <= sound_controller:channel0.channel_fromhost.reqlen[9]
channel0_fromhost.reqlen[10] <= sound_controller:channel0.channel_fromhost.reqlen[10]
channel0_fromhost.reqlen[11] <= sound_controller:channel0.channel_fromhost.reqlen[11]
channel0_fromhost.reqlen[12] <= sound_controller:channel0.channel_fromhost.reqlen[12]
channel0_fromhost.reqlen[13] <= sound_controller:channel0.channel_fromhost.reqlen[13]
channel0_fromhost.reqlen[14] <= sound_controller:channel0.channel_fromhost.reqlen[14]
channel0_fromhost.reqlen[15] <= sound_controller:channel0.channel_fromhost.reqlen[15]
channel0_fromhost.setaddr <= sound_controller:channel0.channel_fromhost.setaddr
channel0_fromhost.addr[0] <= sound_controller:channel0.channel_fromhost.addr[0]
channel0_fromhost.addr[1] <= sound_controller:channel0.channel_fromhost.addr[1]
channel0_fromhost.addr[2] <= sound_controller:channel0.channel_fromhost.addr[2]
channel0_fromhost.addr[3] <= sound_controller:channel0.channel_fromhost.addr[3]
channel0_fromhost.addr[4] <= sound_controller:channel0.channel_fromhost.addr[4]
channel0_fromhost.addr[5] <= sound_controller:channel0.channel_fromhost.addr[5]
channel0_fromhost.addr[6] <= sound_controller:channel0.channel_fromhost.addr[6]
channel0_fromhost.addr[7] <= sound_controller:channel0.channel_fromhost.addr[7]
channel0_fromhost.addr[8] <= sound_controller:channel0.channel_fromhost.addr[8]
channel0_fromhost.addr[9] <= sound_controller:channel0.channel_fromhost.addr[9]
channel0_fromhost.addr[10] <= sound_controller:channel0.channel_fromhost.addr[10]
channel0_fromhost.addr[11] <= sound_controller:channel0.channel_fromhost.addr[11]
channel0_fromhost.addr[12] <= sound_controller:channel0.channel_fromhost.addr[12]
channel0_fromhost.addr[13] <= sound_controller:channel0.channel_fromhost.addr[13]
channel0_fromhost.addr[14] <= sound_controller:channel0.channel_fromhost.addr[14]
channel0_fromhost.addr[15] <= sound_controller:channel0.channel_fromhost.addr[15]
channel0_fromhost.addr[16] <= sound_controller:channel0.channel_fromhost.addr[16]
channel0_fromhost.addr[17] <= sound_controller:channel0.channel_fromhost.addr[17]
channel0_fromhost.addr[18] <= sound_controller:channel0.channel_fromhost.addr[18]
channel0_fromhost.addr[19] <= sound_controller:channel0.channel_fromhost.addr[19]
channel0_fromhost.addr[20] <= sound_controller:channel0.channel_fromhost.addr[20]
channel0_fromhost.addr[21] <= sound_controller:channel0.channel_fromhost.addr[21]
channel0_fromhost.addr[22] <= sound_controller:channel0.channel_fromhost.addr[22]
channel0_fromhost.addr[23] <= sound_controller:channel0.channel_fromhost.addr[23]
channel0_fromhost.addr[24] <= sound_controller:channel0.channel_fromhost.addr[24]
channel0_fromhost.addr[25] <= sound_controller:channel0.channel_fromhost.addr[25]
channel0_fromhost.addr[26] <= sound_controller:channel0.channel_fromhost.addr[26]
channel0_fromhost.addr[27] <= sound_controller:channel0.channel_fromhost.addr[27]
channel0_fromhost.addr[28] <= sound_controller:channel0.channel_fromhost.addr[28]
channel0_fromhost.addr[29] <= sound_controller:channel0.channel_fromhost.addr[29]
channel0_fromhost.addr[30] <= sound_controller:channel0.channel_fromhost.addr[30]
channel0_fromhost.addr[31] <= sound_controller:channel0.channel_fromhost.addr[31]
channel0_tohost.valid => sound_controller:channel0.channel_tohost.valid
channel1_fromhost.req <= sound_controller:channel1.channel_fromhost.req
channel1_fromhost.setreqlen <= sound_controller:channel1.channel_fromhost.setreqlen
channel1_fromhost.reqlen[0] <= sound_controller:channel1.channel_fromhost.reqlen[0]
channel1_fromhost.reqlen[1] <= sound_controller:channel1.channel_fromhost.reqlen[1]
channel1_fromhost.reqlen[2] <= sound_controller:channel1.channel_fromhost.reqlen[2]
channel1_fromhost.reqlen[3] <= sound_controller:channel1.channel_fromhost.reqlen[3]
channel1_fromhost.reqlen[4] <= sound_controller:channel1.channel_fromhost.reqlen[4]
channel1_fromhost.reqlen[5] <= sound_controller:channel1.channel_fromhost.reqlen[5]
channel1_fromhost.reqlen[6] <= sound_controller:channel1.channel_fromhost.reqlen[6]
channel1_fromhost.reqlen[7] <= sound_controller:channel1.channel_fromhost.reqlen[7]
channel1_fromhost.reqlen[8] <= sound_controller:channel1.channel_fromhost.reqlen[8]
channel1_fromhost.reqlen[9] <= sound_controller:channel1.channel_fromhost.reqlen[9]
channel1_fromhost.reqlen[10] <= sound_controller:channel1.channel_fromhost.reqlen[10]
channel1_fromhost.reqlen[11] <= sound_controller:channel1.channel_fromhost.reqlen[11]
channel1_fromhost.reqlen[12] <= sound_controller:channel1.channel_fromhost.reqlen[12]
channel1_fromhost.reqlen[13] <= sound_controller:channel1.channel_fromhost.reqlen[13]
channel1_fromhost.reqlen[14] <= sound_controller:channel1.channel_fromhost.reqlen[14]
channel1_fromhost.reqlen[15] <= sound_controller:channel1.channel_fromhost.reqlen[15]
channel1_fromhost.setaddr <= sound_controller:channel1.channel_fromhost.setaddr
channel1_fromhost.addr[0] <= sound_controller:channel1.channel_fromhost.addr[0]
channel1_fromhost.addr[1] <= sound_controller:channel1.channel_fromhost.addr[1]
channel1_fromhost.addr[2] <= sound_controller:channel1.channel_fromhost.addr[2]
channel1_fromhost.addr[3] <= sound_controller:channel1.channel_fromhost.addr[3]
channel1_fromhost.addr[4] <= sound_controller:channel1.channel_fromhost.addr[4]
channel1_fromhost.addr[5] <= sound_controller:channel1.channel_fromhost.addr[5]
channel1_fromhost.addr[6] <= sound_controller:channel1.channel_fromhost.addr[6]
channel1_fromhost.addr[7] <= sound_controller:channel1.channel_fromhost.addr[7]
channel1_fromhost.addr[8] <= sound_controller:channel1.channel_fromhost.addr[8]
channel1_fromhost.addr[9] <= sound_controller:channel1.channel_fromhost.addr[9]
channel1_fromhost.addr[10] <= sound_controller:channel1.channel_fromhost.addr[10]
channel1_fromhost.addr[11] <= sound_controller:channel1.channel_fromhost.addr[11]
channel1_fromhost.addr[12] <= sound_controller:channel1.channel_fromhost.addr[12]
channel1_fromhost.addr[13] <= sound_controller:channel1.channel_fromhost.addr[13]
channel1_fromhost.addr[14] <= sound_controller:channel1.channel_fromhost.addr[14]
channel1_fromhost.addr[15] <= sound_controller:channel1.channel_fromhost.addr[15]
channel1_fromhost.addr[16] <= sound_controller:channel1.channel_fromhost.addr[16]
channel1_fromhost.addr[17] <= sound_controller:channel1.channel_fromhost.addr[17]
channel1_fromhost.addr[18] <= sound_controller:channel1.channel_fromhost.addr[18]
channel1_fromhost.addr[19] <= sound_controller:channel1.channel_fromhost.addr[19]
channel1_fromhost.addr[20] <= sound_controller:channel1.channel_fromhost.addr[20]
channel1_fromhost.addr[21] <= sound_controller:channel1.channel_fromhost.addr[21]
channel1_fromhost.addr[22] <= sound_controller:channel1.channel_fromhost.addr[22]
channel1_fromhost.addr[23] <= sound_controller:channel1.channel_fromhost.addr[23]
channel1_fromhost.addr[24] <= sound_controller:channel1.channel_fromhost.addr[24]
channel1_fromhost.addr[25] <= sound_controller:channel1.channel_fromhost.addr[25]
channel1_fromhost.addr[26] <= sound_controller:channel1.channel_fromhost.addr[26]
channel1_fromhost.addr[27] <= sound_controller:channel1.channel_fromhost.addr[27]
channel1_fromhost.addr[28] <= sound_controller:channel1.channel_fromhost.addr[28]
channel1_fromhost.addr[29] <= sound_controller:channel1.channel_fromhost.addr[29]
channel1_fromhost.addr[30] <= sound_controller:channel1.channel_fromhost.addr[30]
channel1_fromhost.addr[31] <= sound_controller:channel1.channel_fromhost.addr[31]
channel1_tohost.valid => sound_controller:channel1.channel_tohost.valid
channel2_fromhost.req <= sound_controller:channel2.channel_fromhost.req
channel2_fromhost.setreqlen <= sound_controller:channel2.channel_fromhost.setreqlen
channel2_fromhost.reqlen[0] <= sound_controller:channel2.channel_fromhost.reqlen[0]
channel2_fromhost.reqlen[1] <= sound_controller:channel2.channel_fromhost.reqlen[1]
channel2_fromhost.reqlen[2] <= sound_controller:channel2.channel_fromhost.reqlen[2]
channel2_fromhost.reqlen[3] <= sound_controller:channel2.channel_fromhost.reqlen[3]
channel2_fromhost.reqlen[4] <= sound_controller:channel2.channel_fromhost.reqlen[4]
channel2_fromhost.reqlen[5] <= sound_controller:channel2.channel_fromhost.reqlen[5]
channel2_fromhost.reqlen[6] <= sound_controller:channel2.channel_fromhost.reqlen[6]
channel2_fromhost.reqlen[7] <= sound_controller:channel2.channel_fromhost.reqlen[7]
channel2_fromhost.reqlen[8] <= sound_controller:channel2.channel_fromhost.reqlen[8]
channel2_fromhost.reqlen[9] <= sound_controller:channel2.channel_fromhost.reqlen[9]
channel2_fromhost.reqlen[10] <= sound_controller:channel2.channel_fromhost.reqlen[10]
channel2_fromhost.reqlen[11] <= sound_controller:channel2.channel_fromhost.reqlen[11]
channel2_fromhost.reqlen[12] <= sound_controller:channel2.channel_fromhost.reqlen[12]
channel2_fromhost.reqlen[13] <= sound_controller:channel2.channel_fromhost.reqlen[13]
channel2_fromhost.reqlen[14] <= sound_controller:channel2.channel_fromhost.reqlen[14]
channel2_fromhost.reqlen[15] <= sound_controller:channel2.channel_fromhost.reqlen[15]
channel2_fromhost.setaddr <= sound_controller:channel2.channel_fromhost.setaddr
channel2_fromhost.addr[0] <= sound_controller:channel2.channel_fromhost.addr[0]
channel2_fromhost.addr[1] <= sound_controller:channel2.channel_fromhost.addr[1]
channel2_fromhost.addr[2] <= sound_controller:channel2.channel_fromhost.addr[2]
channel2_fromhost.addr[3] <= sound_controller:channel2.channel_fromhost.addr[3]
channel2_fromhost.addr[4] <= sound_controller:channel2.channel_fromhost.addr[4]
channel2_fromhost.addr[5] <= sound_controller:channel2.channel_fromhost.addr[5]
channel2_fromhost.addr[6] <= sound_controller:channel2.channel_fromhost.addr[6]
channel2_fromhost.addr[7] <= sound_controller:channel2.channel_fromhost.addr[7]
channel2_fromhost.addr[8] <= sound_controller:channel2.channel_fromhost.addr[8]
channel2_fromhost.addr[9] <= sound_controller:channel2.channel_fromhost.addr[9]
channel2_fromhost.addr[10] <= sound_controller:channel2.channel_fromhost.addr[10]
channel2_fromhost.addr[11] <= sound_controller:channel2.channel_fromhost.addr[11]
channel2_fromhost.addr[12] <= sound_controller:channel2.channel_fromhost.addr[12]
channel2_fromhost.addr[13] <= sound_controller:channel2.channel_fromhost.addr[13]
channel2_fromhost.addr[14] <= sound_controller:channel2.channel_fromhost.addr[14]
channel2_fromhost.addr[15] <= sound_controller:channel2.channel_fromhost.addr[15]
channel2_fromhost.addr[16] <= sound_controller:channel2.channel_fromhost.addr[16]
channel2_fromhost.addr[17] <= sound_controller:channel2.channel_fromhost.addr[17]
channel2_fromhost.addr[18] <= sound_controller:channel2.channel_fromhost.addr[18]
channel2_fromhost.addr[19] <= sound_controller:channel2.channel_fromhost.addr[19]
channel2_fromhost.addr[20] <= sound_controller:channel2.channel_fromhost.addr[20]
channel2_fromhost.addr[21] <= sound_controller:channel2.channel_fromhost.addr[21]
channel2_fromhost.addr[22] <= sound_controller:channel2.channel_fromhost.addr[22]
channel2_fromhost.addr[23] <= sound_controller:channel2.channel_fromhost.addr[23]
channel2_fromhost.addr[24] <= sound_controller:channel2.channel_fromhost.addr[24]
channel2_fromhost.addr[25] <= sound_controller:channel2.channel_fromhost.addr[25]
channel2_fromhost.addr[26] <= sound_controller:channel2.channel_fromhost.addr[26]
channel2_fromhost.addr[27] <= sound_controller:channel2.channel_fromhost.addr[27]
channel2_fromhost.addr[28] <= sound_controller:channel2.channel_fromhost.addr[28]
channel2_fromhost.addr[29] <= sound_controller:channel2.channel_fromhost.addr[29]
channel2_fromhost.addr[30] <= sound_controller:channel2.channel_fromhost.addr[30]
channel2_fromhost.addr[31] <= sound_controller:channel2.channel_fromhost.addr[31]
channel2_tohost.valid => sound_controller:channel2.channel_tohost.valid
channel3_fromhost.req <= sound_controller:channel3.channel_fromhost.req
channel3_fromhost.setreqlen <= sound_controller:channel3.channel_fromhost.setreqlen
channel3_fromhost.reqlen[0] <= sound_controller:channel3.channel_fromhost.reqlen[0]
channel3_fromhost.reqlen[1] <= sound_controller:channel3.channel_fromhost.reqlen[1]
channel3_fromhost.reqlen[2] <= sound_controller:channel3.channel_fromhost.reqlen[2]
channel3_fromhost.reqlen[3] <= sound_controller:channel3.channel_fromhost.reqlen[3]
channel3_fromhost.reqlen[4] <= sound_controller:channel3.channel_fromhost.reqlen[4]
channel3_fromhost.reqlen[5] <= sound_controller:channel3.channel_fromhost.reqlen[5]
channel3_fromhost.reqlen[6] <= sound_controller:channel3.channel_fromhost.reqlen[6]
channel3_fromhost.reqlen[7] <= sound_controller:channel3.channel_fromhost.reqlen[7]
channel3_fromhost.reqlen[8] <= sound_controller:channel3.channel_fromhost.reqlen[8]
channel3_fromhost.reqlen[9] <= sound_controller:channel3.channel_fromhost.reqlen[9]
channel3_fromhost.reqlen[10] <= sound_controller:channel3.channel_fromhost.reqlen[10]
channel3_fromhost.reqlen[11] <= sound_controller:channel3.channel_fromhost.reqlen[11]
channel3_fromhost.reqlen[12] <= sound_controller:channel3.channel_fromhost.reqlen[12]
channel3_fromhost.reqlen[13] <= sound_controller:channel3.channel_fromhost.reqlen[13]
channel3_fromhost.reqlen[14] <= sound_controller:channel3.channel_fromhost.reqlen[14]
channel3_fromhost.reqlen[15] <= sound_controller:channel3.channel_fromhost.reqlen[15]
channel3_fromhost.setaddr <= sound_controller:channel3.channel_fromhost.setaddr
channel3_fromhost.addr[0] <= sound_controller:channel3.channel_fromhost.addr[0]
channel3_fromhost.addr[1] <= sound_controller:channel3.channel_fromhost.addr[1]
channel3_fromhost.addr[2] <= sound_controller:channel3.channel_fromhost.addr[2]
channel3_fromhost.addr[3] <= sound_controller:channel3.channel_fromhost.addr[3]
channel3_fromhost.addr[4] <= sound_controller:channel3.channel_fromhost.addr[4]
channel3_fromhost.addr[5] <= sound_controller:channel3.channel_fromhost.addr[5]
channel3_fromhost.addr[6] <= sound_controller:channel3.channel_fromhost.addr[6]
channel3_fromhost.addr[7] <= sound_controller:channel3.channel_fromhost.addr[7]
channel3_fromhost.addr[8] <= sound_controller:channel3.channel_fromhost.addr[8]
channel3_fromhost.addr[9] <= sound_controller:channel3.channel_fromhost.addr[9]
channel3_fromhost.addr[10] <= sound_controller:channel3.channel_fromhost.addr[10]
channel3_fromhost.addr[11] <= sound_controller:channel3.channel_fromhost.addr[11]
channel3_fromhost.addr[12] <= sound_controller:channel3.channel_fromhost.addr[12]
channel3_fromhost.addr[13] <= sound_controller:channel3.channel_fromhost.addr[13]
channel3_fromhost.addr[14] <= sound_controller:channel3.channel_fromhost.addr[14]
channel3_fromhost.addr[15] <= sound_controller:channel3.channel_fromhost.addr[15]
channel3_fromhost.addr[16] <= sound_controller:channel3.channel_fromhost.addr[16]
channel3_fromhost.addr[17] <= sound_controller:channel3.channel_fromhost.addr[17]
channel3_fromhost.addr[18] <= sound_controller:channel3.channel_fromhost.addr[18]
channel3_fromhost.addr[19] <= sound_controller:channel3.channel_fromhost.addr[19]
channel3_fromhost.addr[20] <= sound_controller:channel3.channel_fromhost.addr[20]
channel3_fromhost.addr[21] <= sound_controller:channel3.channel_fromhost.addr[21]
channel3_fromhost.addr[22] <= sound_controller:channel3.channel_fromhost.addr[22]
channel3_fromhost.addr[23] <= sound_controller:channel3.channel_fromhost.addr[23]
channel3_fromhost.addr[24] <= sound_controller:channel3.channel_fromhost.addr[24]
channel3_fromhost.addr[25] <= sound_controller:channel3.channel_fromhost.addr[25]
channel3_fromhost.addr[26] <= sound_controller:channel3.channel_fromhost.addr[26]
channel3_fromhost.addr[27] <= sound_controller:channel3.channel_fromhost.addr[27]
channel3_fromhost.addr[28] <= sound_controller:channel3.channel_fromhost.addr[28]
channel3_fromhost.addr[29] <= sound_controller:channel3.channel_fromhost.addr[29]
channel3_fromhost.addr[30] <= sound_controller:channel3.channel_fromhost.addr[30]
channel3_fromhost.addr[31] <= sound_controller:channel3.channel_fromhost.addr[31]
channel3_tohost.valid => sound_controller:channel3.channel_tohost.valid
audio_l[0] <= <GND>
audio_l[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_l[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
audio_r[0] <= <GND>
audio_r[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_r[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
audio_ints[0] <= sound_controller:channel0.audio_int
audio_ints[1] <= sound_controller:channel1.audio_int
audio_ints[2] <= sound_controller:channel2.audio_int
audio_ints[3] <= sound_controller:channel3.audio_int


|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv
clk => tick~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
reset_n => counter[0].ACLR
reset_n => counter[1].ACLR
reset_n => counter[2].ACLR
reset_n => counter[3].ACLR
reset_n => counter[4].ACLR
reset_n => counter[5].ACLR
reset_n => tick~reg0.ENA
tick <= tick~reg0.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0
clk => periodcounter[0].CLK
clk => periodcounter[1].CLK
clk => periodcounter[2].CLK
clk => periodcounter[3].CLK
clk => periodcounter[4].CLK
clk => periodcounter[5].CLK
clk => periodcounter[6].CLK
clk => periodcounter[7].CLK
clk => periodcounter[8].CLK
clk => periodcounter[9].CLK
clk => periodcounter[10].CLK
clk => periodcounter[11].CLK
clk => periodcounter[12].CLK
clk => periodcounter[13].CLK
clk => periodcounter[14].CLK
clk => periodcounter[15].CLK
clk => sampletick.CLK
clk => volume[0].CLK
clk => volume[1].CLK
clk => volume[2].CLK
clk => volume[3].CLK
clk => volume[4].CLK
clk => volume[5].CLK
clk => period[0].CLK
clk => period[1].CLK
clk => period[2].CLK
clk => period[3].CLK
clk => period[4].CLK
clk => period[5].CLK
clk => period[6].CLK
clk => period[7].CLK
clk => period[8].CLK
clk => period[9].CLK
clk => period[10].CLK
clk => period[11].CLK
clk => period[12].CLK
clk => period[13].CLK
clk => period[14].CLK
clk => period[15].CLK
clk => repeatlen[0].CLK
clk => repeatlen[1].CLK
clk => repeatlen[2].CLK
clk => repeatlen[3].CLK
clk => repeatlen[4].CLK
clk => repeatlen[5].CLK
clk => repeatlen[6].CLK
clk => repeatlen[7].CLK
clk => repeatlen[8].CLK
clk => repeatlen[9].CLK
clk => repeatlen[10].CLK
clk => repeatlen[11].CLK
clk => repeatlen[12].CLK
clk => repeatlen[13].CLK
clk => repeatlen[14].CLK
clk => repeatlen[15].CLK
clk => datapointer[0].CLK
clk => datapointer[1].CLK
clk => datapointer[2].CLK
clk => datapointer[3].CLK
clk => datapointer[4].CLK
clk => datapointer[5].CLK
clk => datapointer[6].CLK
clk => datapointer[7].CLK
clk => datapointer[8].CLK
clk => datapointer[9].CLK
clk => datapointer[10].CLK
clk => datapointer[11].CLK
clk => datapointer[12].CLK
clk => datapointer[13].CLK
clk => datapointer[14].CLK
clk => datapointer[15].CLK
clk => datapointer[16].CLK
clk => datapointer[17].CLK
clk => datapointer[18].CLK
clk => datapointer[19].CLK
clk => datapointer[20].CLK
clk => datapointer[21].CLK
clk => datapointer[22].CLK
clk => datapointer[23].CLK
clk => datapointer[24].CLK
clk => datapointer[25].CLK
clk => datapointer[26].CLK
clk => datapointer[27].CLK
clk => datapointer[28].CLK
clk => datapointer[29].CLK
clk => datapointer[30].CLK
clk => datapointer[31].CLK
clk => sampleword[0].CLK
clk => sampleword[1].CLK
clk => sampleword[2].CLK
clk => sampleword[3].CLK
clk => sampleword[4].CLK
clk => sampleword[5].CLK
clk => sampleword[6].CLK
clk => sampleword[7].CLK
clk => sampleword[8].CLK
clk => sampleword[9].CLK
clk => sampleword[10].CLK
clk => sampleword[11].CLK
clk => sampleword[12].CLK
clk => sampleword[13].CLK
clk => sampleword[14].CLK
clk => sampleword[15].CLK
clk => hibyte.CLK
clk => datalen[0].CLK
clk => datalen[1].CLK
clk => datalen[2].CLK
clk => datalen[3].CLK
clk => datalen[4].CLK
clk => datalen[5].CLK
clk => datalen[6].CLK
clk => datalen[7].CLK
clk => datalen[8].CLK
clk => datalen[9].CLK
clk => datalen[10].CLK
clk => datalen[11].CLK
clk => datalen[12].CLK
clk => datalen[13].CLK
clk => datalen[14].CLK
clk => datalen[15].CLK
clk => reg_data_out[0]~reg0.CLK
clk => reg_data_out[1]~reg0.CLK
clk => reg_data_out[2]~reg0.CLK
clk => reg_data_out[3]~reg0.CLK
clk => reg_data_out[4]~reg0.CLK
clk => reg_data_out[5]~reg0.CLK
clk => reg_data_out[6]~reg0.CLK
clk => reg_data_out[7]~reg0.CLK
clk => reg_data_out[8]~reg0.CLK
clk => reg_data_out[9]~reg0.CLK
clk => reg_data_out[10]~reg0.CLK
clk => reg_data_out[11]~reg0.CLK
clk => reg_data_out[12]~reg0.CLK
clk => reg_data_out[13]~reg0.CLK
clk => reg_data_out[14]~reg0.CLK
clk => reg_data_out[15]~reg0.CLK
clk => channel_fromhost.req~reg0.CLK
clk => channel_fromhost.setreqlen~reg0.CLK
clk => channel_fromhost.reqlen[0]~reg0.CLK
clk => channel_fromhost.reqlen[1]~reg0.CLK
clk => channel_fromhost.reqlen[2]~reg0.CLK
clk => channel_fromhost.reqlen[3]~reg0.CLK
clk => channel_fromhost.reqlen[4]~reg0.CLK
clk => channel_fromhost.reqlen[5]~reg0.CLK
clk => channel_fromhost.reqlen[6]~reg0.CLK
clk => channel_fromhost.reqlen[7]~reg0.CLK
clk => channel_fromhost.reqlen[8]~reg0.CLK
clk => channel_fromhost.reqlen[9]~reg0.CLK
clk => channel_fromhost.reqlen[10]~reg0.CLK
clk => channel_fromhost.reqlen[11]~reg0.CLK
clk => channel_fromhost.reqlen[12]~reg0.CLK
clk => channel_fromhost.reqlen[13]~reg0.CLK
clk => channel_fromhost.reqlen[14]~reg0.CLK
clk => channel_fromhost.reqlen[15]~reg0.CLK
clk => channel_fromhost.setaddr~reg0.CLK
clk => channel_fromhost.addr[0]~reg0.CLK
clk => channel_fromhost.addr[1]~reg0.CLK
clk => channel_fromhost.addr[2]~reg0.CLK
clk => channel_fromhost.addr[3]~reg0.CLK
clk => channel_fromhost.addr[4]~reg0.CLK
clk => channel_fromhost.addr[5]~reg0.CLK
clk => channel_fromhost.addr[6]~reg0.CLK
clk => channel_fromhost.addr[7]~reg0.CLK
clk => channel_fromhost.addr[8]~reg0.CLK
clk => channel_fromhost.addr[9]~reg0.CLK
clk => channel_fromhost.addr[10]~reg0.CLK
clk => channel_fromhost.addr[11]~reg0.CLK
clk => channel_fromhost.addr[12]~reg0.CLK
clk => channel_fromhost.addr[13]~reg0.CLK
clk => channel_fromhost.addr[14]~reg0.CLK
clk => channel_fromhost.addr[15]~reg0.CLK
clk => channel_fromhost.addr[16]~reg0.CLK
clk => channel_fromhost.addr[17]~reg0.CLK
clk => channel_fromhost.addr[18]~reg0.CLK
clk => channel_fromhost.addr[19]~reg0.CLK
clk => channel_fromhost.addr[20]~reg0.CLK
clk => channel_fromhost.addr[21]~reg0.CLK
clk => channel_fromhost.addr[22]~reg0.CLK
clk => channel_fromhost.addr[23]~reg0.CLK
clk => channel_fromhost.addr[24]~reg0.CLK
clk => channel_fromhost.addr[25]~reg0.CLK
clk => channel_fromhost.addr[26]~reg0.CLK
clk => channel_fromhost.addr[27]~reg0.CLK
clk => channel_fromhost.addr[28]~reg0.CLK
clk => channel_fromhost.addr[29]~reg0.CLK
clk => channel_fromhost.addr[30]~reg0.CLK
clk => channel_fromhost.addr[31]~reg0.CLK
reset => channel_fromhost.addr[31]~reg0.ENA
reset => channel_fromhost.addr[30]~reg0.ENA
reset => channel_fromhost.addr[29]~reg0.ENA
reset => channel_fromhost.addr[28]~reg0.ENA
reset => channel_fromhost.addr[27]~reg0.ENA
reset => channel_fromhost.addr[26]~reg0.ENA
reset => channel_fromhost.addr[25]~reg0.ENA
reset => channel_fromhost.addr[24]~reg0.ENA
reset => channel_fromhost.addr[23]~reg0.ENA
reset => channel_fromhost.addr[22]~reg0.ENA
reset => channel_fromhost.addr[21]~reg0.ENA
reset => channel_fromhost.addr[20]~reg0.ENA
reset => channel_fromhost.addr[19]~reg0.ENA
reset => channel_fromhost.addr[18]~reg0.ENA
reset => channel_fromhost.addr[17]~reg0.ENA
reset => channel_fromhost.addr[16]~reg0.ENA
reset => channel_fromhost.addr[15]~reg0.ENA
reset => channel_fromhost.addr[14]~reg0.ENA
reset => channel_fromhost.addr[13]~reg0.ENA
reset => channel_fromhost.addr[12]~reg0.ENA
reset => channel_fromhost.addr[11]~reg0.ENA
reset => channel_fromhost.addr[10]~reg0.ENA
reset => channel_fromhost.addr[9]~reg0.ENA
reset => channel_fromhost.addr[8]~reg0.ENA
reset => channel_fromhost.addr[7]~reg0.ENA
reset => channel_fromhost.addr[6]~reg0.ENA
reset => channel_fromhost.addr[5]~reg0.ENA
reset => channel_fromhost.addr[4]~reg0.ENA
reset => channel_fromhost.addr[3]~reg0.ENA
reset => channel_fromhost.addr[2]~reg0.ENA
reset => channel_fromhost.addr[1]~reg0.ENA
reset => channel_fromhost.addr[0]~reg0.ENA
reset => channel_fromhost.setaddr~reg0.ENA
reset => channel_fromhost.reqlen[15]~reg0.ENA
reset => channel_fromhost.reqlen[14]~reg0.ENA
reset => channel_fromhost.reqlen[13]~reg0.ENA
reset => channel_fromhost.reqlen[12]~reg0.ENA
reset => channel_fromhost.reqlen[11]~reg0.ENA
reset => channel_fromhost.reqlen[10]~reg0.ENA
reset => channel_fromhost.reqlen[9]~reg0.ENA
reset => channel_fromhost.reqlen[8]~reg0.ENA
reset => channel_fromhost.reqlen[7]~reg0.ENA
reset => channel_fromhost.reqlen[6]~reg0.ENA
reset => channel_fromhost.reqlen[5]~reg0.ENA
reset => channel_fromhost.reqlen[4]~reg0.ENA
reset => channel_fromhost.reqlen[3]~reg0.ENA
reset => channel_fromhost.reqlen[2]~reg0.ENA
reset => channel_fromhost.reqlen[1]~reg0.ENA
reset => channel_fromhost.reqlen[0]~reg0.ENA
reset => channel_fromhost.setreqlen~reg0.ENA
reset => channel_fromhost.req~reg0.ENA
reset => reg_data_out[15]~reg0.ENA
reset => reg_data_out[14]~reg0.ENA
reset => reg_data_out[13]~reg0.ENA
reset => reg_data_out[12]~reg0.ENA
reset => reg_data_out[11]~reg0.ENA
reset => reg_data_out[10]~reg0.ENA
reset => reg_data_out[9]~reg0.ENA
reset => reg_data_out[8]~reg0.ENA
reset => reg_data_out[7]~reg0.ENA
reset => reg_data_out[6]~reg0.ENA
reset => reg_data_out[5]~reg0.ENA
reset => reg_data_out[4]~reg0.ENA
reset => reg_data_out[3]~reg0.ENA
reset => reg_data_out[2]~reg0.ENA
reset => reg_data_out[1]~reg0.ENA
reset => reg_data_out[0]~reg0.ENA
reset => datalen[15].ENA
reset => datalen[14].ENA
reset => datalen[13].ENA
reset => datalen[12].ENA
reset => datalen[11].ENA
reset => datalen[10].ENA
reset => datalen[9].ENA
reset => datalen[8].ENA
reset => datalen[7].ENA
reset => datalen[6].ENA
reset => datalen[5].ENA
reset => datalen[4].ENA
reset => datalen[3].ENA
reset => datalen[2].ENA
reset => datalen[1].ENA
reset => datalen[0].ENA
reset => hibyte.ENA
reset => sampleword[15].ENA
reset => sampleword[14].ENA
reset => sampleword[13].ENA
reset => sampleword[12].ENA
reset => sampleword[11].ENA
reset => sampleword[10].ENA
reset => sampleword[9].ENA
reset => sampleword[8].ENA
reset => sampleword[7].ENA
reset => sampleword[6].ENA
reset => sampleword[5].ENA
reset => sampleword[4].ENA
reset => sampleword[3].ENA
reset => sampleword[2].ENA
reset => sampleword[1].ENA
reset => sampleword[0].ENA
reset => datapointer[31].ENA
reset => datapointer[30].ENA
reset => datapointer[29].ENA
reset => datapointer[28].ENA
reset => datapointer[27].ENA
reset => datapointer[26].ENA
reset => datapointer[25].ENA
reset => datapointer[24].ENA
reset => datapointer[23].ENA
reset => datapointer[22].ENA
reset => datapointer[21].ENA
reset => datapointer[20].ENA
reset => datapointer[19].ENA
reset => datapointer[18].ENA
reset => datapointer[17].ENA
reset => datapointer[16].ENA
reset => datapointer[15].ENA
reset => datapointer[14].ENA
reset => datapointer[13].ENA
reset => datapointer[12].ENA
reset => datapointer[11].ENA
reset => datapointer[10].ENA
reset => datapointer[9].ENA
reset => datapointer[8].ENA
reset => datapointer[7].ENA
reset => datapointer[6].ENA
reset => datapointer[5].ENA
reset => datapointer[4].ENA
reset => datapointer[3].ENA
reset => datapointer[2].ENA
reset => datapointer[1].ENA
reset => datapointer[0].ENA
reset => repeatlen[15].ENA
reset => repeatlen[14].ENA
reset => repeatlen[13].ENA
reset => repeatlen[12].ENA
reset => repeatlen[11].ENA
reset => repeatlen[10].ENA
reset => repeatlen[9].ENA
reset => repeatlen[8].ENA
reset => repeatlen[7].ENA
reset => repeatlen[6].ENA
reset => repeatlen[5].ENA
reset => repeatlen[4].ENA
reset => repeatlen[3].ENA
reset => repeatlen[2].ENA
reset => repeatlen[1].ENA
reset => repeatlen[0].ENA
reset => period[15].ENA
reset => period[14].ENA
reset => period[13].ENA
reset => period[12].ENA
reset => period[11].ENA
reset => period[10].ENA
reset => period[9].ENA
reset => period[8].ENA
reset => period[7].ENA
reset => period[6].ENA
reset => period[5].ENA
reset => period[4].ENA
reset => period[3].ENA
reset => period[2].ENA
reset => period[1].ENA
reset => period[0].ENA
reset => volume[5].ENA
reset => volume[4].ENA
reset => volume[3].ENA
reset => volume[2].ENA
reset => volume[1].ENA
reset => volume[0].ENA
audiotick => sampletick.OUTPUTSELECT
audiotick => periodcounter[0].ENA
audiotick => periodcounter[1].ENA
audiotick => periodcounter[2].ENA
audiotick => periodcounter[3].ENA
audiotick => periodcounter[4].ENA
audiotick => periodcounter[5].ENA
audiotick => periodcounter[6].ENA
audiotick => periodcounter[7].ENA
audiotick => periodcounter[8].ENA
audiotick => periodcounter[9].ENA
audiotick => periodcounter[10].ENA
audiotick => periodcounter[11].ENA
audiotick => periodcounter[12].ENA
audiotick => periodcounter[13].ENA
audiotick => periodcounter[14].ENA
audiotick => periodcounter[15].ENA
reg_addr_in[0] => Mux0.IN7
reg_addr_in[0] => Mux1.IN7
reg_addr_in[0] => Mux2.IN7
reg_addr_in[0] => Mux3.IN7
reg_addr_in[0] => Mux4.IN7
reg_addr_in[0] => Mux5.IN7
reg_addr_in[0] => Mux6.IN7
reg_addr_in[0] => Mux7.IN7
reg_addr_in[0] => Mux8.IN7
reg_addr_in[0] => Mux9.IN7
reg_addr_in[0] => Mux10.IN7
reg_addr_in[0] => Mux11.IN7
reg_addr_in[0] => Mux12.IN7
reg_addr_in[0] => Mux13.IN7
reg_addr_in[0] => Mux14.IN7
reg_addr_in[0] => Mux15.IN7
reg_addr_in[0] => Mux16.IN7
reg_addr_in[0] => Mux17.IN7
reg_addr_in[0] => Mux18.IN7
reg_addr_in[0] => Mux19.IN7
reg_addr_in[0] => Mux20.IN7
reg_addr_in[0] => Mux21.IN7
reg_addr_in[0] => Mux22.IN7
reg_addr_in[0] => Mux23.IN7
reg_addr_in[0] => Mux24.IN7
reg_addr_in[0] => Mux25.IN7
reg_addr_in[0] => Mux26.IN7
reg_addr_in[0] => Mux27.IN7
reg_addr_in[0] => Mux28.IN7
reg_addr_in[0] => Mux29.IN7
reg_addr_in[0] => Mux30.IN7
reg_addr_in[0] => Mux31.IN7
reg_addr_in[0] => Mux32.IN7
reg_addr_in[0] => Mux33.IN7
reg_addr_in[0] => Mux34.IN7
reg_addr_in[0] => Mux35.IN7
reg_addr_in[0] => Mux36.IN7
reg_addr_in[0] => Mux37.IN7
reg_addr_in[0] => Mux38.IN7
reg_addr_in[0] => Mux39.IN7
reg_addr_in[0] => Mux40.IN7
reg_addr_in[0] => Mux41.IN7
reg_addr_in[0] => Mux42.IN7
reg_addr_in[0] => Mux43.IN7
reg_addr_in[0] => Mux44.IN7
reg_addr_in[0] => Mux45.IN7
reg_addr_in[0] => Mux46.IN7
reg_addr_in[0] => Mux47.IN7
reg_addr_in[0] => Mux48.IN262
reg_addr_in[0] => Mux49.IN262
reg_addr_in[0] => Mux50.IN262
reg_addr_in[0] => Mux51.IN262
reg_addr_in[0] => Mux52.IN262
reg_addr_in[0] => Mux53.IN262
reg_addr_in[0] => Mux54.IN262
reg_addr_in[0] => Mux55.IN262
reg_addr_in[0] => Mux56.IN262
reg_addr_in[0] => Mux57.IN262
reg_addr_in[0] => Mux58.IN262
reg_addr_in[0] => Mux59.IN262
reg_addr_in[0] => Mux60.IN262
reg_addr_in[0] => Mux61.IN262
reg_addr_in[0] => Mux62.IN262
reg_addr_in[0] => Mux63.IN262
reg_addr_in[0] => Mux64.IN262
reg_addr_in[0] => Mux65.IN262
reg_addr_in[0] => Mux66.IN262
reg_addr_in[0] => Mux67.IN262
reg_addr_in[0] => Mux68.IN262
reg_addr_in[0] => Mux69.IN262
reg_addr_in[0] => Mux70.IN262
reg_addr_in[0] => Mux71.IN262
reg_addr_in[0] => Mux72.IN262
reg_addr_in[0] => Mux73.IN262
reg_addr_in[0] => Mux74.IN262
reg_addr_in[0] => Mux75.IN262
reg_addr_in[0] => Mux76.IN262
reg_addr_in[0] => Mux77.IN262
reg_addr_in[0] => Mux78.IN262
reg_addr_in[0] => Mux79.IN262
reg_addr_in[0] => Mux80.IN263
reg_addr_in[0] => Mux81.IN262
reg_addr_in[0] => Mux82.IN262
reg_addr_in[0] => Mux83.IN262
reg_addr_in[0] => Mux84.IN262
reg_addr_in[0] => Mux85.IN262
reg_addr_in[0] => Mux86.IN262
reg_addr_in[0] => Mux87.IN262
reg_addr_in[0] => Mux88.IN262
reg_addr_in[0] => Mux89.IN262
reg_addr_in[0] => Mux90.IN262
reg_addr_in[0] => Mux91.IN262
reg_addr_in[0] => Mux92.IN262
reg_addr_in[0] => Mux93.IN262
reg_addr_in[0] => Mux94.IN262
reg_addr_in[0] => Mux95.IN262
reg_addr_in[0] => Mux96.IN262
reg_addr_in[0] => Mux97.IN262
reg_addr_in[0] => Mux98.IN262
reg_addr_in[0] => Mux99.IN262
reg_addr_in[0] => Mux100.IN262
reg_addr_in[0] => Mux101.IN262
reg_addr_in[0] => Mux102.IN262
reg_addr_in[0] => Mux103.IN262
reg_addr_in[0] => Mux104.IN262
reg_addr_in[0] => Mux105.IN262
reg_addr_in[0] => Mux106.IN262
reg_addr_in[0] => Mux107.IN262
reg_addr_in[0] => Mux108.IN262
reg_addr_in[0] => Mux109.IN262
reg_addr_in[0] => Mux110.IN262
reg_addr_in[0] => Mux111.IN262
reg_addr_in[0] => Mux112.IN262
reg_addr_in[0] => Mux113.IN7
reg_addr_in[0] => Mux114.IN7
reg_addr_in[0] => Mux115.IN7
reg_addr_in[0] => Mux116.IN7
reg_addr_in[0] => Mux117.IN7
reg_addr_in[0] => Mux118.IN7
reg_addr_in[0] => Mux119.IN7
reg_addr_in[0] => Mux120.IN7
reg_addr_in[0] => Mux121.IN7
reg_addr_in[0] => Mux122.IN7
reg_addr_in[0] => Mux123.IN7
reg_addr_in[0] => Mux124.IN7
reg_addr_in[0] => Mux125.IN7
reg_addr_in[0] => Mux126.IN7
reg_addr_in[0] => Mux127.IN7
reg_addr_in[0] => Mux128.IN7
reg_addr_in[0] => Mux129.IN7
reg_addr_in[0] => Mux130.IN7
reg_addr_in[0] => Mux131.IN7
reg_addr_in[0] => Mux132.IN7
reg_addr_in[0] => Mux133.IN7
reg_addr_in[0] => Mux134.IN7
reg_addr_in[1] => Mux0.IN6
reg_addr_in[1] => Mux1.IN6
reg_addr_in[1] => Mux2.IN6
reg_addr_in[1] => Mux3.IN6
reg_addr_in[1] => Mux4.IN6
reg_addr_in[1] => Mux5.IN6
reg_addr_in[1] => Mux6.IN6
reg_addr_in[1] => Mux7.IN6
reg_addr_in[1] => Mux8.IN6
reg_addr_in[1] => Mux9.IN6
reg_addr_in[1] => Mux10.IN6
reg_addr_in[1] => Mux11.IN6
reg_addr_in[1] => Mux12.IN6
reg_addr_in[1] => Mux13.IN6
reg_addr_in[1] => Mux14.IN6
reg_addr_in[1] => Mux15.IN6
reg_addr_in[1] => Mux16.IN6
reg_addr_in[1] => Mux17.IN6
reg_addr_in[1] => Mux18.IN6
reg_addr_in[1] => Mux19.IN6
reg_addr_in[1] => Mux20.IN6
reg_addr_in[1] => Mux21.IN6
reg_addr_in[1] => Mux22.IN6
reg_addr_in[1] => Mux23.IN6
reg_addr_in[1] => Mux24.IN6
reg_addr_in[1] => Mux25.IN6
reg_addr_in[1] => Mux26.IN6
reg_addr_in[1] => Mux27.IN6
reg_addr_in[1] => Mux28.IN6
reg_addr_in[1] => Mux29.IN6
reg_addr_in[1] => Mux30.IN6
reg_addr_in[1] => Mux31.IN6
reg_addr_in[1] => Mux32.IN6
reg_addr_in[1] => Mux33.IN6
reg_addr_in[1] => Mux34.IN6
reg_addr_in[1] => Mux35.IN6
reg_addr_in[1] => Mux36.IN6
reg_addr_in[1] => Mux37.IN6
reg_addr_in[1] => Mux38.IN6
reg_addr_in[1] => Mux39.IN6
reg_addr_in[1] => Mux40.IN6
reg_addr_in[1] => Mux41.IN6
reg_addr_in[1] => Mux42.IN6
reg_addr_in[1] => Mux43.IN6
reg_addr_in[1] => Mux44.IN6
reg_addr_in[1] => Mux45.IN6
reg_addr_in[1] => Mux46.IN6
reg_addr_in[1] => Mux47.IN6
reg_addr_in[1] => Mux48.IN261
reg_addr_in[1] => Mux49.IN261
reg_addr_in[1] => Mux50.IN261
reg_addr_in[1] => Mux51.IN261
reg_addr_in[1] => Mux52.IN261
reg_addr_in[1] => Mux53.IN261
reg_addr_in[1] => Mux54.IN261
reg_addr_in[1] => Mux55.IN261
reg_addr_in[1] => Mux56.IN261
reg_addr_in[1] => Mux57.IN261
reg_addr_in[1] => Mux58.IN261
reg_addr_in[1] => Mux59.IN261
reg_addr_in[1] => Mux60.IN261
reg_addr_in[1] => Mux61.IN261
reg_addr_in[1] => Mux62.IN261
reg_addr_in[1] => Mux63.IN261
reg_addr_in[1] => Mux64.IN261
reg_addr_in[1] => Mux65.IN261
reg_addr_in[1] => Mux66.IN261
reg_addr_in[1] => Mux67.IN261
reg_addr_in[1] => Mux68.IN261
reg_addr_in[1] => Mux69.IN261
reg_addr_in[1] => Mux70.IN261
reg_addr_in[1] => Mux71.IN261
reg_addr_in[1] => Mux72.IN261
reg_addr_in[1] => Mux73.IN261
reg_addr_in[1] => Mux74.IN261
reg_addr_in[1] => Mux75.IN261
reg_addr_in[1] => Mux76.IN261
reg_addr_in[1] => Mux77.IN261
reg_addr_in[1] => Mux78.IN261
reg_addr_in[1] => Mux79.IN261
reg_addr_in[1] => Mux80.IN262
reg_addr_in[1] => Mux81.IN261
reg_addr_in[1] => Mux82.IN261
reg_addr_in[1] => Mux83.IN261
reg_addr_in[1] => Mux84.IN261
reg_addr_in[1] => Mux85.IN261
reg_addr_in[1] => Mux86.IN261
reg_addr_in[1] => Mux87.IN261
reg_addr_in[1] => Mux88.IN261
reg_addr_in[1] => Mux89.IN261
reg_addr_in[1] => Mux90.IN261
reg_addr_in[1] => Mux91.IN261
reg_addr_in[1] => Mux92.IN261
reg_addr_in[1] => Mux93.IN261
reg_addr_in[1] => Mux94.IN261
reg_addr_in[1] => Mux95.IN261
reg_addr_in[1] => Mux96.IN261
reg_addr_in[1] => Mux97.IN261
reg_addr_in[1] => Mux98.IN261
reg_addr_in[1] => Mux99.IN261
reg_addr_in[1] => Mux100.IN261
reg_addr_in[1] => Mux101.IN261
reg_addr_in[1] => Mux102.IN261
reg_addr_in[1] => Mux103.IN261
reg_addr_in[1] => Mux104.IN261
reg_addr_in[1] => Mux105.IN261
reg_addr_in[1] => Mux106.IN261
reg_addr_in[1] => Mux107.IN261
reg_addr_in[1] => Mux108.IN261
reg_addr_in[1] => Mux109.IN261
reg_addr_in[1] => Mux110.IN261
reg_addr_in[1] => Mux111.IN261
reg_addr_in[1] => Mux112.IN261
reg_addr_in[1] => Mux113.IN6
reg_addr_in[1] => Mux114.IN6
reg_addr_in[1] => Mux115.IN6
reg_addr_in[1] => Mux116.IN6
reg_addr_in[1] => Mux117.IN6
reg_addr_in[1] => Mux118.IN6
reg_addr_in[1] => Mux119.IN6
reg_addr_in[1] => Mux120.IN6
reg_addr_in[1] => Mux121.IN6
reg_addr_in[1] => Mux122.IN6
reg_addr_in[1] => Mux123.IN6
reg_addr_in[1] => Mux124.IN6
reg_addr_in[1] => Mux125.IN6
reg_addr_in[1] => Mux126.IN6
reg_addr_in[1] => Mux127.IN6
reg_addr_in[1] => Mux128.IN6
reg_addr_in[1] => Mux129.IN6
reg_addr_in[1] => Mux130.IN6
reg_addr_in[1] => Mux131.IN6
reg_addr_in[1] => Mux132.IN6
reg_addr_in[1] => Mux133.IN6
reg_addr_in[1] => Mux134.IN6
reg_addr_in[2] => Mux0.IN5
reg_addr_in[2] => Mux1.IN5
reg_addr_in[2] => Mux2.IN5
reg_addr_in[2] => Mux3.IN5
reg_addr_in[2] => Mux4.IN5
reg_addr_in[2] => Mux5.IN5
reg_addr_in[2] => Mux6.IN5
reg_addr_in[2] => Mux7.IN5
reg_addr_in[2] => Mux8.IN5
reg_addr_in[2] => Mux9.IN5
reg_addr_in[2] => Mux10.IN5
reg_addr_in[2] => Mux11.IN5
reg_addr_in[2] => Mux12.IN5
reg_addr_in[2] => Mux13.IN5
reg_addr_in[2] => Mux14.IN5
reg_addr_in[2] => Mux15.IN5
reg_addr_in[2] => Mux16.IN5
reg_addr_in[2] => Mux17.IN5
reg_addr_in[2] => Mux18.IN5
reg_addr_in[2] => Mux19.IN5
reg_addr_in[2] => Mux20.IN5
reg_addr_in[2] => Mux21.IN5
reg_addr_in[2] => Mux22.IN5
reg_addr_in[2] => Mux23.IN5
reg_addr_in[2] => Mux24.IN5
reg_addr_in[2] => Mux25.IN5
reg_addr_in[2] => Mux26.IN5
reg_addr_in[2] => Mux27.IN5
reg_addr_in[2] => Mux28.IN5
reg_addr_in[2] => Mux29.IN5
reg_addr_in[2] => Mux30.IN5
reg_addr_in[2] => Mux31.IN5
reg_addr_in[2] => Mux32.IN5
reg_addr_in[2] => Mux33.IN5
reg_addr_in[2] => Mux34.IN5
reg_addr_in[2] => Mux35.IN5
reg_addr_in[2] => Mux36.IN5
reg_addr_in[2] => Mux37.IN5
reg_addr_in[2] => Mux38.IN5
reg_addr_in[2] => Mux39.IN5
reg_addr_in[2] => Mux40.IN5
reg_addr_in[2] => Mux41.IN5
reg_addr_in[2] => Mux42.IN5
reg_addr_in[2] => Mux43.IN5
reg_addr_in[2] => Mux44.IN5
reg_addr_in[2] => Mux45.IN5
reg_addr_in[2] => Mux46.IN5
reg_addr_in[2] => Mux47.IN5
reg_addr_in[2] => Mux48.IN260
reg_addr_in[2] => Mux49.IN260
reg_addr_in[2] => Mux50.IN260
reg_addr_in[2] => Mux51.IN260
reg_addr_in[2] => Mux52.IN260
reg_addr_in[2] => Mux53.IN260
reg_addr_in[2] => Mux54.IN260
reg_addr_in[2] => Mux55.IN260
reg_addr_in[2] => Mux56.IN260
reg_addr_in[2] => Mux57.IN260
reg_addr_in[2] => Mux58.IN260
reg_addr_in[2] => Mux59.IN260
reg_addr_in[2] => Mux60.IN260
reg_addr_in[2] => Mux61.IN260
reg_addr_in[2] => Mux62.IN260
reg_addr_in[2] => Mux63.IN260
reg_addr_in[2] => Mux64.IN260
reg_addr_in[2] => Mux65.IN260
reg_addr_in[2] => Mux66.IN260
reg_addr_in[2] => Mux67.IN260
reg_addr_in[2] => Mux68.IN260
reg_addr_in[2] => Mux69.IN260
reg_addr_in[2] => Mux70.IN260
reg_addr_in[2] => Mux71.IN260
reg_addr_in[2] => Mux72.IN260
reg_addr_in[2] => Mux73.IN260
reg_addr_in[2] => Mux74.IN260
reg_addr_in[2] => Mux75.IN260
reg_addr_in[2] => Mux76.IN260
reg_addr_in[2] => Mux77.IN260
reg_addr_in[2] => Mux78.IN260
reg_addr_in[2] => Mux79.IN260
reg_addr_in[2] => Mux80.IN261
reg_addr_in[2] => Mux81.IN260
reg_addr_in[2] => Mux82.IN260
reg_addr_in[2] => Mux83.IN260
reg_addr_in[2] => Mux84.IN260
reg_addr_in[2] => Mux85.IN260
reg_addr_in[2] => Mux86.IN260
reg_addr_in[2] => Mux87.IN260
reg_addr_in[2] => Mux88.IN260
reg_addr_in[2] => Mux89.IN260
reg_addr_in[2] => Mux90.IN260
reg_addr_in[2] => Mux91.IN260
reg_addr_in[2] => Mux92.IN260
reg_addr_in[2] => Mux93.IN260
reg_addr_in[2] => Mux94.IN260
reg_addr_in[2] => Mux95.IN260
reg_addr_in[2] => Mux96.IN260
reg_addr_in[2] => Mux97.IN260
reg_addr_in[2] => Mux98.IN260
reg_addr_in[2] => Mux99.IN260
reg_addr_in[2] => Mux100.IN260
reg_addr_in[2] => Mux101.IN260
reg_addr_in[2] => Mux102.IN260
reg_addr_in[2] => Mux103.IN260
reg_addr_in[2] => Mux104.IN260
reg_addr_in[2] => Mux105.IN260
reg_addr_in[2] => Mux106.IN260
reg_addr_in[2] => Mux107.IN260
reg_addr_in[2] => Mux108.IN260
reg_addr_in[2] => Mux109.IN260
reg_addr_in[2] => Mux110.IN260
reg_addr_in[2] => Mux111.IN260
reg_addr_in[2] => Mux112.IN260
reg_addr_in[2] => Mux113.IN5
reg_addr_in[2] => Mux114.IN5
reg_addr_in[2] => Mux115.IN5
reg_addr_in[2] => Mux116.IN5
reg_addr_in[2] => Mux117.IN5
reg_addr_in[2] => Mux118.IN5
reg_addr_in[2] => Mux119.IN5
reg_addr_in[2] => Mux120.IN5
reg_addr_in[2] => Mux121.IN5
reg_addr_in[2] => Mux122.IN5
reg_addr_in[2] => Mux123.IN5
reg_addr_in[2] => Mux124.IN5
reg_addr_in[2] => Mux125.IN5
reg_addr_in[2] => Mux126.IN5
reg_addr_in[2] => Mux127.IN5
reg_addr_in[2] => Mux128.IN5
reg_addr_in[2] => Mux129.IN5
reg_addr_in[2] => Mux130.IN5
reg_addr_in[2] => Mux131.IN5
reg_addr_in[2] => Mux132.IN5
reg_addr_in[2] => Mux133.IN5
reg_addr_in[2] => Mux134.IN5
reg_addr_in[3] => Mux0.IN4
reg_addr_in[3] => Mux1.IN4
reg_addr_in[3] => Mux2.IN4
reg_addr_in[3] => Mux3.IN4
reg_addr_in[3] => Mux4.IN4
reg_addr_in[3] => Mux5.IN4
reg_addr_in[3] => Mux6.IN4
reg_addr_in[3] => Mux7.IN4
reg_addr_in[3] => Mux8.IN4
reg_addr_in[3] => Mux9.IN4
reg_addr_in[3] => Mux10.IN4
reg_addr_in[3] => Mux11.IN4
reg_addr_in[3] => Mux12.IN4
reg_addr_in[3] => Mux13.IN4
reg_addr_in[3] => Mux14.IN4
reg_addr_in[3] => Mux15.IN4
reg_addr_in[3] => Mux16.IN4
reg_addr_in[3] => Mux17.IN4
reg_addr_in[3] => Mux18.IN4
reg_addr_in[3] => Mux19.IN4
reg_addr_in[3] => Mux20.IN4
reg_addr_in[3] => Mux21.IN4
reg_addr_in[3] => Mux22.IN4
reg_addr_in[3] => Mux23.IN4
reg_addr_in[3] => Mux24.IN4
reg_addr_in[3] => Mux25.IN4
reg_addr_in[3] => Mux26.IN4
reg_addr_in[3] => Mux27.IN4
reg_addr_in[3] => Mux28.IN4
reg_addr_in[3] => Mux29.IN4
reg_addr_in[3] => Mux30.IN4
reg_addr_in[3] => Mux31.IN4
reg_addr_in[3] => Mux32.IN4
reg_addr_in[3] => Mux33.IN4
reg_addr_in[3] => Mux34.IN4
reg_addr_in[3] => Mux35.IN4
reg_addr_in[3] => Mux36.IN4
reg_addr_in[3] => Mux37.IN4
reg_addr_in[3] => Mux38.IN4
reg_addr_in[3] => Mux39.IN4
reg_addr_in[3] => Mux40.IN4
reg_addr_in[3] => Mux41.IN4
reg_addr_in[3] => Mux42.IN4
reg_addr_in[3] => Mux43.IN4
reg_addr_in[3] => Mux44.IN4
reg_addr_in[3] => Mux45.IN4
reg_addr_in[3] => Mux46.IN4
reg_addr_in[3] => Mux47.IN4
reg_addr_in[3] => Mux48.IN259
reg_addr_in[3] => Mux49.IN259
reg_addr_in[3] => Mux50.IN259
reg_addr_in[3] => Mux51.IN259
reg_addr_in[3] => Mux52.IN259
reg_addr_in[3] => Mux53.IN259
reg_addr_in[3] => Mux54.IN259
reg_addr_in[3] => Mux55.IN259
reg_addr_in[3] => Mux56.IN259
reg_addr_in[3] => Mux57.IN259
reg_addr_in[3] => Mux58.IN259
reg_addr_in[3] => Mux59.IN259
reg_addr_in[3] => Mux60.IN259
reg_addr_in[3] => Mux61.IN259
reg_addr_in[3] => Mux62.IN259
reg_addr_in[3] => Mux63.IN259
reg_addr_in[3] => Mux64.IN259
reg_addr_in[3] => Mux65.IN259
reg_addr_in[3] => Mux66.IN259
reg_addr_in[3] => Mux67.IN259
reg_addr_in[3] => Mux68.IN259
reg_addr_in[3] => Mux69.IN259
reg_addr_in[3] => Mux70.IN259
reg_addr_in[3] => Mux71.IN259
reg_addr_in[3] => Mux72.IN259
reg_addr_in[3] => Mux73.IN259
reg_addr_in[3] => Mux74.IN259
reg_addr_in[3] => Mux75.IN259
reg_addr_in[3] => Mux76.IN259
reg_addr_in[3] => Mux77.IN259
reg_addr_in[3] => Mux78.IN259
reg_addr_in[3] => Mux79.IN259
reg_addr_in[3] => Mux80.IN260
reg_addr_in[3] => Mux81.IN259
reg_addr_in[3] => Mux82.IN259
reg_addr_in[3] => Mux83.IN259
reg_addr_in[3] => Mux84.IN259
reg_addr_in[3] => Mux85.IN259
reg_addr_in[3] => Mux86.IN259
reg_addr_in[3] => Mux87.IN259
reg_addr_in[3] => Mux88.IN259
reg_addr_in[3] => Mux89.IN259
reg_addr_in[3] => Mux90.IN259
reg_addr_in[3] => Mux91.IN259
reg_addr_in[3] => Mux92.IN259
reg_addr_in[3] => Mux93.IN259
reg_addr_in[3] => Mux94.IN259
reg_addr_in[3] => Mux95.IN259
reg_addr_in[3] => Mux96.IN259
reg_addr_in[3] => Mux97.IN259
reg_addr_in[3] => Mux98.IN259
reg_addr_in[3] => Mux99.IN259
reg_addr_in[3] => Mux100.IN259
reg_addr_in[3] => Mux101.IN259
reg_addr_in[3] => Mux102.IN259
reg_addr_in[3] => Mux103.IN259
reg_addr_in[3] => Mux104.IN259
reg_addr_in[3] => Mux105.IN259
reg_addr_in[3] => Mux106.IN259
reg_addr_in[3] => Mux107.IN259
reg_addr_in[3] => Mux108.IN259
reg_addr_in[3] => Mux109.IN259
reg_addr_in[3] => Mux110.IN259
reg_addr_in[3] => Mux111.IN259
reg_addr_in[3] => Mux112.IN259
reg_addr_in[3] => Mux113.IN4
reg_addr_in[3] => Mux114.IN4
reg_addr_in[3] => Mux115.IN4
reg_addr_in[3] => Mux116.IN4
reg_addr_in[3] => Mux117.IN4
reg_addr_in[3] => Mux118.IN4
reg_addr_in[3] => Mux119.IN4
reg_addr_in[3] => Mux120.IN4
reg_addr_in[3] => Mux121.IN4
reg_addr_in[3] => Mux122.IN4
reg_addr_in[3] => Mux123.IN4
reg_addr_in[3] => Mux124.IN4
reg_addr_in[3] => Mux125.IN4
reg_addr_in[3] => Mux126.IN4
reg_addr_in[3] => Mux127.IN4
reg_addr_in[3] => Mux128.IN4
reg_addr_in[3] => Mux129.IN4
reg_addr_in[3] => Mux130.IN4
reg_addr_in[3] => Mux131.IN4
reg_addr_in[3] => Mux132.IN4
reg_addr_in[3] => Mux133.IN4
reg_addr_in[3] => Mux134.IN4
reg_addr_in[4] => Mux0.IN3
reg_addr_in[4] => Mux1.IN3
reg_addr_in[4] => Mux2.IN3
reg_addr_in[4] => Mux3.IN3
reg_addr_in[4] => Mux4.IN3
reg_addr_in[4] => Mux5.IN3
reg_addr_in[4] => Mux6.IN3
reg_addr_in[4] => Mux7.IN3
reg_addr_in[4] => Mux8.IN3
reg_addr_in[4] => Mux9.IN3
reg_addr_in[4] => Mux10.IN3
reg_addr_in[4] => Mux11.IN3
reg_addr_in[4] => Mux12.IN3
reg_addr_in[4] => Mux13.IN3
reg_addr_in[4] => Mux14.IN3
reg_addr_in[4] => Mux15.IN3
reg_addr_in[4] => Mux16.IN3
reg_addr_in[4] => Mux17.IN3
reg_addr_in[4] => Mux18.IN3
reg_addr_in[4] => Mux19.IN3
reg_addr_in[4] => Mux20.IN3
reg_addr_in[4] => Mux21.IN3
reg_addr_in[4] => Mux22.IN3
reg_addr_in[4] => Mux23.IN3
reg_addr_in[4] => Mux24.IN3
reg_addr_in[4] => Mux25.IN3
reg_addr_in[4] => Mux26.IN3
reg_addr_in[4] => Mux27.IN3
reg_addr_in[4] => Mux28.IN3
reg_addr_in[4] => Mux29.IN3
reg_addr_in[4] => Mux30.IN3
reg_addr_in[4] => Mux31.IN3
reg_addr_in[4] => Mux32.IN3
reg_addr_in[4] => Mux33.IN3
reg_addr_in[4] => Mux34.IN3
reg_addr_in[4] => Mux35.IN3
reg_addr_in[4] => Mux36.IN3
reg_addr_in[4] => Mux37.IN3
reg_addr_in[4] => Mux38.IN3
reg_addr_in[4] => Mux39.IN3
reg_addr_in[4] => Mux40.IN3
reg_addr_in[4] => Mux41.IN3
reg_addr_in[4] => Mux42.IN3
reg_addr_in[4] => Mux43.IN3
reg_addr_in[4] => Mux44.IN3
reg_addr_in[4] => Mux45.IN3
reg_addr_in[4] => Mux46.IN3
reg_addr_in[4] => Mux47.IN3
reg_addr_in[4] => Mux48.IN258
reg_addr_in[4] => Mux49.IN258
reg_addr_in[4] => Mux50.IN258
reg_addr_in[4] => Mux51.IN258
reg_addr_in[4] => Mux52.IN258
reg_addr_in[4] => Mux53.IN258
reg_addr_in[4] => Mux54.IN258
reg_addr_in[4] => Mux55.IN258
reg_addr_in[4] => Mux56.IN258
reg_addr_in[4] => Mux57.IN258
reg_addr_in[4] => Mux58.IN258
reg_addr_in[4] => Mux59.IN258
reg_addr_in[4] => Mux60.IN258
reg_addr_in[4] => Mux61.IN258
reg_addr_in[4] => Mux62.IN258
reg_addr_in[4] => Mux63.IN258
reg_addr_in[4] => Mux64.IN258
reg_addr_in[4] => Mux65.IN258
reg_addr_in[4] => Mux66.IN258
reg_addr_in[4] => Mux67.IN258
reg_addr_in[4] => Mux68.IN258
reg_addr_in[4] => Mux69.IN258
reg_addr_in[4] => Mux70.IN258
reg_addr_in[4] => Mux71.IN258
reg_addr_in[4] => Mux72.IN258
reg_addr_in[4] => Mux73.IN258
reg_addr_in[4] => Mux74.IN258
reg_addr_in[4] => Mux75.IN258
reg_addr_in[4] => Mux76.IN258
reg_addr_in[4] => Mux77.IN258
reg_addr_in[4] => Mux78.IN258
reg_addr_in[4] => Mux79.IN258
reg_addr_in[4] => Mux80.IN259
reg_addr_in[4] => Mux81.IN258
reg_addr_in[4] => Mux82.IN258
reg_addr_in[4] => Mux83.IN258
reg_addr_in[4] => Mux84.IN258
reg_addr_in[4] => Mux85.IN258
reg_addr_in[4] => Mux86.IN258
reg_addr_in[4] => Mux87.IN258
reg_addr_in[4] => Mux88.IN258
reg_addr_in[4] => Mux89.IN258
reg_addr_in[4] => Mux90.IN258
reg_addr_in[4] => Mux91.IN258
reg_addr_in[4] => Mux92.IN258
reg_addr_in[4] => Mux93.IN258
reg_addr_in[4] => Mux94.IN258
reg_addr_in[4] => Mux95.IN258
reg_addr_in[4] => Mux96.IN258
reg_addr_in[4] => Mux97.IN258
reg_addr_in[4] => Mux98.IN258
reg_addr_in[4] => Mux99.IN258
reg_addr_in[4] => Mux100.IN258
reg_addr_in[4] => Mux101.IN258
reg_addr_in[4] => Mux102.IN258
reg_addr_in[4] => Mux103.IN258
reg_addr_in[4] => Mux104.IN258
reg_addr_in[4] => Mux105.IN258
reg_addr_in[4] => Mux106.IN258
reg_addr_in[4] => Mux107.IN258
reg_addr_in[4] => Mux108.IN258
reg_addr_in[4] => Mux109.IN258
reg_addr_in[4] => Mux110.IN258
reg_addr_in[4] => Mux111.IN258
reg_addr_in[4] => Mux112.IN258
reg_addr_in[4] => Mux113.IN3
reg_addr_in[4] => Mux114.IN3
reg_addr_in[4] => Mux115.IN3
reg_addr_in[4] => Mux116.IN3
reg_addr_in[4] => Mux117.IN3
reg_addr_in[4] => Mux118.IN3
reg_addr_in[4] => Mux119.IN3
reg_addr_in[4] => Mux120.IN3
reg_addr_in[4] => Mux121.IN3
reg_addr_in[4] => Mux122.IN3
reg_addr_in[4] => Mux123.IN3
reg_addr_in[4] => Mux124.IN3
reg_addr_in[4] => Mux125.IN3
reg_addr_in[4] => Mux126.IN3
reg_addr_in[4] => Mux127.IN3
reg_addr_in[4] => Mux128.IN3
reg_addr_in[4] => Mux129.IN3
reg_addr_in[4] => Mux130.IN3
reg_addr_in[4] => Mux131.IN3
reg_addr_in[4] => Mux132.IN3
reg_addr_in[4] => Mux133.IN3
reg_addr_in[4] => Mux134.IN3
reg_addr_in[5] => Mux0.IN2
reg_addr_in[5] => Mux1.IN2
reg_addr_in[5] => Mux2.IN2
reg_addr_in[5] => Mux3.IN2
reg_addr_in[5] => Mux4.IN2
reg_addr_in[5] => Mux5.IN2
reg_addr_in[5] => Mux6.IN2
reg_addr_in[5] => Mux7.IN2
reg_addr_in[5] => Mux8.IN2
reg_addr_in[5] => Mux9.IN2
reg_addr_in[5] => Mux10.IN2
reg_addr_in[5] => Mux11.IN2
reg_addr_in[5] => Mux12.IN2
reg_addr_in[5] => Mux13.IN2
reg_addr_in[5] => Mux14.IN2
reg_addr_in[5] => Mux15.IN2
reg_addr_in[5] => Mux16.IN2
reg_addr_in[5] => Mux17.IN2
reg_addr_in[5] => Mux18.IN2
reg_addr_in[5] => Mux19.IN2
reg_addr_in[5] => Mux20.IN2
reg_addr_in[5] => Mux21.IN2
reg_addr_in[5] => Mux22.IN2
reg_addr_in[5] => Mux23.IN2
reg_addr_in[5] => Mux24.IN2
reg_addr_in[5] => Mux25.IN2
reg_addr_in[5] => Mux26.IN2
reg_addr_in[5] => Mux27.IN2
reg_addr_in[5] => Mux28.IN2
reg_addr_in[5] => Mux29.IN2
reg_addr_in[5] => Mux30.IN2
reg_addr_in[5] => Mux31.IN2
reg_addr_in[5] => Mux32.IN2
reg_addr_in[5] => Mux33.IN2
reg_addr_in[5] => Mux34.IN2
reg_addr_in[5] => Mux35.IN2
reg_addr_in[5] => Mux36.IN2
reg_addr_in[5] => Mux37.IN2
reg_addr_in[5] => Mux38.IN2
reg_addr_in[5] => Mux39.IN2
reg_addr_in[5] => Mux40.IN2
reg_addr_in[5] => Mux41.IN2
reg_addr_in[5] => Mux42.IN2
reg_addr_in[5] => Mux43.IN2
reg_addr_in[5] => Mux44.IN2
reg_addr_in[5] => Mux45.IN2
reg_addr_in[5] => Mux46.IN2
reg_addr_in[5] => Mux47.IN2
reg_addr_in[5] => Mux48.IN257
reg_addr_in[5] => Mux49.IN257
reg_addr_in[5] => Mux50.IN257
reg_addr_in[5] => Mux51.IN257
reg_addr_in[5] => Mux52.IN257
reg_addr_in[5] => Mux53.IN257
reg_addr_in[5] => Mux54.IN257
reg_addr_in[5] => Mux55.IN257
reg_addr_in[5] => Mux56.IN257
reg_addr_in[5] => Mux57.IN257
reg_addr_in[5] => Mux58.IN257
reg_addr_in[5] => Mux59.IN257
reg_addr_in[5] => Mux60.IN257
reg_addr_in[5] => Mux61.IN257
reg_addr_in[5] => Mux62.IN257
reg_addr_in[5] => Mux63.IN257
reg_addr_in[5] => Mux64.IN257
reg_addr_in[5] => Mux65.IN257
reg_addr_in[5] => Mux66.IN257
reg_addr_in[5] => Mux67.IN257
reg_addr_in[5] => Mux68.IN257
reg_addr_in[5] => Mux69.IN257
reg_addr_in[5] => Mux70.IN257
reg_addr_in[5] => Mux71.IN257
reg_addr_in[5] => Mux72.IN257
reg_addr_in[5] => Mux73.IN257
reg_addr_in[5] => Mux74.IN257
reg_addr_in[5] => Mux75.IN257
reg_addr_in[5] => Mux76.IN257
reg_addr_in[5] => Mux77.IN257
reg_addr_in[5] => Mux78.IN257
reg_addr_in[5] => Mux79.IN257
reg_addr_in[5] => Mux80.IN258
reg_addr_in[5] => Mux81.IN257
reg_addr_in[5] => Mux82.IN257
reg_addr_in[5] => Mux83.IN257
reg_addr_in[5] => Mux84.IN257
reg_addr_in[5] => Mux85.IN257
reg_addr_in[5] => Mux86.IN257
reg_addr_in[5] => Mux87.IN257
reg_addr_in[5] => Mux88.IN257
reg_addr_in[5] => Mux89.IN257
reg_addr_in[5] => Mux90.IN257
reg_addr_in[5] => Mux91.IN257
reg_addr_in[5] => Mux92.IN257
reg_addr_in[5] => Mux93.IN257
reg_addr_in[5] => Mux94.IN257
reg_addr_in[5] => Mux95.IN257
reg_addr_in[5] => Mux96.IN257
reg_addr_in[5] => Mux97.IN257
reg_addr_in[5] => Mux98.IN257
reg_addr_in[5] => Mux99.IN257
reg_addr_in[5] => Mux100.IN257
reg_addr_in[5] => Mux101.IN257
reg_addr_in[5] => Mux102.IN257
reg_addr_in[5] => Mux103.IN257
reg_addr_in[5] => Mux104.IN257
reg_addr_in[5] => Mux105.IN257
reg_addr_in[5] => Mux106.IN257
reg_addr_in[5] => Mux107.IN257
reg_addr_in[5] => Mux108.IN257
reg_addr_in[5] => Mux109.IN257
reg_addr_in[5] => Mux110.IN257
reg_addr_in[5] => Mux111.IN257
reg_addr_in[5] => Mux112.IN257
reg_addr_in[5] => Mux113.IN2
reg_addr_in[5] => Mux114.IN2
reg_addr_in[5] => Mux115.IN2
reg_addr_in[5] => Mux116.IN2
reg_addr_in[5] => Mux117.IN2
reg_addr_in[5] => Mux118.IN2
reg_addr_in[5] => Mux119.IN2
reg_addr_in[5] => Mux120.IN2
reg_addr_in[5] => Mux121.IN2
reg_addr_in[5] => Mux122.IN2
reg_addr_in[5] => Mux123.IN2
reg_addr_in[5] => Mux124.IN2
reg_addr_in[5] => Mux125.IN2
reg_addr_in[5] => Mux126.IN2
reg_addr_in[5] => Mux127.IN2
reg_addr_in[5] => Mux128.IN2
reg_addr_in[5] => Mux129.IN2
reg_addr_in[5] => Mux130.IN2
reg_addr_in[5] => Mux131.IN2
reg_addr_in[5] => Mux132.IN2
reg_addr_in[5] => Mux133.IN2
reg_addr_in[5] => Mux134.IN2
reg_addr_in[6] => Mux0.IN1
reg_addr_in[6] => Mux1.IN1
reg_addr_in[6] => Mux2.IN1
reg_addr_in[6] => Mux3.IN1
reg_addr_in[6] => Mux4.IN1
reg_addr_in[6] => Mux5.IN1
reg_addr_in[6] => Mux6.IN1
reg_addr_in[6] => Mux7.IN1
reg_addr_in[6] => Mux8.IN1
reg_addr_in[6] => Mux9.IN1
reg_addr_in[6] => Mux10.IN1
reg_addr_in[6] => Mux11.IN1
reg_addr_in[6] => Mux12.IN1
reg_addr_in[6] => Mux13.IN1
reg_addr_in[6] => Mux14.IN1
reg_addr_in[6] => Mux15.IN1
reg_addr_in[6] => Mux16.IN1
reg_addr_in[6] => Mux17.IN1
reg_addr_in[6] => Mux18.IN1
reg_addr_in[6] => Mux19.IN1
reg_addr_in[6] => Mux20.IN1
reg_addr_in[6] => Mux21.IN1
reg_addr_in[6] => Mux22.IN1
reg_addr_in[6] => Mux23.IN1
reg_addr_in[6] => Mux24.IN1
reg_addr_in[6] => Mux25.IN1
reg_addr_in[6] => Mux26.IN1
reg_addr_in[6] => Mux27.IN1
reg_addr_in[6] => Mux28.IN1
reg_addr_in[6] => Mux29.IN1
reg_addr_in[6] => Mux30.IN1
reg_addr_in[6] => Mux31.IN1
reg_addr_in[6] => Mux32.IN1
reg_addr_in[6] => Mux33.IN1
reg_addr_in[6] => Mux34.IN1
reg_addr_in[6] => Mux35.IN1
reg_addr_in[6] => Mux36.IN1
reg_addr_in[6] => Mux37.IN1
reg_addr_in[6] => Mux38.IN1
reg_addr_in[6] => Mux39.IN1
reg_addr_in[6] => Mux40.IN1
reg_addr_in[6] => Mux41.IN1
reg_addr_in[6] => Mux42.IN1
reg_addr_in[6] => Mux43.IN1
reg_addr_in[6] => Mux44.IN1
reg_addr_in[6] => Mux45.IN1
reg_addr_in[6] => Mux46.IN1
reg_addr_in[6] => Mux47.IN1
reg_addr_in[6] => Mux48.IN256
reg_addr_in[6] => Mux49.IN256
reg_addr_in[6] => Mux50.IN256
reg_addr_in[6] => Mux51.IN256
reg_addr_in[6] => Mux52.IN256
reg_addr_in[6] => Mux53.IN256
reg_addr_in[6] => Mux54.IN256
reg_addr_in[6] => Mux55.IN256
reg_addr_in[6] => Mux56.IN256
reg_addr_in[6] => Mux57.IN256
reg_addr_in[6] => Mux58.IN256
reg_addr_in[6] => Mux59.IN256
reg_addr_in[6] => Mux60.IN256
reg_addr_in[6] => Mux61.IN256
reg_addr_in[6] => Mux62.IN256
reg_addr_in[6] => Mux63.IN256
reg_addr_in[6] => Mux64.IN256
reg_addr_in[6] => Mux65.IN256
reg_addr_in[6] => Mux66.IN256
reg_addr_in[6] => Mux67.IN256
reg_addr_in[6] => Mux68.IN256
reg_addr_in[6] => Mux69.IN256
reg_addr_in[6] => Mux70.IN256
reg_addr_in[6] => Mux71.IN256
reg_addr_in[6] => Mux72.IN256
reg_addr_in[6] => Mux73.IN256
reg_addr_in[6] => Mux74.IN256
reg_addr_in[6] => Mux75.IN256
reg_addr_in[6] => Mux76.IN256
reg_addr_in[6] => Mux77.IN256
reg_addr_in[6] => Mux78.IN256
reg_addr_in[6] => Mux79.IN256
reg_addr_in[6] => Mux80.IN257
reg_addr_in[6] => Mux81.IN256
reg_addr_in[6] => Mux82.IN256
reg_addr_in[6] => Mux83.IN256
reg_addr_in[6] => Mux84.IN256
reg_addr_in[6] => Mux85.IN256
reg_addr_in[6] => Mux86.IN256
reg_addr_in[6] => Mux87.IN256
reg_addr_in[6] => Mux88.IN256
reg_addr_in[6] => Mux89.IN256
reg_addr_in[6] => Mux90.IN256
reg_addr_in[6] => Mux91.IN256
reg_addr_in[6] => Mux92.IN256
reg_addr_in[6] => Mux93.IN256
reg_addr_in[6] => Mux94.IN256
reg_addr_in[6] => Mux95.IN256
reg_addr_in[6] => Mux96.IN256
reg_addr_in[6] => Mux97.IN256
reg_addr_in[6] => Mux98.IN256
reg_addr_in[6] => Mux99.IN256
reg_addr_in[6] => Mux100.IN256
reg_addr_in[6] => Mux101.IN256
reg_addr_in[6] => Mux102.IN256
reg_addr_in[6] => Mux103.IN256
reg_addr_in[6] => Mux104.IN256
reg_addr_in[6] => Mux105.IN256
reg_addr_in[6] => Mux106.IN256
reg_addr_in[6] => Mux107.IN256
reg_addr_in[6] => Mux108.IN256
reg_addr_in[6] => Mux109.IN256
reg_addr_in[6] => Mux110.IN256
reg_addr_in[6] => Mux111.IN256
reg_addr_in[6] => Mux112.IN256
reg_addr_in[6] => Mux113.IN1
reg_addr_in[6] => Mux114.IN1
reg_addr_in[6] => Mux115.IN1
reg_addr_in[6] => Mux116.IN1
reg_addr_in[6] => Mux117.IN1
reg_addr_in[6] => Mux118.IN1
reg_addr_in[6] => Mux119.IN1
reg_addr_in[6] => Mux120.IN1
reg_addr_in[6] => Mux121.IN1
reg_addr_in[6] => Mux122.IN1
reg_addr_in[6] => Mux123.IN1
reg_addr_in[6] => Mux124.IN1
reg_addr_in[6] => Mux125.IN1
reg_addr_in[6] => Mux126.IN1
reg_addr_in[6] => Mux127.IN1
reg_addr_in[6] => Mux128.IN1
reg_addr_in[6] => Mux129.IN1
reg_addr_in[6] => Mux130.IN1
reg_addr_in[6] => Mux131.IN1
reg_addr_in[6] => Mux132.IN1
reg_addr_in[6] => Mux133.IN1
reg_addr_in[6] => Mux134.IN1
reg_addr_in[7] => Mux0.IN0
reg_addr_in[7] => Mux1.IN0
reg_addr_in[7] => Mux2.IN0
reg_addr_in[7] => Mux3.IN0
reg_addr_in[7] => Mux4.IN0
reg_addr_in[7] => Mux5.IN0
reg_addr_in[7] => Mux6.IN0
reg_addr_in[7] => Mux7.IN0
reg_addr_in[7] => Mux8.IN0
reg_addr_in[7] => Mux9.IN0
reg_addr_in[7] => Mux10.IN0
reg_addr_in[7] => Mux11.IN0
reg_addr_in[7] => Mux12.IN0
reg_addr_in[7] => Mux13.IN0
reg_addr_in[7] => Mux14.IN0
reg_addr_in[7] => Mux15.IN0
reg_addr_in[7] => Mux16.IN0
reg_addr_in[7] => Mux17.IN0
reg_addr_in[7] => Mux18.IN0
reg_addr_in[7] => Mux19.IN0
reg_addr_in[7] => Mux20.IN0
reg_addr_in[7] => Mux21.IN0
reg_addr_in[7] => Mux22.IN0
reg_addr_in[7] => Mux23.IN0
reg_addr_in[7] => Mux24.IN0
reg_addr_in[7] => Mux25.IN0
reg_addr_in[7] => Mux26.IN0
reg_addr_in[7] => Mux27.IN0
reg_addr_in[7] => Mux28.IN0
reg_addr_in[7] => Mux29.IN0
reg_addr_in[7] => Mux30.IN0
reg_addr_in[7] => Mux31.IN0
reg_addr_in[7] => Mux32.IN0
reg_addr_in[7] => Mux33.IN0
reg_addr_in[7] => Mux34.IN0
reg_addr_in[7] => Mux35.IN0
reg_addr_in[7] => Mux36.IN0
reg_addr_in[7] => Mux37.IN0
reg_addr_in[7] => Mux38.IN0
reg_addr_in[7] => Mux39.IN0
reg_addr_in[7] => Mux40.IN0
reg_addr_in[7] => Mux41.IN0
reg_addr_in[7] => Mux42.IN0
reg_addr_in[7] => Mux43.IN0
reg_addr_in[7] => Mux44.IN0
reg_addr_in[7] => Mux45.IN0
reg_addr_in[7] => Mux46.IN0
reg_addr_in[7] => Mux47.IN0
reg_addr_in[7] => Mux48.IN255
reg_addr_in[7] => Mux49.IN255
reg_addr_in[7] => Mux50.IN255
reg_addr_in[7] => Mux51.IN255
reg_addr_in[7] => Mux52.IN255
reg_addr_in[7] => Mux53.IN255
reg_addr_in[7] => Mux54.IN255
reg_addr_in[7] => Mux55.IN255
reg_addr_in[7] => Mux56.IN255
reg_addr_in[7] => Mux57.IN255
reg_addr_in[7] => Mux58.IN255
reg_addr_in[7] => Mux59.IN255
reg_addr_in[7] => Mux60.IN255
reg_addr_in[7] => Mux61.IN255
reg_addr_in[7] => Mux62.IN255
reg_addr_in[7] => Mux63.IN255
reg_addr_in[7] => Mux64.IN255
reg_addr_in[7] => Mux65.IN255
reg_addr_in[7] => Mux66.IN255
reg_addr_in[7] => Mux67.IN255
reg_addr_in[7] => Mux68.IN255
reg_addr_in[7] => Mux69.IN255
reg_addr_in[7] => Mux70.IN255
reg_addr_in[7] => Mux71.IN255
reg_addr_in[7] => Mux72.IN255
reg_addr_in[7] => Mux73.IN255
reg_addr_in[7] => Mux74.IN255
reg_addr_in[7] => Mux75.IN255
reg_addr_in[7] => Mux76.IN255
reg_addr_in[7] => Mux77.IN255
reg_addr_in[7] => Mux78.IN255
reg_addr_in[7] => Mux79.IN255
reg_addr_in[7] => Mux80.IN256
reg_addr_in[7] => Mux81.IN255
reg_addr_in[7] => Mux82.IN255
reg_addr_in[7] => Mux83.IN255
reg_addr_in[7] => Mux84.IN255
reg_addr_in[7] => Mux85.IN255
reg_addr_in[7] => Mux86.IN255
reg_addr_in[7] => Mux87.IN255
reg_addr_in[7] => Mux88.IN255
reg_addr_in[7] => Mux89.IN255
reg_addr_in[7] => Mux90.IN255
reg_addr_in[7] => Mux91.IN255
reg_addr_in[7] => Mux92.IN255
reg_addr_in[7] => Mux93.IN255
reg_addr_in[7] => Mux94.IN255
reg_addr_in[7] => Mux95.IN255
reg_addr_in[7] => Mux96.IN255
reg_addr_in[7] => Mux97.IN255
reg_addr_in[7] => Mux98.IN255
reg_addr_in[7] => Mux99.IN255
reg_addr_in[7] => Mux100.IN255
reg_addr_in[7] => Mux101.IN255
reg_addr_in[7] => Mux102.IN255
reg_addr_in[7] => Mux103.IN255
reg_addr_in[7] => Mux104.IN255
reg_addr_in[7] => Mux105.IN255
reg_addr_in[7] => Mux106.IN255
reg_addr_in[7] => Mux107.IN255
reg_addr_in[7] => Mux108.IN255
reg_addr_in[7] => Mux109.IN255
reg_addr_in[7] => Mux110.IN255
reg_addr_in[7] => Mux111.IN255
reg_addr_in[7] => Mux112.IN255
reg_addr_in[7] => Mux113.IN0
reg_addr_in[7] => Mux114.IN0
reg_addr_in[7] => Mux115.IN0
reg_addr_in[7] => Mux116.IN0
reg_addr_in[7] => Mux117.IN0
reg_addr_in[7] => Mux118.IN0
reg_addr_in[7] => Mux119.IN0
reg_addr_in[7] => Mux120.IN0
reg_addr_in[7] => Mux121.IN0
reg_addr_in[7] => Mux122.IN0
reg_addr_in[7] => Mux123.IN0
reg_addr_in[7] => Mux124.IN0
reg_addr_in[7] => Mux125.IN0
reg_addr_in[7] => Mux126.IN0
reg_addr_in[7] => Mux127.IN0
reg_addr_in[7] => Mux128.IN0
reg_addr_in[7] => Mux129.IN0
reg_addr_in[7] => Mux130.IN0
reg_addr_in[7] => Mux131.IN0
reg_addr_in[7] => Mux132.IN0
reg_addr_in[7] => Mux133.IN0
reg_addr_in[7] => Mux134.IN0
reg_data_in[0] => Mux15.IN8
reg_data_in[0] => Mux31.IN8
reg_data_in[0] => Mux47.IN8
reg_data_in[0] => Mux128.IN8
reg_data_in[0] => Mux134.IN8
reg_data_in[1] => Mux14.IN8
reg_data_in[1] => Mux30.IN8
reg_data_in[1] => Mux46.IN8
reg_data_in[1] => Mux127.IN8
reg_data_in[1] => Mux133.IN8
reg_data_in[2] => Mux13.IN8
reg_data_in[2] => Mux29.IN8
reg_data_in[2] => Mux45.IN8
reg_data_in[2] => Mux126.IN8
reg_data_in[2] => Mux132.IN8
reg_data_in[3] => Mux12.IN8
reg_data_in[3] => Mux28.IN8
reg_data_in[3] => Mux44.IN8
reg_data_in[3] => Mux125.IN8
reg_data_in[3] => Mux131.IN8
reg_data_in[4] => Mux11.IN8
reg_data_in[4] => Mux27.IN8
reg_data_in[4] => Mux43.IN8
reg_data_in[4] => Mux124.IN8
reg_data_in[4] => Mux130.IN8
reg_data_in[5] => Mux10.IN8
reg_data_in[5] => Mux26.IN8
reg_data_in[5] => Mux42.IN8
reg_data_in[5] => Mux123.IN8
reg_data_in[5] => Mux129.IN8
reg_data_in[6] => Mux9.IN8
reg_data_in[6] => Mux25.IN8
reg_data_in[6] => Mux41.IN8
reg_data_in[6] => Mux122.IN8
reg_data_in[7] => Mux8.IN8
reg_data_in[7] => Mux24.IN8
reg_data_in[7] => Mux40.IN8
reg_data_in[7] => Mux121.IN8
reg_data_in[8] => Mux7.IN8
reg_data_in[8] => Mux23.IN8
reg_data_in[8] => Mux39.IN8
reg_data_in[8] => Mux120.IN8
reg_data_in[9] => Mux6.IN8
reg_data_in[9] => Mux22.IN8
reg_data_in[9] => Mux38.IN8
reg_data_in[9] => Mux119.IN8
reg_data_in[10] => Mux5.IN8
reg_data_in[10] => Mux21.IN8
reg_data_in[10] => Mux37.IN8
reg_data_in[10] => Mux118.IN8
reg_data_in[11] => Mux4.IN8
reg_data_in[11] => Mux20.IN8
reg_data_in[11] => Mux36.IN8
reg_data_in[11] => Mux117.IN8
reg_data_in[12] => Mux3.IN8
reg_data_in[12] => Mux19.IN8
reg_data_in[12] => Mux35.IN8
reg_data_in[12] => Mux116.IN8
reg_data_in[13] => Mux2.IN8
reg_data_in[13] => Mux18.IN8
reg_data_in[13] => Mux34.IN8
reg_data_in[13] => Mux115.IN8
reg_data_in[14] => Mux1.IN8
reg_data_in[14] => Mux17.IN8
reg_data_in[14] => Mux33.IN8
reg_data_in[14] => Mux114.IN8
reg_data_in[15] => Mux0.IN8
reg_data_in[15] => Mux16.IN8
reg_data_in[15] => Mux32.IN8
reg_data_in[15] => Mux113.IN8
reg_data_out[0] <= reg_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rw => process_0.IN0
reg_req => process_0.IN1
dma_data[0] => sampleword.DATAB
dma_data[1] => sampleword.DATAB
dma_data[2] => sampleword.DATAB
dma_data[3] => sampleword.DATAB
dma_data[4] => sampleword.DATAB
dma_data[5] => sampleword.DATAB
dma_data[6] => sampleword.DATAB
dma_data[7] => sampleword.DATAB
dma_data[8] => sampleword.DATAB
dma_data[9] => sampleword.DATAB
dma_data[10] => sampleword.DATAB
dma_data[11] => sampleword.DATAB
dma_data[12] => sampleword.DATAB
dma_data[13] => sampleword.DATAB
dma_data[14] => sampleword.DATAB
dma_data[15] => sampleword.DATAB
channel_fromhost.req <= channel_fromhost.req~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.setreqlen <= channel_fromhost.setreqlen~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[0] <= channel_fromhost.reqlen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[1] <= channel_fromhost.reqlen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[2] <= channel_fromhost.reqlen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[3] <= channel_fromhost.reqlen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[4] <= channel_fromhost.reqlen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[5] <= channel_fromhost.reqlen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[6] <= channel_fromhost.reqlen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[7] <= channel_fromhost.reqlen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[8] <= channel_fromhost.reqlen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[9] <= channel_fromhost.reqlen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[10] <= channel_fromhost.reqlen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[11] <= channel_fromhost.reqlen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[12] <= channel_fromhost.reqlen[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[13] <= channel_fromhost.reqlen[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[14] <= channel_fromhost.reqlen[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[15] <= channel_fromhost.reqlen[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.setaddr <= channel_fromhost.setaddr~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[0] <= channel_fromhost.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[1] <= channel_fromhost.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[2] <= channel_fromhost.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[3] <= channel_fromhost.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[4] <= channel_fromhost.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[5] <= channel_fromhost.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[6] <= channel_fromhost.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[7] <= channel_fromhost.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[8] <= channel_fromhost.addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[9] <= channel_fromhost.addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[10] <= channel_fromhost.addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[11] <= channel_fromhost.addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[12] <= channel_fromhost.addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[13] <= channel_fromhost.addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[14] <= channel_fromhost.addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[15] <= channel_fromhost.addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[16] <= channel_fromhost.addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[17] <= channel_fromhost.addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[18] <= channel_fromhost.addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[19] <= channel_fromhost.addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[20] <= channel_fromhost.addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[21] <= channel_fromhost.addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[22] <= channel_fromhost.addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[23] <= channel_fromhost.addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[24] <= channel_fromhost.addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[25] <= channel_fromhost.addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[26] <= channel_fromhost.addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[27] <= channel_fromhost.addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[28] <= channel_fromhost.addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[29] <= channel_fromhost.addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[30] <= channel_fromhost.addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[31] <= channel_fromhost.addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => hibyte.OUTPUTSELECT
audio_out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_int <= comb.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1
clk => periodcounter[0].CLK
clk => periodcounter[1].CLK
clk => periodcounter[2].CLK
clk => periodcounter[3].CLK
clk => periodcounter[4].CLK
clk => periodcounter[5].CLK
clk => periodcounter[6].CLK
clk => periodcounter[7].CLK
clk => periodcounter[8].CLK
clk => periodcounter[9].CLK
clk => periodcounter[10].CLK
clk => periodcounter[11].CLK
clk => periodcounter[12].CLK
clk => periodcounter[13].CLK
clk => periodcounter[14].CLK
clk => periodcounter[15].CLK
clk => sampletick.CLK
clk => volume[0].CLK
clk => volume[1].CLK
clk => volume[2].CLK
clk => volume[3].CLK
clk => volume[4].CLK
clk => volume[5].CLK
clk => period[0].CLK
clk => period[1].CLK
clk => period[2].CLK
clk => period[3].CLK
clk => period[4].CLK
clk => period[5].CLK
clk => period[6].CLK
clk => period[7].CLK
clk => period[8].CLK
clk => period[9].CLK
clk => period[10].CLK
clk => period[11].CLK
clk => period[12].CLK
clk => period[13].CLK
clk => period[14].CLK
clk => period[15].CLK
clk => repeatlen[0].CLK
clk => repeatlen[1].CLK
clk => repeatlen[2].CLK
clk => repeatlen[3].CLK
clk => repeatlen[4].CLK
clk => repeatlen[5].CLK
clk => repeatlen[6].CLK
clk => repeatlen[7].CLK
clk => repeatlen[8].CLK
clk => repeatlen[9].CLK
clk => repeatlen[10].CLK
clk => repeatlen[11].CLK
clk => repeatlen[12].CLK
clk => repeatlen[13].CLK
clk => repeatlen[14].CLK
clk => repeatlen[15].CLK
clk => datapointer[0].CLK
clk => datapointer[1].CLK
clk => datapointer[2].CLK
clk => datapointer[3].CLK
clk => datapointer[4].CLK
clk => datapointer[5].CLK
clk => datapointer[6].CLK
clk => datapointer[7].CLK
clk => datapointer[8].CLK
clk => datapointer[9].CLK
clk => datapointer[10].CLK
clk => datapointer[11].CLK
clk => datapointer[12].CLK
clk => datapointer[13].CLK
clk => datapointer[14].CLK
clk => datapointer[15].CLK
clk => datapointer[16].CLK
clk => datapointer[17].CLK
clk => datapointer[18].CLK
clk => datapointer[19].CLK
clk => datapointer[20].CLK
clk => datapointer[21].CLK
clk => datapointer[22].CLK
clk => datapointer[23].CLK
clk => datapointer[24].CLK
clk => datapointer[25].CLK
clk => datapointer[26].CLK
clk => datapointer[27].CLK
clk => datapointer[28].CLK
clk => datapointer[29].CLK
clk => datapointer[30].CLK
clk => datapointer[31].CLK
clk => sampleword[0].CLK
clk => sampleword[1].CLK
clk => sampleword[2].CLK
clk => sampleword[3].CLK
clk => sampleword[4].CLK
clk => sampleword[5].CLK
clk => sampleword[6].CLK
clk => sampleword[7].CLK
clk => sampleword[8].CLK
clk => sampleword[9].CLK
clk => sampleword[10].CLK
clk => sampleword[11].CLK
clk => sampleword[12].CLK
clk => sampleword[13].CLK
clk => sampleword[14].CLK
clk => sampleword[15].CLK
clk => hibyte.CLK
clk => datalen[0].CLK
clk => datalen[1].CLK
clk => datalen[2].CLK
clk => datalen[3].CLK
clk => datalen[4].CLK
clk => datalen[5].CLK
clk => datalen[6].CLK
clk => datalen[7].CLK
clk => datalen[8].CLK
clk => datalen[9].CLK
clk => datalen[10].CLK
clk => datalen[11].CLK
clk => datalen[12].CLK
clk => datalen[13].CLK
clk => datalen[14].CLK
clk => datalen[15].CLK
clk => reg_data_out[0]~reg0.CLK
clk => reg_data_out[1]~reg0.CLK
clk => reg_data_out[2]~reg0.CLK
clk => reg_data_out[3]~reg0.CLK
clk => reg_data_out[4]~reg0.CLK
clk => reg_data_out[5]~reg0.CLK
clk => reg_data_out[6]~reg0.CLK
clk => reg_data_out[7]~reg0.CLK
clk => reg_data_out[8]~reg0.CLK
clk => reg_data_out[9]~reg0.CLK
clk => reg_data_out[10]~reg0.CLK
clk => reg_data_out[11]~reg0.CLK
clk => reg_data_out[12]~reg0.CLK
clk => reg_data_out[13]~reg0.CLK
clk => reg_data_out[14]~reg0.CLK
clk => reg_data_out[15]~reg0.CLK
clk => channel_fromhost.req~reg0.CLK
clk => channel_fromhost.setreqlen~reg0.CLK
clk => channel_fromhost.reqlen[0]~reg0.CLK
clk => channel_fromhost.reqlen[1]~reg0.CLK
clk => channel_fromhost.reqlen[2]~reg0.CLK
clk => channel_fromhost.reqlen[3]~reg0.CLK
clk => channel_fromhost.reqlen[4]~reg0.CLK
clk => channel_fromhost.reqlen[5]~reg0.CLK
clk => channel_fromhost.reqlen[6]~reg0.CLK
clk => channel_fromhost.reqlen[7]~reg0.CLK
clk => channel_fromhost.reqlen[8]~reg0.CLK
clk => channel_fromhost.reqlen[9]~reg0.CLK
clk => channel_fromhost.reqlen[10]~reg0.CLK
clk => channel_fromhost.reqlen[11]~reg0.CLK
clk => channel_fromhost.reqlen[12]~reg0.CLK
clk => channel_fromhost.reqlen[13]~reg0.CLK
clk => channel_fromhost.reqlen[14]~reg0.CLK
clk => channel_fromhost.reqlen[15]~reg0.CLK
clk => channel_fromhost.setaddr~reg0.CLK
clk => channel_fromhost.addr[0]~reg0.CLK
clk => channel_fromhost.addr[1]~reg0.CLK
clk => channel_fromhost.addr[2]~reg0.CLK
clk => channel_fromhost.addr[3]~reg0.CLK
clk => channel_fromhost.addr[4]~reg0.CLK
clk => channel_fromhost.addr[5]~reg0.CLK
clk => channel_fromhost.addr[6]~reg0.CLK
clk => channel_fromhost.addr[7]~reg0.CLK
clk => channel_fromhost.addr[8]~reg0.CLK
clk => channel_fromhost.addr[9]~reg0.CLK
clk => channel_fromhost.addr[10]~reg0.CLK
clk => channel_fromhost.addr[11]~reg0.CLK
clk => channel_fromhost.addr[12]~reg0.CLK
clk => channel_fromhost.addr[13]~reg0.CLK
clk => channel_fromhost.addr[14]~reg0.CLK
clk => channel_fromhost.addr[15]~reg0.CLK
clk => channel_fromhost.addr[16]~reg0.CLK
clk => channel_fromhost.addr[17]~reg0.CLK
clk => channel_fromhost.addr[18]~reg0.CLK
clk => channel_fromhost.addr[19]~reg0.CLK
clk => channel_fromhost.addr[20]~reg0.CLK
clk => channel_fromhost.addr[21]~reg0.CLK
clk => channel_fromhost.addr[22]~reg0.CLK
clk => channel_fromhost.addr[23]~reg0.CLK
clk => channel_fromhost.addr[24]~reg0.CLK
clk => channel_fromhost.addr[25]~reg0.CLK
clk => channel_fromhost.addr[26]~reg0.CLK
clk => channel_fromhost.addr[27]~reg0.CLK
clk => channel_fromhost.addr[28]~reg0.CLK
clk => channel_fromhost.addr[29]~reg0.CLK
clk => channel_fromhost.addr[30]~reg0.CLK
clk => channel_fromhost.addr[31]~reg0.CLK
reset => channel_fromhost.addr[31]~reg0.ENA
reset => channel_fromhost.addr[30]~reg0.ENA
reset => channel_fromhost.addr[29]~reg0.ENA
reset => channel_fromhost.addr[28]~reg0.ENA
reset => channel_fromhost.addr[27]~reg0.ENA
reset => channel_fromhost.addr[26]~reg0.ENA
reset => channel_fromhost.addr[25]~reg0.ENA
reset => channel_fromhost.addr[24]~reg0.ENA
reset => channel_fromhost.addr[23]~reg0.ENA
reset => channel_fromhost.addr[22]~reg0.ENA
reset => channel_fromhost.addr[21]~reg0.ENA
reset => channel_fromhost.addr[20]~reg0.ENA
reset => channel_fromhost.addr[19]~reg0.ENA
reset => channel_fromhost.addr[18]~reg0.ENA
reset => channel_fromhost.addr[17]~reg0.ENA
reset => channel_fromhost.addr[16]~reg0.ENA
reset => channel_fromhost.addr[15]~reg0.ENA
reset => channel_fromhost.addr[14]~reg0.ENA
reset => channel_fromhost.addr[13]~reg0.ENA
reset => channel_fromhost.addr[12]~reg0.ENA
reset => channel_fromhost.addr[11]~reg0.ENA
reset => channel_fromhost.addr[10]~reg0.ENA
reset => channel_fromhost.addr[9]~reg0.ENA
reset => channel_fromhost.addr[8]~reg0.ENA
reset => channel_fromhost.addr[7]~reg0.ENA
reset => channel_fromhost.addr[6]~reg0.ENA
reset => channel_fromhost.addr[5]~reg0.ENA
reset => channel_fromhost.addr[4]~reg0.ENA
reset => channel_fromhost.addr[3]~reg0.ENA
reset => channel_fromhost.addr[2]~reg0.ENA
reset => channel_fromhost.addr[1]~reg0.ENA
reset => channel_fromhost.addr[0]~reg0.ENA
reset => channel_fromhost.setaddr~reg0.ENA
reset => channel_fromhost.reqlen[15]~reg0.ENA
reset => channel_fromhost.reqlen[14]~reg0.ENA
reset => channel_fromhost.reqlen[13]~reg0.ENA
reset => channel_fromhost.reqlen[12]~reg0.ENA
reset => channel_fromhost.reqlen[11]~reg0.ENA
reset => channel_fromhost.reqlen[10]~reg0.ENA
reset => channel_fromhost.reqlen[9]~reg0.ENA
reset => channel_fromhost.reqlen[8]~reg0.ENA
reset => channel_fromhost.reqlen[7]~reg0.ENA
reset => channel_fromhost.reqlen[6]~reg0.ENA
reset => channel_fromhost.reqlen[5]~reg0.ENA
reset => channel_fromhost.reqlen[4]~reg0.ENA
reset => channel_fromhost.reqlen[3]~reg0.ENA
reset => channel_fromhost.reqlen[2]~reg0.ENA
reset => channel_fromhost.reqlen[1]~reg0.ENA
reset => channel_fromhost.reqlen[0]~reg0.ENA
reset => channel_fromhost.setreqlen~reg0.ENA
reset => channel_fromhost.req~reg0.ENA
reset => reg_data_out[15]~reg0.ENA
reset => reg_data_out[14]~reg0.ENA
reset => reg_data_out[13]~reg0.ENA
reset => reg_data_out[12]~reg0.ENA
reset => reg_data_out[11]~reg0.ENA
reset => reg_data_out[10]~reg0.ENA
reset => reg_data_out[9]~reg0.ENA
reset => reg_data_out[8]~reg0.ENA
reset => reg_data_out[7]~reg0.ENA
reset => reg_data_out[6]~reg0.ENA
reset => reg_data_out[5]~reg0.ENA
reset => reg_data_out[4]~reg0.ENA
reset => reg_data_out[3]~reg0.ENA
reset => reg_data_out[2]~reg0.ENA
reset => reg_data_out[1]~reg0.ENA
reset => reg_data_out[0]~reg0.ENA
reset => datalen[15].ENA
reset => datalen[14].ENA
reset => datalen[13].ENA
reset => datalen[12].ENA
reset => datalen[11].ENA
reset => datalen[10].ENA
reset => datalen[9].ENA
reset => datalen[8].ENA
reset => datalen[7].ENA
reset => datalen[6].ENA
reset => datalen[5].ENA
reset => datalen[4].ENA
reset => datalen[3].ENA
reset => datalen[2].ENA
reset => datalen[1].ENA
reset => datalen[0].ENA
reset => hibyte.ENA
reset => sampleword[15].ENA
reset => sampleword[14].ENA
reset => sampleword[13].ENA
reset => sampleword[12].ENA
reset => sampleword[11].ENA
reset => sampleword[10].ENA
reset => sampleword[9].ENA
reset => sampleword[8].ENA
reset => sampleword[7].ENA
reset => sampleword[6].ENA
reset => sampleword[5].ENA
reset => sampleword[4].ENA
reset => sampleword[3].ENA
reset => sampleword[2].ENA
reset => sampleword[1].ENA
reset => sampleword[0].ENA
reset => datapointer[31].ENA
reset => datapointer[30].ENA
reset => datapointer[29].ENA
reset => datapointer[28].ENA
reset => datapointer[27].ENA
reset => datapointer[26].ENA
reset => datapointer[25].ENA
reset => datapointer[24].ENA
reset => datapointer[23].ENA
reset => datapointer[22].ENA
reset => datapointer[21].ENA
reset => datapointer[20].ENA
reset => datapointer[19].ENA
reset => datapointer[18].ENA
reset => datapointer[17].ENA
reset => datapointer[16].ENA
reset => datapointer[15].ENA
reset => datapointer[14].ENA
reset => datapointer[13].ENA
reset => datapointer[12].ENA
reset => datapointer[11].ENA
reset => datapointer[10].ENA
reset => datapointer[9].ENA
reset => datapointer[8].ENA
reset => datapointer[7].ENA
reset => datapointer[6].ENA
reset => datapointer[5].ENA
reset => datapointer[4].ENA
reset => datapointer[3].ENA
reset => datapointer[2].ENA
reset => datapointer[1].ENA
reset => datapointer[0].ENA
reset => repeatlen[15].ENA
reset => repeatlen[14].ENA
reset => repeatlen[13].ENA
reset => repeatlen[12].ENA
reset => repeatlen[11].ENA
reset => repeatlen[10].ENA
reset => repeatlen[9].ENA
reset => repeatlen[8].ENA
reset => repeatlen[7].ENA
reset => repeatlen[6].ENA
reset => repeatlen[5].ENA
reset => repeatlen[4].ENA
reset => repeatlen[3].ENA
reset => repeatlen[2].ENA
reset => repeatlen[1].ENA
reset => repeatlen[0].ENA
reset => period[15].ENA
reset => period[14].ENA
reset => period[13].ENA
reset => period[12].ENA
reset => period[11].ENA
reset => period[10].ENA
reset => period[9].ENA
reset => period[8].ENA
reset => period[7].ENA
reset => period[6].ENA
reset => period[5].ENA
reset => period[4].ENA
reset => period[3].ENA
reset => period[2].ENA
reset => period[1].ENA
reset => period[0].ENA
reset => volume[5].ENA
reset => volume[4].ENA
reset => volume[3].ENA
reset => volume[2].ENA
reset => volume[1].ENA
reset => volume[0].ENA
audiotick => sampletick.OUTPUTSELECT
audiotick => periodcounter[0].ENA
audiotick => periodcounter[1].ENA
audiotick => periodcounter[2].ENA
audiotick => periodcounter[3].ENA
audiotick => periodcounter[4].ENA
audiotick => periodcounter[5].ENA
audiotick => periodcounter[6].ENA
audiotick => periodcounter[7].ENA
audiotick => periodcounter[8].ENA
audiotick => periodcounter[9].ENA
audiotick => periodcounter[10].ENA
audiotick => periodcounter[11].ENA
audiotick => periodcounter[12].ENA
audiotick => periodcounter[13].ENA
audiotick => periodcounter[14].ENA
audiotick => periodcounter[15].ENA
reg_addr_in[0] => Mux0.IN7
reg_addr_in[0] => Mux1.IN7
reg_addr_in[0] => Mux2.IN7
reg_addr_in[0] => Mux3.IN7
reg_addr_in[0] => Mux4.IN7
reg_addr_in[0] => Mux5.IN7
reg_addr_in[0] => Mux6.IN7
reg_addr_in[0] => Mux7.IN7
reg_addr_in[0] => Mux8.IN7
reg_addr_in[0] => Mux9.IN7
reg_addr_in[0] => Mux10.IN7
reg_addr_in[0] => Mux11.IN7
reg_addr_in[0] => Mux12.IN7
reg_addr_in[0] => Mux13.IN7
reg_addr_in[0] => Mux14.IN7
reg_addr_in[0] => Mux15.IN7
reg_addr_in[0] => Mux16.IN7
reg_addr_in[0] => Mux17.IN7
reg_addr_in[0] => Mux18.IN7
reg_addr_in[0] => Mux19.IN7
reg_addr_in[0] => Mux20.IN7
reg_addr_in[0] => Mux21.IN7
reg_addr_in[0] => Mux22.IN7
reg_addr_in[0] => Mux23.IN7
reg_addr_in[0] => Mux24.IN7
reg_addr_in[0] => Mux25.IN7
reg_addr_in[0] => Mux26.IN7
reg_addr_in[0] => Mux27.IN7
reg_addr_in[0] => Mux28.IN7
reg_addr_in[0] => Mux29.IN7
reg_addr_in[0] => Mux30.IN7
reg_addr_in[0] => Mux31.IN7
reg_addr_in[0] => Mux32.IN7
reg_addr_in[0] => Mux33.IN7
reg_addr_in[0] => Mux34.IN7
reg_addr_in[0] => Mux35.IN7
reg_addr_in[0] => Mux36.IN7
reg_addr_in[0] => Mux37.IN7
reg_addr_in[0] => Mux38.IN7
reg_addr_in[0] => Mux39.IN7
reg_addr_in[0] => Mux40.IN7
reg_addr_in[0] => Mux41.IN7
reg_addr_in[0] => Mux42.IN7
reg_addr_in[0] => Mux43.IN7
reg_addr_in[0] => Mux44.IN7
reg_addr_in[0] => Mux45.IN7
reg_addr_in[0] => Mux46.IN7
reg_addr_in[0] => Mux47.IN7
reg_addr_in[0] => Mux48.IN262
reg_addr_in[0] => Mux49.IN262
reg_addr_in[0] => Mux50.IN262
reg_addr_in[0] => Mux51.IN262
reg_addr_in[0] => Mux52.IN262
reg_addr_in[0] => Mux53.IN262
reg_addr_in[0] => Mux54.IN262
reg_addr_in[0] => Mux55.IN262
reg_addr_in[0] => Mux56.IN262
reg_addr_in[0] => Mux57.IN262
reg_addr_in[0] => Mux58.IN262
reg_addr_in[0] => Mux59.IN262
reg_addr_in[0] => Mux60.IN262
reg_addr_in[0] => Mux61.IN262
reg_addr_in[0] => Mux62.IN262
reg_addr_in[0] => Mux63.IN262
reg_addr_in[0] => Mux64.IN262
reg_addr_in[0] => Mux65.IN262
reg_addr_in[0] => Mux66.IN262
reg_addr_in[0] => Mux67.IN262
reg_addr_in[0] => Mux68.IN262
reg_addr_in[0] => Mux69.IN262
reg_addr_in[0] => Mux70.IN262
reg_addr_in[0] => Mux71.IN262
reg_addr_in[0] => Mux72.IN262
reg_addr_in[0] => Mux73.IN262
reg_addr_in[0] => Mux74.IN262
reg_addr_in[0] => Mux75.IN262
reg_addr_in[0] => Mux76.IN262
reg_addr_in[0] => Mux77.IN262
reg_addr_in[0] => Mux78.IN262
reg_addr_in[0] => Mux79.IN262
reg_addr_in[0] => Mux80.IN263
reg_addr_in[0] => Mux81.IN262
reg_addr_in[0] => Mux82.IN262
reg_addr_in[0] => Mux83.IN262
reg_addr_in[0] => Mux84.IN262
reg_addr_in[0] => Mux85.IN262
reg_addr_in[0] => Mux86.IN262
reg_addr_in[0] => Mux87.IN262
reg_addr_in[0] => Mux88.IN262
reg_addr_in[0] => Mux89.IN262
reg_addr_in[0] => Mux90.IN262
reg_addr_in[0] => Mux91.IN262
reg_addr_in[0] => Mux92.IN262
reg_addr_in[0] => Mux93.IN262
reg_addr_in[0] => Mux94.IN262
reg_addr_in[0] => Mux95.IN262
reg_addr_in[0] => Mux96.IN262
reg_addr_in[0] => Mux97.IN262
reg_addr_in[0] => Mux98.IN262
reg_addr_in[0] => Mux99.IN262
reg_addr_in[0] => Mux100.IN262
reg_addr_in[0] => Mux101.IN262
reg_addr_in[0] => Mux102.IN262
reg_addr_in[0] => Mux103.IN262
reg_addr_in[0] => Mux104.IN262
reg_addr_in[0] => Mux105.IN262
reg_addr_in[0] => Mux106.IN262
reg_addr_in[0] => Mux107.IN262
reg_addr_in[0] => Mux108.IN262
reg_addr_in[0] => Mux109.IN262
reg_addr_in[0] => Mux110.IN262
reg_addr_in[0] => Mux111.IN262
reg_addr_in[0] => Mux112.IN262
reg_addr_in[0] => Mux113.IN7
reg_addr_in[0] => Mux114.IN7
reg_addr_in[0] => Mux115.IN7
reg_addr_in[0] => Mux116.IN7
reg_addr_in[0] => Mux117.IN7
reg_addr_in[0] => Mux118.IN7
reg_addr_in[0] => Mux119.IN7
reg_addr_in[0] => Mux120.IN7
reg_addr_in[0] => Mux121.IN7
reg_addr_in[0] => Mux122.IN7
reg_addr_in[0] => Mux123.IN7
reg_addr_in[0] => Mux124.IN7
reg_addr_in[0] => Mux125.IN7
reg_addr_in[0] => Mux126.IN7
reg_addr_in[0] => Mux127.IN7
reg_addr_in[0] => Mux128.IN7
reg_addr_in[0] => Mux129.IN7
reg_addr_in[0] => Mux130.IN7
reg_addr_in[0] => Mux131.IN7
reg_addr_in[0] => Mux132.IN7
reg_addr_in[0] => Mux133.IN7
reg_addr_in[0] => Mux134.IN7
reg_addr_in[1] => Mux0.IN6
reg_addr_in[1] => Mux1.IN6
reg_addr_in[1] => Mux2.IN6
reg_addr_in[1] => Mux3.IN6
reg_addr_in[1] => Mux4.IN6
reg_addr_in[1] => Mux5.IN6
reg_addr_in[1] => Mux6.IN6
reg_addr_in[1] => Mux7.IN6
reg_addr_in[1] => Mux8.IN6
reg_addr_in[1] => Mux9.IN6
reg_addr_in[1] => Mux10.IN6
reg_addr_in[1] => Mux11.IN6
reg_addr_in[1] => Mux12.IN6
reg_addr_in[1] => Mux13.IN6
reg_addr_in[1] => Mux14.IN6
reg_addr_in[1] => Mux15.IN6
reg_addr_in[1] => Mux16.IN6
reg_addr_in[1] => Mux17.IN6
reg_addr_in[1] => Mux18.IN6
reg_addr_in[1] => Mux19.IN6
reg_addr_in[1] => Mux20.IN6
reg_addr_in[1] => Mux21.IN6
reg_addr_in[1] => Mux22.IN6
reg_addr_in[1] => Mux23.IN6
reg_addr_in[1] => Mux24.IN6
reg_addr_in[1] => Mux25.IN6
reg_addr_in[1] => Mux26.IN6
reg_addr_in[1] => Mux27.IN6
reg_addr_in[1] => Mux28.IN6
reg_addr_in[1] => Mux29.IN6
reg_addr_in[1] => Mux30.IN6
reg_addr_in[1] => Mux31.IN6
reg_addr_in[1] => Mux32.IN6
reg_addr_in[1] => Mux33.IN6
reg_addr_in[1] => Mux34.IN6
reg_addr_in[1] => Mux35.IN6
reg_addr_in[1] => Mux36.IN6
reg_addr_in[1] => Mux37.IN6
reg_addr_in[1] => Mux38.IN6
reg_addr_in[1] => Mux39.IN6
reg_addr_in[1] => Mux40.IN6
reg_addr_in[1] => Mux41.IN6
reg_addr_in[1] => Mux42.IN6
reg_addr_in[1] => Mux43.IN6
reg_addr_in[1] => Mux44.IN6
reg_addr_in[1] => Mux45.IN6
reg_addr_in[1] => Mux46.IN6
reg_addr_in[1] => Mux47.IN6
reg_addr_in[1] => Mux48.IN261
reg_addr_in[1] => Mux49.IN261
reg_addr_in[1] => Mux50.IN261
reg_addr_in[1] => Mux51.IN261
reg_addr_in[1] => Mux52.IN261
reg_addr_in[1] => Mux53.IN261
reg_addr_in[1] => Mux54.IN261
reg_addr_in[1] => Mux55.IN261
reg_addr_in[1] => Mux56.IN261
reg_addr_in[1] => Mux57.IN261
reg_addr_in[1] => Mux58.IN261
reg_addr_in[1] => Mux59.IN261
reg_addr_in[1] => Mux60.IN261
reg_addr_in[1] => Mux61.IN261
reg_addr_in[1] => Mux62.IN261
reg_addr_in[1] => Mux63.IN261
reg_addr_in[1] => Mux64.IN261
reg_addr_in[1] => Mux65.IN261
reg_addr_in[1] => Mux66.IN261
reg_addr_in[1] => Mux67.IN261
reg_addr_in[1] => Mux68.IN261
reg_addr_in[1] => Mux69.IN261
reg_addr_in[1] => Mux70.IN261
reg_addr_in[1] => Mux71.IN261
reg_addr_in[1] => Mux72.IN261
reg_addr_in[1] => Mux73.IN261
reg_addr_in[1] => Mux74.IN261
reg_addr_in[1] => Mux75.IN261
reg_addr_in[1] => Mux76.IN261
reg_addr_in[1] => Mux77.IN261
reg_addr_in[1] => Mux78.IN261
reg_addr_in[1] => Mux79.IN261
reg_addr_in[1] => Mux80.IN262
reg_addr_in[1] => Mux81.IN261
reg_addr_in[1] => Mux82.IN261
reg_addr_in[1] => Mux83.IN261
reg_addr_in[1] => Mux84.IN261
reg_addr_in[1] => Mux85.IN261
reg_addr_in[1] => Mux86.IN261
reg_addr_in[1] => Mux87.IN261
reg_addr_in[1] => Mux88.IN261
reg_addr_in[1] => Mux89.IN261
reg_addr_in[1] => Mux90.IN261
reg_addr_in[1] => Mux91.IN261
reg_addr_in[1] => Mux92.IN261
reg_addr_in[1] => Mux93.IN261
reg_addr_in[1] => Mux94.IN261
reg_addr_in[1] => Mux95.IN261
reg_addr_in[1] => Mux96.IN261
reg_addr_in[1] => Mux97.IN261
reg_addr_in[1] => Mux98.IN261
reg_addr_in[1] => Mux99.IN261
reg_addr_in[1] => Mux100.IN261
reg_addr_in[1] => Mux101.IN261
reg_addr_in[1] => Mux102.IN261
reg_addr_in[1] => Mux103.IN261
reg_addr_in[1] => Mux104.IN261
reg_addr_in[1] => Mux105.IN261
reg_addr_in[1] => Mux106.IN261
reg_addr_in[1] => Mux107.IN261
reg_addr_in[1] => Mux108.IN261
reg_addr_in[1] => Mux109.IN261
reg_addr_in[1] => Mux110.IN261
reg_addr_in[1] => Mux111.IN261
reg_addr_in[1] => Mux112.IN261
reg_addr_in[1] => Mux113.IN6
reg_addr_in[1] => Mux114.IN6
reg_addr_in[1] => Mux115.IN6
reg_addr_in[1] => Mux116.IN6
reg_addr_in[1] => Mux117.IN6
reg_addr_in[1] => Mux118.IN6
reg_addr_in[1] => Mux119.IN6
reg_addr_in[1] => Mux120.IN6
reg_addr_in[1] => Mux121.IN6
reg_addr_in[1] => Mux122.IN6
reg_addr_in[1] => Mux123.IN6
reg_addr_in[1] => Mux124.IN6
reg_addr_in[1] => Mux125.IN6
reg_addr_in[1] => Mux126.IN6
reg_addr_in[1] => Mux127.IN6
reg_addr_in[1] => Mux128.IN6
reg_addr_in[1] => Mux129.IN6
reg_addr_in[1] => Mux130.IN6
reg_addr_in[1] => Mux131.IN6
reg_addr_in[1] => Mux132.IN6
reg_addr_in[1] => Mux133.IN6
reg_addr_in[1] => Mux134.IN6
reg_addr_in[2] => Mux0.IN5
reg_addr_in[2] => Mux1.IN5
reg_addr_in[2] => Mux2.IN5
reg_addr_in[2] => Mux3.IN5
reg_addr_in[2] => Mux4.IN5
reg_addr_in[2] => Mux5.IN5
reg_addr_in[2] => Mux6.IN5
reg_addr_in[2] => Mux7.IN5
reg_addr_in[2] => Mux8.IN5
reg_addr_in[2] => Mux9.IN5
reg_addr_in[2] => Mux10.IN5
reg_addr_in[2] => Mux11.IN5
reg_addr_in[2] => Mux12.IN5
reg_addr_in[2] => Mux13.IN5
reg_addr_in[2] => Mux14.IN5
reg_addr_in[2] => Mux15.IN5
reg_addr_in[2] => Mux16.IN5
reg_addr_in[2] => Mux17.IN5
reg_addr_in[2] => Mux18.IN5
reg_addr_in[2] => Mux19.IN5
reg_addr_in[2] => Mux20.IN5
reg_addr_in[2] => Mux21.IN5
reg_addr_in[2] => Mux22.IN5
reg_addr_in[2] => Mux23.IN5
reg_addr_in[2] => Mux24.IN5
reg_addr_in[2] => Mux25.IN5
reg_addr_in[2] => Mux26.IN5
reg_addr_in[2] => Mux27.IN5
reg_addr_in[2] => Mux28.IN5
reg_addr_in[2] => Mux29.IN5
reg_addr_in[2] => Mux30.IN5
reg_addr_in[2] => Mux31.IN5
reg_addr_in[2] => Mux32.IN5
reg_addr_in[2] => Mux33.IN5
reg_addr_in[2] => Mux34.IN5
reg_addr_in[2] => Mux35.IN5
reg_addr_in[2] => Mux36.IN5
reg_addr_in[2] => Mux37.IN5
reg_addr_in[2] => Mux38.IN5
reg_addr_in[2] => Mux39.IN5
reg_addr_in[2] => Mux40.IN5
reg_addr_in[2] => Mux41.IN5
reg_addr_in[2] => Mux42.IN5
reg_addr_in[2] => Mux43.IN5
reg_addr_in[2] => Mux44.IN5
reg_addr_in[2] => Mux45.IN5
reg_addr_in[2] => Mux46.IN5
reg_addr_in[2] => Mux47.IN5
reg_addr_in[2] => Mux48.IN260
reg_addr_in[2] => Mux49.IN260
reg_addr_in[2] => Mux50.IN260
reg_addr_in[2] => Mux51.IN260
reg_addr_in[2] => Mux52.IN260
reg_addr_in[2] => Mux53.IN260
reg_addr_in[2] => Mux54.IN260
reg_addr_in[2] => Mux55.IN260
reg_addr_in[2] => Mux56.IN260
reg_addr_in[2] => Mux57.IN260
reg_addr_in[2] => Mux58.IN260
reg_addr_in[2] => Mux59.IN260
reg_addr_in[2] => Mux60.IN260
reg_addr_in[2] => Mux61.IN260
reg_addr_in[2] => Mux62.IN260
reg_addr_in[2] => Mux63.IN260
reg_addr_in[2] => Mux64.IN260
reg_addr_in[2] => Mux65.IN260
reg_addr_in[2] => Mux66.IN260
reg_addr_in[2] => Mux67.IN260
reg_addr_in[2] => Mux68.IN260
reg_addr_in[2] => Mux69.IN260
reg_addr_in[2] => Mux70.IN260
reg_addr_in[2] => Mux71.IN260
reg_addr_in[2] => Mux72.IN260
reg_addr_in[2] => Mux73.IN260
reg_addr_in[2] => Mux74.IN260
reg_addr_in[2] => Mux75.IN260
reg_addr_in[2] => Mux76.IN260
reg_addr_in[2] => Mux77.IN260
reg_addr_in[2] => Mux78.IN260
reg_addr_in[2] => Mux79.IN260
reg_addr_in[2] => Mux80.IN261
reg_addr_in[2] => Mux81.IN260
reg_addr_in[2] => Mux82.IN260
reg_addr_in[2] => Mux83.IN260
reg_addr_in[2] => Mux84.IN260
reg_addr_in[2] => Mux85.IN260
reg_addr_in[2] => Mux86.IN260
reg_addr_in[2] => Mux87.IN260
reg_addr_in[2] => Mux88.IN260
reg_addr_in[2] => Mux89.IN260
reg_addr_in[2] => Mux90.IN260
reg_addr_in[2] => Mux91.IN260
reg_addr_in[2] => Mux92.IN260
reg_addr_in[2] => Mux93.IN260
reg_addr_in[2] => Mux94.IN260
reg_addr_in[2] => Mux95.IN260
reg_addr_in[2] => Mux96.IN260
reg_addr_in[2] => Mux97.IN260
reg_addr_in[2] => Mux98.IN260
reg_addr_in[2] => Mux99.IN260
reg_addr_in[2] => Mux100.IN260
reg_addr_in[2] => Mux101.IN260
reg_addr_in[2] => Mux102.IN260
reg_addr_in[2] => Mux103.IN260
reg_addr_in[2] => Mux104.IN260
reg_addr_in[2] => Mux105.IN260
reg_addr_in[2] => Mux106.IN260
reg_addr_in[2] => Mux107.IN260
reg_addr_in[2] => Mux108.IN260
reg_addr_in[2] => Mux109.IN260
reg_addr_in[2] => Mux110.IN260
reg_addr_in[2] => Mux111.IN260
reg_addr_in[2] => Mux112.IN260
reg_addr_in[2] => Mux113.IN5
reg_addr_in[2] => Mux114.IN5
reg_addr_in[2] => Mux115.IN5
reg_addr_in[2] => Mux116.IN5
reg_addr_in[2] => Mux117.IN5
reg_addr_in[2] => Mux118.IN5
reg_addr_in[2] => Mux119.IN5
reg_addr_in[2] => Mux120.IN5
reg_addr_in[2] => Mux121.IN5
reg_addr_in[2] => Mux122.IN5
reg_addr_in[2] => Mux123.IN5
reg_addr_in[2] => Mux124.IN5
reg_addr_in[2] => Mux125.IN5
reg_addr_in[2] => Mux126.IN5
reg_addr_in[2] => Mux127.IN5
reg_addr_in[2] => Mux128.IN5
reg_addr_in[2] => Mux129.IN5
reg_addr_in[2] => Mux130.IN5
reg_addr_in[2] => Mux131.IN5
reg_addr_in[2] => Mux132.IN5
reg_addr_in[2] => Mux133.IN5
reg_addr_in[2] => Mux134.IN5
reg_addr_in[3] => Mux0.IN4
reg_addr_in[3] => Mux1.IN4
reg_addr_in[3] => Mux2.IN4
reg_addr_in[3] => Mux3.IN4
reg_addr_in[3] => Mux4.IN4
reg_addr_in[3] => Mux5.IN4
reg_addr_in[3] => Mux6.IN4
reg_addr_in[3] => Mux7.IN4
reg_addr_in[3] => Mux8.IN4
reg_addr_in[3] => Mux9.IN4
reg_addr_in[3] => Mux10.IN4
reg_addr_in[3] => Mux11.IN4
reg_addr_in[3] => Mux12.IN4
reg_addr_in[3] => Mux13.IN4
reg_addr_in[3] => Mux14.IN4
reg_addr_in[3] => Mux15.IN4
reg_addr_in[3] => Mux16.IN4
reg_addr_in[3] => Mux17.IN4
reg_addr_in[3] => Mux18.IN4
reg_addr_in[3] => Mux19.IN4
reg_addr_in[3] => Mux20.IN4
reg_addr_in[3] => Mux21.IN4
reg_addr_in[3] => Mux22.IN4
reg_addr_in[3] => Mux23.IN4
reg_addr_in[3] => Mux24.IN4
reg_addr_in[3] => Mux25.IN4
reg_addr_in[3] => Mux26.IN4
reg_addr_in[3] => Mux27.IN4
reg_addr_in[3] => Mux28.IN4
reg_addr_in[3] => Mux29.IN4
reg_addr_in[3] => Mux30.IN4
reg_addr_in[3] => Mux31.IN4
reg_addr_in[3] => Mux32.IN4
reg_addr_in[3] => Mux33.IN4
reg_addr_in[3] => Mux34.IN4
reg_addr_in[3] => Mux35.IN4
reg_addr_in[3] => Mux36.IN4
reg_addr_in[3] => Mux37.IN4
reg_addr_in[3] => Mux38.IN4
reg_addr_in[3] => Mux39.IN4
reg_addr_in[3] => Mux40.IN4
reg_addr_in[3] => Mux41.IN4
reg_addr_in[3] => Mux42.IN4
reg_addr_in[3] => Mux43.IN4
reg_addr_in[3] => Mux44.IN4
reg_addr_in[3] => Mux45.IN4
reg_addr_in[3] => Mux46.IN4
reg_addr_in[3] => Mux47.IN4
reg_addr_in[3] => Mux48.IN259
reg_addr_in[3] => Mux49.IN259
reg_addr_in[3] => Mux50.IN259
reg_addr_in[3] => Mux51.IN259
reg_addr_in[3] => Mux52.IN259
reg_addr_in[3] => Mux53.IN259
reg_addr_in[3] => Mux54.IN259
reg_addr_in[3] => Mux55.IN259
reg_addr_in[3] => Mux56.IN259
reg_addr_in[3] => Mux57.IN259
reg_addr_in[3] => Mux58.IN259
reg_addr_in[3] => Mux59.IN259
reg_addr_in[3] => Mux60.IN259
reg_addr_in[3] => Mux61.IN259
reg_addr_in[3] => Mux62.IN259
reg_addr_in[3] => Mux63.IN259
reg_addr_in[3] => Mux64.IN259
reg_addr_in[3] => Mux65.IN259
reg_addr_in[3] => Mux66.IN259
reg_addr_in[3] => Mux67.IN259
reg_addr_in[3] => Mux68.IN259
reg_addr_in[3] => Mux69.IN259
reg_addr_in[3] => Mux70.IN259
reg_addr_in[3] => Mux71.IN259
reg_addr_in[3] => Mux72.IN259
reg_addr_in[3] => Mux73.IN259
reg_addr_in[3] => Mux74.IN259
reg_addr_in[3] => Mux75.IN259
reg_addr_in[3] => Mux76.IN259
reg_addr_in[3] => Mux77.IN259
reg_addr_in[3] => Mux78.IN259
reg_addr_in[3] => Mux79.IN259
reg_addr_in[3] => Mux80.IN260
reg_addr_in[3] => Mux81.IN259
reg_addr_in[3] => Mux82.IN259
reg_addr_in[3] => Mux83.IN259
reg_addr_in[3] => Mux84.IN259
reg_addr_in[3] => Mux85.IN259
reg_addr_in[3] => Mux86.IN259
reg_addr_in[3] => Mux87.IN259
reg_addr_in[3] => Mux88.IN259
reg_addr_in[3] => Mux89.IN259
reg_addr_in[3] => Mux90.IN259
reg_addr_in[3] => Mux91.IN259
reg_addr_in[3] => Mux92.IN259
reg_addr_in[3] => Mux93.IN259
reg_addr_in[3] => Mux94.IN259
reg_addr_in[3] => Mux95.IN259
reg_addr_in[3] => Mux96.IN259
reg_addr_in[3] => Mux97.IN259
reg_addr_in[3] => Mux98.IN259
reg_addr_in[3] => Mux99.IN259
reg_addr_in[3] => Mux100.IN259
reg_addr_in[3] => Mux101.IN259
reg_addr_in[3] => Mux102.IN259
reg_addr_in[3] => Mux103.IN259
reg_addr_in[3] => Mux104.IN259
reg_addr_in[3] => Mux105.IN259
reg_addr_in[3] => Mux106.IN259
reg_addr_in[3] => Mux107.IN259
reg_addr_in[3] => Mux108.IN259
reg_addr_in[3] => Mux109.IN259
reg_addr_in[3] => Mux110.IN259
reg_addr_in[3] => Mux111.IN259
reg_addr_in[3] => Mux112.IN259
reg_addr_in[3] => Mux113.IN4
reg_addr_in[3] => Mux114.IN4
reg_addr_in[3] => Mux115.IN4
reg_addr_in[3] => Mux116.IN4
reg_addr_in[3] => Mux117.IN4
reg_addr_in[3] => Mux118.IN4
reg_addr_in[3] => Mux119.IN4
reg_addr_in[3] => Mux120.IN4
reg_addr_in[3] => Mux121.IN4
reg_addr_in[3] => Mux122.IN4
reg_addr_in[3] => Mux123.IN4
reg_addr_in[3] => Mux124.IN4
reg_addr_in[3] => Mux125.IN4
reg_addr_in[3] => Mux126.IN4
reg_addr_in[3] => Mux127.IN4
reg_addr_in[3] => Mux128.IN4
reg_addr_in[3] => Mux129.IN4
reg_addr_in[3] => Mux130.IN4
reg_addr_in[3] => Mux131.IN4
reg_addr_in[3] => Mux132.IN4
reg_addr_in[3] => Mux133.IN4
reg_addr_in[3] => Mux134.IN4
reg_addr_in[4] => Mux0.IN3
reg_addr_in[4] => Mux1.IN3
reg_addr_in[4] => Mux2.IN3
reg_addr_in[4] => Mux3.IN3
reg_addr_in[4] => Mux4.IN3
reg_addr_in[4] => Mux5.IN3
reg_addr_in[4] => Mux6.IN3
reg_addr_in[4] => Mux7.IN3
reg_addr_in[4] => Mux8.IN3
reg_addr_in[4] => Mux9.IN3
reg_addr_in[4] => Mux10.IN3
reg_addr_in[4] => Mux11.IN3
reg_addr_in[4] => Mux12.IN3
reg_addr_in[4] => Mux13.IN3
reg_addr_in[4] => Mux14.IN3
reg_addr_in[4] => Mux15.IN3
reg_addr_in[4] => Mux16.IN3
reg_addr_in[4] => Mux17.IN3
reg_addr_in[4] => Mux18.IN3
reg_addr_in[4] => Mux19.IN3
reg_addr_in[4] => Mux20.IN3
reg_addr_in[4] => Mux21.IN3
reg_addr_in[4] => Mux22.IN3
reg_addr_in[4] => Mux23.IN3
reg_addr_in[4] => Mux24.IN3
reg_addr_in[4] => Mux25.IN3
reg_addr_in[4] => Mux26.IN3
reg_addr_in[4] => Mux27.IN3
reg_addr_in[4] => Mux28.IN3
reg_addr_in[4] => Mux29.IN3
reg_addr_in[4] => Mux30.IN3
reg_addr_in[4] => Mux31.IN3
reg_addr_in[4] => Mux32.IN3
reg_addr_in[4] => Mux33.IN3
reg_addr_in[4] => Mux34.IN3
reg_addr_in[4] => Mux35.IN3
reg_addr_in[4] => Mux36.IN3
reg_addr_in[4] => Mux37.IN3
reg_addr_in[4] => Mux38.IN3
reg_addr_in[4] => Mux39.IN3
reg_addr_in[4] => Mux40.IN3
reg_addr_in[4] => Mux41.IN3
reg_addr_in[4] => Mux42.IN3
reg_addr_in[4] => Mux43.IN3
reg_addr_in[4] => Mux44.IN3
reg_addr_in[4] => Mux45.IN3
reg_addr_in[4] => Mux46.IN3
reg_addr_in[4] => Mux47.IN3
reg_addr_in[4] => Mux48.IN258
reg_addr_in[4] => Mux49.IN258
reg_addr_in[4] => Mux50.IN258
reg_addr_in[4] => Mux51.IN258
reg_addr_in[4] => Mux52.IN258
reg_addr_in[4] => Mux53.IN258
reg_addr_in[4] => Mux54.IN258
reg_addr_in[4] => Mux55.IN258
reg_addr_in[4] => Mux56.IN258
reg_addr_in[4] => Mux57.IN258
reg_addr_in[4] => Mux58.IN258
reg_addr_in[4] => Mux59.IN258
reg_addr_in[4] => Mux60.IN258
reg_addr_in[4] => Mux61.IN258
reg_addr_in[4] => Mux62.IN258
reg_addr_in[4] => Mux63.IN258
reg_addr_in[4] => Mux64.IN258
reg_addr_in[4] => Mux65.IN258
reg_addr_in[4] => Mux66.IN258
reg_addr_in[4] => Mux67.IN258
reg_addr_in[4] => Mux68.IN258
reg_addr_in[4] => Mux69.IN258
reg_addr_in[4] => Mux70.IN258
reg_addr_in[4] => Mux71.IN258
reg_addr_in[4] => Mux72.IN258
reg_addr_in[4] => Mux73.IN258
reg_addr_in[4] => Mux74.IN258
reg_addr_in[4] => Mux75.IN258
reg_addr_in[4] => Mux76.IN258
reg_addr_in[4] => Mux77.IN258
reg_addr_in[4] => Mux78.IN258
reg_addr_in[4] => Mux79.IN258
reg_addr_in[4] => Mux80.IN259
reg_addr_in[4] => Mux81.IN258
reg_addr_in[4] => Mux82.IN258
reg_addr_in[4] => Mux83.IN258
reg_addr_in[4] => Mux84.IN258
reg_addr_in[4] => Mux85.IN258
reg_addr_in[4] => Mux86.IN258
reg_addr_in[4] => Mux87.IN258
reg_addr_in[4] => Mux88.IN258
reg_addr_in[4] => Mux89.IN258
reg_addr_in[4] => Mux90.IN258
reg_addr_in[4] => Mux91.IN258
reg_addr_in[4] => Mux92.IN258
reg_addr_in[4] => Mux93.IN258
reg_addr_in[4] => Mux94.IN258
reg_addr_in[4] => Mux95.IN258
reg_addr_in[4] => Mux96.IN258
reg_addr_in[4] => Mux97.IN258
reg_addr_in[4] => Mux98.IN258
reg_addr_in[4] => Mux99.IN258
reg_addr_in[4] => Mux100.IN258
reg_addr_in[4] => Mux101.IN258
reg_addr_in[4] => Mux102.IN258
reg_addr_in[4] => Mux103.IN258
reg_addr_in[4] => Mux104.IN258
reg_addr_in[4] => Mux105.IN258
reg_addr_in[4] => Mux106.IN258
reg_addr_in[4] => Mux107.IN258
reg_addr_in[4] => Mux108.IN258
reg_addr_in[4] => Mux109.IN258
reg_addr_in[4] => Mux110.IN258
reg_addr_in[4] => Mux111.IN258
reg_addr_in[4] => Mux112.IN258
reg_addr_in[4] => Mux113.IN3
reg_addr_in[4] => Mux114.IN3
reg_addr_in[4] => Mux115.IN3
reg_addr_in[4] => Mux116.IN3
reg_addr_in[4] => Mux117.IN3
reg_addr_in[4] => Mux118.IN3
reg_addr_in[4] => Mux119.IN3
reg_addr_in[4] => Mux120.IN3
reg_addr_in[4] => Mux121.IN3
reg_addr_in[4] => Mux122.IN3
reg_addr_in[4] => Mux123.IN3
reg_addr_in[4] => Mux124.IN3
reg_addr_in[4] => Mux125.IN3
reg_addr_in[4] => Mux126.IN3
reg_addr_in[4] => Mux127.IN3
reg_addr_in[4] => Mux128.IN3
reg_addr_in[4] => Mux129.IN3
reg_addr_in[4] => Mux130.IN3
reg_addr_in[4] => Mux131.IN3
reg_addr_in[4] => Mux132.IN3
reg_addr_in[4] => Mux133.IN3
reg_addr_in[4] => Mux134.IN3
reg_addr_in[5] => Mux0.IN2
reg_addr_in[5] => Mux1.IN2
reg_addr_in[5] => Mux2.IN2
reg_addr_in[5] => Mux3.IN2
reg_addr_in[5] => Mux4.IN2
reg_addr_in[5] => Mux5.IN2
reg_addr_in[5] => Mux6.IN2
reg_addr_in[5] => Mux7.IN2
reg_addr_in[5] => Mux8.IN2
reg_addr_in[5] => Mux9.IN2
reg_addr_in[5] => Mux10.IN2
reg_addr_in[5] => Mux11.IN2
reg_addr_in[5] => Mux12.IN2
reg_addr_in[5] => Mux13.IN2
reg_addr_in[5] => Mux14.IN2
reg_addr_in[5] => Mux15.IN2
reg_addr_in[5] => Mux16.IN2
reg_addr_in[5] => Mux17.IN2
reg_addr_in[5] => Mux18.IN2
reg_addr_in[5] => Mux19.IN2
reg_addr_in[5] => Mux20.IN2
reg_addr_in[5] => Mux21.IN2
reg_addr_in[5] => Mux22.IN2
reg_addr_in[5] => Mux23.IN2
reg_addr_in[5] => Mux24.IN2
reg_addr_in[5] => Mux25.IN2
reg_addr_in[5] => Mux26.IN2
reg_addr_in[5] => Mux27.IN2
reg_addr_in[5] => Mux28.IN2
reg_addr_in[5] => Mux29.IN2
reg_addr_in[5] => Mux30.IN2
reg_addr_in[5] => Mux31.IN2
reg_addr_in[5] => Mux32.IN2
reg_addr_in[5] => Mux33.IN2
reg_addr_in[5] => Mux34.IN2
reg_addr_in[5] => Mux35.IN2
reg_addr_in[5] => Mux36.IN2
reg_addr_in[5] => Mux37.IN2
reg_addr_in[5] => Mux38.IN2
reg_addr_in[5] => Mux39.IN2
reg_addr_in[5] => Mux40.IN2
reg_addr_in[5] => Mux41.IN2
reg_addr_in[5] => Mux42.IN2
reg_addr_in[5] => Mux43.IN2
reg_addr_in[5] => Mux44.IN2
reg_addr_in[5] => Mux45.IN2
reg_addr_in[5] => Mux46.IN2
reg_addr_in[5] => Mux47.IN2
reg_addr_in[5] => Mux48.IN257
reg_addr_in[5] => Mux49.IN257
reg_addr_in[5] => Mux50.IN257
reg_addr_in[5] => Mux51.IN257
reg_addr_in[5] => Mux52.IN257
reg_addr_in[5] => Mux53.IN257
reg_addr_in[5] => Mux54.IN257
reg_addr_in[5] => Mux55.IN257
reg_addr_in[5] => Mux56.IN257
reg_addr_in[5] => Mux57.IN257
reg_addr_in[5] => Mux58.IN257
reg_addr_in[5] => Mux59.IN257
reg_addr_in[5] => Mux60.IN257
reg_addr_in[5] => Mux61.IN257
reg_addr_in[5] => Mux62.IN257
reg_addr_in[5] => Mux63.IN257
reg_addr_in[5] => Mux64.IN257
reg_addr_in[5] => Mux65.IN257
reg_addr_in[5] => Mux66.IN257
reg_addr_in[5] => Mux67.IN257
reg_addr_in[5] => Mux68.IN257
reg_addr_in[5] => Mux69.IN257
reg_addr_in[5] => Mux70.IN257
reg_addr_in[5] => Mux71.IN257
reg_addr_in[5] => Mux72.IN257
reg_addr_in[5] => Mux73.IN257
reg_addr_in[5] => Mux74.IN257
reg_addr_in[5] => Mux75.IN257
reg_addr_in[5] => Mux76.IN257
reg_addr_in[5] => Mux77.IN257
reg_addr_in[5] => Mux78.IN257
reg_addr_in[5] => Mux79.IN257
reg_addr_in[5] => Mux80.IN258
reg_addr_in[5] => Mux81.IN257
reg_addr_in[5] => Mux82.IN257
reg_addr_in[5] => Mux83.IN257
reg_addr_in[5] => Mux84.IN257
reg_addr_in[5] => Mux85.IN257
reg_addr_in[5] => Mux86.IN257
reg_addr_in[5] => Mux87.IN257
reg_addr_in[5] => Mux88.IN257
reg_addr_in[5] => Mux89.IN257
reg_addr_in[5] => Mux90.IN257
reg_addr_in[5] => Mux91.IN257
reg_addr_in[5] => Mux92.IN257
reg_addr_in[5] => Mux93.IN257
reg_addr_in[5] => Mux94.IN257
reg_addr_in[5] => Mux95.IN257
reg_addr_in[5] => Mux96.IN257
reg_addr_in[5] => Mux97.IN257
reg_addr_in[5] => Mux98.IN257
reg_addr_in[5] => Mux99.IN257
reg_addr_in[5] => Mux100.IN257
reg_addr_in[5] => Mux101.IN257
reg_addr_in[5] => Mux102.IN257
reg_addr_in[5] => Mux103.IN257
reg_addr_in[5] => Mux104.IN257
reg_addr_in[5] => Mux105.IN257
reg_addr_in[5] => Mux106.IN257
reg_addr_in[5] => Mux107.IN257
reg_addr_in[5] => Mux108.IN257
reg_addr_in[5] => Mux109.IN257
reg_addr_in[5] => Mux110.IN257
reg_addr_in[5] => Mux111.IN257
reg_addr_in[5] => Mux112.IN257
reg_addr_in[5] => Mux113.IN2
reg_addr_in[5] => Mux114.IN2
reg_addr_in[5] => Mux115.IN2
reg_addr_in[5] => Mux116.IN2
reg_addr_in[5] => Mux117.IN2
reg_addr_in[5] => Mux118.IN2
reg_addr_in[5] => Mux119.IN2
reg_addr_in[5] => Mux120.IN2
reg_addr_in[5] => Mux121.IN2
reg_addr_in[5] => Mux122.IN2
reg_addr_in[5] => Mux123.IN2
reg_addr_in[5] => Mux124.IN2
reg_addr_in[5] => Mux125.IN2
reg_addr_in[5] => Mux126.IN2
reg_addr_in[5] => Mux127.IN2
reg_addr_in[5] => Mux128.IN2
reg_addr_in[5] => Mux129.IN2
reg_addr_in[5] => Mux130.IN2
reg_addr_in[5] => Mux131.IN2
reg_addr_in[5] => Mux132.IN2
reg_addr_in[5] => Mux133.IN2
reg_addr_in[5] => Mux134.IN2
reg_addr_in[6] => Mux0.IN1
reg_addr_in[6] => Mux1.IN1
reg_addr_in[6] => Mux2.IN1
reg_addr_in[6] => Mux3.IN1
reg_addr_in[6] => Mux4.IN1
reg_addr_in[6] => Mux5.IN1
reg_addr_in[6] => Mux6.IN1
reg_addr_in[6] => Mux7.IN1
reg_addr_in[6] => Mux8.IN1
reg_addr_in[6] => Mux9.IN1
reg_addr_in[6] => Mux10.IN1
reg_addr_in[6] => Mux11.IN1
reg_addr_in[6] => Mux12.IN1
reg_addr_in[6] => Mux13.IN1
reg_addr_in[6] => Mux14.IN1
reg_addr_in[6] => Mux15.IN1
reg_addr_in[6] => Mux16.IN1
reg_addr_in[6] => Mux17.IN1
reg_addr_in[6] => Mux18.IN1
reg_addr_in[6] => Mux19.IN1
reg_addr_in[6] => Mux20.IN1
reg_addr_in[6] => Mux21.IN1
reg_addr_in[6] => Mux22.IN1
reg_addr_in[6] => Mux23.IN1
reg_addr_in[6] => Mux24.IN1
reg_addr_in[6] => Mux25.IN1
reg_addr_in[6] => Mux26.IN1
reg_addr_in[6] => Mux27.IN1
reg_addr_in[6] => Mux28.IN1
reg_addr_in[6] => Mux29.IN1
reg_addr_in[6] => Mux30.IN1
reg_addr_in[6] => Mux31.IN1
reg_addr_in[6] => Mux32.IN1
reg_addr_in[6] => Mux33.IN1
reg_addr_in[6] => Mux34.IN1
reg_addr_in[6] => Mux35.IN1
reg_addr_in[6] => Mux36.IN1
reg_addr_in[6] => Mux37.IN1
reg_addr_in[6] => Mux38.IN1
reg_addr_in[6] => Mux39.IN1
reg_addr_in[6] => Mux40.IN1
reg_addr_in[6] => Mux41.IN1
reg_addr_in[6] => Mux42.IN1
reg_addr_in[6] => Mux43.IN1
reg_addr_in[6] => Mux44.IN1
reg_addr_in[6] => Mux45.IN1
reg_addr_in[6] => Mux46.IN1
reg_addr_in[6] => Mux47.IN1
reg_addr_in[6] => Mux48.IN256
reg_addr_in[6] => Mux49.IN256
reg_addr_in[6] => Mux50.IN256
reg_addr_in[6] => Mux51.IN256
reg_addr_in[6] => Mux52.IN256
reg_addr_in[6] => Mux53.IN256
reg_addr_in[6] => Mux54.IN256
reg_addr_in[6] => Mux55.IN256
reg_addr_in[6] => Mux56.IN256
reg_addr_in[6] => Mux57.IN256
reg_addr_in[6] => Mux58.IN256
reg_addr_in[6] => Mux59.IN256
reg_addr_in[6] => Mux60.IN256
reg_addr_in[6] => Mux61.IN256
reg_addr_in[6] => Mux62.IN256
reg_addr_in[6] => Mux63.IN256
reg_addr_in[6] => Mux64.IN256
reg_addr_in[6] => Mux65.IN256
reg_addr_in[6] => Mux66.IN256
reg_addr_in[6] => Mux67.IN256
reg_addr_in[6] => Mux68.IN256
reg_addr_in[6] => Mux69.IN256
reg_addr_in[6] => Mux70.IN256
reg_addr_in[6] => Mux71.IN256
reg_addr_in[6] => Mux72.IN256
reg_addr_in[6] => Mux73.IN256
reg_addr_in[6] => Mux74.IN256
reg_addr_in[6] => Mux75.IN256
reg_addr_in[6] => Mux76.IN256
reg_addr_in[6] => Mux77.IN256
reg_addr_in[6] => Mux78.IN256
reg_addr_in[6] => Mux79.IN256
reg_addr_in[6] => Mux80.IN257
reg_addr_in[6] => Mux81.IN256
reg_addr_in[6] => Mux82.IN256
reg_addr_in[6] => Mux83.IN256
reg_addr_in[6] => Mux84.IN256
reg_addr_in[6] => Mux85.IN256
reg_addr_in[6] => Mux86.IN256
reg_addr_in[6] => Mux87.IN256
reg_addr_in[6] => Mux88.IN256
reg_addr_in[6] => Mux89.IN256
reg_addr_in[6] => Mux90.IN256
reg_addr_in[6] => Mux91.IN256
reg_addr_in[6] => Mux92.IN256
reg_addr_in[6] => Mux93.IN256
reg_addr_in[6] => Mux94.IN256
reg_addr_in[6] => Mux95.IN256
reg_addr_in[6] => Mux96.IN256
reg_addr_in[6] => Mux97.IN256
reg_addr_in[6] => Mux98.IN256
reg_addr_in[6] => Mux99.IN256
reg_addr_in[6] => Mux100.IN256
reg_addr_in[6] => Mux101.IN256
reg_addr_in[6] => Mux102.IN256
reg_addr_in[6] => Mux103.IN256
reg_addr_in[6] => Mux104.IN256
reg_addr_in[6] => Mux105.IN256
reg_addr_in[6] => Mux106.IN256
reg_addr_in[6] => Mux107.IN256
reg_addr_in[6] => Mux108.IN256
reg_addr_in[6] => Mux109.IN256
reg_addr_in[6] => Mux110.IN256
reg_addr_in[6] => Mux111.IN256
reg_addr_in[6] => Mux112.IN256
reg_addr_in[6] => Mux113.IN1
reg_addr_in[6] => Mux114.IN1
reg_addr_in[6] => Mux115.IN1
reg_addr_in[6] => Mux116.IN1
reg_addr_in[6] => Mux117.IN1
reg_addr_in[6] => Mux118.IN1
reg_addr_in[6] => Mux119.IN1
reg_addr_in[6] => Mux120.IN1
reg_addr_in[6] => Mux121.IN1
reg_addr_in[6] => Mux122.IN1
reg_addr_in[6] => Mux123.IN1
reg_addr_in[6] => Mux124.IN1
reg_addr_in[6] => Mux125.IN1
reg_addr_in[6] => Mux126.IN1
reg_addr_in[6] => Mux127.IN1
reg_addr_in[6] => Mux128.IN1
reg_addr_in[6] => Mux129.IN1
reg_addr_in[6] => Mux130.IN1
reg_addr_in[6] => Mux131.IN1
reg_addr_in[6] => Mux132.IN1
reg_addr_in[6] => Mux133.IN1
reg_addr_in[6] => Mux134.IN1
reg_addr_in[7] => Mux0.IN0
reg_addr_in[7] => Mux1.IN0
reg_addr_in[7] => Mux2.IN0
reg_addr_in[7] => Mux3.IN0
reg_addr_in[7] => Mux4.IN0
reg_addr_in[7] => Mux5.IN0
reg_addr_in[7] => Mux6.IN0
reg_addr_in[7] => Mux7.IN0
reg_addr_in[7] => Mux8.IN0
reg_addr_in[7] => Mux9.IN0
reg_addr_in[7] => Mux10.IN0
reg_addr_in[7] => Mux11.IN0
reg_addr_in[7] => Mux12.IN0
reg_addr_in[7] => Mux13.IN0
reg_addr_in[7] => Mux14.IN0
reg_addr_in[7] => Mux15.IN0
reg_addr_in[7] => Mux16.IN0
reg_addr_in[7] => Mux17.IN0
reg_addr_in[7] => Mux18.IN0
reg_addr_in[7] => Mux19.IN0
reg_addr_in[7] => Mux20.IN0
reg_addr_in[7] => Mux21.IN0
reg_addr_in[7] => Mux22.IN0
reg_addr_in[7] => Mux23.IN0
reg_addr_in[7] => Mux24.IN0
reg_addr_in[7] => Mux25.IN0
reg_addr_in[7] => Mux26.IN0
reg_addr_in[7] => Mux27.IN0
reg_addr_in[7] => Mux28.IN0
reg_addr_in[7] => Mux29.IN0
reg_addr_in[7] => Mux30.IN0
reg_addr_in[7] => Mux31.IN0
reg_addr_in[7] => Mux32.IN0
reg_addr_in[7] => Mux33.IN0
reg_addr_in[7] => Mux34.IN0
reg_addr_in[7] => Mux35.IN0
reg_addr_in[7] => Mux36.IN0
reg_addr_in[7] => Mux37.IN0
reg_addr_in[7] => Mux38.IN0
reg_addr_in[7] => Mux39.IN0
reg_addr_in[7] => Mux40.IN0
reg_addr_in[7] => Mux41.IN0
reg_addr_in[7] => Mux42.IN0
reg_addr_in[7] => Mux43.IN0
reg_addr_in[7] => Mux44.IN0
reg_addr_in[7] => Mux45.IN0
reg_addr_in[7] => Mux46.IN0
reg_addr_in[7] => Mux47.IN0
reg_addr_in[7] => Mux48.IN255
reg_addr_in[7] => Mux49.IN255
reg_addr_in[7] => Mux50.IN255
reg_addr_in[7] => Mux51.IN255
reg_addr_in[7] => Mux52.IN255
reg_addr_in[7] => Mux53.IN255
reg_addr_in[7] => Mux54.IN255
reg_addr_in[7] => Mux55.IN255
reg_addr_in[7] => Mux56.IN255
reg_addr_in[7] => Mux57.IN255
reg_addr_in[7] => Mux58.IN255
reg_addr_in[7] => Mux59.IN255
reg_addr_in[7] => Mux60.IN255
reg_addr_in[7] => Mux61.IN255
reg_addr_in[7] => Mux62.IN255
reg_addr_in[7] => Mux63.IN255
reg_addr_in[7] => Mux64.IN255
reg_addr_in[7] => Mux65.IN255
reg_addr_in[7] => Mux66.IN255
reg_addr_in[7] => Mux67.IN255
reg_addr_in[7] => Mux68.IN255
reg_addr_in[7] => Mux69.IN255
reg_addr_in[7] => Mux70.IN255
reg_addr_in[7] => Mux71.IN255
reg_addr_in[7] => Mux72.IN255
reg_addr_in[7] => Mux73.IN255
reg_addr_in[7] => Mux74.IN255
reg_addr_in[7] => Mux75.IN255
reg_addr_in[7] => Mux76.IN255
reg_addr_in[7] => Mux77.IN255
reg_addr_in[7] => Mux78.IN255
reg_addr_in[7] => Mux79.IN255
reg_addr_in[7] => Mux80.IN256
reg_addr_in[7] => Mux81.IN255
reg_addr_in[7] => Mux82.IN255
reg_addr_in[7] => Mux83.IN255
reg_addr_in[7] => Mux84.IN255
reg_addr_in[7] => Mux85.IN255
reg_addr_in[7] => Mux86.IN255
reg_addr_in[7] => Mux87.IN255
reg_addr_in[7] => Mux88.IN255
reg_addr_in[7] => Mux89.IN255
reg_addr_in[7] => Mux90.IN255
reg_addr_in[7] => Mux91.IN255
reg_addr_in[7] => Mux92.IN255
reg_addr_in[7] => Mux93.IN255
reg_addr_in[7] => Mux94.IN255
reg_addr_in[7] => Mux95.IN255
reg_addr_in[7] => Mux96.IN255
reg_addr_in[7] => Mux97.IN255
reg_addr_in[7] => Mux98.IN255
reg_addr_in[7] => Mux99.IN255
reg_addr_in[7] => Mux100.IN255
reg_addr_in[7] => Mux101.IN255
reg_addr_in[7] => Mux102.IN255
reg_addr_in[7] => Mux103.IN255
reg_addr_in[7] => Mux104.IN255
reg_addr_in[7] => Mux105.IN255
reg_addr_in[7] => Mux106.IN255
reg_addr_in[7] => Mux107.IN255
reg_addr_in[7] => Mux108.IN255
reg_addr_in[7] => Mux109.IN255
reg_addr_in[7] => Mux110.IN255
reg_addr_in[7] => Mux111.IN255
reg_addr_in[7] => Mux112.IN255
reg_addr_in[7] => Mux113.IN0
reg_addr_in[7] => Mux114.IN0
reg_addr_in[7] => Mux115.IN0
reg_addr_in[7] => Mux116.IN0
reg_addr_in[7] => Mux117.IN0
reg_addr_in[7] => Mux118.IN0
reg_addr_in[7] => Mux119.IN0
reg_addr_in[7] => Mux120.IN0
reg_addr_in[7] => Mux121.IN0
reg_addr_in[7] => Mux122.IN0
reg_addr_in[7] => Mux123.IN0
reg_addr_in[7] => Mux124.IN0
reg_addr_in[7] => Mux125.IN0
reg_addr_in[7] => Mux126.IN0
reg_addr_in[7] => Mux127.IN0
reg_addr_in[7] => Mux128.IN0
reg_addr_in[7] => Mux129.IN0
reg_addr_in[7] => Mux130.IN0
reg_addr_in[7] => Mux131.IN0
reg_addr_in[7] => Mux132.IN0
reg_addr_in[7] => Mux133.IN0
reg_addr_in[7] => Mux134.IN0
reg_data_in[0] => Mux15.IN8
reg_data_in[0] => Mux31.IN8
reg_data_in[0] => Mux47.IN8
reg_data_in[0] => Mux128.IN8
reg_data_in[0] => Mux134.IN8
reg_data_in[1] => Mux14.IN8
reg_data_in[1] => Mux30.IN8
reg_data_in[1] => Mux46.IN8
reg_data_in[1] => Mux127.IN8
reg_data_in[1] => Mux133.IN8
reg_data_in[2] => Mux13.IN8
reg_data_in[2] => Mux29.IN8
reg_data_in[2] => Mux45.IN8
reg_data_in[2] => Mux126.IN8
reg_data_in[2] => Mux132.IN8
reg_data_in[3] => Mux12.IN8
reg_data_in[3] => Mux28.IN8
reg_data_in[3] => Mux44.IN8
reg_data_in[3] => Mux125.IN8
reg_data_in[3] => Mux131.IN8
reg_data_in[4] => Mux11.IN8
reg_data_in[4] => Mux27.IN8
reg_data_in[4] => Mux43.IN8
reg_data_in[4] => Mux124.IN8
reg_data_in[4] => Mux130.IN8
reg_data_in[5] => Mux10.IN8
reg_data_in[5] => Mux26.IN8
reg_data_in[5] => Mux42.IN8
reg_data_in[5] => Mux123.IN8
reg_data_in[5] => Mux129.IN8
reg_data_in[6] => Mux9.IN8
reg_data_in[6] => Mux25.IN8
reg_data_in[6] => Mux41.IN8
reg_data_in[6] => Mux122.IN8
reg_data_in[7] => Mux8.IN8
reg_data_in[7] => Mux24.IN8
reg_data_in[7] => Mux40.IN8
reg_data_in[7] => Mux121.IN8
reg_data_in[8] => Mux7.IN8
reg_data_in[8] => Mux23.IN8
reg_data_in[8] => Mux39.IN8
reg_data_in[8] => Mux120.IN8
reg_data_in[9] => Mux6.IN8
reg_data_in[9] => Mux22.IN8
reg_data_in[9] => Mux38.IN8
reg_data_in[9] => Mux119.IN8
reg_data_in[10] => Mux5.IN8
reg_data_in[10] => Mux21.IN8
reg_data_in[10] => Mux37.IN8
reg_data_in[10] => Mux118.IN8
reg_data_in[11] => Mux4.IN8
reg_data_in[11] => Mux20.IN8
reg_data_in[11] => Mux36.IN8
reg_data_in[11] => Mux117.IN8
reg_data_in[12] => Mux3.IN8
reg_data_in[12] => Mux19.IN8
reg_data_in[12] => Mux35.IN8
reg_data_in[12] => Mux116.IN8
reg_data_in[13] => Mux2.IN8
reg_data_in[13] => Mux18.IN8
reg_data_in[13] => Mux34.IN8
reg_data_in[13] => Mux115.IN8
reg_data_in[14] => Mux1.IN8
reg_data_in[14] => Mux17.IN8
reg_data_in[14] => Mux33.IN8
reg_data_in[14] => Mux114.IN8
reg_data_in[15] => Mux0.IN8
reg_data_in[15] => Mux16.IN8
reg_data_in[15] => Mux32.IN8
reg_data_in[15] => Mux113.IN8
reg_data_out[0] <= reg_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rw => process_0.IN0
reg_req => process_0.IN1
dma_data[0] => sampleword.DATAB
dma_data[1] => sampleword.DATAB
dma_data[2] => sampleword.DATAB
dma_data[3] => sampleword.DATAB
dma_data[4] => sampleword.DATAB
dma_data[5] => sampleword.DATAB
dma_data[6] => sampleword.DATAB
dma_data[7] => sampleword.DATAB
dma_data[8] => sampleword.DATAB
dma_data[9] => sampleword.DATAB
dma_data[10] => sampleword.DATAB
dma_data[11] => sampleword.DATAB
dma_data[12] => sampleword.DATAB
dma_data[13] => sampleword.DATAB
dma_data[14] => sampleword.DATAB
dma_data[15] => sampleword.DATAB
channel_fromhost.req <= channel_fromhost.req~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.setreqlen <= channel_fromhost.setreqlen~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[0] <= channel_fromhost.reqlen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[1] <= channel_fromhost.reqlen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[2] <= channel_fromhost.reqlen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[3] <= channel_fromhost.reqlen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[4] <= channel_fromhost.reqlen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[5] <= channel_fromhost.reqlen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[6] <= channel_fromhost.reqlen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[7] <= channel_fromhost.reqlen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[8] <= channel_fromhost.reqlen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[9] <= channel_fromhost.reqlen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[10] <= channel_fromhost.reqlen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[11] <= channel_fromhost.reqlen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[12] <= channel_fromhost.reqlen[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[13] <= channel_fromhost.reqlen[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[14] <= channel_fromhost.reqlen[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[15] <= channel_fromhost.reqlen[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.setaddr <= channel_fromhost.setaddr~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[0] <= channel_fromhost.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[1] <= channel_fromhost.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[2] <= channel_fromhost.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[3] <= channel_fromhost.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[4] <= channel_fromhost.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[5] <= channel_fromhost.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[6] <= channel_fromhost.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[7] <= channel_fromhost.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[8] <= channel_fromhost.addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[9] <= channel_fromhost.addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[10] <= channel_fromhost.addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[11] <= channel_fromhost.addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[12] <= channel_fromhost.addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[13] <= channel_fromhost.addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[14] <= channel_fromhost.addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[15] <= channel_fromhost.addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[16] <= channel_fromhost.addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[17] <= channel_fromhost.addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[18] <= channel_fromhost.addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[19] <= channel_fromhost.addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[20] <= channel_fromhost.addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[21] <= channel_fromhost.addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[22] <= channel_fromhost.addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[23] <= channel_fromhost.addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[24] <= channel_fromhost.addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[25] <= channel_fromhost.addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[26] <= channel_fromhost.addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[27] <= channel_fromhost.addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[28] <= channel_fromhost.addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[29] <= channel_fromhost.addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[30] <= channel_fromhost.addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[31] <= channel_fromhost.addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => hibyte.OUTPUTSELECT
audio_out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_int <= comb.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2
clk => periodcounter[0].CLK
clk => periodcounter[1].CLK
clk => periodcounter[2].CLK
clk => periodcounter[3].CLK
clk => periodcounter[4].CLK
clk => periodcounter[5].CLK
clk => periodcounter[6].CLK
clk => periodcounter[7].CLK
clk => periodcounter[8].CLK
clk => periodcounter[9].CLK
clk => periodcounter[10].CLK
clk => periodcounter[11].CLK
clk => periodcounter[12].CLK
clk => periodcounter[13].CLK
clk => periodcounter[14].CLK
clk => periodcounter[15].CLK
clk => sampletick.CLK
clk => volume[0].CLK
clk => volume[1].CLK
clk => volume[2].CLK
clk => volume[3].CLK
clk => volume[4].CLK
clk => volume[5].CLK
clk => period[0].CLK
clk => period[1].CLK
clk => period[2].CLK
clk => period[3].CLK
clk => period[4].CLK
clk => period[5].CLK
clk => period[6].CLK
clk => period[7].CLK
clk => period[8].CLK
clk => period[9].CLK
clk => period[10].CLK
clk => period[11].CLK
clk => period[12].CLK
clk => period[13].CLK
clk => period[14].CLK
clk => period[15].CLK
clk => repeatlen[0].CLK
clk => repeatlen[1].CLK
clk => repeatlen[2].CLK
clk => repeatlen[3].CLK
clk => repeatlen[4].CLK
clk => repeatlen[5].CLK
clk => repeatlen[6].CLK
clk => repeatlen[7].CLK
clk => repeatlen[8].CLK
clk => repeatlen[9].CLK
clk => repeatlen[10].CLK
clk => repeatlen[11].CLK
clk => repeatlen[12].CLK
clk => repeatlen[13].CLK
clk => repeatlen[14].CLK
clk => repeatlen[15].CLK
clk => datapointer[0].CLK
clk => datapointer[1].CLK
clk => datapointer[2].CLK
clk => datapointer[3].CLK
clk => datapointer[4].CLK
clk => datapointer[5].CLK
clk => datapointer[6].CLK
clk => datapointer[7].CLK
clk => datapointer[8].CLK
clk => datapointer[9].CLK
clk => datapointer[10].CLK
clk => datapointer[11].CLK
clk => datapointer[12].CLK
clk => datapointer[13].CLK
clk => datapointer[14].CLK
clk => datapointer[15].CLK
clk => datapointer[16].CLK
clk => datapointer[17].CLK
clk => datapointer[18].CLK
clk => datapointer[19].CLK
clk => datapointer[20].CLK
clk => datapointer[21].CLK
clk => datapointer[22].CLK
clk => datapointer[23].CLK
clk => datapointer[24].CLK
clk => datapointer[25].CLK
clk => datapointer[26].CLK
clk => datapointer[27].CLK
clk => datapointer[28].CLK
clk => datapointer[29].CLK
clk => datapointer[30].CLK
clk => datapointer[31].CLK
clk => sampleword[0].CLK
clk => sampleword[1].CLK
clk => sampleword[2].CLK
clk => sampleword[3].CLK
clk => sampleword[4].CLK
clk => sampleword[5].CLK
clk => sampleword[6].CLK
clk => sampleword[7].CLK
clk => sampleword[8].CLK
clk => sampleword[9].CLK
clk => sampleword[10].CLK
clk => sampleword[11].CLK
clk => sampleword[12].CLK
clk => sampleword[13].CLK
clk => sampleword[14].CLK
clk => sampleword[15].CLK
clk => hibyte.CLK
clk => datalen[0].CLK
clk => datalen[1].CLK
clk => datalen[2].CLK
clk => datalen[3].CLK
clk => datalen[4].CLK
clk => datalen[5].CLK
clk => datalen[6].CLK
clk => datalen[7].CLK
clk => datalen[8].CLK
clk => datalen[9].CLK
clk => datalen[10].CLK
clk => datalen[11].CLK
clk => datalen[12].CLK
clk => datalen[13].CLK
clk => datalen[14].CLK
clk => datalen[15].CLK
clk => reg_data_out[0]~reg0.CLK
clk => reg_data_out[1]~reg0.CLK
clk => reg_data_out[2]~reg0.CLK
clk => reg_data_out[3]~reg0.CLK
clk => reg_data_out[4]~reg0.CLK
clk => reg_data_out[5]~reg0.CLK
clk => reg_data_out[6]~reg0.CLK
clk => reg_data_out[7]~reg0.CLK
clk => reg_data_out[8]~reg0.CLK
clk => reg_data_out[9]~reg0.CLK
clk => reg_data_out[10]~reg0.CLK
clk => reg_data_out[11]~reg0.CLK
clk => reg_data_out[12]~reg0.CLK
clk => reg_data_out[13]~reg0.CLK
clk => reg_data_out[14]~reg0.CLK
clk => reg_data_out[15]~reg0.CLK
clk => channel_fromhost.req~reg0.CLK
clk => channel_fromhost.setreqlen~reg0.CLK
clk => channel_fromhost.reqlen[0]~reg0.CLK
clk => channel_fromhost.reqlen[1]~reg0.CLK
clk => channel_fromhost.reqlen[2]~reg0.CLK
clk => channel_fromhost.reqlen[3]~reg0.CLK
clk => channel_fromhost.reqlen[4]~reg0.CLK
clk => channel_fromhost.reqlen[5]~reg0.CLK
clk => channel_fromhost.reqlen[6]~reg0.CLK
clk => channel_fromhost.reqlen[7]~reg0.CLK
clk => channel_fromhost.reqlen[8]~reg0.CLK
clk => channel_fromhost.reqlen[9]~reg0.CLK
clk => channel_fromhost.reqlen[10]~reg0.CLK
clk => channel_fromhost.reqlen[11]~reg0.CLK
clk => channel_fromhost.reqlen[12]~reg0.CLK
clk => channel_fromhost.reqlen[13]~reg0.CLK
clk => channel_fromhost.reqlen[14]~reg0.CLK
clk => channel_fromhost.reqlen[15]~reg0.CLK
clk => channel_fromhost.setaddr~reg0.CLK
clk => channel_fromhost.addr[0]~reg0.CLK
clk => channel_fromhost.addr[1]~reg0.CLK
clk => channel_fromhost.addr[2]~reg0.CLK
clk => channel_fromhost.addr[3]~reg0.CLK
clk => channel_fromhost.addr[4]~reg0.CLK
clk => channel_fromhost.addr[5]~reg0.CLK
clk => channel_fromhost.addr[6]~reg0.CLK
clk => channel_fromhost.addr[7]~reg0.CLK
clk => channel_fromhost.addr[8]~reg0.CLK
clk => channel_fromhost.addr[9]~reg0.CLK
clk => channel_fromhost.addr[10]~reg0.CLK
clk => channel_fromhost.addr[11]~reg0.CLK
clk => channel_fromhost.addr[12]~reg0.CLK
clk => channel_fromhost.addr[13]~reg0.CLK
clk => channel_fromhost.addr[14]~reg0.CLK
clk => channel_fromhost.addr[15]~reg0.CLK
clk => channel_fromhost.addr[16]~reg0.CLK
clk => channel_fromhost.addr[17]~reg0.CLK
clk => channel_fromhost.addr[18]~reg0.CLK
clk => channel_fromhost.addr[19]~reg0.CLK
clk => channel_fromhost.addr[20]~reg0.CLK
clk => channel_fromhost.addr[21]~reg0.CLK
clk => channel_fromhost.addr[22]~reg0.CLK
clk => channel_fromhost.addr[23]~reg0.CLK
clk => channel_fromhost.addr[24]~reg0.CLK
clk => channel_fromhost.addr[25]~reg0.CLK
clk => channel_fromhost.addr[26]~reg0.CLK
clk => channel_fromhost.addr[27]~reg0.CLK
clk => channel_fromhost.addr[28]~reg0.CLK
clk => channel_fromhost.addr[29]~reg0.CLK
clk => channel_fromhost.addr[30]~reg0.CLK
clk => channel_fromhost.addr[31]~reg0.CLK
reset => channel_fromhost.addr[31]~reg0.ENA
reset => channel_fromhost.addr[30]~reg0.ENA
reset => channel_fromhost.addr[29]~reg0.ENA
reset => channel_fromhost.addr[28]~reg0.ENA
reset => channel_fromhost.addr[27]~reg0.ENA
reset => channel_fromhost.addr[26]~reg0.ENA
reset => channel_fromhost.addr[25]~reg0.ENA
reset => channel_fromhost.addr[24]~reg0.ENA
reset => channel_fromhost.addr[23]~reg0.ENA
reset => channel_fromhost.addr[22]~reg0.ENA
reset => channel_fromhost.addr[21]~reg0.ENA
reset => channel_fromhost.addr[20]~reg0.ENA
reset => channel_fromhost.addr[19]~reg0.ENA
reset => channel_fromhost.addr[18]~reg0.ENA
reset => channel_fromhost.addr[17]~reg0.ENA
reset => channel_fromhost.addr[16]~reg0.ENA
reset => channel_fromhost.addr[15]~reg0.ENA
reset => channel_fromhost.addr[14]~reg0.ENA
reset => channel_fromhost.addr[13]~reg0.ENA
reset => channel_fromhost.addr[12]~reg0.ENA
reset => channel_fromhost.addr[11]~reg0.ENA
reset => channel_fromhost.addr[10]~reg0.ENA
reset => channel_fromhost.addr[9]~reg0.ENA
reset => channel_fromhost.addr[8]~reg0.ENA
reset => channel_fromhost.addr[7]~reg0.ENA
reset => channel_fromhost.addr[6]~reg0.ENA
reset => channel_fromhost.addr[5]~reg0.ENA
reset => channel_fromhost.addr[4]~reg0.ENA
reset => channel_fromhost.addr[3]~reg0.ENA
reset => channel_fromhost.addr[2]~reg0.ENA
reset => channel_fromhost.addr[1]~reg0.ENA
reset => channel_fromhost.addr[0]~reg0.ENA
reset => channel_fromhost.setaddr~reg0.ENA
reset => channel_fromhost.reqlen[15]~reg0.ENA
reset => channel_fromhost.reqlen[14]~reg0.ENA
reset => channel_fromhost.reqlen[13]~reg0.ENA
reset => channel_fromhost.reqlen[12]~reg0.ENA
reset => channel_fromhost.reqlen[11]~reg0.ENA
reset => channel_fromhost.reqlen[10]~reg0.ENA
reset => channel_fromhost.reqlen[9]~reg0.ENA
reset => channel_fromhost.reqlen[8]~reg0.ENA
reset => channel_fromhost.reqlen[7]~reg0.ENA
reset => channel_fromhost.reqlen[6]~reg0.ENA
reset => channel_fromhost.reqlen[5]~reg0.ENA
reset => channel_fromhost.reqlen[4]~reg0.ENA
reset => channel_fromhost.reqlen[3]~reg0.ENA
reset => channel_fromhost.reqlen[2]~reg0.ENA
reset => channel_fromhost.reqlen[1]~reg0.ENA
reset => channel_fromhost.reqlen[0]~reg0.ENA
reset => channel_fromhost.setreqlen~reg0.ENA
reset => channel_fromhost.req~reg0.ENA
reset => reg_data_out[15]~reg0.ENA
reset => reg_data_out[14]~reg0.ENA
reset => reg_data_out[13]~reg0.ENA
reset => reg_data_out[12]~reg0.ENA
reset => reg_data_out[11]~reg0.ENA
reset => reg_data_out[10]~reg0.ENA
reset => reg_data_out[9]~reg0.ENA
reset => reg_data_out[8]~reg0.ENA
reset => reg_data_out[7]~reg0.ENA
reset => reg_data_out[6]~reg0.ENA
reset => reg_data_out[5]~reg0.ENA
reset => reg_data_out[4]~reg0.ENA
reset => reg_data_out[3]~reg0.ENA
reset => reg_data_out[2]~reg0.ENA
reset => reg_data_out[1]~reg0.ENA
reset => reg_data_out[0]~reg0.ENA
reset => datalen[15].ENA
reset => datalen[14].ENA
reset => datalen[13].ENA
reset => datalen[12].ENA
reset => datalen[11].ENA
reset => datalen[10].ENA
reset => datalen[9].ENA
reset => datalen[8].ENA
reset => datalen[7].ENA
reset => datalen[6].ENA
reset => datalen[5].ENA
reset => datalen[4].ENA
reset => datalen[3].ENA
reset => datalen[2].ENA
reset => datalen[1].ENA
reset => datalen[0].ENA
reset => hibyte.ENA
reset => sampleword[15].ENA
reset => sampleword[14].ENA
reset => sampleword[13].ENA
reset => sampleword[12].ENA
reset => sampleword[11].ENA
reset => sampleword[10].ENA
reset => sampleword[9].ENA
reset => sampleword[8].ENA
reset => sampleword[7].ENA
reset => sampleword[6].ENA
reset => sampleword[5].ENA
reset => sampleword[4].ENA
reset => sampleword[3].ENA
reset => sampleword[2].ENA
reset => sampleword[1].ENA
reset => sampleword[0].ENA
reset => datapointer[31].ENA
reset => datapointer[30].ENA
reset => datapointer[29].ENA
reset => datapointer[28].ENA
reset => datapointer[27].ENA
reset => datapointer[26].ENA
reset => datapointer[25].ENA
reset => datapointer[24].ENA
reset => datapointer[23].ENA
reset => datapointer[22].ENA
reset => datapointer[21].ENA
reset => datapointer[20].ENA
reset => datapointer[19].ENA
reset => datapointer[18].ENA
reset => datapointer[17].ENA
reset => datapointer[16].ENA
reset => datapointer[15].ENA
reset => datapointer[14].ENA
reset => datapointer[13].ENA
reset => datapointer[12].ENA
reset => datapointer[11].ENA
reset => datapointer[10].ENA
reset => datapointer[9].ENA
reset => datapointer[8].ENA
reset => datapointer[7].ENA
reset => datapointer[6].ENA
reset => datapointer[5].ENA
reset => datapointer[4].ENA
reset => datapointer[3].ENA
reset => datapointer[2].ENA
reset => datapointer[1].ENA
reset => datapointer[0].ENA
reset => repeatlen[15].ENA
reset => repeatlen[14].ENA
reset => repeatlen[13].ENA
reset => repeatlen[12].ENA
reset => repeatlen[11].ENA
reset => repeatlen[10].ENA
reset => repeatlen[9].ENA
reset => repeatlen[8].ENA
reset => repeatlen[7].ENA
reset => repeatlen[6].ENA
reset => repeatlen[5].ENA
reset => repeatlen[4].ENA
reset => repeatlen[3].ENA
reset => repeatlen[2].ENA
reset => repeatlen[1].ENA
reset => repeatlen[0].ENA
reset => period[15].ENA
reset => period[14].ENA
reset => period[13].ENA
reset => period[12].ENA
reset => period[11].ENA
reset => period[10].ENA
reset => period[9].ENA
reset => period[8].ENA
reset => period[7].ENA
reset => period[6].ENA
reset => period[5].ENA
reset => period[4].ENA
reset => period[3].ENA
reset => period[2].ENA
reset => period[1].ENA
reset => period[0].ENA
reset => volume[5].ENA
reset => volume[4].ENA
reset => volume[3].ENA
reset => volume[2].ENA
reset => volume[1].ENA
reset => volume[0].ENA
audiotick => sampletick.OUTPUTSELECT
audiotick => periodcounter[0].ENA
audiotick => periodcounter[1].ENA
audiotick => periodcounter[2].ENA
audiotick => periodcounter[3].ENA
audiotick => periodcounter[4].ENA
audiotick => periodcounter[5].ENA
audiotick => periodcounter[6].ENA
audiotick => periodcounter[7].ENA
audiotick => periodcounter[8].ENA
audiotick => periodcounter[9].ENA
audiotick => periodcounter[10].ENA
audiotick => periodcounter[11].ENA
audiotick => periodcounter[12].ENA
audiotick => periodcounter[13].ENA
audiotick => periodcounter[14].ENA
audiotick => periodcounter[15].ENA
reg_addr_in[0] => Mux0.IN7
reg_addr_in[0] => Mux1.IN7
reg_addr_in[0] => Mux2.IN7
reg_addr_in[0] => Mux3.IN7
reg_addr_in[0] => Mux4.IN7
reg_addr_in[0] => Mux5.IN7
reg_addr_in[0] => Mux6.IN7
reg_addr_in[0] => Mux7.IN7
reg_addr_in[0] => Mux8.IN7
reg_addr_in[0] => Mux9.IN7
reg_addr_in[0] => Mux10.IN7
reg_addr_in[0] => Mux11.IN7
reg_addr_in[0] => Mux12.IN7
reg_addr_in[0] => Mux13.IN7
reg_addr_in[0] => Mux14.IN7
reg_addr_in[0] => Mux15.IN7
reg_addr_in[0] => Mux16.IN7
reg_addr_in[0] => Mux17.IN7
reg_addr_in[0] => Mux18.IN7
reg_addr_in[0] => Mux19.IN7
reg_addr_in[0] => Mux20.IN7
reg_addr_in[0] => Mux21.IN7
reg_addr_in[0] => Mux22.IN7
reg_addr_in[0] => Mux23.IN7
reg_addr_in[0] => Mux24.IN7
reg_addr_in[0] => Mux25.IN7
reg_addr_in[0] => Mux26.IN7
reg_addr_in[0] => Mux27.IN7
reg_addr_in[0] => Mux28.IN7
reg_addr_in[0] => Mux29.IN7
reg_addr_in[0] => Mux30.IN7
reg_addr_in[0] => Mux31.IN7
reg_addr_in[0] => Mux32.IN7
reg_addr_in[0] => Mux33.IN7
reg_addr_in[0] => Mux34.IN7
reg_addr_in[0] => Mux35.IN7
reg_addr_in[0] => Mux36.IN7
reg_addr_in[0] => Mux37.IN7
reg_addr_in[0] => Mux38.IN7
reg_addr_in[0] => Mux39.IN7
reg_addr_in[0] => Mux40.IN7
reg_addr_in[0] => Mux41.IN7
reg_addr_in[0] => Mux42.IN7
reg_addr_in[0] => Mux43.IN7
reg_addr_in[0] => Mux44.IN7
reg_addr_in[0] => Mux45.IN7
reg_addr_in[0] => Mux46.IN7
reg_addr_in[0] => Mux47.IN7
reg_addr_in[0] => Mux48.IN262
reg_addr_in[0] => Mux49.IN262
reg_addr_in[0] => Mux50.IN262
reg_addr_in[0] => Mux51.IN262
reg_addr_in[0] => Mux52.IN262
reg_addr_in[0] => Mux53.IN262
reg_addr_in[0] => Mux54.IN262
reg_addr_in[0] => Mux55.IN262
reg_addr_in[0] => Mux56.IN262
reg_addr_in[0] => Mux57.IN262
reg_addr_in[0] => Mux58.IN262
reg_addr_in[0] => Mux59.IN262
reg_addr_in[0] => Mux60.IN262
reg_addr_in[0] => Mux61.IN262
reg_addr_in[0] => Mux62.IN262
reg_addr_in[0] => Mux63.IN262
reg_addr_in[0] => Mux64.IN262
reg_addr_in[0] => Mux65.IN262
reg_addr_in[0] => Mux66.IN262
reg_addr_in[0] => Mux67.IN262
reg_addr_in[0] => Mux68.IN262
reg_addr_in[0] => Mux69.IN262
reg_addr_in[0] => Mux70.IN262
reg_addr_in[0] => Mux71.IN262
reg_addr_in[0] => Mux72.IN262
reg_addr_in[0] => Mux73.IN262
reg_addr_in[0] => Mux74.IN262
reg_addr_in[0] => Mux75.IN262
reg_addr_in[0] => Mux76.IN262
reg_addr_in[0] => Mux77.IN262
reg_addr_in[0] => Mux78.IN262
reg_addr_in[0] => Mux79.IN262
reg_addr_in[0] => Mux80.IN263
reg_addr_in[0] => Mux81.IN262
reg_addr_in[0] => Mux82.IN262
reg_addr_in[0] => Mux83.IN262
reg_addr_in[0] => Mux84.IN262
reg_addr_in[0] => Mux85.IN262
reg_addr_in[0] => Mux86.IN262
reg_addr_in[0] => Mux87.IN262
reg_addr_in[0] => Mux88.IN262
reg_addr_in[0] => Mux89.IN262
reg_addr_in[0] => Mux90.IN262
reg_addr_in[0] => Mux91.IN262
reg_addr_in[0] => Mux92.IN262
reg_addr_in[0] => Mux93.IN262
reg_addr_in[0] => Mux94.IN262
reg_addr_in[0] => Mux95.IN262
reg_addr_in[0] => Mux96.IN262
reg_addr_in[0] => Mux97.IN262
reg_addr_in[0] => Mux98.IN262
reg_addr_in[0] => Mux99.IN262
reg_addr_in[0] => Mux100.IN262
reg_addr_in[0] => Mux101.IN262
reg_addr_in[0] => Mux102.IN262
reg_addr_in[0] => Mux103.IN262
reg_addr_in[0] => Mux104.IN262
reg_addr_in[0] => Mux105.IN262
reg_addr_in[0] => Mux106.IN262
reg_addr_in[0] => Mux107.IN262
reg_addr_in[0] => Mux108.IN262
reg_addr_in[0] => Mux109.IN262
reg_addr_in[0] => Mux110.IN262
reg_addr_in[0] => Mux111.IN262
reg_addr_in[0] => Mux112.IN262
reg_addr_in[0] => Mux113.IN7
reg_addr_in[0] => Mux114.IN7
reg_addr_in[0] => Mux115.IN7
reg_addr_in[0] => Mux116.IN7
reg_addr_in[0] => Mux117.IN7
reg_addr_in[0] => Mux118.IN7
reg_addr_in[0] => Mux119.IN7
reg_addr_in[0] => Mux120.IN7
reg_addr_in[0] => Mux121.IN7
reg_addr_in[0] => Mux122.IN7
reg_addr_in[0] => Mux123.IN7
reg_addr_in[0] => Mux124.IN7
reg_addr_in[0] => Mux125.IN7
reg_addr_in[0] => Mux126.IN7
reg_addr_in[0] => Mux127.IN7
reg_addr_in[0] => Mux128.IN7
reg_addr_in[0] => Mux129.IN7
reg_addr_in[0] => Mux130.IN7
reg_addr_in[0] => Mux131.IN7
reg_addr_in[0] => Mux132.IN7
reg_addr_in[0] => Mux133.IN7
reg_addr_in[0] => Mux134.IN7
reg_addr_in[1] => Mux0.IN6
reg_addr_in[1] => Mux1.IN6
reg_addr_in[1] => Mux2.IN6
reg_addr_in[1] => Mux3.IN6
reg_addr_in[1] => Mux4.IN6
reg_addr_in[1] => Mux5.IN6
reg_addr_in[1] => Mux6.IN6
reg_addr_in[1] => Mux7.IN6
reg_addr_in[1] => Mux8.IN6
reg_addr_in[1] => Mux9.IN6
reg_addr_in[1] => Mux10.IN6
reg_addr_in[1] => Mux11.IN6
reg_addr_in[1] => Mux12.IN6
reg_addr_in[1] => Mux13.IN6
reg_addr_in[1] => Mux14.IN6
reg_addr_in[1] => Mux15.IN6
reg_addr_in[1] => Mux16.IN6
reg_addr_in[1] => Mux17.IN6
reg_addr_in[1] => Mux18.IN6
reg_addr_in[1] => Mux19.IN6
reg_addr_in[1] => Mux20.IN6
reg_addr_in[1] => Mux21.IN6
reg_addr_in[1] => Mux22.IN6
reg_addr_in[1] => Mux23.IN6
reg_addr_in[1] => Mux24.IN6
reg_addr_in[1] => Mux25.IN6
reg_addr_in[1] => Mux26.IN6
reg_addr_in[1] => Mux27.IN6
reg_addr_in[1] => Mux28.IN6
reg_addr_in[1] => Mux29.IN6
reg_addr_in[1] => Mux30.IN6
reg_addr_in[1] => Mux31.IN6
reg_addr_in[1] => Mux32.IN6
reg_addr_in[1] => Mux33.IN6
reg_addr_in[1] => Mux34.IN6
reg_addr_in[1] => Mux35.IN6
reg_addr_in[1] => Mux36.IN6
reg_addr_in[1] => Mux37.IN6
reg_addr_in[1] => Mux38.IN6
reg_addr_in[1] => Mux39.IN6
reg_addr_in[1] => Mux40.IN6
reg_addr_in[1] => Mux41.IN6
reg_addr_in[1] => Mux42.IN6
reg_addr_in[1] => Mux43.IN6
reg_addr_in[1] => Mux44.IN6
reg_addr_in[1] => Mux45.IN6
reg_addr_in[1] => Mux46.IN6
reg_addr_in[1] => Mux47.IN6
reg_addr_in[1] => Mux48.IN261
reg_addr_in[1] => Mux49.IN261
reg_addr_in[1] => Mux50.IN261
reg_addr_in[1] => Mux51.IN261
reg_addr_in[1] => Mux52.IN261
reg_addr_in[1] => Mux53.IN261
reg_addr_in[1] => Mux54.IN261
reg_addr_in[1] => Mux55.IN261
reg_addr_in[1] => Mux56.IN261
reg_addr_in[1] => Mux57.IN261
reg_addr_in[1] => Mux58.IN261
reg_addr_in[1] => Mux59.IN261
reg_addr_in[1] => Mux60.IN261
reg_addr_in[1] => Mux61.IN261
reg_addr_in[1] => Mux62.IN261
reg_addr_in[1] => Mux63.IN261
reg_addr_in[1] => Mux64.IN261
reg_addr_in[1] => Mux65.IN261
reg_addr_in[1] => Mux66.IN261
reg_addr_in[1] => Mux67.IN261
reg_addr_in[1] => Mux68.IN261
reg_addr_in[1] => Mux69.IN261
reg_addr_in[1] => Mux70.IN261
reg_addr_in[1] => Mux71.IN261
reg_addr_in[1] => Mux72.IN261
reg_addr_in[1] => Mux73.IN261
reg_addr_in[1] => Mux74.IN261
reg_addr_in[1] => Mux75.IN261
reg_addr_in[1] => Mux76.IN261
reg_addr_in[1] => Mux77.IN261
reg_addr_in[1] => Mux78.IN261
reg_addr_in[1] => Mux79.IN261
reg_addr_in[1] => Mux80.IN262
reg_addr_in[1] => Mux81.IN261
reg_addr_in[1] => Mux82.IN261
reg_addr_in[1] => Mux83.IN261
reg_addr_in[1] => Mux84.IN261
reg_addr_in[1] => Mux85.IN261
reg_addr_in[1] => Mux86.IN261
reg_addr_in[1] => Mux87.IN261
reg_addr_in[1] => Mux88.IN261
reg_addr_in[1] => Mux89.IN261
reg_addr_in[1] => Mux90.IN261
reg_addr_in[1] => Mux91.IN261
reg_addr_in[1] => Mux92.IN261
reg_addr_in[1] => Mux93.IN261
reg_addr_in[1] => Mux94.IN261
reg_addr_in[1] => Mux95.IN261
reg_addr_in[1] => Mux96.IN261
reg_addr_in[1] => Mux97.IN261
reg_addr_in[1] => Mux98.IN261
reg_addr_in[1] => Mux99.IN261
reg_addr_in[1] => Mux100.IN261
reg_addr_in[1] => Mux101.IN261
reg_addr_in[1] => Mux102.IN261
reg_addr_in[1] => Mux103.IN261
reg_addr_in[1] => Mux104.IN261
reg_addr_in[1] => Mux105.IN261
reg_addr_in[1] => Mux106.IN261
reg_addr_in[1] => Mux107.IN261
reg_addr_in[1] => Mux108.IN261
reg_addr_in[1] => Mux109.IN261
reg_addr_in[1] => Mux110.IN261
reg_addr_in[1] => Mux111.IN261
reg_addr_in[1] => Mux112.IN261
reg_addr_in[1] => Mux113.IN6
reg_addr_in[1] => Mux114.IN6
reg_addr_in[1] => Mux115.IN6
reg_addr_in[1] => Mux116.IN6
reg_addr_in[1] => Mux117.IN6
reg_addr_in[1] => Mux118.IN6
reg_addr_in[1] => Mux119.IN6
reg_addr_in[1] => Mux120.IN6
reg_addr_in[1] => Mux121.IN6
reg_addr_in[1] => Mux122.IN6
reg_addr_in[1] => Mux123.IN6
reg_addr_in[1] => Mux124.IN6
reg_addr_in[1] => Mux125.IN6
reg_addr_in[1] => Mux126.IN6
reg_addr_in[1] => Mux127.IN6
reg_addr_in[1] => Mux128.IN6
reg_addr_in[1] => Mux129.IN6
reg_addr_in[1] => Mux130.IN6
reg_addr_in[1] => Mux131.IN6
reg_addr_in[1] => Mux132.IN6
reg_addr_in[1] => Mux133.IN6
reg_addr_in[1] => Mux134.IN6
reg_addr_in[2] => Mux0.IN5
reg_addr_in[2] => Mux1.IN5
reg_addr_in[2] => Mux2.IN5
reg_addr_in[2] => Mux3.IN5
reg_addr_in[2] => Mux4.IN5
reg_addr_in[2] => Mux5.IN5
reg_addr_in[2] => Mux6.IN5
reg_addr_in[2] => Mux7.IN5
reg_addr_in[2] => Mux8.IN5
reg_addr_in[2] => Mux9.IN5
reg_addr_in[2] => Mux10.IN5
reg_addr_in[2] => Mux11.IN5
reg_addr_in[2] => Mux12.IN5
reg_addr_in[2] => Mux13.IN5
reg_addr_in[2] => Mux14.IN5
reg_addr_in[2] => Mux15.IN5
reg_addr_in[2] => Mux16.IN5
reg_addr_in[2] => Mux17.IN5
reg_addr_in[2] => Mux18.IN5
reg_addr_in[2] => Mux19.IN5
reg_addr_in[2] => Mux20.IN5
reg_addr_in[2] => Mux21.IN5
reg_addr_in[2] => Mux22.IN5
reg_addr_in[2] => Mux23.IN5
reg_addr_in[2] => Mux24.IN5
reg_addr_in[2] => Mux25.IN5
reg_addr_in[2] => Mux26.IN5
reg_addr_in[2] => Mux27.IN5
reg_addr_in[2] => Mux28.IN5
reg_addr_in[2] => Mux29.IN5
reg_addr_in[2] => Mux30.IN5
reg_addr_in[2] => Mux31.IN5
reg_addr_in[2] => Mux32.IN5
reg_addr_in[2] => Mux33.IN5
reg_addr_in[2] => Mux34.IN5
reg_addr_in[2] => Mux35.IN5
reg_addr_in[2] => Mux36.IN5
reg_addr_in[2] => Mux37.IN5
reg_addr_in[2] => Mux38.IN5
reg_addr_in[2] => Mux39.IN5
reg_addr_in[2] => Mux40.IN5
reg_addr_in[2] => Mux41.IN5
reg_addr_in[2] => Mux42.IN5
reg_addr_in[2] => Mux43.IN5
reg_addr_in[2] => Mux44.IN5
reg_addr_in[2] => Mux45.IN5
reg_addr_in[2] => Mux46.IN5
reg_addr_in[2] => Mux47.IN5
reg_addr_in[2] => Mux48.IN260
reg_addr_in[2] => Mux49.IN260
reg_addr_in[2] => Mux50.IN260
reg_addr_in[2] => Mux51.IN260
reg_addr_in[2] => Mux52.IN260
reg_addr_in[2] => Mux53.IN260
reg_addr_in[2] => Mux54.IN260
reg_addr_in[2] => Mux55.IN260
reg_addr_in[2] => Mux56.IN260
reg_addr_in[2] => Mux57.IN260
reg_addr_in[2] => Mux58.IN260
reg_addr_in[2] => Mux59.IN260
reg_addr_in[2] => Mux60.IN260
reg_addr_in[2] => Mux61.IN260
reg_addr_in[2] => Mux62.IN260
reg_addr_in[2] => Mux63.IN260
reg_addr_in[2] => Mux64.IN260
reg_addr_in[2] => Mux65.IN260
reg_addr_in[2] => Mux66.IN260
reg_addr_in[2] => Mux67.IN260
reg_addr_in[2] => Mux68.IN260
reg_addr_in[2] => Mux69.IN260
reg_addr_in[2] => Mux70.IN260
reg_addr_in[2] => Mux71.IN260
reg_addr_in[2] => Mux72.IN260
reg_addr_in[2] => Mux73.IN260
reg_addr_in[2] => Mux74.IN260
reg_addr_in[2] => Mux75.IN260
reg_addr_in[2] => Mux76.IN260
reg_addr_in[2] => Mux77.IN260
reg_addr_in[2] => Mux78.IN260
reg_addr_in[2] => Mux79.IN260
reg_addr_in[2] => Mux80.IN261
reg_addr_in[2] => Mux81.IN260
reg_addr_in[2] => Mux82.IN260
reg_addr_in[2] => Mux83.IN260
reg_addr_in[2] => Mux84.IN260
reg_addr_in[2] => Mux85.IN260
reg_addr_in[2] => Mux86.IN260
reg_addr_in[2] => Mux87.IN260
reg_addr_in[2] => Mux88.IN260
reg_addr_in[2] => Mux89.IN260
reg_addr_in[2] => Mux90.IN260
reg_addr_in[2] => Mux91.IN260
reg_addr_in[2] => Mux92.IN260
reg_addr_in[2] => Mux93.IN260
reg_addr_in[2] => Mux94.IN260
reg_addr_in[2] => Mux95.IN260
reg_addr_in[2] => Mux96.IN260
reg_addr_in[2] => Mux97.IN260
reg_addr_in[2] => Mux98.IN260
reg_addr_in[2] => Mux99.IN260
reg_addr_in[2] => Mux100.IN260
reg_addr_in[2] => Mux101.IN260
reg_addr_in[2] => Mux102.IN260
reg_addr_in[2] => Mux103.IN260
reg_addr_in[2] => Mux104.IN260
reg_addr_in[2] => Mux105.IN260
reg_addr_in[2] => Mux106.IN260
reg_addr_in[2] => Mux107.IN260
reg_addr_in[2] => Mux108.IN260
reg_addr_in[2] => Mux109.IN260
reg_addr_in[2] => Mux110.IN260
reg_addr_in[2] => Mux111.IN260
reg_addr_in[2] => Mux112.IN260
reg_addr_in[2] => Mux113.IN5
reg_addr_in[2] => Mux114.IN5
reg_addr_in[2] => Mux115.IN5
reg_addr_in[2] => Mux116.IN5
reg_addr_in[2] => Mux117.IN5
reg_addr_in[2] => Mux118.IN5
reg_addr_in[2] => Mux119.IN5
reg_addr_in[2] => Mux120.IN5
reg_addr_in[2] => Mux121.IN5
reg_addr_in[2] => Mux122.IN5
reg_addr_in[2] => Mux123.IN5
reg_addr_in[2] => Mux124.IN5
reg_addr_in[2] => Mux125.IN5
reg_addr_in[2] => Mux126.IN5
reg_addr_in[2] => Mux127.IN5
reg_addr_in[2] => Mux128.IN5
reg_addr_in[2] => Mux129.IN5
reg_addr_in[2] => Mux130.IN5
reg_addr_in[2] => Mux131.IN5
reg_addr_in[2] => Mux132.IN5
reg_addr_in[2] => Mux133.IN5
reg_addr_in[2] => Mux134.IN5
reg_addr_in[3] => Mux0.IN4
reg_addr_in[3] => Mux1.IN4
reg_addr_in[3] => Mux2.IN4
reg_addr_in[3] => Mux3.IN4
reg_addr_in[3] => Mux4.IN4
reg_addr_in[3] => Mux5.IN4
reg_addr_in[3] => Mux6.IN4
reg_addr_in[3] => Mux7.IN4
reg_addr_in[3] => Mux8.IN4
reg_addr_in[3] => Mux9.IN4
reg_addr_in[3] => Mux10.IN4
reg_addr_in[3] => Mux11.IN4
reg_addr_in[3] => Mux12.IN4
reg_addr_in[3] => Mux13.IN4
reg_addr_in[3] => Mux14.IN4
reg_addr_in[3] => Mux15.IN4
reg_addr_in[3] => Mux16.IN4
reg_addr_in[3] => Mux17.IN4
reg_addr_in[3] => Mux18.IN4
reg_addr_in[3] => Mux19.IN4
reg_addr_in[3] => Mux20.IN4
reg_addr_in[3] => Mux21.IN4
reg_addr_in[3] => Mux22.IN4
reg_addr_in[3] => Mux23.IN4
reg_addr_in[3] => Mux24.IN4
reg_addr_in[3] => Mux25.IN4
reg_addr_in[3] => Mux26.IN4
reg_addr_in[3] => Mux27.IN4
reg_addr_in[3] => Mux28.IN4
reg_addr_in[3] => Mux29.IN4
reg_addr_in[3] => Mux30.IN4
reg_addr_in[3] => Mux31.IN4
reg_addr_in[3] => Mux32.IN4
reg_addr_in[3] => Mux33.IN4
reg_addr_in[3] => Mux34.IN4
reg_addr_in[3] => Mux35.IN4
reg_addr_in[3] => Mux36.IN4
reg_addr_in[3] => Mux37.IN4
reg_addr_in[3] => Mux38.IN4
reg_addr_in[3] => Mux39.IN4
reg_addr_in[3] => Mux40.IN4
reg_addr_in[3] => Mux41.IN4
reg_addr_in[3] => Mux42.IN4
reg_addr_in[3] => Mux43.IN4
reg_addr_in[3] => Mux44.IN4
reg_addr_in[3] => Mux45.IN4
reg_addr_in[3] => Mux46.IN4
reg_addr_in[3] => Mux47.IN4
reg_addr_in[3] => Mux48.IN259
reg_addr_in[3] => Mux49.IN259
reg_addr_in[3] => Mux50.IN259
reg_addr_in[3] => Mux51.IN259
reg_addr_in[3] => Mux52.IN259
reg_addr_in[3] => Mux53.IN259
reg_addr_in[3] => Mux54.IN259
reg_addr_in[3] => Mux55.IN259
reg_addr_in[3] => Mux56.IN259
reg_addr_in[3] => Mux57.IN259
reg_addr_in[3] => Mux58.IN259
reg_addr_in[3] => Mux59.IN259
reg_addr_in[3] => Mux60.IN259
reg_addr_in[3] => Mux61.IN259
reg_addr_in[3] => Mux62.IN259
reg_addr_in[3] => Mux63.IN259
reg_addr_in[3] => Mux64.IN259
reg_addr_in[3] => Mux65.IN259
reg_addr_in[3] => Mux66.IN259
reg_addr_in[3] => Mux67.IN259
reg_addr_in[3] => Mux68.IN259
reg_addr_in[3] => Mux69.IN259
reg_addr_in[3] => Mux70.IN259
reg_addr_in[3] => Mux71.IN259
reg_addr_in[3] => Mux72.IN259
reg_addr_in[3] => Mux73.IN259
reg_addr_in[3] => Mux74.IN259
reg_addr_in[3] => Mux75.IN259
reg_addr_in[3] => Mux76.IN259
reg_addr_in[3] => Mux77.IN259
reg_addr_in[3] => Mux78.IN259
reg_addr_in[3] => Mux79.IN259
reg_addr_in[3] => Mux80.IN260
reg_addr_in[3] => Mux81.IN259
reg_addr_in[3] => Mux82.IN259
reg_addr_in[3] => Mux83.IN259
reg_addr_in[3] => Mux84.IN259
reg_addr_in[3] => Mux85.IN259
reg_addr_in[3] => Mux86.IN259
reg_addr_in[3] => Mux87.IN259
reg_addr_in[3] => Mux88.IN259
reg_addr_in[3] => Mux89.IN259
reg_addr_in[3] => Mux90.IN259
reg_addr_in[3] => Mux91.IN259
reg_addr_in[3] => Mux92.IN259
reg_addr_in[3] => Mux93.IN259
reg_addr_in[3] => Mux94.IN259
reg_addr_in[3] => Mux95.IN259
reg_addr_in[3] => Mux96.IN259
reg_addr_in[3] => Mux97.IN259
reg_addr_in[3] => Mux98.IN259
reg_addr_in[3] => Mux99.IN259
reg_addr_in[3] => Mux100.IN259
reg_addr_in[3] => Mux101.IN259
reg_addr_in[3] => Mux102.IN259
reg_addr_in[3] => Mux103.IN259
reg_addr_in[3] => Mux104.IN259
reg_addr_in[3] => Mux105.IN259
reg_addr_in[3] => Mux106.IN259
reg_addr_in[3] => Mux107.IN259
reg_addr_in[3] => Mux108.IN259
reg_addr_in[3] => Mux109.IN259
reg_addr_in[3] => Mux110.IN259
reg_addr_in[3] => Mux111.IN259
reg_addr_in[3] => Mux112.IN259
reg_addr_in[3] => Mux113.IN4
reg_addr_in[3] => Mux114.IN4
reg_addr_in[3] => Mux115.IN4
reg_addr_in[3] => Mux116.IN4
reg_addr_in[3] => Mux117.IN4
reg_addr_in[3] => Mux118.IN4
reg_addr_in[3] => Mux119.IN4
reg_addr_in[3] => Mux120.IN4
reg_addr_in[3] => Mux121.IN4
reg_addr_in[3] => Mux122.IN4
reg_addr_in[3] => Mux123.IN4
reg_addr_in[3] => Mux124.IN4
reg_addr_in[3] => Mux125.IN4
reg_addr_in[3] => Mux126.IN4
reg_addr_in[3] => Mux127.IN4
reg_addr_in[3] => Mux128.IN4
reg_addr_in[3] => Mux129.IN4
reg_addr_in[3] => Mux130.IN4
reg_addr_in[3] => Mux131.IN4
reg_addr_in[3] => Mux132.IN4
reg_addr_in[3] => Mux133.IN4
reg_addr_in[3] => Mux134.IN4
reg_addr_in[4] => Mux0.IN3
reg_addr_in[4] => Mux1.IN3
reg_addr_in[4] => Mux2.IN3
reg_addr_in[4] => Mux3.IN3
reg_addr_in[4] => Mux4.IN3
reg_addr_in[4] => Mux5.IN3
reg_addr_in[4] => Mux6.IN3
reg_addr_in[4] => Mux7.IN3
reg_addr_in[4] => Mux8.IN3
reg_addr_in[4] => Mux9.IN3
reg_addr_in[4] => Mux10.IN3
reg_addr_in[4] => Mux11.IN3
reg_addr_in[4] => Mux12.IN3
reg_addr_in[4] => Mux13.IN3
reg_addr_in[4] => Mux14.IN3
reg_addr_in[4] => Mux15.IN3
reg_addr_in[4] => Mux16.IN3
reg_addr_in[4] => Mux17.IN3
reg_addr_in[4] => Mux18.IN3
reg_addr_in[4] => Mux19.IN3
reg_addr_in[4] => Mux20.IN3
reg_addr_in[4] => Mux21.IN3
reg_addr_in[4] => Mux22.IN3
reg_addr_in[4] => Mux23.IN3
reg_addr_in[4] => Mux24.IN3
reg_addr_in[4] => Mux25.IN3
reg_addr_in[4] => Mux26.IN3
reg_addr_in[4] => Mux27.IN3
reg_addr_in[4] => Mux28.IN3
reg_addr_in[4] => Mux29.IN3
reg_addr_in[4] => Mux30.IN3
reg_addr_in[4] => Mux31.IN3
reg_addr_in[4] => Mux32.IN3
reg_addr_in[4] => Mux33.IN3
reg_addr_in[4] => Mux34.IN3
reg_addr_in[4] => Mux35.IN3
reg_addr_in[4] => Mux36.IN3
reg_addr_in[4] => Mux37.IN3
reg_addr_in[4] => Mux38.IN3
reg_addr_in[4] => Mux39.IN3
reg_addr_in[4] => Mux40.IN3
reg_addr_in[4] => Mux41.IN3
reg_addr_in[4] => Mux42.IN3
reg_addr_in[4] => Mux43.IN3
reg_addr_in[4] => Mux44.IN3
reg_addr_in[4] => Mux45.IN3
reg_addr_in[4] => Mux46.IN3
reg_addr_in[4] => Mux47.IN3
reg_addr_in[4] => Mux48.IN258
reg_addr_in[4] => Mux49.IN258
reg_addr_in[4] => Mux50.IN258
reg_addr_in[4] => Mux51.IN258
reg_addr_in[4] => Mux52.IN258
reg_addr_in[4] => Mux53.IN258
reg_addr_in[4] => Mux54.IN258
reg_addr_in[4] => Mux55.IN258
reg_addr_in[4] => Mux56.IN258
reg_addr_in[4] => Mux57.IN258
reg_addr_in[4] => Mux58.IN258
reg_addr_in[4] => Mux59.IN258
reg_addr_in[4] => Mux60.IN258
reg_addr_in[4] => Mux61.IN258
reg_addr_in[4] => Mux62.IN258
reg_addr_in[4] => Mux63.IN258
reg_addr_in[4] => Mux64.IN258
reg_addr_in[4] => Mux65.IN258
reg_addr_in[4] => Mux66.IN258
reg_addr_in[4] => Mux67.IN258
reg_addr_in[4] => Mux68.IN258
reg_addr_in[4] => Mux69.IN258
reg_addr_in[4] => Mux70.IN258
reg_addr_in[4] => Mux71.IN258
reg_addr_in[4] => Mux72.IN258
reg_addr_in[4] => Mux73.IN258
reg_addr_in[4] => Mux74.IN258
reg_addr_in[4] => Mux75.IN258
reg_addr_in[4] => Mux76.IN258
reg_addr_in[4] => Mux77.IN258
reg_addr_in[4] => Mux78.IN258
reg_addr_in[4] => Mux79.IN258
reg_addr_in[4] => Mux80.IN259
reg_addr_in[4] => Mux81.IN258
reg_addr_in[4] => Mux82.IN258
reg_addr_in[4] => Mux83.IN258
reg_addr_in[4] => Mux84.IN258
reg_addr_in[4] => Mux85.IN258
reg_addr_in[4] => Mux86.IN258
reg_addr_in[4] => Mux87.IN258
reg_addr_in[4] => Mux88.IN258
reg_addr_in[4] => Mux89.IN258
reg_addr_in[4] => Mux90.IN258
reg_addr_in[4] => Mux91.IN258
reg_addr_in[4] => Mux92.IN258
reg_addr_in[4] => Mux93.IN258
reg_addr_in[4] => Mux94.IN258
reg_addr_in[4] => Mux95.IN258
reg_addr_in[4] => Mux96.IN258
reg_addr_in[4] => Mux97.IN258
reg_addr_in[4] => Mux98.IN258
reg_addr_in[4] => Mux99.IN258
reg_addr_in[4] => Mux100.IN258
reg_addr_in[4] => Mux101.IN258
reg_addr_in[4] => Mux102.IN258
reg_addr_in[4] => Mux103.IN258
reg_addr_in[4] => Mux104.IN258
reg_addr_in[4] => Mux105.IN258
reg_addr_in[4] => Mux106.IN258
reg_addr_in[4] => Mux107.IN258
reg_addr_in[4] => Mux108.IN258
reg_addr_in[4] => Mux109.IN258
reg_addr_in[4] => Mux110.IN258
reg_addr_in[4] => Mux111.IN258
reg_addr_in[4] => Mux112.IN258
reg_addr_in[4] => Mux113.IN3
reg_addr_in[4] => Mux114.IN3
reg_addr_in[4] => Mux115.IN3
reg_addr_in[4] => Mux116.IN3
reg_addr_in[4] => Mux117.IN3
reg_addr_in[4] => Mux118.IN3
reg_addr_in[4] => Mux119.IN3
reg_addr_in[4] => Mux120.IN3
reg_addr_in[4] => Mux121.IN3
reg_addr_in[4] => Mux122.IN3
reg_addr_in[4] => Mux123.IN3
reg_addr_in[4] => Mux124.IN3
reg_addr_in[4] => Mux125.IN3
reg_addr_in[4] => Mux126.IN3
reg_addr_in[4] => Mux127.IN3
reg_addr_in[4] => Mux128.IN3
reg_addr_in[4] => Mux129.IN3
reg_addr_in[4] => Mux130.IN3
reg_addr_in[4] => Mux131.IN3
reg_addr_in[4] => Mux132.IN3
reg_addr_in[4] => Mux133.IN3
reg_addr_in[4] => Mux134.IN3
reg_addr_in[5] => Mux0.IN2
reg_addr_in[5] => Mux1.IN2
reg_addr_in[5] => Mux2.IN2
reg_addr_in[5] => Mux3.IN2
reg_addr_in[5] => Mux4.IN2
reg_addr_in[5] => Mux5.IN2
reg_addr_in[5] => Mux6.IN2
reg_addr_in[5] => Mux7.IN2
reg_addr_in[5] => Mux8.IN2
reg_addr_in[5] => Mux9.IN2
reg_addr_in[5] => Mux10.IN2
reg_addr_in[5] => Mux11.IN2
reg_addr_in[5] => Mux12.IN2
reg_addr_in[5] => Mux13.IN2
reg_addr_in[5] => Mux14.IN2
reg_addr_in[5] => Mux15.IN2
reg_addr_in[5] => Mux16.IN2
reg_addr_in[5] => Mux17.IN2
reg_addr_in[5] => Mux18.IN2
reg_addr_in[5] => Mux19.IN2
reg_addr_in[5] => Mux20.IN2
reg_addr_in[5] => Mux21.IN2
reg_addr_in[5] => Mux22.IN2
reg_addr_in[5] => Mux23.IN2
reg_addr_in[5] => Mux24.IN2
reg_addr_in[5] => Mux25.IN2
reg_addr_in[5] => Mux26.IN2
reg_addr_in[5] => Mux27.IN2
reg_addr_in[5] => Mux28.IN2
reg_addr_in[5] => Mux29.IN2
reg_addr_in[5] => Mux30.IN2
reg_addr_in[5] => Mux31.IN2
reg_addr_in[5] => Mux32.IN2
reg_addr_in[5] => Mux33.IN2
reg_addr_in[5] => Mux34.IN2
reg_addr_in[5] => Mux35.IN2
reg_addr_in[5] => Mux36.IN2
reg_addr_in[5] => Mux37.IN2
reg_addr_in[5] => Mux38.IN2
reg_addr_in[5] => Mux39.IN2
reg_addr_in[5] => Mux40.IN2
reg_addr_in[5] => Mux41.IN2
reg_addr_in[5] => Mux42.IN2
reg_addr_in[5] => Mux43.IN2
reg_addr_in[5] => Mux44.IN2
reg_addr_in[5] => Mux45.IN2
reg_addr_in[5] => Mux46.IN2
reg_addr_in[5] => Mux47.IN2
reg_addr_in[5] => Mux48.IN257
reg_addr_in[5] => Mux49.IN257
reg_addr_in[5] => Mux50.IN257
reg_addr_in[5] => Mux51.IN257
reg_addr_in[5] => Mux52.IN257
reg_addr_in[5] => Mux53.IN257
reg_addr_in[5] => Mux54.IN257
reg_addr_in[5] => Mux55.IN257
reg_addr_in[5] => Mux56.IN257
reg_addr_in[5] => Mux57.IN257
reg_addr_in[5] => Mux58.IN257
reg_addr_in[5] => Mux59.IN257
reg_addr_in[5] => Mux60.IN257
reg_addr_in[5] => Mux61.IN257
reg_addr_in[5] => Mux62.IN257
reg_addr_in[5] => Mux63.IN257
reg_addr_in[5] => Mux64.IN257
reg_addr_in[5] => Mux65.IN257
reg_addr_in[5] => Mux66.IN257
reg_addr_in[5] => Mux67.IN257
reg_addr_in[5] => Mux68.IN257
reg_addr_in[5] => Mux69.IN257
reg_addr_in[5] => Mux70.IN257
reg_addr_in[5] => Mux71.IN257
reg_addr_in[5] => Mux72.IN257
reg_addr_in[5] => Mux73.IN257
reg_addr_in[5] => Mux74.IN257
reg_addr_in[5] => Mux75.IN257
reg_addr_in[5] => Mux76.IN257
reg_addr_in[5] => Mux77.IN257
reg_addr_in[5] => Mux78.IN257
reg_addr_in[5] => Mux79.IN257
reg_addr_in[5] => Mux80.IN258
reg_addr_in[5] => Mux81.IN257
reg_addr_in[5] => Mux82.IN257
reg_addr_in[5] => Mux83.IN257
reg_addr_in[5] => Mux84.IN257
reg_addr_in[5] => Mux85.IN257
reg_addr_in[5] => Mux86.IN257
reg_addr_in[5] => Mux87.IN257
reg_addr_in[5] => Mux88.IN257
reg_addr_in[5] => Mux89.IN257
reg_addr_in[5] => Mux90.IN257
reg_addr_in[5] => Mux91.IN257
reg_addr_in[5] => Mux92.IN257
reg_addr_in[5] => Mux93.IN257
reg_addr_in[5] => Mux94.IN257
reg_addr_in[5] => Mux95.IN257
reg_addr_in[5] => Mux96.IN257
reg_addr_in[5] => Mux97.IN257
reg_addr_in[5] => Mux98.IN257
reg_addr_in[5] => Mux99.IN257
reg_addr_in[5] => Mux100.IN257
reg_addr_in[5] => Mux101.IN257
reg_addr_in[5] => Mux102.IN257
reg_addr_in[5] => Mux103.IN257
reg_addr_in[5] => Mux104.IN257
reg_addr_in[5] => Mux105.IN257
reg_addr_in[5] => Mux106.IN257
reg_addr_in[5] => Mux107.IN257
reg_addr_in[5] => Mux108.IN257
reg_addr_in[5] => Mux109.IN257
reg_addr_in[5] => Mux110.IN257
reg_addr_in[5] => Mux111.IN257
reg_addr_in[5] => Mux112.IN257
reg_addr_in[5] => Mux113.IN2
reg_addr_in[5] => Mux114.IN2
reg_addr_in[5] => Mux115.IN2
reg_addr_in[5] => Mux116.IN2
reg_addr_in[5] => Mux117.IN2
reg_addr_in[5] => Mux118.IN2
reg_addr_in[5] => Mux119.IN2
reg_addr_in[5] => Mux120.IN2
reg_addr_in[5] => Mux121.IN2
reg_addr_in[5] => Mux122.IN2
reg_addr_in[5] => Mux123.IN2
reg_addr_in[5] => Mux124.IN2
reg_addr_in[5] => Mux125.IN2
reg_addr_in[5] => Mux126.IN2
reg_addr_in[5] => Mux127.IN2
reg_addr_in[5] => Mux128.IN2
reg_addr_in[5] => Mux129.IN2
reg_addr_in[5] => Mux130.IN2
reg_addr_in[5] => Mux131.IN2
reg_addr_in[5] => Mux132.IN2
reg_addr_in[5] => Mux133.IN2
reg_addr_in[5] => Mux134.IN2
reg_addr_in[6] => Mux0.IN1
reg_addr_in[6] => Mux1.IN1
reg_addr_in[6] => Mux2.IN1
reg_addr_in[6] => Mux3.IN1
reg_addr_in[6] => Mux4.IN1
reg_addr_in[6] => Mux5.IN1
reg_addr_in[6] => Mux6.IN1
reg_addr_in[6] => Mux7.IN1
reg_addr_in[6] => Mux8.IN1
reg_addr_in[6] => Mux9.IN1
reg_addr_in[6] => Mux10.IN1
reg_addr_in[6] => Mux11.IN1
reg_addr_in[6] => Mux12.IN1
reg_addr_in[6] => Mux13.IN1
reg_addr_in[6] => Mux14.IN1
reg_addr_in[6] => Mux15.IN1
reg_addr_in[6] => Mux16.IN1
reg_addr_in[6] => Mux17.IN1
reg_addr_in[6] => Mux18.IN1
reg_addr_in[6] => Mux19.IN1
reg_addr_in[6] => Mux20.IN1
reg_addr_in[6] => Mux21.IN1
reg_addr_in[6] => Mux22.IN1
reg_addr_in[6] => Mux23.IN1
reg_addr_in[6] => Mux24.IN1
reg_addr_in[6] => Mux25.IN1
reg_addr_in[6] => Mux26.IN1
reg_addr_in[6] => Mux27.IN1
reg_addr_in[6] => Mux28.IN1
reg_addr_in[6] => Mux29.IN1
reg_addr_in[6] => Mux30.IN1
reg_addr_in[6] => Mux31.IN1
reg_addr_in[6] => Mux32.IN1
reg_addr_in[6] => Mux33.IN1
reg_addr_in[6] => Mux34.IN1
reg_addr_in[6] => Mux35.IN1
reg_addr_in[6] => Mux36.IN1
reg_addr_in[6] => Mux37.IN1
reg_addr_in[6] => Mux38.IN1
reg_addr_in[6] => Mux39.IN1
reg_addr_in[6] => Mux40.IN1
reg_addr_in[6] => Mux41.IN1
reg_addr_in[6] => Mux42.IN1
reg_addr_in[6] => Mux43.IN1
reg_addr_in[6] => Mux44.IN1
reg_addr_in[6] => Mux45.IN1
reg_addr_in[6] => Mux46.IN1
reg_addr_in[6] => Mux47.IN1
reg_addr_in[6] => Mux48.IN256
reg_addr_in[6] => Mux49.IN256
reg_addr_in[6] => Mux50.IN256
reg_addr_in[6] => Mux51.IN256
reg_addr_in[6] => Mux52.IN256
reg_addr_in[6] => Mux53.IN256
reg_addr_in[6] => Mux54.IN256
reg_addr_in[6] => Mux55.IN256
reg_addr_in[6] => Mux56.IN256
reg_addr_in[6] => Mux57.IN256
reg_addr_in[6] => Mux58.IN256
reg_addr_in[6] => Mux59.IN256
reg_addr_in[6] => Mux60.IN256
reg_addr_in[6] => Mux61.IN256
reg_addr_in[6] => Mux62.IN256
reg_addr_in[6] => Mux63.IN256
reg_addr_in[6] => Mux64.IN256
reg_addr_in[6] => Mux65.IN256
reg_addr_in[6] => Mux66.IN256
reg_addr_in[6] => Mux67.IN256
reg_addr_in[6] => Mux68.IN256
reg_addr_in[6] => Mux69.IN256
reg_addr_in[6] => Mux70.IN256
reg_addr_in[6] => Mux71.IN256
reg_addr_in[6] => Mux72.IN256
reg_addr_in[6] => Mux73.IN256
reg_addr_in[6] => Mux74.IN256
reg_addr_in[6] => Mux75.IN256
reg_addr_in[6] => Mux76.IN256
reg_addr_in[6] => Mux77.IN256
reg_addr_in[6] => Mux78.IN256
reg_addr_in[6] => Mux79.IN256
reg_addr_in[6] => Mux80.IN257
reg_addr_in[6] => Mux81.IN256
reg_addr_in[6] => Mux82.IN256
reg_addr_in[6] => Mux83.IN256
reg_addr_in[6] => Mux84.IN256
reg_addr_in[6] => Mux85.IN256
reg_addr_in[6] => Mux86.IN256
reg_addr_in[6] => Mux87.IN256
reg_addr_in[6] => Mux88.IN256
reg_addr_in[6] => Mux89.IN256
reg_addr_in[6] => Mux90.IN256
reg_addr_in[6] => Mux91.IN256
reg_addr_in[6] => Mux92.IN256
reg_addr_in[6] => Mux93.IN256
reg_addr_in[6] => Mux94.IN256
reg_addr_in[6] => Mux95.IN256
reg_addr_in[6] => Mux96.IN256
reg_addr_in[6] => Mux97.IN256
reg_addr_in[6] => Mux98.IN256
reg_addr_in[6] => Mux99.IN256
reg_addr_in[6] => Mux100.IN256
reg_addr_in[6] => Mux101.IN256
reg_addr_in[6] => Mux102.IN256
reg_addr_in[6] => Mux103.IN256
reg_addr_in[6] => Mux104.IN256
reg_addr_in[6] => Mux105.IN256
reg_addr_in[6] => Mux106.IN256
reg_addr_in[6] => Mux107.IN256
reg_addr_in[6] => Mux108.IN256
reg_addr_in[6] => Mux109.IN256
reg_addr_in[6] => Mux110.IN256
reg_addr_in[6] => Mux111.IN256
reg_addr_in[6] => Mux112.IN256
reg_addr_in[6] => Mux113.IN1
reg_addr_in[6] => Mux114.IN1
reg_addr_in[6] => Mux115.IN1
reg_addr_in[6] => Mux116.IN1
reg_addr_in[6] => Mux117.IN1
reg_addr_in[6] => Mux118.IN1
reg_addr_in[6] => Mux119.IN1
reg_addr_in[6] => Mux120.IN1
reg_addr_in[6] => Mux121.IN1
reg_addr_in[6] => Mux122.IN1
reg_addr_in[6] => Mux123.IN1
reg_addr_in[6] => Mux124.IN1
reg_addr_in[6] => Mux125.IN1
reg_addr_in[6] => Mux126.IN1
reg_addr_in[6] => Mux127.IN1
reg_addr_in[6] => Mux128.IN1
reg_addr_in[6] => Mux129.IN1
reg_addr_in[6] => Mux130.IN1
reg_addr_in[6] => Mux131.IN1
reg_addr_in[6] => Mux132.IN1
reg_addr_in[6] => Mux133.IN1
reg_addr_in[6] => Mux134.IN1
reg_addr_in[7] => Mux0.IN0
reg_addr_in[7] => Mux1.IN0
reg_addr_in[7] => Mux2.IN0
reg_addr_in[7] => Mux3.IN0
reg_addr_in[7] => Mux4.IN0
reg_addr_in[7] => Mux5.IN0
reg_addr_in[7] => Mux6.IN0
reg_addr_in[7] => Mux7.IN0
reg_addr_in[7] => Mux8.IN0
reg_addr_in[7] => Mux9.IN0
reg_addr_in[7] => Mux10.IN0
reg_addr_in[7] => Mux11.IN0
reg_addr_in[7] => Mux12.IN0
reg_addr_in[7] => Mux13.IN0
reg_addr_in[7] => Mux14.IN0
reg_addr_in[7] => Mux15.IN0
reg_addr_in[7] => Mux16.IN0
reg_addr_in[7] => Mux17.IN0
reg_addr_in[7] => Mux18.IN0
reg_addr_in[7] => Mux19.IN0
reg_addr_in[7] => Mux20.IN0
reg_addr_in[7] => Mux21.IN0
reg_addr_in[7] => Mux22.IN0
reg_addr_in[7] => Mux23.IN0
reg_addr_in[7] => Mux24.IN0
reg_addr_in[7] => Mux25.IN0
reg_addr_in[7] => Mux26.IN0
reg_addr_in[7] => Mux27.IN0
reg_addr_in[7] => Mux28.IN0
reg_addr_in[7] => Mux29.IN0
reg_addr_in[7] => Mux30.IN0
reg_addr_in[7] => Mux31.IN0
reg_addr_in[7] => Mux32.IN0
reg_addr_in[7] => Mux33.IN0
reg_addr_in[7] => Mux34.IN0
reg_addr_in[7] => Mux35.IN0
reg_addr_in[7] => Mux36.IN0
reg_addr_in[7] => Mux37.IN0
reg_addr_in[7] => Mux38.IN0
reg_addr_in[7] => Mux39.IN0
reg_addr_in[7] => Mux40.IN0
reg_addr_in[7] => Mux41.IN0
reg_addr_in[7] => Mux42.IN0
reg_addr_in[7] => Mux43.IN0
reg_addr_in[7] => Mux44.IN0
reg_addr_in[7] => Mux45.IN0
reg_addr_in[7] => Mux46.IN0
reg_addr_in[7] => Mux47.IN0
reg_addr_in[7] => Mux48.IN255
reg_addr_in[7] => Mux49.IN255
reg_addr_in[7] => Mux50.IN255
reg_addr_in[7] => Mux51.IN255
reg_addr_in[7] => Mux52.IN255
reg_addr_in[7] => Mux53.IN255
reg_addr_in[7] => Mux54.IN255
reg_addr_in[7] => Mux55.IN255
reg_addr_in[7] => Mux56.IN255
reg_addr_in[7] => Mux57.IN255
reg_addr_in[7] => Mux58.IN255
reg_addr_in[7] => Mux59.IN255
reg_addr_in[7] => Mux60.IN255
reg_addr_in[7] => Mux61.IN255
reg_addr_in[7] => Mux62.IN255
reg_addr_in[7] => Mux63.IN255
reg_addr_in[7] => Mux64.IN255
reg_addr_in[7] => Mux65.IN255
reg_addr_in[7] => Mux66.IN255
reg_addr_in[7] => Mux67.IN255
reg_addr_in[7] => Mux68.IN255
reg_addr_in[7] => Mux69.IN255
reg_addr_in[7] => Mux70.IN255
reg_addr_in[7] => Mux71.IN255
reg_addr_in[7] => Mux72.IN255
reg_addr_in[7] => Mux73.IN255
reg_addr_in[7] => Mux74.IN255
reg_addr_in[7] => Mux75.IN255
reg_addr_in[7] => Mux76.IN255
reg_addr_in[7] => Mux77.IN255
reg_addr_in[7] => Mux78.IN255
reg_addr_in[7] => Mux79.IN255
reg_addr_in[7] => Mux80.IN256
reg_addr_in[7] => Mux81.IN255
reg_addr_in[7] => Mux82.IN255
reg_addr_in[7] => Mux83.IN255
reg_addr_in[7] => Mux84.IN255
reg_addr_in[7] => Mux85.IN255
reg_addr_in[7] => Mux86.IN255
reg_addr_in[7] => Mux87.IN255
reg_addr_in[7] => Mux88.IN255
reg_addr_in[7] => Mux89.IN255
reg_addr_in[7] => Mux90.IN255
reg_addr_in[7] => Mux91.IN255
reg_addr_in[7] => Mux92.IN255
reg_addr_in[7] => Mux93.IN255
reg_addr_in[7] => Mux94.IN255
reg_addr_in[7] => Mux95.IN255
reg_addr_in[7] => Mux96.IN255
reg_addr_in[7] => Mux97.IN255
reg_addr_in[7] => Mux98.IN255
reg_addr_in[7] => Mux99.IN255
reg_addr_in[7] => Mux100.IN255
reg_addr_in[7] => Mux101.IN255
reg_addr_in[7] => Mux102.IN255
reg_addr_in[7] => Mux103.IN255
reg_addr_in[7] => Mux104.IN255
reg_addr_in[7] => Mux105.IN255
reg_addr_in[7] => Mux106.IN255
reg_addr_in[7] => Mux107.IN255
reg_addr_in[7] => Mux108.IN255
reg_addr_in[7] => Mux109.IN255
reg_addr_in[7] => Mux110.IN255
reg_addr_in[7] => Mux111.IN255
reg_addr_in[7] => Mux112.IN255
reg_addr_in[7] => Mux113.IN0
reg_addr_in[7] => Mux114.IN0
reg_addr_in[7] => Mux115.IN0
reg_addr_in[7] => Mux116.IN0
reg_addr_in[7] => Mux117.IN0
reg_addr_in[7] => Mux118.IN0
reg_addr_in[7] => Mux119.IN0
reg_addr_in[7] => Mux120.IN0
reg_addr_in[7] => Mux121.IN0
reg_addr_in[7] => Mux122.IN0
reg_addr_in[7] => Mux123.IN0
reg_addr_in[7] => Mux124.IN0
reg_addr_in[7] => Mux125.IN0
reg_addr_in[7] => Mux126.IN0
reg_addr_in[7] => Mux127.IN0
reg_addr_in[7] => Mux128.IN0
reg_addr_in[7] => Mux129.IN0
reg_addr_in[7] => Mux130.IN0
reg_addr_in[7] => Mux131.IN0
reg_addr_in[7] => Mux132.IN0
reg_addr_in[7] => Mux133.IN0
reg_addr_in[7] => Mux134.IN0
reg_data_in[0] => Mux15.IN8
reg_data_in[0] => Mux31.IN8
reg_data_in[0] => Mux47.IN8
reg_data_in[0] => Mux128.IN8
reg_data_in[0] => Mux134.IN8
reg_data_in[1] => Mux14.IN8
reg_data_in[1] => Mux30.IN8
reg_data_in[1] => Mux46.IN8
reg_data_in[1] => Mux127.IN8
reg_data_in[1] => Mux133.IN8
reg_data_in[2] => Mux13.IN8
reg_data_in[2] => Mux29.IN8
reg_data_in[2] => Mux45.IN8
reg_data_in[2] => Mux126.IN8
reg_data_in[2] => Mux132.IN8
reg_data_in[3] => Mux12.IN8
reg_data_in[3] => Mux28.IN8
reg_data_in[3] => Mux44.IN8
reg_data_in[3] => Mux125.IN8
reg_data_in[3] => Mux131.IN8
reg_data_in[4] => Mux11.IN8
reg_data_in[4] => Mux27.IN8
reg_data_in[4] => Mux43.IN8
reg_data_in[4] => Mux124.IN8
reg_data_in[4] => Mux130.IN8
reg_data_in[5] => Mux10.IN8
reg_data_in[5] => Mux26.IN8
reg_data_in[5] => Mux42.IN8
reg_data_in[5] => Mux123.IN8
reg_data_in[5] => Mux129.IN8
reg_data_in[6] => Mux9.IN8
reg_data_in[6] => Mux25.IN8
reg_data_in[6] => Mux41.IN8
reg_data_in[6] => Mux122.IN8
reg_data_in[7] => Mux8.IN8
reg_data_in[7] => Mux24.IN8
reg_data_in[7] => Mux40.IN8
reg_data_in[7] => Mux121.IN8
reg_data_in[8] => Mux7.IN8
reg_data_in[8] => Mux23.IN8
reg_data_in[8] => Mux39.IN8
reg_data_in[8] => Mux120.IN8
reg_data_in[9] => Mux6.IN8
reg_data_in[9] => Mux22.IN8
reg_data_in[9] => Mux38.IN8
reg_data_in[9] => Mux119.IN8
reg_data_in[10] => Mux5.IN8
reg_data_in[10] => Mux21.IN8
reg_data_in[10] => Mux37.IN8
reg_data_in[10] => Mux118.IN8
reg_data_in[11] => Mux4.IN8
reg_data_in[11] => Mux20.IN8
reg_data_in[11] => Mux36.IN8
reg_data_in[11] => Mux117.IN8
reg_data_in[12] => Mux3.IN8
reg_data_in[12] => Mux19.IN8
reg_data_in[12] => Mux35.IN8
reg_data_in[12] => Mux116.IN8
reg_data_in[13] => Mux2.IN8
reg_data_in[13] => Mux18.IN8
reg_data_in[13] => Mux34.IN8
reg_data_in[13] => Mux115.IN8
reg_data_in[14] => Mux1.IN8
reg_data_in[14] => Mux17.IN8
reg_data_in[14] => Mux33.IN8
reg_data_in[14] => Mux114.IN8
reg_data_in[15] => Mux0.IN8
reg_data_in[15] => Mux16.IN8
reg_data_in[15] => Mux32.IN8
reg_data_in[15] => Mux113.IN8
reg_data_out[0] <= reg_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rw => process_0.IN0
reg_req => process_0.IN1
dma_data[0] => sampleword.DATAB
dma_data[1] => sampleword.DATAB
dma_data[2] => sampleword.DATAB
dma_data[3] => sampleword.DATAB
dma_data[4] => sampleword.DATAB
dma_data[5] => sampleword.DATAB
dma_data[6] => sampleword.DATAB
dma_data[7] => sampleword.DATAB
dma_data[8] => sampleword.DATAB
dma_data[9] => sampleword.DATAB
dma_data[10] => sampleword.DATAB
dma_data[11] => sampleword.DATAB
dma_data[12] => sampleword.DATAB
dma_data[13] => sampleword.DATAB
dma_data[14] => sampleword.DATAB
dma_data[15] => sampleword.DATAB
channel_fromhost.req <= channel_fromhost.req~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.setreqlen <= channel_fromhost.setreqlen~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[0] <= channel_fromhost.reqlen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[1] <= channel_fromhost.reqlen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[2] <= channel_fromhost.reqlen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[3] <= channel_fromhost.reqlen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[4] <= channel_fromhost.reqlen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[5] <= channel_fromhost.reqlen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[6] <= channel_fromhost.reqlen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[7] <= channel_fromhost.reqlen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[8] <= channel_fromhost.reqlen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[9] <= channel_fromhost.reqlen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[10] <= channel_fromhost.reqlen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[11] <= channel_fromhost.reqlen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[12] <= channel_fromhost.reqlen[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[13] <= channel_fromhost.reqlen[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[14] <= channel_fromhost.reqlen[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[15] <= channel_fromhost.reqlen[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.setaddr <= channel_fromhost.setaddr~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[0] <= channel_fromhost.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[1] <= channel_fromhost.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[2] <= channel_fromhost.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[3] <= channel_fromhost.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[4] <= channel_fromhost.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[5] <= channel_fromhost.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[6] <= channel_fromhost.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[7] <= channel_fromhost.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[8] <= channel_fromhost.addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[9] <= channel_fromhost.addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[10] <= channel_fromhost.addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[11] <= channel_fromhost.addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[12] <= channel_fromhost.addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[13] <= channel_fromhost.addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[14] <= channel_fromhost.addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[15] <= channel_fromhost.addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[16] <= channel_fromhost.addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[17] <= channel_fromhost.addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[18] <= channel_fromhost.addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[19] <= channel_fromhost.addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[20] <= channel_fromhost.addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[21] <= channel_fromhost.addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[22] <= channel_fromhost.addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[23] <= channel_fromhost.addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[24] <= channel_fromhost.addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[25] <= channel_fromhost.addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[26] <= channel_fromhost.addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[27] <= channel_fromhost.addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[28] <= channel_fromhost.addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[29] <= channel_fromhost.addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[30] <= channel_fromhost.addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[31] <= channel_fromhost.addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => hibyte.OUTPUTSELECT
audio_out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_int <= comb.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3
clk => periodcounter[0].CLK
clk => periodcounter[1].CLK
clk => periodcounter[2].CLK
clk => periodcounter[3].CLK
clk => periodcounter[4].CLK
clk => periodcounter[5].CLK
clk => periodcounter[6].CLK
clk => periodcounter[7].CLK
clk => periodcounter[8].CLK
clk => periodcounter[9].CLK
clk => periodcounter[10].CLK
clk => periodcounter[11].CLK
clk => periodcounter[12].CLK
clk => periodcounter[13].CLK
clk => periodcounter[14].CLK
clk => periodcounter[15].CLK
clk => sampletick.CLK
clk => volume[0].CLK
clk => volume[1].CLK
clk => volume[2].CLK
clk => volume[3].CLK
clk => volume[4].CLK
clk => volume[5].CLK
clk => period[0].CLK
clk => period[1].CLK
clk => period[2].CLK
clk => period[3].CLK
clk => period[4].CLK
clk => period[5].CLK
clk => period[6].CLK
clk => period[7].CLK
clk => period[8].CLK
clk => period[9].CLK
clk => period[10].CLK
clk => period[11].CLK
clk => period[12].CLK
clk => period[13].CLK
clk => period[14].CLK
clk => period[15].CLK
clk => repeatlen[0].CLK
clk => repeatlen[1].CLK
clk => repeatlen[2].CLK
clk => repeatlen[3].CLK
clk => repeatlen[4].CLK
clk => repeatlen[5].CLK
clk => repeatlen[6].CLK
clk => repeatlen[7].CLK
clk => repeatlen[8].CLK
clk => repeatlen[9].CLK
clk => repeatlen[10].CLK
clk => repeatlen[11].CLK
clk => repeatlen[12].CLK
clk => repeatlen[13].CLK
clk => repeatlen[14].CLK
clk => repeatlen[15].CLK
clk => datapointer[0].CLK
clk => datapointer[1].CLK
clk => datapointer[2].CLK
clk => datapointer[3].CLK
clk => datapointer[4].CLK
clk => datapointer[5].CLK
clk => datapointer[6].CLK
clk => datapointer[7].CLK
clk => datapointer[8].CLK
clk => datapointer[9].CLK
clk => datapointer[10].CLK
clk => datapointer[11].CLK
clk => datapointer[12].CLK
clk => datapointer[13].CLK
clk => datapointer[14].CLK
clk => datapointer[15].CLK
clk => datapointer[16].CLK
clk => datapointer[17].CLK
clk => datapointer[18].CLK
clk => datapointer[19].CLK
clk => datapointer[20].CLK
clk => datapointer[21].CLK
clk => datapointer[22].CLK
clk => datapointer[23].CLK
clk => datapointer[24].CLK
clk => datapointer[25].CLK
clk => datapointer[26].CLK
clk => datapointer[27].CLK
clk => datapointer[28].CLK
clk => datapointer[29].CLK
clk => datapointer[30].CLK
clk => datapointer[31].CLK
clk => sampleword[0].CLK
clk => sampleword[1].CLK
clk => sampleword[2].CLK
clk => sampleword[3].CLK
clk => sampleword[4].CLK
clk => sampleword[5].CLK
clk => sampleword[6].CLK
clk => sampleword[7].CLK
clk => sampleword[8].CLK
clk => sampleword[9].CLK
clk => sampleword[10].CLK
clk => sampleword[11].CLK
clk => sampleword[12].CLK
clk => sampleword[13].CLK
clk => sampleword[14].CLK
clk => sampleword[15].CLK
clk => hibyte.CLK
clk => datalen[0].CLK
clk => datalen[1].CLK
clk => datalen[2].CLK
clk => datalen[3].CLK
clk => datalen[4].CLK
clk => datalen[5].CLK
clk => datalen[6].CLK
clk => datalen[7].CLK
clk => datalen[8].CLK
clk => datalen[9].CLK
clk => datalen[10].CLK
clk => datalen[11].CLK
clk => datalen[12].CLK
clk => datalen[13].CLK
clk => datalen[14].CLK
clk => datalen[15].CLK
clk => reg_data_out[0]~reg0.CLK
clk => reg_data_out[1]~reg0.CLK
clk => reg_data_out[2]~reg0.CLK
clk => reg_data_out[3]~reg0.CLK
clk => reg_data_out[4]~reg0.CLK
clk => reg_data_out[5]~reg0.CLK
clk => reg_data_out[6]~reg0.CLK
clk => reg_data_out[7]~reg0.CLK
clk => reg_data_out[8]~reg0.CLK
clk => reg_data_out[9]~reg0.CLK
clk => reg_data_out[10]~reg0.CLK
clk => reg_data_out[11]~reg0.CLK
clk => reg_data_out[12]~reg0.CLK
clk => reg_data_out[13]~reg0.CLK
clk => reg_data_out[14]~reg0.CLK
clk => reg_data_out[15]~reg0.CLK
clk => channel_fromhost.req~reg0.CLK
clk => channel_fromhost.setreqlen~reg0.CLK
clk => channel_fromhost.reqlen[0]~reg0.CLK
clk => channel_fromhost.reqlen[1]~reg0.CLK
clk => channel_fromhost.reqlen[2]~reg0.CLK
clk => channel_fromhost.reqlen[3]~reg0.CLK
clk => channel_fromhost.reqlen[4]~reg0.CLK
clk => channel_fromhost.reqlen[5]~reg0.CLK
clk => channel_fromhost.reqlen[6]~reg0.CLK
clk => channel_fromhost.reqlen[7]~reg0.CLK
clk => channel_fromhost.reqlen[8]~reg0.CLK
clk => channel_fromhost.reqlen[9]~reg0.CLK
clk => channel_fromhost.reqlen[10]~reg0.CLK
clk => channel_fromhost.reqlen[11]~reg0.CLK
clk => channel_fromhost.reqlen[12]~reg0.CLK
clk => channel_fromhost.reqlen[13]~reg0.CLK
clk => channel_fromhost.reqlen[14]~reg0.CLK
clk => channel_fromhost.reqlen[15]~reg0.CLK
clk => channel_fromhost.setaddr~reg0.CLK
clk => channel_fromhost.addr[0]~reg0.CLK
clk => channel_fromhost.addr[1]~reg0.CLK
clk => channel_fromhost.addr[2]~reg0.CLK
clk => channel_fromhost.addr[3]~reg0.CLK
clk => channel_fromhost.addr[4]~reg0.CLK
clk => channel_fromhost.addr[5]~reg0.CLK
clk => channel_fromhost.addr[6]~reg0.CLK
clk => channel_fromhost.addr[7]~reg0.CLK
clk => channel_fromhost.addr[8]~reg0.CLK
clk => channel_fromhost.addr[9]~reg0.CLK
clk => channel_fromhost.addr[10]~reg0.CLK
clk => channel_fromhost.addr[11]~reg0.CLK
clk => channel_fromhost.addr[12]~reg0.CLK
clk => channel_fromhost.addr[13]~reg0.CLK
clk => channel_fromhost.addr[14]~reg0.CLK
clk => channel_fromhost.addr[15]~reg0.CLK
clk => channel_fromhost.addr[16]~reg0.CLK
clk => channel_fromhost.addr[17]~reg0.CLK
clk => channel_fromhost.addr[18]~reg0.CLK
clk => channel_fromhost.addr[19]~reg0.CLK
clk => channel_fromhost.addr[20]~reg0.CLK
clk => channel_fromhost.addr[21]~reg0.CLK
clk => channel_fromhost.addr[22]~reg0.CLK
clk => channel_fromhost.addr[23]~reg0.CLK
clk => channel_fromhost.addr[24]~reg0.CLK
clk => channel_fromhost.addr[25]~reg0.CLK
clk => channel_fromhost.addr[26]~reg0.CLK
clk => channel_fromhost.addr[27]~reg0.CLK
clk => channel_fromhost.addr[28]~reg0.CLK
clk => channel_fromhost.addr[29]~reg0.CLK
clk => channel_fromhost.addr[30]~reg0.CLK
clk => channel_fromhost.addr[31]~reg0.CLK
reset => channel_fromhost.addr[31]~reg0.ENA
reset => channel_fromhost.addr[30]~reg0.ENA
reset => channel_fromhost.addr[29]~reg0.ENA
reset => channel_fromhost.addr[28]~reg0.ENA
reset => channel_fromhost.addr[27]~reg0.ENA
reset => channel_fromhost.addr[26]~reg0.ENA
reset => channel_fromhost.addr[25]~reg0.ENA
reset => channel_fromhost.addr[24]~reg0.ENA
reset => channel_fromhost.addr[23]~reg0.ENA
reset => channel_fromhost.addr[22]~reg0.ENA
reset => channel_fromhost.addr[21]~reg0.ENA
reset => channel_fromhost.addr[20]~reg0.ENA
reset => channel_fromhost.addr[19]~reg0.ENA
reset => channel_fromhost.addr[18]~reg0.ENA
reset => channel_fromhost.addr[17]~reg0.ENA
reset => channel_fromhost.addr[16]~reg0.ENA
reset => channel_fromhost.addr[15]~reg0.ENA
reset => channel_fromhost.addr[14]~reg0.ENA
reset => channel_fromhost.addr[13]~reg0.ENA
reset => channel_fromhost.addr[12]~reg0.ENA
reset => channel_fromhost.addr[11]~reg0.ENA
reset => channel_fromhost.addr[10]~reg0.ENA
reset => channel_fromhost.addr[9]~reg0.ENA
reset => channel_fromhost.addr[8]~reg0.ENA
reset => channel_fromhost.addr[7]~reg0.ENA
reset => channel_fromhost.addr[6]~reg0.ENA
reset => channel_fromhost.addr[5]~reg0.ENA
reset => channel_fromhost.addr[4]~reg0.ENA
reset => channel_fromhost.addr[3]~reg0.ENA
reset => channel_fromhost.addr[2]~reg0.ENA
reset => channel_fromhost.addr[1]~reg0.ENA
reset => channel_fromhost.addr[0]~reg0.ENA
reset => channel_fromhost.setaddr~reg0.ENA
reset => channel_fromhost.reqlen[15]~reg0.ENA
reset => channel_fromhost.reqlen[14]~reg0.ENA
reset => channel_fromhost.reqlen[13]~reg0.ENA
reset => channel_fromhost.reqlen[12]~reg0.ENA
reset => channel_fromhost.reqlen[11]~reg0.ENA
reset => channel_fromhost.reqlen[10]~reg0.ENA
reset => channel_fromhost.reqlen[9]~reg0.ENA
reset => channel_fromhost.reqlen[8]~reg0.ENA
reset => channel_fromhost.reqlen[7]~reg0.ENA
reset => channel_fromhost.reqlen[6]~reg0.ENA
reset => channel_fromhost.reqlen[5]~reg0.ENA
reset => channel_fromhost.reqlen[4]~reg0.ENA
reset => channel_fromhost.reqlen[3]~reg0.ENA
reset => channel_fromhost.reqlen[2]~reg0.ENA
reset => channel_fromhost.reqlen[1]~reg0.ENA
reset => channel_fromhost.reqlen[0]~reg0.ENA
reset => channel_fromhost.setreqlen~reg0.ENA
reset => channel_fromhost.req~reg0.ENA
reset => reg_data_out[15]~reg0.ENA
reset => reg_data_out[14]~reg0.ENA
reset => reg_data_out[13]~reg0.ENA
reset => reg_data_out[12]~reg0.ENA
reset => reg_data_out[11]~reg0.ENA
reset => reg_data_out[10]~reg0.ENA
reset => reg_data_out[9]~reg0.ENA
reset => reg_data_out[8]~reg0.ENA
reset => reg_data_out[7]~reg0.ENA
reset => reg_data_out[6]~reg0.ENA
reset => reg_data_out[5]~reg0.ENA
reset => reg_data_out[4]~reg0.ENA
reset => reg_data_out[3]~reg0.ENA
reset => reg_data_out[2]~reg0.ENA
reset => reg_data_out[1]~reg0.ENA
reset => reg_data_out[0]~reg0.ENA
reset => datalen[15].ENA
reset => datalen[14].ENA
reset => datalen[13].ENA
reset => datalen[12].ENA
reset => datalen[11].ENA
reset => datalen[10].ENA
reset => datalen[9].ENA
reset => datalen[8].ENA
reset => datalen[7].ENA
reset => datalen[6].ENA
reset => datalen[5].ENA
reset => datalen[4].ENA
reset => datalen[3].ENA
reset => datalen[2].ENA
reset => datalen[1].ENA
reset => datalen[0].ENA
reset => hibyte.ENA
reset => sampleword[15].ENA
reset => sampleword[14].ENA
reset => sampleword[13].ENA
reset => sampleword[12].ENA
reset => sampleword[11].ENA
reset => sampleword[10].ENA
reset => sampleword[9].ENA
reset => sampleword[8].ENA
reset => sampleword[7].ENA
reset => sampleword[6].ENA
reset => sampleword[5].ENA
reset => sampleword[4].ENA
reset => sampleword[3].ENA
reset => sampleword[2].ENA
reset => sampleword[1].ENA
reset => sampleword[0].ENA
reset => datapointer[31].ENA
reset => datapointer[30].ENA
reset => datapointer[29].ENA
reset => datapointer[28].ENA
reset => datapointer[27].ENA
reset => datapointer[26].ENA
reset => datapointer[25].ENA
reset => datapointer[24].ENA
reset => datapointer[23].ENA
reset => datapointer[22].ENA
reset => datapointer[21].ENA
reset => datapointer[20].ENA
reset => datapointer[19].ENA
reset => datapointer[18].ENA
reset => datapointer[17].ENA
reset => datapointer[16].ENA
reset => datapointer[15].ENA
reset => datapointer[14].ENA
reset => datapointer[13].ENA
reset => datapointer[12].ENA
reset => datapointer[11].ENA
reset => datapointer[10].ENA
reset => datapointer[9].ENA
reset => datapointer[8].ENA
reset => datapointer[7].ENA
reset => datapointer[6].ENA
reset => datapointer[5].ENA
reset => datapointer[4].ENA
reset => datapointer[3].ENA
reset => datapointer[2].ENA
reset => datapointer[1].ENA
reset => datapointer[0].ENA
reset => repeatlen[15].ENA
reset => repeatlen[14].ENA
reset => repeatlen[13].ENA
reset => repeatlen[12].ENA
reset => repeatlen[11].ENA
reset => repeatlen[10].ENA
reset => repeatlen[9].ENA
reset => repeatlen[8].ENA
reset => repeatlen[7].ENA
reset => repeatlen[6].ENA
reset => repeatlen[5].ENA
reset => repeatlen[4].ENA
reset => repeatlen[3].ENA
reset => repeatlen[2].ENA
reset => repeatlen[1].ENA
reset => repeatlen[0].ENA
reset => period[15].ENA
reset => period[14].ENA
reset => period[13].ENA
reset => period[12].ENA
reset => period[11].ENA
reset => period[10].ENA
reset => period[9].ENA
reset => period[8].ENA
reset => period[7].ENA
reset => period[6].ENA
reset => period[5].ENA
reset => period[4].ENA
reset => period[3].ENA
reset => period[2].ENA
reset => period[1].ENA
reset => period[0].ENA
reset => volume[5].ENA
reset => volume[4].ENA
reset => volume[3].ENA
reset => volume[2].ENA
reset => volume[1].ENA
reset => volume[0].ENA
audiotick => sampletick.OUTPUTSELECT
audiotick => periodcounter[0].ENA
audiotick => periodcounter[1].ENA
audiotick => periodcounter[2].ENA
audiotick => periodcounter[3].ENA
audiotick => periodcounter[4].ENA
audiotick => periodcounter[5].ENA
audiotick => periodcounter[6].ENA
audiotick => periodcounter[7].ENA
audiotick => periodcounter[8].ENA
audiotick => periodcounter[9].ENA
audiotick => periodcounter[10].ENA
audiotick => periodcounter[11].ENA
audiotick => periodcounter[12].ENA
audiotick => periodcounter[13].ENA
audiotick => periodcounter[14].ENA
audiotick => periodcounter[15].ENA
reg_addr_in[0] => Mux0.IN7
reg_addr_in[0] => Mux1.IN7
reg_addr_in[0] => Mux2.IN7
reg_addr_in[0] => Mux3.IN7
reg_addr_in[0] => Mux4.IN7
reg_addr_in[0] => Mux5.IN7
reg_addr_in[0] => Mux6.IN7
reg_addr_in[0] => Mux7.IN7
reg_addr_in[0] => Mux8.IN7
reg_addr_in[0] => Mux9.IN7
reg_addr_in[0] => Mux10.IN7
reg_addr_in[0] => Mux11.IN7
reg_addr_in[0] => Mux12.IN7
reg_addr_in[0] => Mux13.IN7
reg_addr_in[0] => Mux14.IN7
reg_addr_in[0] => Mux15.IN7
reg_addr_in[0] => Mux16.IN7
reg_addr_in[0] => Mux17.IN7
reg_addr_in[0] => Mux18.IN7
reg_addr_in[0] => Mux19.IN7
reg_addr_in[0] => Mux20.IN7
reg_addr_in[0] => Mux21.IN7
reg_addr_in[0] => Mux22.IN7
reg_addr_in[0] => Mux23.IN7
reg_addr_in[0] => Mux24.IN7
reg_addr_in[0] => Mux25.IN7
reg_addr_in[0] => Mux26.IN7
reg_addr_in[0] => Mux27.IN7
reg_addr_in[0] => Mux28.IN7
reg_addr_in[0] => Mux29.IN7
reg_addr_in[0] => Mux30.IN7
reg_addr_in[0] => Mux31.IN7
reg_addr_in[0] => Mux32.IN7
reg_addr_in[0] => Mux33.IN7
reg_addr_in[0] => Mux34.IN7
reg_addr_in[0] => Mux35.IN7
reg_addr_in[0] => Mux36.IN7
reg_addr_in[0] => Mux37.IN7
reg_addr_in[0] => Mux38.IN7
reg_addr_in[0] => Mux39.IN7
reg_addr_in[0] => Mux40.IN7
reg_addr_in[0] => Mux41.IN7
reg_addr_in[0] => Mux42.IN7
reg_addr_in[0] => Mux43.IN7
reg_addr_in[0] => Mux44.IN7
reg_addr_in[0] => Mux45.IN7
reg_addr_in[0] => Mux46.IN7
reg_addr_in[0] => Mux47.IN7
reg_addr_in[0] => Mux48.IN262
reg_addr_in[0] => Mux49.IN262
reg_addr_in[0] => Mux50.IN262
reg_addr_in[0] => Mux51.IN262
reg_addr_in[0] => Mux52.IN262
reg_addr_in[0] => Mux53.IN262
reg_addr_in[0] => Mux54.IN262
reg_addr_in[0] => Mux55.IN262
reg_addr_in[0] => Mux56.IN262
reg_addr_in[0] => Mux57.IN262
reg_addr_in[0] => Mux58.IN262
reg_addr_in[0] => Mux59.IN262
reg_addr_in[0] => Mux60.IN262
reg_addr_in[0] => Mux61.IN262
reg_addr_in[0] => Mux62.IN262
reg_addr_in[0] => Mux63.IN262
reg_addr_in[0] => Mux64.IN262
reg_addr_in[0] => Mux65.IN262
reg_addr_in[0] => Mux66.IN262
reg_addr_in[0] => Mux67.IN262
reg_addr_in[0] => Mux68.IN262
reg_addr_in[0] => Mux69.IN262
reg_addr_in[0] => Mux70.IN262
reg_addr_in[0] => Mux71.IN262
reg_addr_in[0] => Mux72.IN262
reg_addr_in[0] => Mux73.IN262
reg_addr_in[0] => Mux74.IN262
reg_addr_in[0] => Mux75.IN262
reg_addr_in[0] => Mux76.IN262
reg_addr_in[0] => Mux77.IN262
reg_addr_in[0] => Mux78.IN262
reg_addr_in[0] => Mux79.IN262
reg_addr_in[0] => Mux80.IN263
reg_addr_in[0] => Mux81.IN262
reg_addr_in[0] => Mux82.IN262
reg_addr_in[0] => Mux83.IN262
reg_addr_in[0] => Mux84.IN262
reg_addr_in[0] => Mux85.IN262
reg_addr_in[0] => Mux86.IN262
reg_addr_in[0] => Mux87.IN262
reg_addr_in[0] => Mux88.IN262
reg_addr_in[0] => Mux89.IN262
reg_addr_in[0] => Mux90.IN262
reg_addr_in[0] => Mux91.IN262
reg_addr_in[0] => Mux92.IN262
reg_addr_in[0] => Mux93.IN262
reg_addr_in[0] => Mux94.IN262
reg_addr_in[0] => Mux95.IN262
reg_addr_in[0] => Mux96.IN262
reg_addr_in[0] => Mux97.IN262
reg_addr_in[0] => Mux98.IN262
reg_addr_in[0] => Mux99.IN262
reg_addr_in[0] => Mux100.IN262
reg_addr_in[0] => Mux101.IN262
reg_addr_in[0] => Mux102.IN262
reg_addr_in[0] => Mux103.IN262
reg_addr_in[0] => Mux104.IN262
reg_addr_in[0] => Mux105.IN262
reg_addr_in[0] => Mux106.IN262
reg_addr_in[0] => Mux107.IN262
reg_addr_in[0] => Mux108.IN262
reg_addr_in[0] => Mux109.IN262
reg_addr_in[0] => Mux110.IN262
reg_addr_in[0] => Mux111.IN262
reg_addr_in[0] => Mux112.IN262
reg_addr_in[0] => Mux113.IN7
reg_addr_in[0] => Mux114.IN7
reg_addr_in[0] => Mux115.IN7
reg_addr_in[0] => Mux116.IN7
reg_addr_in[0] => Mux117.IN7
reg_addr_in[0] => Mux118.IN7
reg_addr_in[0] => Mux119.IN7
reg_addr_in[0] => Mux120.IN7
reg_addr_in[0] => Mux121.IN7
reg_addr_in[0] => Mux122.IN7
reg_addr_in[0] => Mux123.IN7
reg_addr_in[0] => Mux124.IN7
reg_addr_in[0] => Mux125.IN7
reg_addr_in[0] => Mux126.IN7
reg_addr_in[0] => Mux127.IN7
reg_addr_in[0] => Mux128.IN7
reg_addr_in[0] => Mux129.IN7
reg_addr_in[0] => Mux130.IN7
reg_addr_in[0] => Mux131.IN7
reg_addr_in[0] => Mux132.IN7
reg_addr_in[0] => Mux133.IN7
reg_addr_in[0] => Mux134.IN7
reg_addr_in[1] => Mux0.IN6
reg_addr_in[1] => Mux1.IN6
reg_addr_in[1] => Mux2.IN6
reg_addr_in[1] => Mux3.IN6
reg_addr_in[1] => Mux4.IN6
reg_addr_in[1] => Mux5.IN6
reg_addr_in[1] => Mux6.IN6
reg_addr_in[1] => Mux7.IN6
reg_addr_in[1] => Mux8.IN6
reg_addr_in[1] => Mux9.IN6
reg_addr_in[1] => Mux10.IN6
reg_addr_in[1] => Mux11.IN6
reg_addr_in[1] => Mux12.IN6
reg_addr_in[1] => Mux13.IN6
reg_addr_in[1] => Mux14.IN6
reg_addr_in[1] => Mux15.IN6
reg_addr_in[1] => Mux16.IN6
reg_addr_in[1] => Mux17.IN6
reg_addr_in[1] => Mux18.IN6
reg_addr_in[1] => Mux19.IN6
reg_addr_in[1] => Mux20.IN6
reg_addr_in[1] => Mux21.IN6
reg_addr_in[1] => Mux22.IN6
reg_addr_in[1] => Mux23.IN6
reg_addr_in[1] => Mux24.IN6
reg_addr_in[1] => Mux25.IN6
reg_addr_in[1] => Mux26.IN6
reg_addr_in[1] => Mux27.IN6
reg_addr_in[1] => Mux28.IN6
reg_addr_in[1] => Mux29.IN6
reg_addr_in[1] => Mux30.IN6
reg_addr_in[1] => Mux31.IN6
reg_addr_in[1] => Mux32.IN6
reg_addr_in[1] => Mux33.IN6
reg_addr_in[1] => Mux34.IN6
reg_addr_in[1] => Mux35.IN6
reg_addr_in[1] => Mux36.IN6
reg_addr_in[1] => Mux37.IN6
reg_addr_in[1] => Mux38.IN6
reg_addr_in[1] => Mux39.IN6
reg_addr_in[1] => Mux40.IN6
reg_addr_in[1] => Mux41.IN6
reg_addr_in[1] => Mux42.IN6
reg_addr_in[1] => Mux43.IN6
reg_addr_in[1] => Mux44.IN6
reg_addr_in[1] => Mux45.IN6
reg_addr_in[1] => Mux46.IN6
reg_addr_in[1] => Mux47.IN6
reg_addr_in[1] => Mux48.IN261
reg_addr_in[1] => Mux49.IN261
reg_addr_in[1] => Mux50.IN261
reg_addr_in[1] => Mux51.IN261
reg_addr_in[1] => Mux52.IN261
reg_addr_in[1] => Mux53.IN261
reg_addr_in[1] => Mux54.IN261
reg_addr_in[1] => Mux55.IN261
reg_addr_in[1] => Mux56.IN261
reg_addr_in[1] => Mux57.IN261
reg_addr_in[1] => Mux58.IN261
reg_addr_in[1] => Mux59.IN261
reg_addr_in[1] => Mux60.IN261
reg_addr_in[1] => Mux61.IN261
reg_addr_in[1] => Mux62.IN261
reg_addr_in[1] => Mux63.IN261
reg_addr_in[1] => Mux64.IN261
reg_addr_in[1] => Mux65.IN261
reg_addr_in[1] => Mux66.IN261
reg_addr_in[1] => Mux67.IN261
reg_addr_in[1] => Mux68.IN261
reg_addr_in[1] => Mux69.IN261
reg_addr_in[1] => Mux70.IN261
reg_addr_in[1] => Mux71.IN261
reg_addr_in[1] => Mux72.IN261
reg_addr_in[1] => Mux73.IN261
reg_addr_in[1] => Mux74.IN261
reg_addr_in[1] => Mux75.IN261
reg_addr_in[1] => Mux76.IN261
reg_addr_in[1] => Mux77.IN261
reg_addr_in[1] => Mux78.IN261
reg_addr_in[1] => Mux79.IN261
reg_addr_in[1] => Mux80.IN262
reg_addr_in[1] => Mux81.IN261
reg_addr_in[1] => Mux82.IN261
reg_addr_in[1] => Mux83.IN261
reg_addr_in[1] => Mux84.IN261
reg_addr_in[1] => Mux85.IN261
reg_addr_in[1] => Mux86.IN261
reg_addr_in[1] => Mux87.IN261
reg_addr_in[1] => Mux88.IN261
reg_addr_in[1] => Mux89.IN261
reg_addr_in[1] => Mux90.IN261
reg_addr_in[1] => Mux91.IN261
reg_addr_in[1] => Mux92.IN261
reg_addr_in[1] => Mux93.IN261
reg_addr_in[1] => Mux94.IN261
reg_addr_in[1] => Mux95.IN261
reg_addr_in[1] => Mux96.IN261
reg_addr_in[1] => Mux97.IN261
reg_addr_in[1] => Mux98.IN261
reg_addr_in[1] => Mux99.IN261
reg_addr_in[1] => Mux100.IN261
reg_addr_in[1] => Mux101.IN261
reg_addr_in[1] => Mux102.IN261
reg_addr_in[1] => Mux103.IN261
reg_addr_in[1] => Mux104.IN261
reg_addr_in[1] => Mux105.IN261
reg_addr_in[1] => Mux106.IN261
reg_addr_in[1] => Mux107.IN261
reg_addr_in[1] => Mux108.IN261
reg_addr_in[1] => Mux109.IN261
reg_addr_in[1] => Mux110.IN261
reg_addr_in[1] => Mux111.IN261
reg_addr_in[1] => Mux112.IN261
reg_addr_in[1] => Mux113.IN6
reg_addr_in[1] => Mux114.IN6
reg_addr_in[1] => Mux115.IN6
reg_addr_in[1] => Mux116.IN6
reg_addr_in[1] => Mux117.IN6
reg_addr_in[1] => Mux118.IN6
reg_addr_in[1] => Mux119.IN6
reg_addr_in[1] => Mux120.IN6
reg_addr_in[1] => Mux121.IN6
reg_addr_in[1] => Mux122.IN6
reg_addr_in[1] => Mux123.IN6
reg_addr_in[1] => Mux124.IN6
reg_addr_in[1] => Mux125.IN6
reg_addr_in[1] => Mux126.IN6
reg_addr_in[1] => Mux127.IN6
reg_addr_in[1] => Mux128.IN6
reg_addr_in[1] => Mux129.IN6
reg_addr_in[1] => Mux130.IN6
reg_addr_in[1] => Mux131.IN6
reg_addr_in[1] => Mux132.IN6
reg_addr_in[1] => Mux133.IN6
reg_addr_in[1] => Mux134.IN6
reg_addr_in[2] => Mux0.IN5
reg_addr_in[2] => Mux1.IN5
reg_addr_in[2] => Mux2.IN5
reg_addr_in[2] => Mux3.IN5
reg_addr_in[2] => Mux4.IN5
reg_addr_in[2] => Mux5.IN5
reg_addr_in[2] => Mux6.IN5
reg_addr_in[2] => Mux7.IN5
reg_addr_in[2] => Mux8.IN5
reg_addr_in[2] => Mux9.IN5
reg_addr_in[2] => Mux10.IN5
reg_addr_in[2] => Mux11.IN5
reg_addr_in[2] => Mux12.IN5
reg_addr_in[2] => Mux13.IN5
reg_addr_in[2] => Mux14.IN5
reg_addr_in[2] => Mux15.IN5
reg_addr_in[2] => Mux16.IN5
reg_addr_in[2] => Mux17.IN5
reg_addr_in[2] => Mux18.IN5
reg_addr_in[2] => Mux19.IN5
reg_addr_in[2] => Mux20.IN5
reg_addr_in[2] => Mux21.IN5
reg_addr_in[2] => Mux22.IN5
reg_addr_in[2] => Mux23.IN5
reg_addr_in[2] => Mux24.IN5
reg_addr_in[2] => Mux25.IN5
reg_addr_in[2] => Mux26.IN5
reg_addr_in[2] => Mux27.IN5
reg_addr_in[2] => Mux28.IN5
reg_addr_in[2] => Mux29.IN5
reg_addr_in[2] => Mux30.IN5
reg_addr_in[2] => Mux31.IN5
reg_addr_in[2] => Mux32.IN5
reg_addr_in[2] => Mux33.IN5
reg_addr_in[2] => Mux34.IN5
reg_addr_in[2] => Mux35.IN5
reg_addr_in[2] => Mux36.IN5
reg_addr_in[2] => Mux37.IN5
reg_addr_in[2] => Mux38.IN5
reg_addr_in[2] => Mux39.IN5
reg_addr_in[2] => Mux40.IN5
reg_addr_in[2] => Mux41.IN5
reg_addr_in[2] => Mux42.IN5
reg_addr_in[2] => Mux43.IN5
reg_addr_in[2] => Mux44.IN5
reg_addr_in[2] => Mux45.IN5
reg_addr_in[2] => Mux46.IN5
reg_addr_in[2] => Mux47.IN5
reg_addr_in[2] => Mux48.IN260
reg_addr_in[2] => Mux49.IN260
reg_addr_in[2] => Mux50.IN260
reg_addr_in[2] => Mux51.IN260
reg_addr_in[2] => Mux52.IN260
reg_addr_in[2] => Mux53.IN260
reg_addr_in[2] => Mux54.IN260
reg_addr_in[2] => Mux55.IN260
reg_addr_in[2] => Mux56.IN260
reg_addr_in[2] => Mux57.IN260
reg_addr_in[2] => Mux58.IN260
reg_addr_in[2] => Mux59.IN260
reg_addr_in[2] => Mux60.IN260
reg_addr_in[2] => Mux61.IN260
reg_addr_in[2] => Mux62.IN260
reg_addr_in[2] => Mux63.IN260
reg_addr_in[2] => Mux64.IN260
reg_addr_in[2] => Mux65.IN260
reg_addr_in[2] => Mux66.IN260
reg_addr_in[2] => Mux67.IN260
reg_addr_in[2] => Mux68.IN260
reg_addr_in[2] => Mux69.IN260
reg_addr_in[2] => Mux70.IN260
reg_addr_in[2] => Mux71.IN260
reg_addr_in[2] => Mux72.IN260
reg_addr_in[2] => Mux73.IN260
reg_addr_in[2] => Mux74.IN260
reg_addr_in[2] => Mux75.IN260
reg_addr_in[2] => Mux76.IN260
reg_addr_in[2] => Mux77.IN260
reg_addr_in[2] => Mux78.IN260
reg_addr_in[2] => Mux79.IN260
reg_addr_in[2] => Mux80.IN261
reg_addr_in[2] => Mux81.IN260
reg_addr_in[2] => Mux82.IN260
reg_addr_in[2] => Mux83.IN260
reg_addr_in[2] => Mux84.IN260
reg_addr_in[2] => Mux85.IN260
reg_addr_in[2] => Mux86.IN260
reg_addr_in[2] => Mux87.IN260
reg_addr_in[2] => Mux88.IN260
reg_addr_in[2] => Mux89.IN260
reg_addr_in[2] => Mux90.IN260
reg_addr_in[2] => Mux91.IN260
reg_addr_in[2] => Mux92.IN260
reg_addr_in[2] => Mux93.IN260
reg_addr_in[2] => Mux94.IN260
reg_addr_in[2] => Mux95.IN260
reg_addr_in[2] => Mux96.IN260
reg_addr_in[2] => Mux97.IN260
reg_addr_in[2] => Mux98.IN260
reg_addr_in[2] => Mux99.IN260
reg_addr_in[2] => Mux100.IN260
reg_addr_in[2] => Mux101.IN260
reg_addr_in[2] => Mux102.IN260
reg_addr_in[2] => Mux103.IN260
reg_addr_in[2] => Mux104.IN260
reg_addr_in[2] => Mux105.IN260
reg_addr_in[2] => Mux106.IN260
reg_addr_in[2] => Mux107.IN260
reg_addr_in[2] => Mux108.IN260
reg_addr_in[2] => Mux109.IN260
reg_addr_in[2] => Mux110.IN260
reg_addr_in[2] => Mux111.IN260
reg_addr_in[2] => Mux112.IN260
reg_addr_in[2] => Mux113.IN5
reg_addr_in[2] => Mux114.IN5
reg_addr_in[2] => Mux115.IN5
reg_addr_in[2] => Mux116.IN5
reg_addr_in[2] => Mux117.IN5
reg_addr_in[2] => Mux118.IN5
reg_addr_in[2] => Mux119.IN5
reg_addr_in[2] => Mux120.IN5
reg_addr_in[2] => Mux121.IN5
reg_addr_in[2] => Mux122.IN5
reg_addr_in[2] => Mux123.IN5
reg_addr_in[2] => Mux124.IN5
reg_addr_in[2] => Mux125.IN5
reg_addr_in[2] => Mux126.IN5
reg_addr_in[2] => Mux127.IN5
reg_addr_in[2] => Mux128.IN5
reg_addr_in[2] => Mux129.IN5
reg_addr_in[2] => Mux130.IN5
reg_addr_in[2] => Mux131.IN5
reg_addr_in[2] => Mux132.IN5
reg_addr_in[2] => Mux133.IN5
reg_addr_in[2] => Mux134.IN5
reg_addr_in[3] => Mux0.IN4
reg_addr_in[3] => Mux1.IN4
reg_addr_in[3] => Mux2.IN4
reg_addr_in[3] => Mux3.IN4
reg_addr_in[3] => Mux4.IN4
reg_addr_in[3] => Mux5.IN4
reg_addr_in[3] => Mux6.IN4
reg_addr_in[3] => Mux7.IN4
reg_addr_in[3] => Mux8.IN4
reg_addr_in[3] => Mux9.IN4
reg_addr_in[3] => Mux10.IN4
reg_addr_in[3] => Mux11.IN4
reg_addr_in[3] => Mux12.IN4
reg_addr_in[3] => Mux13.IN4
reg_addr_in[3] => Mux14.IN4
reg_addr_in[3] => Mux15.IN4
reg_addr_in[3] => Mux16.IN4
reg_addr_in[3] => Mux17.IN4
reg_addr_in[3] => Mux18.IN4
reg_addr_in[3] => Mux19.IN4
reg_addr_in[3] => Mux20.IN4
reg_addr_in[3] => Mux21.IN4
reg_addr_in[3] => Mux22.IN4
reg_addr_in[3] => Mux23.IN4
reg_addr_in[3] => Mux24.IN4
reg_addr_in[3] => Mux25.IN4
reg_addr_in[3] => Mux26.IN4
reg_addr_in[3] => Mux27.IN4
reg_addr_in[3] => Mux28.IN4
reg_addr_in[3] => Mux29.IN4
reg_addr_in[3] => Mux30.IN4
reg_addr_in[3] => Mux31.IN4
reg_addr_in[3] => Mux32.IN4
reg_addr_in[3] => Mux33.IN4
reg_addr_in[3] => Mux34.IN4
reg_addr_in[3] => Mux35.IN4
reg_addr_in[3] => Mux36.IN4
reg_addr_in[3] => Mux37.IN4
reg_addr_in[3] => Mux38.IN4
reg_addr_in[3] => Mux39.IN4
reg_addr_in[3] => Mux40.IN4
reg_addr_in[3] => Mux41.IN4
reg_addr_in[3] => Mux42.IN4
reg_addr_in[3] => Mux43.IN4
reg_addr_in[3] => Mux44.IN4
reg_addr_in[3] => Mux45.IN4
reg_addr_in[3] => Mux46.IN4
reg_addr_in[3] => Mux47.IN4
reg_addr_in[3] => Mux48.IN259
reg_addr_in[3] => Mux49.IN259
reg_addr_in[3] => Mux50.IN259
reg_addr_in[3] => Mux51.IN259
reg_addr_in[3] => Mux52.IN259
reg_addr_in[3] => Mux53.IN259
reg_addr_in[3] => Mux54.IN259
reg_addr_in[3] => Mux55.IN259
reg_addr_in[3] => Mux56.IN259
reg_addr_in[3] => Mux57.IN259
reg_addr_in[3] => Mux58.IN259
reg_addr_in[3] => Mux59.IN259
reg_addr_in[3] => Mux60.IN259
reg_addr_in[3] => Mux61.IN259
reg_addr_in[3] => Mux62.IN259
reg_addr_in[3] => Mux63.IN259
reg_addr_in[3] => Mux64.IN259
reg_addr_in[3] => Mux65.IN259
reg_addr_in[3] => Mux66.IN259
reg_addr_in[3] => Mux67.IN259
reg_addr_in[3] => Mux68.IN259
reg_addr_in[3] => Mux69.IN259
reg_addr_in[3] => Mux70.IN259
reg_addr_in[3] => Mux71.IN259
reg_addr_in[3] => Mux72.IN259
reg_addr_in[3] => Mux73.IN259
reg_addr_in[3] => Mux74.IN259
reg_addr_in[3] => Mux75.IN259
reg_addr_in[3] => Mux76.IN259
reg_addr_in[3] => Mux77.IN259
reg_addr_in[3] => Mux78.IN259
reg_addr_in[3] => Mux79.IN259
reg_addr_in[3] => Mux80.IN260
reg_addr_in[3] => Mux81.IN259
reg_addr_in[3] => Mux82.IN259
reg_addr_in[3] => Mux83.IN259
reg_addr_in[3] => Mux84.IN259
reg_addr_in[3] => Mux85.IN259
reg_addr_in[3] => Mux86.IN259
reg_addr_in[3] => Mux87.IN259
reg_addr_in[3] => Mux88.IN259
reg_addr_in[3] => Mux89.IN259
reg_addr_in[3] => Mux90.IN259
reg_addr_in[3] => Mux91.IN259
reg_addr_in[3] => Mux92.IN259
reg_addr_in[3] => Mux93.IN259
reg_addr_in[3] => Mux94.IN259
reg_addr_in[3] => Mux95.IN259
reg_addr_in[3] => Mux96.IN259
reg_addr_in[3] => Mux97.IN259
reg_addr_in[3] => Mux98.IN259
reg_addr_in[3] => Mux99.IN259
reg_addr_in[3] => Mux100.IN259
reg_addr_in[3] => Mux101.IN259
reg_addr_in[3] => Mux102.IN259
reg_addr_in[3] => Mux103.IN259
reg_addr_in[3] => Mux104.IN259
reg_addr_in[3] => Mux105.IN259
reg_addr_in[3] => Mux106.IN259
reg_addr_in[3] => Mux107.IN259
reg_addr_in[3] => Mux108.IN259
reg_addr_in[3] => Mux109.IN259
reg_addr_in[3] => Mux110.IN259
reg_addr_in[3] => Mux111.IN259
reg_addr_in[3] => Mux112.IN259
reg_addr_in[3] => Mux113.IN4
reg_addr_in[3] => Mux114.IN4
reg_addr_in[3] => Mux115.IN4
reg_addr_in[3] => Mux116.IN4
reg_addr_in[3] => Mux117.IN4
reg_addr_in[3] => Mux118.IN4
reg_addr_in[3] => Mux119.IN4
reg_addr_in[3] => Mux120.IN4
reg_addr_in[3] => Mux121.IN4
reg_addr_in[3] => Mux122.IN4
reg_addr_in[3] => Mux123.IN4
reg_addr_in[3] => Mux124.IN4
reg_addr_in[3] => Mux125.IN4
reg_addr_in[3] => Mux126.IN4
reg_addr_in[3] => Mux127.IN4
reg_addr_in[3] => Mux128.IN4
reg_addr_in[3] => Mux129.IN4
reg_addr_in[3] => Mux130.IN4
reg_addr_in[3] => Mux131.IN4
reg_addr_in[3] => Mux132.IN4
reg_addr_in[3] => Mux133.IN4
reg_addr_in[3] => Mux134.IN4
reg_addr_in[4] => Mux0.IN3
reg_addr_in[4] => Mux1.IN3
reg_addr_in[4] => Mux2.IN3
reg_addr_in[4] => Mux3.IN3
reg_addr_in[4] => Mux4.IN3
reg_addr_in[4] => Mux5.IN3
reg_addr_in[4] => Mux6.IN3
reg_addr_in[4] => Mux7.IN3
reg_addr_in[4] => Mux8.IN3
reg_addr_in[4] => Mux9.IN3
reg_addr_in[4] => Mux10.IN3
reg_addr_in[4] => Mux11.IN3
reg_addr_in[4] => Mux12.IN3
reg_addr_in[4] => Mux13.IN3
reg_addr_in[4] => Mux14.IN3
reg_addr_in[4] => Mux15.IN3
reg_addr_in[4] => Mux16.IN3
reg_addr_in[4] => Mux17.IN3
reg_addr_in[4] => Mux18.IN3
reg_addr_in[4] => Mux19.IN3
reg_addr_in[4] => Mux20.IN3
reg_addr_in[4] => Mux21.IN3
reg_addr_in[4] => Mux22.IN3
reg_addr_in[4] => Mux23.IN3
reg_addr_in[4] => Mux24.IN3
reg_addr_in[4] => Mux25.IN3
reg_addr_in[4] => Mux26.IN3
reg_addr_in[4] => Mux27.IN3
reg_addr_in[4] => Mux28.IN3
reg_addr_in[4] => Mux29.IN3
reg_addr_in[4] => Mux30.IN3
reg_addr_in[4] => Mux31.IN3
reg_addr_in[4] => Mux32.IN3
reg_addr_in[4] => Mux33.IN3
reg_addr_in[4] => Mux34.IN3
reg_addr_in[4] => Mux35.IN3
reg_addr_in[4] => Mux36.IN3
reg_addr_in[4] => Mux37.IN3
reg_addr_in[4] => Mux38.IN3
reg_addr_in[4] => Mux39.IN3
reg_addr_in[4] => Mux40.IN3
reg_addr_in[4] => Mux41.IN3
reg_addr_in[4] => Mux42.IN3
reg_addr_in[4] => Mux43.IN3
reg_addr_in[4] => Mux44.IN3
reg_addr_in[4] => Mux45.IN3
reg_addr_in[4] => Mux46.IN3
reg_addr_in[4] => Mux47.IN3
reg_addr_in[4] => Mux48.IN258
reg_addr_in[4] => Mux49.IN258
reg_addr_in[4] => Mux50.IN258
reg_addr_in[4] => Mux51.IN258
reg_addr_in[4] => Mux52.IN258
reg_addr_in[4] => Mux53.IN258
reg_addr_in[4] => Mux54.IN258
reg_addr_in[4] => Mux55.IN258
reg_addr_in[4] => Mux56.IN258
reg_addr_in[4] => Mux57.IN258
reg_addr_in[4] => Mux58.IN258
reg_addr_in[4] => Mux59.IN258
reg_addr_in[4] => Mux60.IN258
reg_addr_in[4] => Mux61.IN258
reg_addr_in[4] => Mux62.IN258
reg_addr_in[4] => Mux63.IN258
reg_addr_in[4] => Mux64.IN258
reg_addr_in[4] => Mux65.IN258
reg_addr_in[4] => Mux66.IN258
reg_addr_in[4] => Mux67.IN258
reg_addr_in[4] => Mux68.IN258
reg_addr_in[4] => Mux69.IN258
reg_addr_in[4] => Mux70.IN258
reg_addr_in[4] => Mux71.IN258
reg_addr_in[4] => Mux72.IN258
reg_addr_in[4] => Mux73.IN258
reg_addr_in[4] => Mux74.IN258
reg_addr_in[4] => Mux75.IN258
reg_addr_in[4] => Mux76.IN258
reg_addr_in[4] => Mux77.IN258
reg_addr_in[4] => Mux78.IN258
reg_addr_in[4] => Mux79.IN258
reg_addr_in[4] => Mux80.IN259
reg_addr_in[4] => Mux81.IN258
reg_addr_in[4] => Mux82.IN258
reg_addr_in[4] => Mux83.IN258
reg_addr_in[4] => Mux84.IN258
reg_addr_in[4] => Mux85.IN258
reg_addr_in[4] => Mux86.IN258
reg_addr_in[4] => Mux87.IN258
reg_addr_in[4] => Mux88.IN258
reg_addr_in[4] => Mux89.IN258
reg_addr_in[4] => Mux90.IN258
reg_addr_in[4] => Mux91.IN258
reg_addr_in[4] => Mux92.IN258
reg_addr_in[4] => Mux93.IN258
reg_addr_in[4] => Mux94.IN258
reg_addr_in[4] => Mux95.IN258
reg_addr_in[4] => Mux96.IN258
reg_addr_in[4] => Mux97.IN258
reg_addr_in[4] => Mux98.IN258
reg_addr_in[4] => Mux99.IN258
reg_addr_in[4] => Mux100.IN258
reg_addr_in[4] => Mux101.IN258
reg_addr_in[4] => Mux102.IN258
reg_addr_in[4] => Mux103.IN258
reg_addr_in[4] => Mux104.IN258
reg_addr_in[4] => Mux105.IN258
reg_addr_in[4] => Mux106.IN258
reg_addr_in[4] => Mux107.IN258
reg_addr_in[4] => Mux108.IN258
reg_addr_in[4] => Mux109.IN258
reg_addr_in[4] => Mux110.IN258
reg_addr_in[4] => Mux111.IN258
reg_addr_in[4] => Mux112.IN258
reg_addr_in[4] => Mux113.IN3
reg_addr_in[4] => Mux114.IN3
reg_addr_in[4] => Mux115.IN3
reg_addr_in[4] => Mux116.IN3
reg_addr_in[4] => Mux117.IN3
reg_addr_in[4] => Mux118.IN3
reg_addr_in[4] => Mux119.IN3
reg_addr_in[4] => Mux120.IN3
reg_addr_in[4] => Mux121.IN3
reg_addr_in[4] => Mux122.IN3
reg_addr_in[4] => Mux123.IN3
reg_addr_in[4] => Mux124.IN3
reg_addr_in[4] => Mux125.IN3
reg_addr_in[4] => Mux126.IN3
reg_addr_in[4] => Mux127.IN3
reg_addr_in[4] => Mux128.IN3
reg_addr_in[4] => Mux129.IN3
reg_addr_in[4] => Mux130.IN3
reg_addr_in[4] => Mux131.IN3
reg_addr_in[4] => Mux132.IN3
reg_addr_in[4] => Mux133.IN3
reg_addr_in[4] => Mux134.IN3
reg_addr_in[5] => Mux0.IN2
reg_addr_in[5] => Mux1.IN2
reg_addr_in[5] => Mux2.IN2
reg_addr_in[5] => Mux3.IN2
reg_addr_in[5] => Mux4.IN2
reg_addr_in[5] => Mux5.IN2
reg_addr_in[5] => Mux6.IN2
reg_addr_in[5] => Mux7.IN2
reg_addr_in[5] => Mux8.IN2
reg_addr_in[5] => Mux9.IN2
reg_addr_in[5] => Mux10.IN2
reg_addr_in[5] => Mux11.IN2
reg_addr_in[5] => Mux12.IN2
reg_addr_in[5] => Mux13.IN2
reg_addr_in[5] => Mux14.IN2
reg_addr_in[5] => Mux15.IN2
reg_addr_in[5] => Mux16.IN2
reg_addr_in[5] => Mux17.IN2
reg_addr_in[5] => Mux18.IN2
reg_addr_in[5] => Mux19.IN2
reg_addr_in[5] => Mux20.IN2
reg_addr_in[5] => Mux21.IN2
reg_addr_in[5] => Mux22.IN2
reg_addr_in[5] => Mux23.IN2
reg_addr_in[5] => Mux24.IN2
reg_addr_in[5] => Mux25.IN2
reg_addr_in[5] => Mux26.IN2
reg_addr_in[5] => Mux27.IN2
reg_addr_in[5] => Mux28.IN2
reg_addr_in[5] => Mux29.IN2
reg_addr_in[5] => Mux30.IN2
reg_addr_in[5] => Mux31.IN2
reg_addr_in[5] => Mux32.IN2
reg_addr_in[5] => Mux33.IN2
reg_addr_in[5] => Mux34.IN2
reg_addr_in[5] => Mux35.IN2
reg_addr_in[5] => Mux36.IN2
reg_addr_in[5] => Mux37.IN2
reg_addr_in[5] => Mux38.IN2
reg_addr_in[5] => Mux39.IN2
reg_addr_in[5] => Mux40.IN2
reg_addr_in[5] => Mux41.IN2
reg_addr_in[5] => Mux42.IN2
reg_addr_in[5] => Mux43.IN2
reg_addr_in[5] => Mux44.IN2
reg_addr_in[5] => Mux45.IN2
reg_addr_in[5] => Mux46.IN2
reg_addr_in[5] => Mux47.IN2
reg_addr_in[5] => Mux48.IN257
reg_addr_in[5] => Mux49.IN257
reg_addr_in[5] => Mux50.IN257
reg_addr_in[5] => Mux51.IN257
reg_addr_in[5] => Mux52.IN257
reg_addr_in[5] => Mux53.IN257
reg_addr_in[5] => Mux54.IN257
reg_addr_in[5] => Mux55.IN257
reg_addr_in[5] => Mux56.IN257
reg_addr_in[5] => Mux57.IN257
reg_addr_in[5] => Mux58.IN257
reg_addr_in[5] => Mux59.IN257
reg_addr_in[5] => Mux60.IN257
reg_addr_in[5] => Mux61.IN257
reg_addr_in[5] => Mux62.IN257
reg_addr_in[5] => Mux63.IN257
reg_addr_in[5] => Mux64.IN257
reg_addr_in[5] => Mux65.IN257
reg_addr_in[5] => Mux66.IN257
reg_addr_in[5] => Mux67.IN257
reg_addr_in[5] => Mux68.IN257
reg_addr_in[5] => Mux69.IN257
reg_addr_in[5] => Mux70.IN257
reg_addr_in[5] => Mux71.IN257
reg_addr_in[5] => Mux72.IN257
reg_addr_in[5] => Mux73.IN257
reg_addr_in[5] => Mux74.IN257
reg_addr_in[5] => Mux75.IN257
reg_addr_in[5] => Mux76.IN257
reg_addr_in[5] => Mux77.IN257
reg_addr_in[5] => Mux78.IN257
reg_addr_in[5] => Mux79.IN257
reg_addr_in[5] => Mux80.IN258
reg_addr_in[5] => Mux81.IN257
reg_addr_in[5] => Mux82.IN257
reg_addr_in[5] => Mux83.IN257
reg_addr_in[5] => Mux84.IN257
reg_addr_in[5] => Mux85.IN257
reg_addr_in[5] => Mux86.IN257
reg_addr_in[5] => Mux87.IN257
reg_addr_in[5] => Mux88.IN257
reg_addr_in[5] => Mux89.IN257
reg_addr_in[5] => Mux90.IN257
reg_addr_in[5] => Mux91.IN257
reg_addr_in[5] => Mux92.IN257
reg_addr_in[5] => Mux93.IN257
reg_addr_in[5] => Mux94.IN257
reg_addr_in[5] => Mux95.IN257
reg_addr_in[5] => Mux96.IN257
reg_addr_in[5] => Mux97.IN257
reg_addr_in[5] => Mux98.IN257
reg_addr_in[5] => Mux99.IN257
reg_addr_in[5] => Mux100.IN257
reg_addr_in[5] => Mux101.IN257
reg_addr_in[5] => Mux102.IN257
reg_addr_in[5] => Mux103.IN257
reg_addr_in[5] => Mux104.IN257
reg_addr_in[5] => Mux105.IN257
reg_addr_in[5] => Mux106.IN257
reg_addr_in[5] => Mux107.IN257
reg_addr_in[5] => Mux108.IN257
reg_addr_in[5] => Mux109.IN257
reg_addr_in[5] => Mux110.IN257
reg_addr_in[5] => Mux111.IN257
reg_addr_in[5] => Mux112.IN257
reg_addr_in[5] => Mux113.IN2
reg_addr_in[5] => Mux114.IN2
reg_addr_in[5] => Mux115.IN2
reg_addr_in[5] => Mux116.IN2
reg_addr_in[5] => Mux117.IN2
reg_addr_in[5] => Mux118.IN2
reg_addr_in[5] => Mux119.IN2
reg_addr_in[5] => Mux120.IN2
reg_addr_in[5] => Mux121.IN2
reg_addr_in[5] => Mux122.IN2
reg_addr_in[5] => Mux123.IN2
reg_addr_in[5] => Mux124.IN2
reg_addr_in[5] => Mux125.IN2
reg_addr_in[5] => Mux126.IN2
reg_addr_in[5] => Mux127.IN2
reg_addr_in[5] => Mux128.IN2
reg_addr_in[5] => Mux129.IN2
reg_addr_in[5] => Mux130.IN2
reg_addr_in[5] => Mux131.IN2
reg_addr_in[5] => Mux132.IN2
reg_addr_in[5] => Mux133.IN2
reg_addr_in[5] => Mux134.IN2
reg_addr_in[6] => Mux0.IN1
reg_addr_in[6] => Mux1.IN1
reg_addr_in[6] => Mux2.IN1
reg_addr_in[6] => Mux3.IN1
reg_addr_in[6] => Mux4.IN1
reg_addr_in[6] => Mux5.IN1
reg_addr_in[6] => Mux6.IN1
reg_addr_in[6] => Mux7.IN1
reg_addr_in[6] => Mux8.IN1
reg_addr_in[6] => Mux9.IN1
reg_addr_in[6] => Mux10.IN1
reg_addr_in[6] => Mux11.IN1
reg_addr_in[6] => Mux12.IN1
reg_addr_in[6] => Mux13.IN1
reg_addr_in[6] => Mux14.IN1
reg_addr_in[6] => Mux15.IN1
reg_addr_in[6] => Mux16.IN1
reg_addr_in[6] => Mux17.IN1
reg_addr_in[6] => Mux18.IN1
reg_addr_in[6] => Mux19.IN1
reg_addr_in[6] => Mux20.IN1
reg_addr_in[6] => Mux21.IN1
reg_addr_in[6] => Mux22.IN1
reg_addr_in[6] => Mux23.IN1
reg_addr_in[6] => Mux24.IN1
reg_addr_in[6] => Mux25.IN1
reg_addr_in[6] => Mux26.IN1
reg_addr_in[6] => Mux27.IN1
reg_addr_in[6] => Mux28.IN1
reg_addr_in[6] => Mux29.IN1
reg_addr_in[6] => Mux30.IN1
reg_addr_in[6] => Mux31.IN1
reg_addr_in[6] => Mux32.IN1
reg_addr_in[6] => Mux33.IN1
reg_addr_in[6] => Mux34.IN1
reg_addr_in[6] => Mux35.IN1
reg_addr_in[6] => Mux36.IN1
reg_addr_in[6] => Mux37.IN1
reg_addr_in[6] => Mux38.IN1
reg_addr_in[6] => Mux39.IN1
reg_addr_in[6] => Mux40.IN1
reg_addr_in[6] => Mux41.IN1
reg_addr_in[6] => Mux42.IN1
reg_addr_in[6] => Mux43.IN1
reg_addr_in[6] => Mux44.IN1
reg_addr_in[6] => Mux45.IN1
reg_addr_in[6] => Mux46.IN1
reg_addr_in[6] => Mux47.IN1
reg_addr_in[6] => Mux48.IN256
reg_addr_in[6] => Mux49.IN256
reg_addr_in[6] => Mux50.IN256
reg_addr_in[6] => Mux51.IN256
reg_addr_in[6] => Mux52.IN256
reg_addr_in[6] => Mux53.IN256
reg_addr_in[6] => Mux54.IN256
reg_addr_in[6] => Mux55.IN256
reg_addr_in[6] => Mux56.IN256
reg_addr_in[6] => Mux57.IN256
reg_addr_in[6] => Mux58.IN256
reg_addr_in[6] => Mux59.IN256
reg_addr_in[6] => Mux60.IN256
reg_addr_in[6] => Mux61.IN256
reg_addr_in[6] => Mux62.IN256
reg_addr_in[6] => Mux63.IN256
reg_addr_in[6] => Mux64.IN256
reg_addr_in[6] => Mux65.IN256
reg_addr_in[6] => Mux66.IN256
reg_addr_in[6] => Mux67.IN256
reg_addr_in[6] => Mux68.IN256
reg_addr_in[6] => Mux69.IN256
reg_addr_in[6] => Mux70.IN256
reg_addr_in[6] => Mux71.IN256
reg_addr_in[6] => Mux72.IN256
reg_addr_in[6] => Mux73.IN256
reg_addr_in[6] => Mux74.IN256
reg_addr_in[6] => Mux75.IN256
reg_addr_in[6] => Mux76.IN256
reg_addr_in[6] => Mux77.IN256
reg_addr_in[6] => Mux78.IN256
reg_addr_in[6] => Mux79.IN256
reg_addr_in[6] => Mux80.IN257
reg_addr_in[6] => Mux81.IN256
reg_addr_in[6] => Mux82.IN256
reg_addr_in[6] => Mux83.IN256
reg_addr_in[6] => Mux84.IN256
reg_addr_in[6] => Mux85.IN256
reg_addr_in[6] => Mux86.IN256
reg_addr_in[6] => Mux87.IN256
reg_addr_in[6] => Mux88.IN256
reg_addr_in[6] => Mux89.IN256
reg_addr_in[6] => Mux90.IN256
reg_addr_in[6] => Mux91.IN256
reg_addr_in[6] => Mux92.IN256
reg_addr_in[6] => Mux93.IN256
reg_addr_in[6] => Mux94.IN256
reg_addr_in[6] => Mux95.IN256
reg_addr_in[6] => Mux96.IN256
reg_addr_in[6] => Mux97.IN256
reg_addr_in[6] => Mux98.IN256
reg_addr_in[6] => Mux99.IN256
reg_addr_in[6] => Mux100.IN256
reg_addr_in[6] => Mux101.IN256
reg_addr_in[6] => Mux102.IN256
reg_addr_in[6] => Mux103.IN256
reg_addr_in[6] => Mux104.IN256
reg_addr_in[6] => Mux105.IN256
reg_addr_in[6] => Mux106.IN256
reg_addr_in[6] => Mux107.IN256
reg_addr_in[6] => Mux108.IN256
reg_addr_in[6] => Mux109.IN256
reg_addr_in[6] => Mux110.IN256
reg_addr_in[6] => Mux111.IN256
reg_addr_in[6] => Mux112.IN256
reg_addr_in[6] => Mux113.IN1
reg_addr_in[6] => Mux114.IN1
reg_addr_in[6] => Mux115.IN1
reg_addr_in[6] => Mux116.IN1
reg_addr_in[6] => Mux117.IN1
reg_addr_in[6] => Mux118.IN1
reg_addr_in[6] => Mux119.IN1
reg_addr_in[6] => Mux120.IN1
reg_addr_in[6] => Mux121.IN1
reg_addr_in[6] => Mux122.IN1
reg_addr_in[6] => Mux123.IN1
reg_addr_in[6] => Mux124.IN1
reg_addr_in[6] => Mux125.IN1
reg_addr_in[6] => Mux126.IN1
reg_addr_in[6] => Mux127.IN1
reg_addr_in[6] => Mux128.IN1
reg_addr_in[6] => Mux129.IN1
reg_addr_in[6] => Mux130.IN1
reg_addr_in[6] => Mux131.IN1
reg_addr_in[6] => Mux132.IN1
reg_addr_in[6] => Mux133.IN1
reg_addr_in[6] => Mux134.IN1
reg_addr_in[7] => Mux0.IN0
reg_addr_in[7] => Mux1.IN0
reg_addr_in[7] => Mux2.IN0
reg_addr_in[7] => Mux3.IN0
reg_addr_in[7] => Mux4.IN0
reg_addr_in[7] => Mux5.IN0
reg_addr_in[7] => Mux6.IN0
reg_addr_in[7] => Mux7.IN0
reg_addr_in[7] => Mux8.IN0
reg_addr_in[7] => Mux9.IN0
reg_addr_in[7] => Mux10.IN0
reg_addr_in[7] => Mux11.IN0
reg_addr_in[7] => Mux12.IN0
reg_addr_in[7] => Mux13.IN0
reg_addr_in[7] => Mux14.IN0
reg_addr_in[7] => Mux15.IN0
reg_addr_in[7] => Mux16.IN0
reg_addr_in[7] => Mux17.IN0
reg_addr_in[7] => Mux18.IN0
reg_addr_in[7] => Mux19.IN0
reg_addr_in[7] => Mux20.IN0
reg_addr_in[7] => Mux21.IN0
reg_addr_in[7] => Mux22.IN0
reg_addr_in[7] => Mux23.IN0
reg_addr_in[7] => Mux24.IN0
reg_addr_in[7] => Mux25.IN0
reg_addr_in[7] => Mux26.IN0
reg_addr_in[7] => Mux27.IN0
reg_addr_in[7] => Mux28.IN0
reg_addr_in[7] => Mux29.IN0
reg_addr_in[7] => Mux30.IN0
reg_addr_in[7] => Mux31.IN0
reg_addr_in[7] => Mux32.IN0
reg_addr_in[7] => Mux33.IN0
reg_addr_in[7] => Mux34.IN0
reg_addr_in[7] => Mux35.IN0
reg_addr_in[7] => Mux36.IN0
reg_addr_in[7] => Mux37.IN0
reg_addr_in[7] => Mux38.IN0
reg_addr_in[7] => Mux39.IN0
reg_addr_in[7] => Mux40.IN0
reg_addr_in[7] => Mux41.IN0
reg_addr_in[7] => Mux42.IN0
reg_addr_in[7] => Mux43.IN0
reg_addr_in[7] => Mux44.IN0
reg_addr_in[7] => Mux45.IN0
reg_addr_in[7] => Mux46.IN0
reg_addr_in[7] => Mux47.IN0
reg_addr_in[7] => Mux48.IN255
reg_addr_in[7] => Mux49.IN255
reg_addr_in[7] => Mux50.IN255
reg_addr_in[7] => Mux51.IN255
reg_addr_in[7] => Mux52.IN255
reg_addr_in[7] => Mux53.IN255
reg_addr_in[7] => Mux54.IN255
reg_addr_in[7] => Mux55.IN255
reg_addr_in[7] => Mux56.IN255
reg_addr_in[7] => Mux57.IN255
reg_addr_in[7] => Mux58.IN255
reg_addr_in[7] => Mux59.IN255
reg_addr_in[7] => Mux60.IN255
reg_addr_in[7] => Mux61.IN255
reg_addr_in[7] => Mux62.IN255
reg_addr_in[7] => Mux63.IN255
reg_addr_in[7] => Mux64.IN255
reg_addr_in[7] => Mux65.IN255
reg_addr_in[7] => Mux66.IN255
reg_addr_in[7] => Mux67.IN255
reg_addr_in[7] => Mux68.IN255
reg_addr_in[7] => Mux69.IN255
reg_addr_in[7] => Mux70.IN255
reg_addr_in[7] => Mux71.IN255
reg_addr_in[7] => Mux72.IN255
reg_addr_in[7] => Mux73.IN255
reg_addr_in[7] => Mux74.IN255
reg_addr_in[7] => Mux75.IN255
reg_addr_in[7] => Mux76.IN255
reg_addr_in[7] => Mux77.IN255
reg_addr_in[7] => Mux78.IN255
reg_addr_in[7] => Mux79.IN255
reg_addr_in[7] => Mux80.IN256
reg_addr_in[7] => Mux81.IN255
reg_addr_in[7] => Mux82.IN255
reg_addr_in[7] => Mux83.IN255
reg_addr_in[7] => Mux84.IN255
reg_addr_in[7] => Mux85.IN255
reg_addr_in[7] => Mux86.IN255
reg_addr_in[7] => Mux87.IN255
reg_addr_in[7] => Mux88.IN255
reg_addr_in[7] => Mux89.IN255
reg_addr_in[7] => Mux90.IN255
reg_addr_in[7] => Mux91.IN255
reg_addr_in[7] => Mux92.IN255
reg_addr_in[7] => Mux93.IN255
reg_addr_in[7] => Mux94.IN255
reg_addr_in[7] => Mux95.IN255
reg_addr_in[7] => Mux96.IN255
reg_addr_in[7] => Mux97.IN255
reg_addr_in[7] => Mux98.IN255
reg_addr_in[7] => Mux99.IN255
reg_addr_in[7] => Mux100.IN255
reg_addr_in[7] => Mux101.IN255
reg_addr_in[7] => Mux102.IN255
reg_addr_in[7] => Mux103.IN255
reg_addr_in[7] => Mux104.IN255
reg_addr_in[7] => Mux105.IN255
reg_addr_in[7] => Mux106.IN255
reg_addr_in[7] => Mux107.IN255
reg_addr_in[7] => Mux108.IN255
reg_addr_in[7] => Mux109.IN255
reg_addr_in[7] => Mux110.IN255
reg_addr_in[7] => Mux111.IN255
reg_addr_in[7] => Mux112.IN255
reg_addr_in[7] => Mux113.IN0
reg_addr_in[7] => Mux114.IN0
reg_addr_in[7] => Mux115.IN0
reg_addr_in[7] => Mux116.IN0
reg_addr_in[7] => Mux117.IN0
reg_addr_in[7] => Mux118.IN0
reg_addr_in[7] => Mux119.IN0
reg_addr_in[7] => Mux120.IN0
reg_addr_in[7] => Mux121.IN0
reg_addr_in[7] => Mux122.IN0
reg_addr_in[7] => Mux123.IN0
reg_addr_in[7] => Mux124.IN0
reg_addr_in[7] => Mux125.IN0
reg_addr_in[7] => Mux126.IN0
reg_addr_in[7] => Mux127.IN0
reg_addr_in[7] => Mux128.IN0
reg_addr_in[7] => Mux129.IN0
reg_addr_in[7] => Mux130.IN0
reg_addr_in[7] => Mux131.IN0
reg_addr_in[7] => Mux132.IN0
reg_addr_in[7] => Mux133.IN0
reg_addr_in[7] => Mux134.IN0
reg_data_in[0] => Mux15.IN8
reg_data_in[0] => Mux31.IN8
reg_data_in[0] => Mux47.IN8
reg_data_in[0] => Mux128.IN8
reg_data_in[0] => Mux134.IN8
reg_data_in[1] => Mux14.IN8
reg_data_in[1] => Mux30.IN8
reg_data_in[1] => Mux46.IN8
reg_data_in[1] => Mux127.IN8
reg_data_in[1] => Mux133.IN8
reg_data_in[2] => Mux13.IN8
reg_data_in[2] => Mux29.IN8
reg_data_in[2] => Mux45.IN8
reg_data_in[2] => Mux126.IN8
reg_data_in[2] => Mux132.IN8
reg_data_in[3] => Mux12.IN8
reg_data_in[3] => Mux28.IN8
reg_data_in[3] => Mux44.IN8
reg_data_in[3] => Mux125.IN8
reg_data_in[3] => Mux131.IN8
reg_data_in[4] => Mux11.IN8
reg_data_in[4] => Mux27.IN8
reg_data_in[4] => Mux43.IN8
reg_data_in[4] => Mux124.IN8
reg_data_in[4] => Mux130.IN8
reg_data_in[5] => Mux10.IN8
reg_data_in[5] => Mux26.IN8
reg_data_in[5] => Mux42.IN8
reg_data_in[5] => Mux123.IN8
reg_data_in[5] => Mux129.IN8
reg_data_in[6] => Mux9.IN8
reg_data_in[6] => Mux25.IN8
reg_data_in[6] => Mux41.IN8
reg_data_in[6] => Mux122.IN8
reg_data_in[7] => Mux8.IN8
reg_data_in[7] => Mux24.IN8
reg_data_in[7] => Mux40.IN8
reg_data_in[7] => Mux121.IN8
reg_data_in[8] => Mux7.IN8
reg_data_in[8] => Mux23.IN8
reg_data_in[8] => Mux39.IN8
reg_data_in[8] => Mux120.IN8
reg_data_in[9] => Mux6.IN8
reg_data_in[9] => Mux22.IN8
reg_data_in[9] => Mux38.IN8
reg_data_in[9] => Mux119.IN8
reg_data_in[10] => Mux5.IN8
reg_data_in[10] => Mux21.IN8
reg_data_in[10] => Mux37.IN8
reg_data_in[10] => Mux118.IN8
reg_data_in[11] => Mux4.IN8
reg_data_in[11] => Mux20.IN8
reg_data_in[11] => Mux36.IN8
reg_data_in[11] => Mux117.IN8
reg_data_in[12] => Mux3.IN8
reg_data_in[12] => Mux19.IN8
reg_data_in[12] => Mux35.IN8
reg_data_in[12] => Mux116.IN8
reg_data_in[13] => Mux2.IN8
reg_data_in[13] => Mux18.IN8
reg_data_in[13] => Mux34.IN8
reg_data_in[13] => Mux115.IN8
reg_data_in[14] => Mux1.IN8
reg_data_in[14] => Mux17.IN8
reg_data_in[14] => Mux33.IN8
reg_data_in[14] => Mux114.IN8
reg_data_in[15] => Mux0.IN8
reg_data_in[15] => Mux16.IN8
reg_data_in[15] => Mux32.IN8
reg_data_in[15] => Mux113.IN8
reg_data_out[0] <= reg_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= reg_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= reg_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= reg_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= reg_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= reg_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= reg_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= reg_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= reg_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= reg_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= reg_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= reg_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= reg_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= reg_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= reg_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= reg_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rw => process_0.IN0
reg_req => process_0.IN1
dma_data[0] => sampleword.DATAB
dma_data[1] => sampleword.DATAB
dma_data[2] => sampleword.DATAB
dma_data[3] => sampleword.DATAB
dma_data[4] => sampleword.DATAB
dma_data[5] => sampleword.DATAB
dma_data[6] => sampleword.DATAB
dma_data[7] => sampleword.DATAB
dma_data[8] => sampleword.DATAB
dma_data[9] => sampleword.DATAB
dma_data[10] => sampleword.DATAB
dma_data[11] => sampleword.DATAB
dma_data[12] => sampleword.DATAB
dma_data[13] => sampleword.DATAB
dma_data[14] => sampleword.DATAB
dma_data[15] => sampleword.DATAB
channel_fromhost.req <= channel_fromhost.req~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.setreqlen <= channel_fromhost.setreqlen~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[0] <= channel_fromhost.reqlen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[1] <= channel_fromhost.reqlen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[2] <= channel_fromhost.reqlen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[3] <= channel_fromhost.reqlen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[4] <= channel_fromhost.reqlen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[5] <= channel_fromhost.reqlen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[6] <= channel_fromhost.reqlen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[7] <= channel_fromhost.reqlen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[8] <= channel_fromhost.reqlen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[9] <= channel_fromhost.reqlen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[10] <= channel_fromhost.reqlen[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[11] <= channel_fromhost.reqlen[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[12] <= channel_fromhost.reqlen[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[13] <= channel_fromhost.reqlen[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[14] <= channel_fromhost.reqlen[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.reqlen[15] <= channel_fromhost.reqlen[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.setaddr <= channel_fromhost.setaddr~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[0] <= channel_fromhost.addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[1] <= channel_fromhost.addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[2] <= channel_fromhost.addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[3] <= channel_fromhost.addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[4] <= channel_fromhost.addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[5] <= channel_fromhost.addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[6] <= channel_fromhost.addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[7] <= channel_fromhost.addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[8] <= channel_fromhost.addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[9] <= channel_fromhost.addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[10] <= channel_fromhost.addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[11] <= channel_fromhost.addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[12] <= channel_fromhost.addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[13] <= channel_fromhost.addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[14] <= channel_fromhost.addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[15] <= channel_fromhost.addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[16] <= channel_fromhost.addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[17] <= channel_fromhost.addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[18] <= channel_fromhost.addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[19] <= channel_fromhost.addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[20] <= channel_fromhost.addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[21] <= channel_fromhost.addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[22] <= channel_fromhost.addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[23] <= channel_fromhost.addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[24] <= channel_fromhost.addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[25] <= channel_fromhost.addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[26] <= channel_fromhost.addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[27] <= channel_fromhost.addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[28] <= channel_fromhost.addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[29] <= channel_fromhost.addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[30] <= channel_fromhost.addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_fromhost.addr[31] <= channel_fromhost.addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => sampleword.OUTPUTSELECT
channel_tohost.valid => hibyte.OUTPUTSELECT
audio_out[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_out[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
audio_int <= comb.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|hybrid_pwm_sd:\audio2:leftsd
clk => scaledin[16].CLK
clk => scaledin[17].CLK
clk => scaledin[18].CLK
clk => scaledin[19].CLK
clk => scaledin[20].CLK
clk => scaledin[21].CLK
clk => scaledin[22].CLK
clk => scaledin[23].CLK
clk => scaledin[24].CLK
clk => scaledin[25].CLK
clk => scaledin[26].CLK
clk => scaledin[27].CLK
clk => scaledin[28].CLK
clk => scaledin[29].CLK
clk => scaledin[30].CLK
clk => scaledin[31].CLK
clk => out.CLK
clk => pwmcounter[0].CLK
clk => pwmcounter[1].CLK
clk => pwmcounter[2].CLK
clk => pwmcounter[3].CLK
clk => pwmcounter[4].CLK
clk => pwmthreshold[0].CLK
clk => pwmthreshold[1].CLK
clk => pwmthreshold[2].CLK
clk => pwmthreshold[3].CLK
clk => pwmthreshold[4].CLK
clk => sigma[0].CLK
clk => sigma[1].CLK
clk => sigma[2].CLK
clk => sigma[3].CLK
clk => sigma[4].CLK
clk => sigma[5].CLK
clk => sigma[6].CLK
clk => sigma[7].CLK
clk => sigma[8].CLK
clk => sigma[9].CLK
clk => sigma[10].CLK
clk => sigma[11].CLK
clk => sigma[12].CLK
clk => sigma[13].CLK
clk => sigma[14].CLK
clk => sigma[15].CLK
n_reset => pwmthreshold[0].ACLR
n_reset => pwmthreshold[1].ACLR
n_reset => pwmthreshold[2].ACLR
n_reset => pwmthreshold[3].ACLR
n_reset => pwmthreshold[4].PRESET
n_reset => sigma[0].ACLR
n_reset => sigma[1].ACLR
n_reset => sigma[2].ACLR
n_reset => sigma[3].ACLR
n_reset => sigma[4].ACLR
n_reset => sigma[5].ACLR
n_reset => sigma[6].ACLR
n_reset => sigma[7].ACLR
n_reset => sigma[8].ACLR
n_reset => sigma[9].ACLR
n_reset => sigma[10].PRESET
n_reset => sigma[11].ACLR
n_reset => sigma[12].ACLR
n_reset => sigma[13].ACLR
n_reset => sigma[14].ACLR
n_reset => sigma[15].ACLR
n_reset => pwmcounter[4].ENA
n_reset => pwmcounter[3].ENA
n_reset => pwmcounter[2].ENA
n_reset => pwmcounter[1].ENA
n_reset => pwmcounter[0].ENA
n_reset => out.ENA
n_reset => scaledin[31].ENA
n_reset => scaledin[30].ENA
n_reset => scaledin[29].ENA
n_reset => scaledin[28].ENA
n_reset => scaledin[27].ENA
n_reset => scaledin[26].ENA
n_reset => scaledin[25].ENA
n_reset => scaledin[24].ENA
n_reset => scaledin[23].ENA
n_reset => scaledin[22].ENA
n_reset => scaledin[21].ENA
n_reset => scaledin[20].ENA
n_reset => scaledin[19].ENA
n_reset => scaledin[18].ENA
n_reset => scaledin[17].ENA
n_reset => scaledin[16].ENA
din[0] => Add2.IN60
din[0] => Add1.IN35
din[1] => Add2.IN59
din[1] => Add1.IN34
din[2] => Add2.IN58
din[2] => Add1.IN33
din[3] => Add2.IN57
din[3] => Add1.IN32
din[4] => Add2.IN56
din[4] => Add1.IN31
din[5] => Add2.IN55
din[5] => Add1.IN30
din[6] => Add2.IN54
din[6] => Add1.IN29
din[7] => Add2.IN53
din[7] => Add1.IN28
din[8] => Add2.IN52
din[8] => Add1.IN27
din[9] => Add2.IN51
din[9] => Add1.IN26
din[10] => Add2.IN50
din[10] => Add1.IN25
din[11] => Add2.IN49
din[11] => Add1.IN24
din[12] => Add2.IN48
din[12] => Add1.IN23
din[13] => Add2.IN47
din[13] => Add1.IN22
din[14] => Add2.IN46
din[14] => Add1.IN21
din[15] => Add2.IN45
din[15] => Add1.IN20
dout <= out.DB_MAX_OUTPUT_PORT_TYPE


|C4BoardToplevel|hybrid_pwm_sd:\audio2:rightsd
clk => scaledin[16].CLK
clk => scaledin[17].CLK
clk => scaledin[18].CLK
clk => scaledin[19].CLK
clk => scaledin[20].CLK
clk => scaledin[21].CLK
clk => scaledin[22].CLK
clk => scaledin[23].CLK
clk => scaledin[24].CLK
clk => scaledin[25].CLK
clk => scaledin[26].CLK
clk => scaledin[27].CLK
clk => scaledin[28].CLK
clk => scaledin[29].CLK
clk => scaledin[30].CLK
clk => scaledin[31].CLK
clk => out.CLK
clk => pwmcounter[0].CLK
clk => pwmcounter[1].CLK
clk => pwmcounter[2].CLK
clk => pwmcounter[3].CLK
clk => pwmcounter[4].CLK
clk => pwmthreshold[0].CLK
clk => pwmthreshold[1].CLK
clk => pwmthreshold[2].CLK
clk => pwmthreshold[3].CLK
clk => pwmthreshold[4].CLK
clk => sigma[0].CLK
clk => sigma[1].CLK
clk => sigma[2].CLK
clk => sigma[3].CLK
clk => sigma[4].CLK
clk => sigma[5].CLK
clk => sigma[6].CLK
clk => sigma[7].CLK
clk => sigma[8].CLK
clk => sigma[9].CLK
clk => sigma[10].CLK
clk => sigma[11].CLK
clk => sigma[12].CLK
clk => sigma[13].CLK
clk => sigma[14].CLK
clk => sigma[15].CLK
n_reset => pwmthreshold[0].ACLR
n_reset => pwmthreshold[1].ACLR
n_reset => pwmthreshold[2].ACLR
n_reset => pwmthreshold[3].ACLR
n_reset => pwmthreshold[4].PRESET
n_reset => sigma[0].ACLR
n_reset => sigma[1].ACLR
n_reset => sigma[2].ACLR
n_reset => sigma[3].ACLR
n_reset => sigma[4].ACLR
n_reset => sigma[5].ACLR
n_reset => sigma[6].ACLR
n_reset => sigma[7].ACLR
n_reset => sigma[8].ACLR
n_reset => sigma[9].ACLR
n_reset => sigma[10].PRESET
n_reset => sigma[11].ACLR
n_reset => sigma[12].ACLR
n_reset => sigma[13].ACLR
n_reset => sigma[14].ACLR
n_reset => sigma[15].ACLR
n_reset => pwmcounter[4].ENA
n_reset => pwmcounter[3].ENA
n_reset => pwmcounter[2].ENA
n_reset => pwmcounter[1].ENA
n_reset => pwmcounter[0].ENA
n_reset => out.ENA
n_reset => scaledin[31].ENA
n_reset => scaledin[30].ENA
n_reset => scaledin[29].ENA
n_reset => scaledin[28].ENA
n_reset => scaledin[27].ENA
n_reset => scaledin[26].ENA
n_reset => scaledin[25].ENA
n_reset => scaledin[24].ENA
n_reset => scaledin[23].ENA
n_reset => scaledin[22].ENA
n_reset => scaledin[21].ENA
n_reset => scaledin[20].ENA
n_reset => scaledin[19].ENA
n_reset => scaledin[18].ENA
n_reset => scaledin[17].ENA
n_reset => scaledin[16].ENA
din[0] => Add2.IN60
din[0] => Add1.IN35
din[1] => Add2.IN59
din[1] => Add1.IN34
din[2] => Add2.IN58
din[2] => Add1.IN33
din[3] => Add2.IN57
din[3] => Add1.IN32
din[4] => Add2.IN56
din[4] => Add1.IN31
din[5] => Add2.IN55
din[5] => Add1.IN30
din[6] => Add2.IN54
din[6] => Add1.IN29
din[7] => Add2.IN53
din[7] => Add1.IN28
din[8] => Add2.IN52
din[8] => Add1.IN27
din[9] => Add2.IN51
din[9] => Add1.IN26
din[10] => Add2.IN50
din[10] => Add1.IN25
din[11] => Add2.IN49
din[11] => Add1.IN24
din[12] => Add2.IN48
din[12] => Add1.IN23
din[13] => Add2.IN47
din[13] => Add1.IN22
din[14] => Add2.IN46
din[14] => Add1.IN21
din[15] => Add2.IN45
din[15] => Add1.IN20
dout <= out.DB_MAX_OUTPUT_PORT_TYPE


