Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jun 12 23:04:58 2021
| Host         : DESKTOP-CDDJBQR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cronometro_top_control_sets_placed.rpt
| Design       : cronometro_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            5 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              79 |           32 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal             |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                        | crono_inst/dminutos_unit/sw_alarm_reset   |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | crono_inst/divisorfrec_unit/ce[0]      | crono_inst/decimas_unit/AR[0]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | crono_inst/divisorfrec_unit/E[0]       | crono_inst/decimas_unit/AR[0]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | crono_inst/minutos_unit/q_reg[1]_1[0]  | crono_inst/decimas_unit/AR[0]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | crono_inst/segundos_unit/q_reg[1]_0[0] | crono_inst/decimas_unit/AR[0]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | crono_inst/dseg_unit/E[0]              | crono_inst/decimas_unit/AR[0]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | crono_inst/dminutos_unit/E[0]          | crono_inst/decimas_unit/AR[0]             |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | crono_inst/dminutos_unit/E[0]          | reset_IBUF                                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | crono_inst/dminutos_unit/q_reg[2]_0[0] | crono_inst/decimas_unit/AR[0]             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | crono_inst/horas_unit/E[0]             | crono_inst/decimas_unit/AR[0]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | alarm_inst/leds_signal                 | crono_inst/dminutos_unit/sw_alarm_reset   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG |                                        |                                           |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | crono_inst/dminutos_unit/q_reg[1]_0[0] | crono_inst/dminutos_unit/sw_alarm_reset_0 |                9 |             27 |         3.00 |
+----------------+----------------------------------------+-------------------------------------------+------------------+----------------+--------------+


