#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:12:35 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Fri Oct 18 08:32:53 2024
# Process ID: 6308
# Log file: C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/vivado.log
# Journal file: C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project {C:\Users\HP\Desktop\Verilog Projects\Vedic_Multiplier\Vedic_Multiplier.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sourcesset_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sim_1/new/testbench.v} w ]
add_files -fileset sim_1 {{C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sim_1/new/testbench.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.sim/sim_1/behav/testbench.prj"   xil_defaultlib.testbench   xil_defaultlib.glbl"
Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/HP/Desktop/Vivado/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.sim/sim_1/behav/testbench.prj xil_defaultlib.testbench xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbench_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {testbench_behav.log}"
Vivado Simulator 2014.1
Time resolution is 1 ps
$finish called at time : 15 ns : File "C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sim_1/new/testbench.v" Line 36
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'testbench_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 839.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/two_bit_multiplier.v} w ]
add_files {{C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/two_bit_multiplier.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v} w ]
add_files {{C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_multipler.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_adder.v} w ]
add_files {{C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/four_bit_adder.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/six_bit_adder.v} w ]
add_files {{C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/six_bit_adder.v}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7k70tfbg676-1
Top: vedic
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:41 ; elapsed = 01:43:48 . Memory (MB): peak = 847.754 ; gain = 717.063
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vedic' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v:23]
INFO: [Synth 8-638] synthesizing module 'ha' [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/ha.v:23]
INFO: [Synth 8-256] done synthesizing module 'ha' (1#1) [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/ha.v:23]
INFO: [Synth 8-256] done synthesizing module 'vedic' (2#1) [C:/Users/HP/Desktop/Verilog Projects/Vedic_Multiplier/Vedic_Multiplier.srcs/sources_1/new/vedic.v:23]
WARNING: [Synth 8-3331] design vedic has unconnected port out[4]
WARNING: [Synth 8-3331] design vedic has unconnected port out[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 01:43:49 . Memory (MB): peak = 878.535 ; gain = 747.844
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockRegion.xml
Loading clock buffers from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k70t/ClockBuffers.xml
Loading clock placement rules from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k70t/fbg676/Package.xml
Loading io standards from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Users/HP/Desktop/Vivado/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml

Processing XDC Constraints
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:56 ; elapsed = 01:43:57 . Memory (MB): peak = 1249.297 ; gain = 1118.605
5 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1249.297 ; gain = 405.988
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 18 10:23:30 2024...
