#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1fbb520 .scope module, "test" "test" 2 5;
 .timescale 0 0;
v0x1fed880_0 .net *"_s3", 7 0, v0x1fed9d0_0; 1 drivers
RS_0x2b3e661d74c8 .resolv tri, L_0x1fee650, L_0x1feec30, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
I0x1fbe470 .island tran;
p0x2b3e661d74c8 .port I0x1fbe470, RS_0x2b3e661d74c8;
v0x1fed900_0 .net8 "bus", 15 0, p0x2b3e661d74c8; 2 drivers
v0x1fed9d0_0 .var "busSet", 7 0;
v0x1feda50_0 .var "clk", 0 0;
v0x1fedb60_0 .var "enable", 0 0;
v0x1fedc10_0 .var "increment", 0 0;
v0x1fedcd0_0 .var "latch", 0 0;
L_0x1fee650 .part/pv v0x1fed9d0_0, 0, 8, 16;
L_0x1feec30 .part/pv L_0x1feeb40, 8, 8, 16;
L_0x1feed20 .part p0x2b3e661d74c8, 0, 8;
S_0x1fec1e0 .scope module, "cpu" "CPU" 2 11, 3 1, S_0x1fbb520;
 .timescale 0 0;
P_0x1febca8 .param/l "busWidth" 3 5, +C4<010000>;
v0x1fed450_0 .var "MAR_LE", 0 0;
v0x1fed4f0_0 .var "MAR_OE", 0 0;
v0x1fed5a0_0 .net "MAR_RAM", 15 0, L_0x1fee090; 1 drivers
v0x1fed620_0 .var "RAM_OE", 0 0;
v0x1fed6d0_0 .var "RAM_WE", 0 0;
v0x1fed780_0 .alias "bus", 15 0, v0x1fed900_0;
v0x1fed800_0 .net "clk", 0 0, v0x1feda50_0; 1 drivers
p0x2b3e661d73a8 .port I0x1fbe470, L_0x1fee4a0;
 .tranvp 16 8 0, I0x1fbe470, p0x2b3e661d74c8 p0x2b3e661d73a8;
S_0x1fecb60 .scope module, "MAR" "Register_Buffered" 3 17, 4 11, S_0x1fec1e0;
 .timescale 0 0;
P_0x1fec888 .param/l "width" 4 18, +C4<010000>;
v0x1feccd0_0 .net *"_s0", 2 0, L_0x1fedd80; 1 drivers
v0x1fecd70_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x1fece10_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x1feceb0_0 .net *"_s6", 0 0, L_0x1fedf20; 1 drivers
v0x1fecf60_0 .net *"_s8", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x1fed000_0 .alias "clk", 0 0, v0x1fed800_0;
v0x1fed0c0_0 .alias "data_in", 15 0, v0x1fed900_0;
v0x1fed160_0 .var "data_internal", 15 0;
v0x1fed250_0 .alias "data_out", 15 0, v0x1fed5a0_0;
v0x1fed2d0_0 .net "enable", 0 0, v0x1fed4f0_0; 1 drivers
v0x1fed3b0_0 .net "latch", 0 0, v0x1fed450_0; 1 drivers
L_0x1fedd80 .concat [ 1 2 0 0], v0x1fed4f0_0, C4<00>;
L_0x1fedf20 .cmp/eq 3, L_0x1fedd80, C4<001>;
L_0x1fee090 .functor MUXZ 16, C4<zzzzzzzzzzzzzzzz>, v0x1fed160_0, L_0x1fedf20, C4<>;
S_0x1fec350 .scope module, "RAM" "RAM_Volatile" 3 18, 5 8, S_0x1fec1e0;
 .timescale 0 0;
P_0x1febfb8 .param/l "addressWidth" 5 15, +C4<010000>;
P_0x1febfe0 .param/l "dataWidth" 5 16, +C4<01000>;
L_0x1fee270 .functor AND 1, v0x1fed620_0, L_0x1fee180, C4<1>, C4<1>;
v0x1fec500_0 .net "OE", 0 0, v0x1fed620_0; 1 drivers
v0x1fec5a0_0 .net "WE", 0 0, v0x1fed6d0_0; 1 drivers
v0x1fec640_0 .net *"_s1", 0 0, L_0x1fee180; 1 drivers
v0x1fec6e0_0 .net *"_s2", 0 0, L_0x1fee270; 1 drivers
v0x1fec760_0 .net *"_s4", 7 0, L_0x1fee370; 1 drivers
v0x1fec800_0 .net *"_s6", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1fec8e0_0 .alias "address", 15 0, v0x1fed5a0_0;
v0x1fec980_0 .alias "clk", 0 0, v0x1fed800_0;
v0x1feca00_0 .net "data", 7 0, p0x2b3e661d73a8; 1 drivers
v0x1feca80 .array "internalData", 65535 0, 7 0;
L_0x1fee180 .reduce/nor v0x1fed6d0_0;
L_0x1fee370 .array/port v0x1feca80, L_0x1fee090;
L_0x1fee4a0 .functor MUXZ 8, C4<zzzzzzzz>, L_0x1fee370, L_0x1fee270, C4<>;
S_0x1fb96f0 .scope module, "regA" "Register_Counter_Buffered" 2 20, 4 31, S_0x1fbb520;
 .timescale 0 0;
P_0x1fbdda8 .param/l "width" 4 39, +C4<01000>;
v0x1fcc030_0 .net *"_s0", 2 0, L_0x1fee7e0; 1 drivers
v0x1feb990_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x1feba30_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x1febad0_0 .net *"_s6", 0 0, L_0x1fee9d0; 1 drivers
v0x1febb80_0 .net *"_s8", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1febc20_0 .alias "clk", 0 0, v0x1fed800_0;
v0x1febd00_0 .net "data_in", 7 0, L_0x1feed20; 1 drivers
v0x1febda0_0 .var "data_internal", 7 0;
v0x1febe90_0 .net "data_out", 7 0, L_0x1feeb40; 1 drivers
v0x1febf30_0 .net "enable", 0 0, v0x1fedb60_0; 1 drivers
v0x1fec030_0 .net "increment", 0 0, v0x1fedc10_0; 1 drivers
v0x1fec0d0_0 .net "latch", 0 0, v0x1fedcd0_0; 1 drivers
E_0x1fbb2f0 .event posedge, v0x1febc20_0;
L_0x1fee7e0 .concat [ 1 2 0 0], v0x1fedb60_0, C4<00>;
L_0x1fee9d0 .cmp/eq 3, L_0x1fee7e0, C4<001>;
L_0x1feeb40 .functor MUXZ 8, C4<zzzzzzzz>, v0x1febda0_0, L_0x1fee9d0, C4<>;
    .scope S_0x1fecb60;
T_0 ;
    %set/v v0x1fed160_0, 2, 16;
    %end;
    .thread T_0;
    .scope S_0x1fecb60;
T_1 ;
    %wait E_0x1fbb2f0;
    %load/v 8, v0x1fed3b0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x1fed0c0_0, 16;
    %set/v v0x1fed160_0, 8, 16;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1fec350;
T_2 ;
    %wait E_0x1fbb2f0;
    %load/v 8, v0x1fec5a0_0, 1;
    %load/v 9, v0x1fec500_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x1feca00_0, 8;
    %ix/getv 3, v0x1fec8e0_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1feca80, 8, 8;
t_0 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1fec1e0;
T_3 ;
    %set/v v0x1fed4f0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1fec1e0;
T_4 ;
    %set/v v0x1fed450_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1fec1e0;
T_5 ;
    %set/v v0x1fed620_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x1fec1e0;
T_6 ;
    %set/v v0x1fed6d0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1fb96f0;
T_7 ;
    %set/v v0x1febda0_0, 2, 8;
    %end;
    .thread T_7;
    .scope S_0x1fb96f0;
T_8 ;
    %wait E_0x1fbb2f0;
    %load/v 8, v0x1fec0d0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v0x1febd00_0, 8;
    %set/v v0x1febda0_0, 8, 8;
T_8.0 ;
    %load/v 8, v0x1fec0d0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x1fec030_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x1febda0_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x1febda0_0, 8, 8;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1fbb520;
T_9 ;
    %movi 8, 17, 8;
    %set/v v0x1fed9d0_0, 8, 8;
    %end;
    .thread T_9;
    .scope S_0x1fbb520;
T_10 ;
    %set/v v0x1fedb60_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x1fbb520;
T_11 ;
    %set/v v0x1fedcd0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x1fbb520;
T_12 ;
    %set/v v0x1fedc10_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x1fbb520;
T_13 ;
    %vpi_call 2 23 "$dumpvars", 1'sb0, S_0x1fbb520;
    %set/v v0x1feda50_0, 0, 1;
    %movi 8, 34, 8;
    %set/v v0x1fed9d0_0, 8, 8;
    %delay 10, 0;
    %set/v v0x1fedb60_0, 1, 1;
    %delay 2, 0;
    %set/v v0x1fedb60_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1fedcd0_0, 1, 1;
    %delay 2, 0;
    %set/v v0x1fedcd0_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1fedb60_0, 1, 1;
    %delay 2, 0;
    %set/v v0x1fedb60_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1fedc10_0, 1, 1;
    %delay 3, 0;
    %set/v v0x1fedc10_0, 0, 1;
    %delay 5, 0;
    %set/v v0x1fedb60_0, 1, 1;
    %delay 2, 0;
    %set/v v0x1fedb60_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_13;
    .scope S_0x1fbb520;
T_14 ;
    %delay 1, 0;
    %load/v 8, v0x1feda50_0, 1;
    %inv 8, 1;
    %set/v v0x1feda50_0, 8, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test.v";
    "./modules/CPU.v";
    "./modules/Registers.v";
    "./modules/RAM.v";
