{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1730947853623 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wrapper EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730947853765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730947853793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730947853793 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730947854122 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730947854146 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1730947854765 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1730947854765 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730947854765 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 33788 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730947854819 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 33789 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730947854819 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 33790 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730947854819 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1730947854819 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "192 192 " "No exact pin location assignment(s) for 192 pins of 192 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug " "Pin pc_debug not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "insn_vld " "Pin insn_vld not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { insn_vld } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { insn_vld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[0\] " "Pin io_ledr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[1\] " "Pin io_ledr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[2\] " "Pin io_ledr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[3\] " "Pin io_ledr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[4\] " "Pin io_ledr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[5\] " "Pin io_ledr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[6\] " "Pin io_ledr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[7\] " "Pin io_ledr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[7] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[8\] " "Pin io_ledr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[8] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[9\] " "Pin io_ledr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[9] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[10\] " "Pin io_ledr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[10] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[11\] " "Pin io_ledr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[11] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[12\] " "Pin io_ledr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[12] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[13\] " "Pin io_ledr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[13] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[14\] " "Pin io_ledr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[14] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[15\] " "Pin io_ledr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[15] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[16\] " "Pin io_ledr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[16] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[17\] " "Pin io_ledr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[17] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[18\] " "Pin io_ledr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[18] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[19\] " "Pin io_ledr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[19] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[20\] " "Pin io_ledr\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[20] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[21\] " "Pin io_ledr\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[21] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[22\] " "Pin io_ledr\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[22] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[23\] " "Pin io_ledr\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[23] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[24\] " "Pin io_ledr\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[24] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[25\] " "Pin io_ledr\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[25] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[26\] " "Pin io_ledr\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[26] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[27\] " "Pin io_ledr\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[27] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[28\] " "Pin io_ledr\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[28] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[29\] " "Pin io_ledr\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[29] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[30\] " "Pin io_ledr\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[30] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[31\] " "Pin io_ledr\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[31] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[0\] " "Pin io_ledg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[1\] " "Pin io_ledg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[2\] " "Pin io_ledg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[3\] " "Pin io_ledg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[4\] " "Pin io_ledg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[5\] " "Pin io_ledg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[6\] " "Pin io_ledg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[7\] " "Pin io_ledg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[7] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[8\] " "Pin io_ledg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[8] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[9\] " "Pin io_ledg\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[9] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[10\] " "Pin io_ledg\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[10] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[11\] " "Pin io_ledg\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[11] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[12\] " "Pin io_ledg\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[12] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[13\] " "Pin io_ledg\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[13] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[14\] " "Pin io_ledg\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[14] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[15\] " "Pin io_ledg\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[15] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[16\] " "Pin io_ledg\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[16] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[17\] " "Pin io_ledg\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[17] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[18\] " "Pin io_ledg\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[18] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[19\] " "Pin io_ledg\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[19] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[20\] " "Pin io_ledg\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[20] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[21\] " "Pin io_ledg\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[21] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[22\] " "Pin io_ledg\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[22] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[23\] " "Pin io_ledg\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[23] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[24\] " "Pin io_ledg\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[24] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[25\] " "Pin io_ledg\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[25] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[26\] " "Pin io_ledg\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[26] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[27\] " "Pin io_ledg\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[27] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[28\] " "Pin io_ledg\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[28] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[29\] " "Pin io_ledg\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[29] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[30\] " "Pin io_ledg\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[30] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[31\] " "Pin io_ledg\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[31] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[0\] " "Pin io_hex0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[1\] " "Pin io_hex0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[2\] " "Pin io_hex0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[3\] " "Pin io_hex0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[4\] " "Pin io_hex0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[5\] " "Pin io_hex0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[6\] " "Pin io_hex0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[0\] " "Pin io_hex1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[1\] " "Pin io_hex1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[2\] " "Pin io_hex1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[3\] " "Pin io_hex1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[4\] " "Pin io_hex1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[5\] " "Pin io_hex1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[6\] " "Pin io_hex1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[0\] " "Pin io_hex2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[1\] " "Pin io_hex2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[2\] " "Pin io_hex2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[3\] " "Pin io_hex2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[4\] " "Pin io_hex2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[5\] " "Pin io_hex2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[6\] " "Pin io_hex2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[0\] " "Pin io_hex3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[1\] " "Pin io_hex3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[2\] " "Pin io_hex3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[3\] " "Pin io_hex3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[4\] " "Pin io_hex3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[5\] " "Pin io_hex3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[6\] " "Pin io_hex3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[0\] " "Pin io_hex4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[1\] " "Pin io_hex4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[2\] " "Pin io_hex4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[3\] " "Pin io_hex4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[4\] " "Pin io_hex4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[5\] " "Pin io_hex4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[6\] " "Pin io_hex4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[0\] " "Pin io_hex5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[1\] " "Pin io_hex5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[2\] " "Pin io_hex5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[3\] " "Pin io_hex5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[4\] " "Pin io_hex5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[5\] " "Pin io_hex5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[6\] " "Pin io_hex5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[0\] " "Pin io_hex6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[1\] " "Pin io_hex6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[2\] " "Pin io_hex6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[3\] " "Pin io_hex6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[4\] " "Pin io_hex6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[5\] " "Pin io_hex6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[6\] " "Pin io_hex6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[0\] " "Pin io_hex7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[1\] " "Pin io_hex7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[2\] " "Pin io_hex7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[3\] " "Pin io_hex7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[4\] " "Pin io_hex7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[5\] " "Pin io_hex7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[6\] " "Pin io_hex7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[0\] " "Pin io_lcd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[1\] " "Pin io_lcd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[2\] " "Pin io_lcd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[3\] " "Pin io_lcd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[4\] " "Pin io_lcd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[5\] " "Pin io_lcd\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[6\] " "Pin io_lcd\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[7\] " "Pin io_lcd\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[7] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[8\] " "Pin io_lcd\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[8] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[9\] " "Pin io_lcd\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[9] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[10\] " "Pin io_lcd\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[10] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[11\] " "Pin io_lcd\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[11] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[12\] " "Pin io_lcd\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[12] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[13\] " "Pin io_lcd\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[13] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[14\] " "Pin io_lcd\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[14] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[15\] " "Pin io_lcd\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[15] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[16\] " "Pin io_lcd\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[16] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[17\] " "Pin io_lcd\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[17] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[18\] " "Pin io_lcd\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[18] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[19\] " "Pin io_lcd\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[19] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[20\] " "Pin io_lcd\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[20] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[21\] " "Pin io_lcd\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[21] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[22\] " "Pin io_lcd\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[22] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[23\] " "Pin io_lcd\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[23] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[24\] " "Pin io_lcd\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[24] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[25\] " "Pin io_lcd\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[25] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[26\] " "Pin io_lcd\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[26] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[27\] " "Pin io_lcd\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[27] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[28\] " "Pin io_lcd\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[28] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[29\] " "Pin io_lcd\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[29] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[30\] " "Pin io_lcd\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[30] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[31\] " "Pin io_lcd\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[31] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_btn\[3\] " "Pin io_btn\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_btn[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_btn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[3\] " "Pin io_sw\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[13\] " "Pin io_sw\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[13] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[7\] " "Pin io_sw\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[7] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[12\] " "Pin io_sw\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[12] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_btn\[0\] " "Pin io_btn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_btn[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_btn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[0\] " "Pin io_sw\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_btn\[1\] " "Pin io_btn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_btn[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_btn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[1\] " "Pin io_sw\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[15\] " "Pin io_sw\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[15] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[14\] " "Pin io_sw\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[14] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[10\] " "Pin io_sw\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[10] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[9\] " "Pin io_sw\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[9] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[8\] " "Pin io_sw\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[8] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[11\] " "Pin io_sw\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[11] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_btn\[2\] " "Pin io_btn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_btn[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_btn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[2\] " "Pin io_sw\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[5\] " "Pin io_sw\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[6\] " "Pin io_sw\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[4\] " "Pin io_sw\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[27\] " "Pin io_sw\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[27] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[25\] " "Pin io_sw\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[25] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[26\] " "Pin io_sw\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[26] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[24\] " "Pin io_sw\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[24] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[31\] " "Pin io_sw\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[31] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[30\] " "Pin io_sw\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[30] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[29\] " "Pin io_sw\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[29] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[28\] " "Pin io_sw\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[28] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[23\] " "Pin io_sw\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[23] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[21\] " "Pin io_sw\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[21] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[22\] " "Pin io_sw\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[22] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[20\] " "Pin io_sw\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[20] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[19\] " "Pin io_sw\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[19] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[17\] " "Pin io_sw\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[17] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[18\] " "Pin io_sw\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[18] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[16\] " "Pin io_sw\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[16] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730947855320 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1730947855320 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrapper.sdc " "Synopsys Design Constraints File file not found: 'wrapper.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730947856532 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730947856535 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1730947856828 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1730947858163 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730947858163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730947859827 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730947859872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730947859881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730947859932 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730947859996 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730947860042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730947860042 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730947860086 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730947860110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1730947860150 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730947860150 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "191 unused 3.3V 37 154 0 " "Number of I/O pins in group: 191 (unused VREF, 3.3V VCCIO, 37 input, 154 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1730947860173 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1730947860173 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1730947860173 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730947860174 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730947860174 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730947860174 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730947860174 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730947860174 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730947860174 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730947860174 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730947860174 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1730947860174 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1730947860174 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730947860686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730947864049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730947883379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730947883536 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730947972584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:29 " "Fitter placement operations ending: elapsed time is 00:01:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730947972584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730947975158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "41 " "Router estimated average interconnect usage is 41% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "63 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1730948005836 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730948005836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:31 " "Fitter routing operations ending: elapsed time is 00:02:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730948127518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1730948127540 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "17.19 " "Total time spent on timing analysis during the Fitter is 17.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1730948128335 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730948128406 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "154 " "Found 154 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_debug 0 " "Pin \"pc_debug\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "insn_vld 0 " "Pin \"insn_vld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[0\] 0 " "Pin \"io_ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[1\] 0 " "Pin \"io_ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[2\] 0 " "Pin \"io_ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[3\] 0 " "Pin \"io_ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[4\] 0 " "Pin \"io_ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[5\] 0 " "Pin \"io_ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[6\] 0 " "Pin \"io_ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[7\] 0 " "Pin \"io_ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[8\] 0 " "Pin \"io_ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[9\] 0 " "Pin \"io_ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[10\] 0 " "Pin \"io_ledr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[11\] 0 " "Pin \"io_ledr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[12\] 0 " "Pin \"io_ledr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[13\] 0 " "Pin \"io_ledr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[14\] 0 " "Pin \"io_ledr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[15\] 0 " "Pin \"io_ledr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[16\] 0 " "Pin \"io_ledr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[17\] 0 " "Pin \"io_ledr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[18\] 0 " "Pin \"io_ledr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[19\] 0 " "Pin \"io_ledr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[20\] 0 " "Pin \"io_ledr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[21\] 0 " "Pin \"io_ledr\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[22\] 0 " "Pin \"io_ledr\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[23\] 0 " "Pin \"io_ledr\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[24\] 0 " "Pin \"io_ledr\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[25\] 0 " "Pin \"io_ledr\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[26\] 0 " "Pin \"io_ledr\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[27\] 0 " "Pin \"io_ledr\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[28\] 0 " "Pin \"io_ledr\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[29\] 0 " "Pin \"io_ledr\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[30\] 0 " "Pin \"io_ledr\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[31\] 0 " "Pin \"io_ledr\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[0\] 0 " "Pin \"io_ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[1\] 0 " "Pin \"io_ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[2\] 0 " "Pin \"io_ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[3\] 0 " "Pin \"io_ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[4\] 0 " "Pin \"io_ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[5\] 0 " "Pin \"io_ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[6\] 0 " "Pin \"io_ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[7\] 0 " "Pin \"io_ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[8\] 0 " "Pin \"io_ledg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[9\] 0 " "Pin \"io_ledg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[10\] 0 " "Pin \"io_ledg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[11\] 0 " "Pin \"io_ledg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[12\] 0 " "Pin \"io_ledg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[13\] 0 " "Pin \"io_ledg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[14\] 0 " "Pin \"io_ledg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[15\] 0 " "Pin \"io_ledg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[16\] 0 " "Pin \"io_ledg\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[17\] 0 " "Pin \"io_ledg\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[18\] 0 " "Pin \"io_ledg\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[19\] 0 " "Pin \"io_ledg\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[20\] 0 " "Pin \"io_ledg\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[21\] 0 " "Pin \"io_ledg\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[22\] 0 " "Pin \"io_ledg\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[23\] 0 " "Pin \"io_ledg\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[24\] 0 " "Pin \"io_ledg\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[25\] 0 " "Pin \"io_ledg\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[26\] 0 " "Pin \"io_ledg\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[27\] 0 " "Pin \"io_ledg\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[28\] 0 " "Pin \"io_ledg\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[29\] 0 " "Pin \"io_ledg\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[30\] 0 " "Pin \"io_ledg\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[31\] 0 " "Pin \"io_ledg\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[0\] 0 " "Pin \"io_hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[1\] 0 " "Pin \"io_hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[2\] 0 " "Pin \"io_hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[3\] 0 " "Pin \"io_hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[4\] 0 " "Pin \"io_hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[5\] 0 " "Pin \"io_hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[6\] 0 " "Pin \"io_hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[0\] 0 " "Pin \"io_hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[1\] 0 " "Pin \"io_hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[2\] 0 " "Pin \"io_hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[3\] 0 " "Pin \"io_hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[4\] 0 " "Pin \"io_hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[5\] 0 " "Pin \"io_hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[6\] 0 " "Pin \"io_hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[0\] 0 " "Pin \"io_hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[1\] 0 " "Pin \"io_hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[2\] 0 " "Pin \"io_hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[3\] 0 " "Pin \"io_hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[4\] 0 " "Pin \"io_hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[5\] 0 " "Pin \"io_hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[6\] 0 " "Pin \"io_hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[0\] 0 " "Pin \"io_hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[1\] 0 " "Pin \"io_hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[2\] 0 " "Pin \"io_hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[3\] 0 " "Pin \"io_hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[4\] 0 " "Pin \"io_hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[5\] 0 " "Pin \"io_hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[6\] 0 " "Pin \"io_hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[0\] 0 " "Pin \"io_hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[1\] 0 " "Pin \"io_hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[2\] 0 " "Pin \"io_hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[3\] 0 " "Pin \"io_hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[4\] 0 " "Pin \"io_hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[5\] 0 " "Pin \"io_hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[6\] 0 " "Pin \"io_hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[0\] 0 " "Pin \"io_hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[1\] 0 " "Pin \"io_hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[2\] 0 " "Pin \"io_hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[3\] 0 " "Pin \"io_hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[4\] 0 " "Pin \"io_hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[5\] 0 " "Pin \"io_hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[6\] 0 " "Pin \"io_hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[0\] 0 " "Pin \"io_hex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[1\] 0 " "Pin \"io_hex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[2\] 0 " "Pin \"io_hex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[3\] 0 " "Pin \"io_hex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[4\] 0 " "Pin \"io_hex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[5\] 0 " "Pin \"io_hex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[6\] 0 " "Pin \"io_hex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[0\] 0 " "Pin \"io_hex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[1\] 0 " "Pin \"io_hex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[2\] 0 " "Pin \"io_hex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[3\] 0 " "Pin \"io_hex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[4\] 0 " "Pin \"io_hex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[5\] 0 " "Pin \"io_hex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[6\] 0 " "Pin \"io_hex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[0\] 0 " "Pin \"io_lcd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[1\] 0 " "Pin \"io_lcd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[2\] 0 " "Pin \"io_lcd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[3\] 0 " "Pin \"io_lcd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[4\] 0 " "Pin \"io_lcd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[5\] 0 " "Pin \"io_lcd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[6\] 0 " "Pin \"io_lcd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[7\] 0 " "Pin \"io_lcd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[8\] 0 " "Pin \"io_lcd\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[9\] 0 " "Pin \"io_lcd\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[10\] 0 " "Pin \"io_lcd\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[11\] 0 " "Pin \"io_lcd\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[12\] 0 " "Pin \"io_lcd\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[13\] 0 " "Pin \"io_lcd\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[14\] 0 " "Pin \"io_lcd\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[15\] 0 " "Pin \"io_lcd\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[16\] 0 " "Pin \"io_lcd\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[17\] 0 " "Pin \"io_lcd\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[18\] 0 " "Pin \"io_lcd\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[19\] 0 " "Pin \"io_lcd\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[20\] 0 " "Pin \"io_lcd\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[21\] 0 " "Pin \"io_lcd\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[22\] 0 " "Pin \"io_lcd\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[23\] 0 " "Pin \"io_lcd\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[24\] 0 " "Pin \"io_lcd\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[25\] 0 " "Pin \"io_lcd\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[26\] 0 " "Pin \"io_lcd\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[27\] 0 " "Pin \"io_lcd\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[28\] 0 " "Pin \"io_lcd\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[29\] 0 " "Pin \"io_lcd\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[30\] 0 " "Pin \"io_lcd\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[31\] 0 " "Pin \"io_lcd\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730948128797 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1730948128797 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730948133974 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730948135216 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730948140916 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730948141958 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1730948142800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/output_files/wrapper.fit.smsg " "Generated suppressed messages file E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/output_files/wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730948144690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5067 " "Peak virtual memory: 5067 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730948149712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 09:55:49 2024 " "Processing ended: Thu Nov 07 09:55:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730948149712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:59 " "Elapsed time: 00:04:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730948149712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:13 " "Total CPU time (on all processors): 00:04:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730948149712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730948149712 ""}
