{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482773095536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482773095536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 01:24:55 2016 " "Processing started: Tue Dec 27 01:24:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482773095536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482773095536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ppl_cpu2 -c ppl_cpu2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ppl_cpu2 -c ppl_cpu2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482773095536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1482773095932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773095990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773095990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "pipepc.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773095993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773095993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "pipemwreg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773095995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773095995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "pipemem.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773095998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773095998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_computer_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer_v1 " "Found entity 1: pipelined_computer_v1" {  } { { "pipelined_computer_v1.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Found entity 1: pipeir" {  } { { "pipeir.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "pipeif.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "pipeid.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "pipeexe.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "pipeemreg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "pipedereg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_instmem " "Found entity 1: pipe_instmem" {  } { { "pipe_instmem.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipe_instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_datamem " "Found entity 1: pipe_datamem" {  } { { "pipe_datamem.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipe_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_cu " "Found entity 1: pipe_cu" {  } { { "pipe_cu.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipe_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "io_output_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096038 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 2 2 " "Found 2 design units, including 2 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096041 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppl_cpu2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ppl_cpu2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ppl_cpu2 " "Found entity 1: ppl_cpu2" {  } { { "ppl_cpu2.bdf" "" { Schematic "E:/learning/courses/digital/cpu/pipeline_v3/ppl_cpu2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096057 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed display.v(32) " "Verilog HDL Port Declaration warning at display.v(32): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 32 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1482773096060 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments display.v(31) " "HDL info at display.v(31): see declaration for object \"ledsegments\"" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482773096060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ppl_cpu2 " "Elaborating entity \"ppl_cpu2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1482773096105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelined_computer_v1 pipelined_computer_v1:inst " "Elaborating entity \"pipelined_computer_v1\" for hierarchy \"pipelined_computer_v1:inst\"" {  } { { "ppl_cpu2.bdf" "inst" { Schematic "E:/learning/courses/digital/cpu/pipeline_v3/ppl_cpu2.bdf" { { 352 632 824 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipelined_computer_v1:inst\|pipepc:prog_cnt " "Elaborating entity \"pipepc\" for hierarchy \"pipelined_computer_v1:inst\|pipepc:prog_cnt\"" {  } { { "pipelined_computer_v1.v" "prog_cnt" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipelined_computer_v1:inst\|pipeif:if_stage " "Elaborating entity \"pipeif\" for hierarchy \"pipelined_computer_v1:inst\|pipeif:if_stage\"" {  } { { "pipelined_computer_v1.v" "if_stage" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipelined_computer_v1:inst\|pipeif:if_stage\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"pipelined_computer_v1:inst\|pipeif:if_stage\|mux4x32:nextpc\"" {  } { { "pipeif.v" "nextpc" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeif.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_instmem pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem " "Elaborating entity \"pipe_instmem\" for hierarchy \"pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem\"" {  } { { "pipeif.v" "imem" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeif.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem\|lpm_rom_irom:irom\"" {  } { { "pipe_instmem.v" "irom" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipe_instmem.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "E:/learning/courses/digital/cpu/pipeline_v3/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482773096161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test.mif " "Parameter \"init_file\" = \"test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096162 ""}  } { { "lpm_rom_irom.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482773096162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuf1 " "Found entity 1: altsyncram_tuf1" {  } { { "db/altsyncram_tuf1.tdf" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/db/altsyncram_tuf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tuf1 pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated " "Elaborating entity \"altsyncram_tuf1\" for hierarchy \"pipelined_computer_v1:inst\|pipeif:if_stage\|pipe_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_tuf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartus_sub/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipelined_computer_v1:inst\|pipeir:instruction_reg " "Elaborating entity \"pipeir\" for hierarchy \"pipelined_computer_v1:inst\|pipeir:instruction_reg\"" {  } { { "pipelined_computer_v1.v" "instruction_reg" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipelined_computer_v1:inst\|pipeid:id_stage " "Elaborating entity \"pipeid\" for hierarchy \"pipelined_computer_v1:inst\|pipeid:id_stage\"" {  } { { "pipelined_computer_v1.v" "id_stage" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipelined_computer_v1:inst\|pipeid:id_stage\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"pipelined_computer_v1:inst\|pipeid:id_stage\|regfile:rf\"" {  } { { "pipeid.v" "rf" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeid.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096249 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1482773096259 "|ppl_cpu2|pipelined_computer_v1:inst|pipeid:id_stage|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipelined_computer_v1:inst\|pipeid:id_stage\|mux2x5:reg_write_des " "Elaborating entity \"mux2x5\" for hierarchy \"pipelined_computer_v1:inst\|pipeid:id_stage\|mux2x5:reg_write_des\"" {  } { { "pipeid.v" "reg_write_des" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeid.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_cu pipelined_computer_v1:inst\|pipeid:id_stage\|pipe_cu:control_unit " "Elaborating entity \"pipe_cu\" for hierarchy \"pipelined_computer_v1:inst\|pipeid:id_stage\|pipe_cu:control_unit\"" {  } { { "pipeid.v" "control_unit" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeid.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipelined_computer_v1:inst\|pipedereg:de_reg " "Elaborating entity \"pipedereg\" for hierarchy \"pipelined_computer_v1:inst\|pipedereg:de_reg\"" {  } { { "pipelined_computer_v1.v" "de_reg" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipelined_computer_v1:inst\|pipeexe:exe_stage " "Elaborating entity \"pipeexe\" for hierarchy \"pipelined_computer_v1:inst\|pipeexe:exe_stage\"" {  } { { "pipelined_computer_v1.v" "exe_stage" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipelined_computer_v1:inst\|pipeexe:exe_stage\|mux2x32:alu_a " "Elaborating entity \"mux2x32\" for hierarchy \"pipelined_computer_v1:inst\|pipeexe:exe_stage\|mux2x32:alu_a\"" {  } { { "pipeexe.v" "alu_a" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeexe.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipelined_computer_v1:inst\|pipeexe:exe_stage\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"pipelined_computer_v1:inst\|pipeexe:exe_stage\|alu:al_unit\"" {  } { { "pipeexe.v" "al_unit" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeexe.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipelined_computer_v1:inst\|pipeemreg:em_reg " "Elaborating entity \"pipeemreg\" for hierarchy \"pipelined_computer_v1:inst\|pipeemreg:em_reg\"" {  } { { "pipelined_computer_v1.v" "em_reg" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipelined_computer_v1:inst\|pipemem:mem_stage " "Elaborating entity \"pipemem\" for hierarchy \"pipelined_computer_v1:inst\|pipemem:mem_stage\"" {  } { { "pipelined_computer_v1.v" "mem_stage" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_datamem pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem " "Elaborating entity \"pipe_datamem\" for hierarchy \"pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\"" {  } { { "pipemem.v" "dmem" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipemem.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|lpm_ram_dq_dram:dram\"" {  } { { "pipe_datamem.v" "dram" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipe_datamem.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "E:/learning/courses/digital/cpu/pipeline_v3/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sc_datamem.mif " "Parameter \"init_file\" = \"sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096297 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482773096297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpo1 " "Found entity 1: altsyncram_lpo1" {  } { { "db/altsyncram_lpo1.tdf" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/db/altsyncram_lpo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773096369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773096369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpo1 pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_lpo1:auto_generated " "Elaborating entity \"altsyncram_lpo1\" for hierarchy \"pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_lpo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/software/quartus_sub/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_output_reg:io_output_regx2 " "Elaborating entity \"io_output_reg\" for hierarchy \"pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_output_reg:io_output_regx2\"" {  } { { "pipe_datamem.v" "io_output_regx2" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipe_datamem.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2\"" {  } { { "pipe_datamem.v" "io_input_regx2" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipe_datamem.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\"" {  } { { "io_input_reg.v" "io_input_mux2x32" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096378 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(30) " "Verilog HDL Case Statement warning at io_input_reg.v(30): incomplete case statement has no default case item" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1482773096379 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(30) " "Verilog HDL Always Construct warning at io_input_reg.v(30): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1482773096379 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(30) " "Inferred latch for \"y\[0\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096379 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(30) " "Inferred latch for \"y\[1\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096379 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(30) " "Inferred latch for \"y\[2\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096379 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(30) " "Inferred latch for \"y\[3\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096379 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(30) " "Inferred latch for \"y\[4\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096379 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(30) " "Inferred latch for \"y\[5\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096379 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(30) " "Inferred latch for \"y\[6\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096379 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(30) " "Inferred latch for \"y\[7\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096379 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(30) " "Inferred latch for \"y\[8\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096379 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(30) " "Inferred latch for \"y\[9\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(30) " "Inferred latch for \"y\[10\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(30) " "Inferred latch for \"y\[11\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(30) " "Inferred latch for \"y\[12\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(30) " "Inferred latch for \"y\[13\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(30) " "Inferred latch for \"y\[14\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(30) " "Inferred latch for \"y\[15\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(30) " "Inferred latch for \"y\[16\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(30) " "Inferred latch for \"y\[17\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(30) " "Inferred latch for \"y\[18\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(30) " "Inferred latch for \"y\[19\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(30) " "Inferred latch for \"y\[20\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(30) " "Inferred latch for \"y\[21\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(30) " "Inferred latch for \"y\[22\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(30) " "Inferred latch for \"y\[23\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(30) " "Inferred latch for \"y\[24\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(30) " "Inferred latch for \"y\[25\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096380 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(30) " "Inferred latch for \"y\[26\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096381 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(30) " "Inferred latch for \"y\[27\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096381 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(30) " "Inferred latch for \"y\[28\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096381 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(30) " "Inferred latch for \"y\[29\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096381 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(30) " "Inferred latch for \"y\[30\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096381 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(30) " "Inferred latch for \"y\[31\]\" at io_input_reg.v(30)" {  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482773096381 "|ppl_cpu2|pipelined_computer_v1:inst|pipemem:mem_stage|pipe_datamem:dmem|io_input_reg:io_input_regx2|io_input_mux:io_input_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipelined_computer_v1:inst\|pipemwreg:mw_reg " "Elaborating entity \"pipemwreg\" for hierarchy \"pipelined_computer_v1:inst\|pipemwreg:mw_reg\"" {  } { { "pipelined_computer_v1.v" "mw_reg" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display pipelined_computer_v1:inst\|display:output_display " "Elaborating entity \"display\" for hierarchy \"pipelined_computer_v1:inst\|display:output_display\"" {  } { { "pipelined_computer_v1.v" "output_display" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipelined_computer_v1.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(14) " "Verilog HDL assignment warning at display.v(14): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482773096386 "|ppl_cpu2|pipelined_computer_v1:inst|display:output_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(15) " "Verilog HDL assignment warning at display.v(15): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482773096387 "|ppl_cpu2|pipelined_computer_v1:inst|display:output_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(16) " "Verilog HDL assignment warning at display.v(16): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482773096387 "|ppl_cpu2|pipelined_computer_v1:inst|display:output_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(17) " "Verilog HDL assignment warning at display.v(17): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482773096387 "|ppl_cpu2|pipelined_computer_v1:inst|display:output_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(18) " "Verilog HDL assignment warning at display.v(18): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482773096387 "|ppl_cpu2|pipelined_computer_v1:inst|display:output_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(19) " "Verilog HDL assignment warning at display.v(19): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482773096387 "|ppl_cpu2|pipelined_computer_v1:inst|display:output_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg pipelined_computer_v1:inst\|display:output_display\|sevenseg:LED8_in0_low " "Elaborating entity \"sevenseg\" for hierarchy \"pipelined_computer_v1:inst\|display:output_display\|sevenseg:LED8_in0_low\"" {  } { { "display.v" "LED8_in0_low" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773096431 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipelined_computer_v1:inst\|display:output_display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipelined_computer_v1:inst\|display:output_display\|Mod0\"" {  } { { "display.v" "Mod0" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482773098065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipelined_computer_v1:inst\|display:output_display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipelined_computer_v1:inst\|display:output_display\|Mod1\"" {  } { { "display.v" "Mod1" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482773098065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipelined_computer_v1:inst\|display:output_display\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipelined_computer_v1:inst\|display:output_display\|Mod2\"" {  } { { "display.v" "Mod2" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482773098065 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipelined_computer_v1:inst\|display:output_display\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipelined_computer_v1:inst\|display:output_display\|Div2\"" {  } { { "display.v" "Div2" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482773098065 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1482773098065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Mod0\"" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482773098107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Mod0 " "Instantiated megafunction \"pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773098107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773098107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773098107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773098107 ""}  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482773098107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/db/lpm_divide_42m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773098173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773098173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773098188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773098188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/db/alt_u_div_kse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773098206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773098206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Mod2\"" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482773098609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Mod2 " "Instantiated megafunction \"pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773098609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773098609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773098609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773098609 ""}  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482773098609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773098710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773098710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773098737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773098737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773098791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773098791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Div2\"" {  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482773099056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Div2 " "Instantiated megafunction \"pipelined_computer_v1:inst\|display:output_display\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773099057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773099057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773099057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482773099057 ""}  } { { "display.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/display.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482773099057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482773099123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482773099123 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1482773099555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[0\] " "Latch pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_v1:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_v1:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeemreg.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482773099610 ""}  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482773099610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[1\] " "Latch pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_v1:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_v1:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeemreg.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482773099610 ""}  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482773099610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[2\] " "Latch pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_v1:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_v1:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeemreg.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482773099610 ""}  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482773099610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[3\] " "Latch pipelined_computer_v1:inst\|pipemem:mem_stage\|pipe_datamem:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_input_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipelined_computer_v1:inst\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipelined_computer_v1:inst\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/pipeemreg.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482773099610 ""}  } { { "io_input_reg.v" "" { Text "E:/learning/courses/digital/cpu/pipeline_v3/io_input_reg.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482773099610 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "ppl_cpu2.bdf" "" { Schematic "E:/learning/courses/digital/cpu/pipeline_v3/ppl_cpu2.bdf" { { 384 944 1120 400 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482773103912 "|ppl_cpu2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ppl_cpu2.bdf" "" { Schematic "E:/learning/courses/digital/cpu/pipeline_v3/ppl_cpu2.bdf" { { 384 944 1120 400 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482773103912 "|ppl_cpu2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ppl_cpu2.bdf" "" { Schematic "E:/learning/courses/digital/cpu/pipeline_v3/ppl_cpu2.bdf" { { 384 944 1120 400 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482773103912 "|ppl_cpu2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ppl_cpu2.bdf" "" { Schematic "E:/learning/courses/digital/cpu/pipeline_v3/ppl_cpu2.bdf" { { 448 944 1120 464 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482773103912 "|ppl_cpu2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ppl_cpu2.bdf" "" { Schematic "E:/learning/courses/digital/cpu/pipeline_v3/ppl_cpu2.bdf" { { 448 944 1120 464 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482773103912 "|ppl_cpu2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ppl_cpu2.bdf" "" { Schematic "E:/learning/courses/digital/cpu/pipeline_v3/ppl_cpu2.bdf" { { 448 944 1120 464 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482773103912 "|ppl_cpu2|HEX3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1482773103912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1482773105597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll " "Ignored assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1482773107539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1482773107539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1482773107539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1482773107539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1482773107539 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1482773107539 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1482773107539 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 " "Ignored assignments for entity \"pll_0002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_0002 -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_0002 -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1482773107540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_0002 -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity pll_0002 -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1482773107540 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_0002 -qip pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_0002 -qip pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1482773107540 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1482773107540 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1482773108382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482773108382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3906 " "Implemented 3906 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1482773108864 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1482773108864 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3790 " "Implemented 3790 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1482773108864 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1482773108864 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1482773108864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "623 " "Peak virtual memory: 623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482773108946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 01:25:08 2016 " "Processing ended: Tue Dec 27 01:25:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482773108946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482773108946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482773108946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482773108946 ""}
