[2025-09-17 10:07:03] START suite=qualcomm_srv trace=srv343_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv343_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2580722 heartbeat IPC: 3.875 cumulative IPC: 3.875 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5007871 heartbeat IPC: 4.12 cumulative IPC: 3.994 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5007871 cumulative IPC: 3.994 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5007871 cumulative IPC: 3.994 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13048268 heartbeat IPC: 1.244 cumulative IPC: 1.244 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21063039 heartbeat IPC: 1.248 cumulative IPC: 1.246 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 29073380 heartbeat IPC: 1.248 cumulative IPC: 1.247 (Simulation time: 00 hr 04 min 29 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 37082011 heartbeat IPC: 1.249 cumulative IPC: 1.247 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 45077605 heartbeat IPC: 1.251 cumulative IPC: 1.248 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 53066926 heartbeat IPC: 1.252 cumulative IPC: 1.248 (Simulation time: 00 hr 07 min 52 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv343_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000007 cycles: 61215454 heartbeat IPC: 1.227 cumulative IPC: 1.245 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 100000007 cycles: 69378717 heartbeat IPC: 1.225 cumulative IPC: 1.243 (Simulation time: 00 hr 10 min 05 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 77483237 heartbeat IPC: 1.234 cumulative IPC: 1.242 (Simulation time: 00 hr 11 min 11 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 80582423 cumulative IPC: 1.241 (Simulation time: 00 hr 12 min 14 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 80582423 cumulative IPC: 1.241 (Simulation time: 00 hr 12 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv343_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.241 instructions: 100000001 cycles: 80582423
CPU 0 Branch Prediction Accuracy: 92.66% MPKI: 13.03 Average ROB Occupancy at Mispredict: 29.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08517
BRANCH_INDIRECT: 0.3686
BRANCH_CONDITIONAL: 11.21
BRANCH_DIRECT_CALL: 0.4192
BRANCH_INDIRECT_CALL: 0.5429
BRANCH_RETURN: 0.4044


====Backend Stall Breakdown====
ROB_STALL: 10582
LQ_STALL: 0
SQ_STALL: 53191


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3.215436

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 10582

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 3291

cpu0->cpu0_STLB TOTAL        ACCESS:    2109825 HIT:    2109119 MISS:        706 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2109825 HIT:    2109119 MISS:        706 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 107.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9419621 HIT:    8775324 MISS:     644297 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7700220 HIT:    7125222 MISS:     574998 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     577154 HIT:     530389 MISS:      46765 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1140960 HIT:    1119217 MISS:      21743 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1287 HIT:        496 MISS:        791 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15849484 HIT:    7746005 MISS:    8103479 MSHR_MERGE:    2030412
cpu0->cpu0_L1I LOAD         ACCESS:   15849484 HIT:    7746005 MISS:    8103479 MSHR_MERGE:    2030412
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.29 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30504956 HIT:   26652081 MISS:    3852875 MSHR_MERGE:    1647280
cpu0->cpu0_L1D LOAD         ACCESS:   16653122 HIT:   14550773 MISS:    2102349 MSHR_MERGE:     475200
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13850413 HIT:   12101198 MISS:    1749215 MSHR_MERGE:    1172056
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1421 HIT:        110 MISS:       1311 MSHR_MERGE:         24
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.45 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12991350 HIT:   10718964 MISS:    2272386 MSHR_MERGE:    1146595
cpu0->cpu0_ITLB LOAD         ACCESS:   12991350 HIT:   10718964 MISS:    2272386 MSHR_MERGE:    1146595
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.011 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29009642 HIT:   27685866 MISS:    1323776 MSHR_MERGE:     339743
cpu0->cpu0_DTLB LOAD         ACCESS:   29009642 HIT:   27685866 MISS:    1323776 MSHR_MERGE:     339743
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.076 cycles
cpu0->LLC TOTAL        ACCESS:     724001 HIT:     715017 MISS:       8984 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     574998 HIT:     566212 MISS:       8786 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      46765 HIT:      46757 MISS:          8 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     101447 HIT:     101446 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        791 HIT:        602 MISS:        189 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:       8967
  AVG DBUS CONGESTED CYCLE: 2.997
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          3
  FULL:          0
Channel 0 REFRESHES ISSUED:       6715

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       547101       532386        63730          603
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           66           33           14
  STLB miss resolved @ L2C                0           39          293          294           29
  STLB miss resolved @ LLC                0           41          266          335           45
  STLB miss resolved @ MEM                0            0           58          120           86

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             191863        54401      1552570       101653            6
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            2            6            0
  STLB miss resolved @ L2C                0            1            1            2            0
  STLB miss resolved @ LLC                0            4            8           18            0
  STLB miss resolved @ MEM                0            0            9           18            6
[2025-09-17 10:19:18] END   suite=qualcomm_srv trace=srv343_ap (rc=0)
