

================================================================
== Vitis HLS Report for 'applyMixer_hls_3_Pipeline_VITIS_LOOP_61_1'
================================================================
* Date:           Thu Nov 20 16:57:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.592 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      134|      134|  1.340 us|  1.340 us|  133|  133|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_1  |      132|      132|         3|          2|          1|    66|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_55 = alloca i32 1"   --->   Operation 7 'alloca' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_56 = alloca i32 1"   --->   Operation 8 'alloca' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 9 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln61_read = read i65 @_ssdm_op_Read.ap_auto.i65, i65 %sext_ln61"   --->   Operation 10 'read' 'sext_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln61_cast = sext i65 %sext_ln61_read"   --->   Operation 11 'sext' 'sext_ln61_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln61 = store i7 0, i7 %n" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 12 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i66 0, i66 %empty_56"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i66 5600919740058903545, i66 %empty_55"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i66 %sext_ln61_cast, i66 %empty"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_load6 = load i66 %empty_55" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 17 'load' 'p_load6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_load = load i66 %empty_56" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 18 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%n_1 = load i7 %n" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 19 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i66 %p_load6" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 20 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i66 %p_load" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 21 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%icmp_ln61 = icmp_eq  i7 %n_1, i7 66" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 22 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.87ns)   --->   "%add_ln61 = add i7 %n_1, i7 1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 23 'add' 'add_ln61' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.body.i.split_ifconv.i, void %generic_sincos<64, 24>.exit.exitStub" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 24 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i7 %n_1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 25 'zext' 'zext_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %n_1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:71->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 26 'zext' 'zext_ln71' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (4.60ns)   --->   "%x_s = ashr i66 %p_load6, i66 %zext_ln71" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:71->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 27 'ashr' 'x_s' <Predicate = (!icmp_ln61)> <Delay = 4.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (4.60ns)   --->   "%y_s = ashr i66 %p_load, i66 %zext_ln71" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:72->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 28 'ashr' 'y_s' <Predicate = (!icmp_ln61)> <Delay = 4.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%circ_table_arctan_1289_addr = getelementptr i126 %circ_table_arctan_1289, i64 0, i64 %zext_ln61" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:73->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 29 'getelementptr' 'circ_table_arctan_1289_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%circ_table_arctan_1289_load = load i7 %circ_table_arctan_1289_addr" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:73->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 30 'load' 'circ_table_arctan_1289_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln61 = store i7 %add_ln61, i7 %n" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 31 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_auto.i65P0A, i65 %p_out, i65 %trunc_ln61_1" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 53 'write' 'write_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_auto.i65P0A, i65 %p_out1, i65 %trunc_ln61" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 54 'write' 'write_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln61)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.59>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_load7 = load i66 %empty" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:78->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 32 'load' 'p_load7' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%d = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %p_load7, i32 65" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 33 'bitselect' 'd' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%circ_table_arctan_1289_load = load i7 %circ_table_arctan_1289_addr" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:73->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 34 'load' 'circ_table_arctan_1289_load' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %circ_table_arctan_1289_load, i32 63, i32 125" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:73->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 35 'partselect' 'tmp_s' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.57ns)   --->   "%add_ln76 = add i66 %p_load6, i66 %y_s" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:76->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 36 'add' 'add_ln76' <Predicate = (!icmp_ln61)> <Delay = 3.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (3.57ns)   --->   "%sub_ln77 = sub i66 %p_load, i66 %x_s" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:77->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 37 'sub' 'sub_ln77' <Predicate = (!icmp_ln61)> <Delay = 3.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (3.57ns)   --->   "%sub_ln81 = sub i66 %p_load6, i66 %y_s" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:81->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 38 'sub' 'sub_ln81' <Predicate = (!icmp_ln61)> <Delay = 3.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (3.57ns)   --->   "%add_ln82 = add i66 %x_s, i66 %p_load" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:82->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 39 'add' 'add_ln82' <Predicate = (!icmp_ln61)> <Delay = 3.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.42ns)   --->   "%tx = select i1 %d, i66 %add_ln76, i66 %sub_ln81" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 40 'select' 'tx' <Predicate = (!icmp_ln61)> <Delay = 1.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.42ns)   --->   "%ty = select i1 %d, i66 %sub_ln77, i66 %add_ln82" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 41 'select' 'ty' <Predicate = (!icmp_ln61)> <Delay = 1.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln68 = store i66 %ty, i66 %empty_56" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 42 'store' 'store_ln68' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln68 = store i66 %tx, i66 %empty_55" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 43 'store' 'store_ln68' <Predicate = (!icmp_ln61)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.59>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:62->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 44 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 66, i64 66, i64 66" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 46 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i63 %tmp_s" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:73->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 47 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (3.57ns)   --->   "%add_ln78 = add i66 %zext_ln73, i66 %p_load7" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:78->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 48 'add' 'add_ln78' <Predicate = (d)> <Delay = 3.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (3.57ns)   --->   "%sub_ln83 = sub i66 %p_load7, i66 %zext_ln73" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:83->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 49 'sub' 'sub_ln83' <Predicate = (!d)> <Delay = 3.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.42ns)   --->   "%tz = select i1 %d, i66 %add_ln78, i66 %sub_ln83" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 50 'select' 'tz' <Predicate = true> <Delay = 1.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln68 = store i66 %tz, i66 %empty" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 51 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.body.i.i" [/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102]   --->   Operation 52 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 7 bit ('n', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102) [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln61', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102) of constant 0 on local variable 'n', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102 [11]  (1.588 ns)

 <State 2>: 4.603ns
The critical path consists of the following:
	'load' operation 66 bit ('p_load6', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:61->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102) on local variable 'empty_55' [17]  (0.000 ns)
	'ashr' operation 66 bit ('x_s', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:71->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102) [33]  (4.603 ns)

 <State 3>: 6.592ns
The critical path consists of the following:
	'sub' operation 66 bit ('sub_ln77', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:77->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102) [40]  (3.577 ns)
	'select' operation 66 bit ('ty', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102) [46]  (1.426 ns)
	'store' operation 0 bit ('store_ln68', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102) of variable 'ty', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102 on local variable 'empty_56' [49]  (1.588 ns)

 <State 4>: 6.592ns
The critical path consists of the following:
	'add' operation 66 bit ('add_ln78', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:78->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102) [41]  (3.577 ns)
	'select' operation 66 bit ('tz', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102) [47]  (1.426 ns)
	'store' operation 0 bit ('store_ln68', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102) of variable 'tz', /usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:68->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/hls_cordic_apfixed.h:240->/usr/local/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:1944->/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:102 on local variable 'empty' [51]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
