library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_full_subtractor is
end tb_full_subtractor;

architecture sim of tb_full_subtractor is
    -- Señales para conectar al DUT
    signal A, B, Cin : std_logic;
    signal S, Cout   : std_logic;

    -- Declaración del componente a probar
    component full_subtractor
        Port (
            A, B, Cin : in  std_logic;
            S, Cout   : out std_logic
        );
    end component;

begin
    -- Instancia del DUT (Device Under Test)
    DUT: full_subtractor
        port map (
            A => A,
            B => B,
            Cin => Cin,
            S => S,
            Cout => Cout
        );

    -- Proceso de estímulos
    stim_proc: process
    begin
        -- Caso 1: 0 - 0 sin borrow
        A <= '0'; B <= '0'; Cin <= '0';
        wait for 10 ns;

        -- Caso 2: 0 - 1 sin borrow
        A <= '0'; B <= '1'; Cin <= '0';
        wait for 10 ns;

        -- Caso 3: 1 - 0 sin borrow
        A <= '1'; B <= '0'; Cin <= '0';
        wait for 10 ns;

        -- Caso 4: 1 - 1 sin borrow
        A <= '1'; B <= '1'; Cin <= '0';
        wait for 10 ns;

        -- Caso 5: 0 - 0 con borrow
        A <= '0'; B <= '0'; Cin <= '1';
        wait for 10 ns;

        -- Caso 6: 0 - 1 con borrow
        A <= '0'; B <= '1'; Cin <= '1';
        wait for 10 ns;

        -- Caso 7: 1 - 0 con borrow
        A <= '1'; B <= '0'; Cin <= '1';
        wait for 10 ns;

        -- Caso 8: 1 - 1 con borrow
        A <= '1'; B <= '1'; Cin <= '1';
        wait for 10 ns;

        wait; -- Terminar simulación
    end process;

end sim;
