
*** Running vivado
    with args -log execute.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source execute.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Nov  6 03:19:47 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source execute.tcl -notrace
Command: link_design -top execute -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1651.699 ; gain = 0.000 ; free physical = 2056 ; free virtual = 26030
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'execute' is not ideal for floorplanning, since the cellview 'execute' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.418 ; gain = 0.000 ; free physical = 1992 ; free virtual = 25967
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1721.418 ; gain = 0.000 ; free physical = 1992 ; free virtual = 25967
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1928.066 ; gain = 178.801 ; free physical = 1819 ; free virtual = 25791

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16fc622de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2312.988 ; gain = 384.922 ; free physical = 1530 ; free virtual = 25481

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 16fc622de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 1168 ; free virtual = 25118

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 16fc622de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 1168 ; free virtual = 25118
Phase 1 Initialization | Checksum: 16fc622de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 1168 ; free virtual = 25118

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 16fc622de

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 1168 ; free virtual = 25118

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 16fc622de

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 1168 ; free virtual = 25118
Phase 2 Timer Update And Timing Data Collection | Checksum: 16fc622de

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 1168 ; free virtual = 25118

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 16fc622de

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 1168 ; free virtual = 25118
Retarget | Checksum: 16fc622de
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 16fc622de

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 1168 ; free virtual = 25118
Constant propagation | Checksum: 16fc622de
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 1168 ; free virtual = 25118
Phase 5 Sweep | Checksum: 16fc622de

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2675.910 ; gain = 0.000 ; free physical = 1168 ; free virtual = 25118
Sweep | Checksum: 16fc622de
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 16fc622de

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.926 ; gain = 32.016 ; free physical = 1167 ; free virtual = 25118
BUFG optimization | Checksum: 16fc622de
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 16fc622de

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.926 ; gain = 32.016 ; free physical = 1167 ; free virtual = 25118
Shift Register Optimization | Checksum: 16fc622de
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 16fc622de

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.926 ; gain = 32.016 ; free physical = 1167 ; free virtual = 25118
Post Processing Netlist | Checksum: 16fc622de
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 16fc622de

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.926 ; gain = 32.016 ; free physical = 1167 ; free virtual = 25118

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.926 ; gain = 0.000 ; free physical = 1167 ; free virtual = 25118
Phase 9.2 Verifying Netlist Connectivity | Checksum: 16fc622de

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.926 ; gain = 32.016 ; free physical = 1167 ; free virtual = 25118
Phase 9 Finalization | Checksum: 16fc622de

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2707.926 ; gain = 32.016 ; free physical = 1167 ; free virtual = 25118
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16fc622de

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2707.926 ; gain = 32.016 ; free physical = 1167 ; free virtual = 25118

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16fc622de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.926 ; gain = 0.000 ; free physical = 1167 ; free virtual = 25118

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16fc622de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.926 ; gain = 0.000 ; free physical = 1167 ; free virtual = 25118

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.926 ; gain = 0.000 ; free physical = 1167 ; free virtual = 25118
Ending Netlist Obfuscation Task | Checksum: 16fc622de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.926 ; gain = 0.000 ; free physical = 1167 ; free virtual = 25118
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2707.926 ; gain = 958.660 ; free physical = 1167 ; free virtual = 25118
INFO: [Vivado 12-24828] Executing command : report_drc -file execute_drc_opted.rpt -pb execute_drc_opted.pb -rpx execute_drc_opted.rpx
Command: report_drc -file execute_drc_opted.rpt -pb execute_drc_opted.pb -rpx execute_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Sol/Xilinx/Vivado/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/Sol/Digital-System-Design-II/execute/execute.runs/impl_1/execute_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2739.645 ; gain = 0.000 ; free physical = 1130 ; free virtual = 25059
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/execute/execute.runs/impl_1/execute_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.035 ; gain = 0.000 ; free physical = 1064 ; free virtual = 24993
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16ea8628d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.035 ; gain = 0.000 ; free physical = 1064 ; free virtual = 24993
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.035 ; gain = 0.000 ; free physical = 1064 ; free virtual = 24993

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16ea8628d

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2846.062 ; gain = 56.027 ; free physical = 1063 ; free virtual = 24992

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25b4d44f9

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2846.062 ; gain = 56.027 ; free physical = 1063 ; free virtual = 24992

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25b4d44f9

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2846.062 ; gain = 56.027 ; free physical = 1063 ; free virtual = 24992
Phase 1 Placer Initialization | Checksum: 25b4d44f9

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2846.062 ; gain = 56.027 ; free physical = 1063 ; free virtual = 24992

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 25b4d44f9

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2846.062 ; gain = 56.027 ; free physical = 1063 ; free virtual = 24992

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 25b4d44f9

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2846.062 ; gain = 56.027 ; free physical = 1063 ; free virtual = 24992

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 25b4d44f9

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2846.062 ; gain = 56.027 ; free physical = 1063 ; free virtual = 24992

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b7913606

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1049 ; free virtual = 24977

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1a8158d34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1048 ; free virtual = 24977
Phase 2 Global Placement | Checksum: 1a8158d34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1048 ; free virtual = 24977

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a8158d34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1048 ; free virtual = 24977

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 263150bfe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1048 ; free virtual = 24977

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d9fd5a0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1048 ; free virtual = 24977

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d9fd5a0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1048 ; free virtual = 24977

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2adeeaf1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1047 ; free virtual = 24976

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2adeeaf1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1046 ; free virtual = 24976

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2adeeaf1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1046 ; free virtual = 24976
Phase 3 Detail Placement | Checksum: 2adeeaf1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1046 ; free virtual = 24976

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2adeeaf1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1046 ; free virtual = 24976

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2adeeaf1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1046 ; free virtual = 24976

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2adeeaf1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1046 ; free virtual = 24976
Phase 4.3 Placer Reporting | Checksum: 2adeeaf1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1046 ; free virtual = 24976

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1046 ; free virtual = 24976

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1046 ; free virtual = 24976
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2adeeaf1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1046 ; free virtual = 24976
Ending Placer Task | Checksum: 254b30cf1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2870.074 ; gain = 80.039 ; free physical = 1046 ; free virtual = 24976
44 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file execute_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1034 ; free virtual = 24963
INFO: [Vivado 12-24828] Executing command : report_utilization -file execute_utilization_placed.rpt -pb execute_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file execute_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1028 ; free virtual = 24957
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1030 ; free virtual = 24960
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1038 ; free virtual = 24968
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1038 ; free virtual = 24968
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1042 ; free virtual = 24973
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1042 ; free virtual = 24973
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1042 ; free virtual = 24973
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1042 ; free virtual = 24973
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/execute/execute.runs/impl_1/execute_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1031 ; free virtual = 24961
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1031 ; free virtual = 24961
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1030 ; free virtual = 24961
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1030 ; free virtual = 24961
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1029 ; free virtual = 24960
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1029 ; free virtual = 24960
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1029 ; free virtual = 24960
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2870.074 ; gain = 0.000 ; free physical = 1029 ; free virtual = 24960
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/execute/execute.runs/impl_1/execute_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e60aaa64 ConstDB: 0 ShapeSum: ce270636 RouteDB: a0815c57
WARNING: [Route 35-198] Port "RdDest[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RdDest[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RtDest[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RtDest[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegDst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegDst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RdDest[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RdDest[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RtDest[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RtDest[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RdDest[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RdDest[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RtDest[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RtDest[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RdDest[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RdDest[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RtDest[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RtDest[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RdDest[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RdDest[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RtDest[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RtDest[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUSrc" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUSrc". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUControl[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUControl[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUControl[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUControl[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUControl[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUControl[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ALUControl[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ALUControl[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RegSrcB[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RegSrcB[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "SignImm[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "SignImm[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: bfd6d64 | NumContArr: 70e037ef | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2022f9a8d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2874.027 ; gain = 3.953 ; free physical = 1007 ; free virtual = 24938

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2022f9a8d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2904.027 ; gain = 33.953 ; free physical = 976 ; free virtual = 24907

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2022f9a8d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2904.027 ; gain = 33.953 ; free physical = 976 ; free virtual = 24907
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1067
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1067
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2bd4a6ee6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 953 ; free virtual = 24883

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2bd4a6ee6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 953 ; free virtual = 24883

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 302074d8c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883
Phase 4 Initial Routing | Checksum: 302074d8c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 27ce04730

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883
Phase 5 Rip-up And Reroute | Checksum: 27ce04730

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 27ce04730

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 27ce04730

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883
Phase 7 Post Hold Fix | Checksum: 27ce04730

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.141593 %
  Global Horizontal Routing Utilization  = 0.134045 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 15.3153%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 15.3153%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 27ce04730

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 27ce04730

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b2c99275

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1b2c99275

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883
Total Elapsed time in route_design: 9.09 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 181f9047b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 181f9047b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2922.027 ; gain = 51.953 ; free physical = 952 ; free virtual = 24883
INFO: [Vivado 12-24828] Executing command : report_drc -file execute_drc_routed.rpt -pb execute_drc_routed.pb -rpx execute_drc_routed.rpx
Command: report_drc -file execute_drc_routed.rpt -pb execute_drc_routed.pb -rpx execute_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/Sol/Digital-System-Design-II/execute/execute.runs/impl_1/execute_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file execute_methodology_drc_routed.rpt -pb execute_methodology_drc_routed.pb -rpx execute_methodology_drc_routed.rpx
Command: report_methodology -file execute_methodology_drc_routed.rpt -pb execute_methodology_drc_routed.pb -rpx execute_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/Sol/Digital-System-Design-II/execute/execute.runs/impl_1/execute_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file execute_timing_summary_routed.rpt -pb execute_timing_summary_routed.pb -rpx execute_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file execute_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file execute_route_status.rpt -pb execute_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file execute_bus_skew_routed.rpt -pb execute_bus_skew_routed.pb -rpx execute_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file execute_power_routed.rpt -pb execute_power_summary_routed.pb -rpx execute_power_routed.rpx
Command: report_power -file execute_power_routed.rpt -pb execute_power_summary_routed.pb -rpx execute_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file execute_clock_utilization_routed.rpt
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.340 ; gain = 0.000 ; free physical = 793 ; free virtual = 24724
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3098.340 ; gain = 0.000 ; free physical = 793 ; free virtual = 24724
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.340 ; gain = 0.000 ; free physical = 793 ; free virtual = 24724
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.340 ; gain = 0.000 ; free physical = 792 ; free virtual = 24725
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.340 ; gain = 0.000 ; free physical = 792 ; free virtual = 24725
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3098.340 ; gain = 0.000 ; free physical = 791 ; free virtual = 24724
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3098.340 ; gain = 0.000 ; free physical = 791 ; free virtual = 24724
INFO: [Common 17-1381] The checkpoint '/home/Sol/Digital-System-Design-II/execute/execute.runs/impl_1/execute_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 03:20:12 2025...
