--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml hex_to_sseg_test.twx hex_to_sseg_test.ncd -o
hex_to_sseg_test.twr hex_to_sseg_test.pcf -ucf board.ucf

Design file:              hex_to_sseg_test.ncd
Physical constraint file: hex_to_sseg_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |        11.064(R)|      SLOW  |         4.671(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |        11.151(R)|      SLOW  |         4.722(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |        11.780(R)|      SLOW  |         4.850(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |        11.963(R)|      SLOW  |         5.003(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<0>     |        11.350(R)|      SLOW  |         4.791(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<1>     |        11.038(R)|      SLOW  |         4.818(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<2>     |        12.062(R)|      SLOW  |         4.858(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<3>     |        12.269(R)|      SLOW  |         4.632(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<4>     |        13.187(R)|      SLOW  |         5.242(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<5>     |        13.337(R)|      SLOW  |         5.161(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<6>     |        13.432(R)|      SLOW  |         5.095(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<7>     |        10.018(R)|      SLOW  |         4.390(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.597|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |sseg<0>        |   11.577|
sw<0>          |sseg<1>        |   11.112|
sw<0>          |sseg<2>        |   11.218|
sw<0>          |sseg<3>        |   12.584|
sw<0>          |sseg<4>        |   13.576|
sw<0>          |sseg<5>        |   13.753|
sw<0>          |sseg<6>        |   13.523|
sw<1>          |sseg<0>        |   11.772|
sw<1>          |sseg<1>        |   11.307|
sw<1>          |sseg<2>        |   11.413|
sw<1>          |sseg<3>        |   12.779|
sw<1>          |sseg<4>        |   13.771|
sw<1>          |sseg<5>        |   13.948|
sw<1>          |sseg<6>        |   13.718|
sw<2>          |sseg<0>        |   11.326|
sw<2>          |sseg<1>        |   10.861|
sw<2>          |sseg<2>        |   10.967|
sw<2>          |sseg<3>        |   12.333|
sw<2>          |sseg<4>        |   13.325|
sw<2>          |sseg<5>        |   13.502|
sw<2>          |sseg<6>        |   13.272|
sw<3>          |sseg<0>        |   11.372|
sw<3>          |sseg<1>        |   10.907|
sw<3>          |sseg<2>        |   11.013|
sw<3>          |sseg<3>        |   12.379|
sw<3>          |sseg<4>        |   13.371|
sw<3>          |sseg<5>        |   13.548|
sw<3>          |sseg<6>        |   13.318|
sw<4>          |sseg<0>        |   10.335|
sw<4>          |sseg<1>        |    9.937|
sw<4>          |sseg<2>        |   10.233|
sw<4>          |sseg<3>        |   11.524|
sw<4>          |sseg<4>        |   12.516|
sw<4>          |sseg<5>        |   12.693|
sw<4>          |sseg<6>        |   12.463|
sw<5>          |sseg<0>        |   10.053|
sw<5>          |sseg<1>        |    9.687|
sw<5>          |sseg<2>        |   10.521|
sw<5>          |sseg<3>        |   12.005|
sw<5>          |sseg<4>        |   12.997|
sw<5>          |sseg<5>        |   13.174|
sw<5>          |sseg<6>        |   12.944|
sw<6>          |sseg<0>        |   10.300|
sw<6>          |sseg<1>        |    9.691|
sw<6>          |sseg<2>        |   10.118|
sw<6>          |sseg<3>        |   11.473|
sw<6>          |sseg<4>        |   12.189|
sw<6>          |sseg<5>        |   12.366|
sw<6>          |sseg<6>        |   12.136|
sw<7>          |sseg<0>        |    9.777|
sw<7>          |sseg<1>        |    9.512|
sw<7>          |sseg<2>        |    9.469|
sw<7>          |sseg<3>        |   11.505|
sw<7>          |sseg<4>        |   12.260|
sw<7>          |sseg<5>        |   12.674|
sw<7>          |sseg<6>        |   12.444|
---------------+---------------+---------+


Analysis completed Fri May  3 12:47:25 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



