// Seed: 2230566299
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    input tri1 id_5,
    output wand id_6,
    output uwire id_7,
    output tri0 id_8,
    output supply1 id_9,
    output wor id_10,
    input wor id_11,
    input supply1 id_12,
    input wire id_13,
    input tri1 id_14,
    input uwire id_15
    , id_18,
    input supply1 id_16
);
  wire id_19;
  ;
  assign module_1.id_3 = 0;
  assign id_18[1'b0]   = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd5
) (
    input uwire _id_0,
    input wire id_1,
    output wor id_2,
    input uwire id_3,
    input wor id_4,
    input supply0 id_5
);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_5,
      id_4,
      id_1,
      id_4,
      id_5,
      id_4
  );
  logic [7:0] id_7 = id_7[id_0];
endmodule
