
*** Running vivado
    with args -log mag_comp_2bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mag_comp_2bit.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jul 12 00:50:41 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source mag_comp_2bit.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 515.492 ; gain = 202.840
Command: synth_design -top mag_comp_2bit -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2532
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 972.199 ; gain = 453.711
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w3', assumed default net type 'wire' [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:31]
INFO: [Synth 8-11241] undeclared symbol 'bo', assumed default net type 'wire' [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:38]
INFO: [Synth 8-11241] undeclared symbol 'w4', assumed default net type 'wire' [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:39]
INFO: [Synth 8-11241] undeclared symbol 'w5', assumed default net type 'wire' [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:40]
INFO: [Synth 8-11241] undeclared symbol 'w6', assumed default net type 'wire' [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:43]
INFO: [Synth 8-11241] undeclared symbol 'w7', assumed default net type 'wire' [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:44]
INFO: [Synth 8-11241] undeclared symbol 'w8', assumed default net type 'wire' [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:45]
INFO: [Synth 8-6157] synthesizing module 'mag_comp_2bit' [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mag_comp_2bit' (0#1) [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:22]
WARNING: [Synth 8-3848] Net bo in module/entity mag_comp_2bit does not have driver. [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:38]
WARNING: [Synth 8-3848] Net gt in module/entity mag_comp_2bit does not have driver. [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:24]
WARNING: [Synth 8-7129] Port gt in module mag_comp_2bit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1081.203 ; gain = 562.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1081.203 ; gain = 562.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1081.203 ; gain = 562.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1081.203 ; gain = 562.715
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7k70tfbv676-1 does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port gt in module mag_comp_2bit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1259.664 ; gain = 741.176
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1259.664 ; gain = 741.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1259.664 ; gain = 741.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1259.664 ; gain = 741.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1259.664 ; gain = 741.176
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin le_OBUF with 1st driver pin 'le_OBUF_inst_i_1/O' [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin le_OBUF with 2nd driver pin 'le_OBUF_inst_i_2/O' [C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.srcs/sources_1/new/mag_comp_2bit.v:22]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1259.664 ; gain = 741.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1259.664 ; gain = 741.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1259.664 ; gain = 741.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1259.664 ; gain = 741.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT4  |     1|
|3     |IBUF  |     4|
|4     |OBUF  |     2|
|5     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     9|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1259.664 ; gain = 741.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1259.664 ; gain = 741.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1259.664 ; gain = 741.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1367.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f6e4a82d
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 1367.078 ; gain = 851.586
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1367.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/niran/Documents/Main/Verilog Experiments/magnitude_comparator/magnitude_comparator.runs/synth_1/mag_comp_2bit.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file mag_comp_2bit_utilization_synth.rpt -pb mag_comp_2bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 12 00:51:46 2024...
