{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445962948989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445962948989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 12:22:28 2015 " "Processing started: Tue Oct 27 12:22:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445962948989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445962948989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part6 -c part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445962948989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445962949363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.v 2 2 " "Found 2 design units, including 2 entities, in source file part6.v" { { "Info" "ISGN_ENTITY_NAME" "1 part6 " "Found entity 1: part6" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445962955775 ""} { "Info" "ISGN_ENTITY_NAME" "2 count_6 " "Found entity 2: count_6" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445962955775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445962955775 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part6 " "Elaborating entity \"part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1445962955822 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C part6.v(12) " "Verilog HDL Always Construct warning at part6.v(12): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part6.v(12) " "Verilog HDL Case Statement warning at part6.v(12): incomplete case statement has no default case item" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 part6.v(11) " "Verilog HDL Always Construct warning at part6.v(11): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C part6.v(22) " "Verilog HDL Always Construct warning at part6.v(22): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part6.v(22) " "Verilog HDL Case Statement warning at part6.v(22): incomplete case statement has no default case item" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 part6.v(21) " "Verilog HDL Always Construct warning at part6.v(21): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C part6.v(32) " "Verilog HDL Always Construct warning at part6.v(32): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part6.v(32) " "Verilog HDL Case Statement warning at part6.v(32): incomplete case statement has no default case item" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 part6.v(31) " "Verilog HDL Always Construct warning at part6.v(31): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C part6.v(42) " "Verilog HDL Always Construct warning at part6.v(42): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part6.v(42) " "Verilog HDL Case Statement warning at part6.v(42): incomplete case statement has no default case item" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 part6.v(41) " "Verilog HDL Always Construct warning at part6.v(41): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C part6.v(52) " "Verilog HDL Always Construct warning at part6.v(52): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part6.v(52) " "Verilog HDL Case Statement warning at part6.v(52): incomplete case statement has no default case item" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 52 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 part6.v(51) " "Verilog HDL Always Construct warning at part6.v(51): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C part6.v(62) " "Verilog HDL Always Construct warning at part6.v(62): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part6.v(62) " "Verilog HDL Case Statement warning at part6.v(62): incomplete case statement has no default case item" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 62 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 part6.v(61) " "Verilog HDL Always Construct warning at part6.v(61): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] part6.v(61) " "Inferred latch for \"HEX0\[0\]\" at part6.v(61)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] part6.v(61) " "Inferred latch for \"HEX0\[1\]\" at part6.v(61)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] part6.v(61) " "Inferred latch for \"HEX0\[2\]\" at part6.v(61)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] part6.v(61) " "Inferred latch for \"HEX0\[3\]\" at part6.v(61)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] part6.v(61) " "Inferred latch for \"HEX0\[4\]\" at part6.v(61)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] part6.v(61) " "Inferred latch for \"HEX0\[5\]\" at part6.v(61)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] part6.v(61) " "Inferred latch for \"HEX0\[6\]\" at part6.v(61)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] part6.v(51) " "Inferred latch for \"HEX1\[0\]\" at part6.v(51)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] part6.v(51) " "Inferred latch for \"HEX1\[1\]\" at part6.v(51)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] part6.v(51) " "Inferred latch for \"HEX1\[2\]\" at part6.v(51)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] part6.v(51) " "Inferred latch for \"HEX1\[3\]\" at part6.v(51)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] part6.v(51) " "Inferred latch for \"HEX1\[4\]\" at part6.v(51)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] part6.v(51) " "Inferred latch for \"HEX1\[5\]\" at part6.v(51)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] part6.v(51) " "Inferred latch for \"HEX1\[6\]\" at part6.v(51)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] part6.v(41) " "Inferred latch for \"HEX2\[0\]\" at part6.v(41)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] part6.v(41) " "Inferred latch for \"HEX2\[1\]\" at part6.v(41)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] part6.v(41) " "Inferred latch for \"HEX2\[2\]\" at part6.v(41)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] part6.v(41) " "Inferred latch for \"HEX2\[3\]\" at part6.v(41)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] part6.v(41) " "Inferred latch for \"HEX2\[4\]\" at part6.v(41)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] part6.v(41) " "Inferred latch for \"HEX2\[5\]\" at part6.v(41)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] part6.v(41) " "Inferred latch for \"HEX2\[6\]\" at part6.v(41)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] part6.v(31) " "Inferred latch for \"HEX3\[0\]\" at part6.v(31)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] part6.v(31) " "Inferred latch for \"HEX3\[1\]\" at part6.v(31)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] part6.v(31) " "Inferred latch for \"HEX3\[2\]\" at part6.v(31)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] part6.v(31) " "Inferred latch for \"HEX3\[3\]\" at part6.v(31)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] part6.v(31) " "Inferred latch for \"HEX3\[4\]\" at part6.v(31)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] part6.v(31) " "Inferred latch for \"HEX3\[5\]\" at part6.v(31)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] part6.v(31) " "Inferred latch for \"HEX3\[6\]\" at part6.v(31)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] part6.v(21) " "Inferred latch for \"HEX4\[0\]\" at part6.v(21)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] part6.v(21) " "Inferred latch for \"HEX4\[1\]\" at part6.v(21)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] part6.v(21) " "Inferred latch for \"HEX4\[2\]\" at part6.v(21)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] part6.v(21) " "Inferred latch for \"HEX4\[3\]\" at part6.v(21)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] part6.v(21) " "Inferred latch for \"HEX4\[4\]\" at part6.v(21)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] part6.v(21) " "Inferred latch for \"HEX4\[5\]\" at part6.v(21)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] part6.v(21) " "Inferred latch for \"HEX4\[6\]\" at part6.v(21)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] part6.v(11) " "Inferred latch for \"HEX5\[0\]\" at part6.v(11)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] part6.v(11) " "Inferred latch for \"HEX5\[1\]\" at part6.v(11)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] part6.v(11) " "Inferred latch for \"HEX5\[2\]\" at part6.v(11)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] part6.v(11) " "Inferred latch for \"HEX5\[3\]\" at part6.v(11)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] part6.v(11) " "Inferred latch for \"HEX5\[4\]\" at part6.v(11)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] part6.v(11) " "Inferred latch for \"HEX5\[5\]\" at part6.v(11)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] part6.v(11) " "Inferred latch for \"HEX5\[6\]\" at part6.v(11)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955822 "|part6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_6 count_6:U0 " "Elaborating entity \"count_6\" for hierarchy \"count_6:U0\"" {  } { { "part6.v" "U0" { Text "W:/QuartusII/exercise5/part6/part6.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962955853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 part6.v(84) " "Verilog HDL assignment warning at part6.v(84): truncated value with size 32 to match size of target (5)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445962955853 "|part6|count_6:U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "countfast part6.v(87) " "Verilog HDL Always Construct warning at part6.v(87): variable \"countfast\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445962955853 "|part6|count_6:U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "countfast part6.v(90) " "Verilog HDL Always Construct warning at part6.v(90): variable \"countfast\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445962955853 "|part6|count_6:U0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset part6.v(86) " "Verilog HDL Always Construct warning at part6.v(86): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1445962955853 "|part6|count_6:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 part6.v(101) " "Verilog HDL assignment warning at part6.v(101): truncated value with size 32 to match size of target (5)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445962955853 "|part6|count_6:U0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "countslow part6.v(105) " "Verilog HDL Always Construct warning at part6.v(105): variable \"countslow\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445962955853 "|part6|count_6:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 part6.v(109) " "Verilog HDL assignment warning at part6.v(109): truncated value with size 5 to match size of target (4)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445962955853 "|part6|count_6:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset part6.v(86) " "Inferred latch for \"reset\" at part6.v(86)" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1445962955853 "|part6|count_6:U0"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX0\[5\]\$latch HEX0\[0\]\$latch " "Duplicate LATCH primitive \"HEX0\[5\]\$latch\" merged with LATCH primitive \"HEX0\[0\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX0\[2\]\$latch HEX0\[1\]\$latch " "Duplicate LATCH primitive \"HEX0\[2\]\$latch\" merged with LATCH primitive \"HEX0\[1\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX0\[4\]\$latch HEX0\[3\]\$latch " "Duplicate LATCH primitive \"HEX0\[4\]\$latch\" merged with LATCH primitive \"HEX0\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX0\[6\]\$latch HEX0\[3\]\$latch " "Duplicate LATCH primitive \"HEX0\[6\]\$latch\" merged with LATCH primitive \"HEX0\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX1\[5\]\$latch HEX1\[0\]\$latch " "Duplicate LATCH primitive \"HEX1\[5\]\$latch\" merged with LATCH primitive \"HEX1\[0\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX1\[2\]\$latch HEX1\[1\]\$latch " "Duplicate LATCH primitive \"HEX1\[2\]\$latch\" merged with LATCH primitive \"HEX1\[1\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX1\[6\]\$latch HEX1\[3\]\$latch " "Duplicate LATCH primitive \"HEX1\[6\]\$latch\" merged with LATCH primitive \"HEX1\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX1\[4\]\$latch HEX1\[3\]\$latch " "Duplicate LATCH primitive \"HEX1\[4\]\$latch\" merged with LATCH primitive \"HEX1\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX2\[5\]\$latch HEX2\[0\]\$latch " "Duplicate LATCH primitive \"HEX2\[5\]\$latch\" merged with LATCH primitive \"HEX2\[0\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX2\[2\]\$latch HEX2\[1\]\$latch " "Duplicate LATCH primitive \"HEX2\[2\]\$latch\" merged with LATCH primitive \"HEX2\[1\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX2\[6\]\$latch HEX2\[3\]\$latch " "Duplicate LATCH primitive \"HEX2\[6\]\$latch\" merged with LATCH primitive \"HEX2\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX2\[4\]\$latch HEX2\[3\]\$latch " "Duplicate LATCH primitive \"HEX2\[4\]\$latch\" merged with LATCH primitive \"HEX2\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[5\]\$latch HEX3\[0\]\$latch " "Duplicate LATCH primitive \"HEX3\[5\]\$latch\" merged with LATCH primitive \"HEX3\[0\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[2\]\$latch HEX3\[1\]\$latch " "Duplicate LATCH primitive \"HEX3\[2\]\$latch\" merged with LATCH primitive \"HEX3\[1\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[6\]\$latch HEX3\[3\]\$latch " "Duplicate LATCH primitive \"HEX3\[6\]\$latch\" merged with LATCH primitive \"HEX3\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX3\[4\]\$latch HEX3\[3\]\$latch " "Duplicate LATCH primitive \"HEX3\[4\]\$latch\" merged with LATCH primitive \"HEX3\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[5\]\$latch HEX4\[0\]\$latch " "Duplicate LATCH primitive \"HEX4\[5\]\$latch\" merged with LATCH primitive \"HEX4\[0\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[2\]\$latch HEX4\[1\]\$latch " "Duplicate LATCH primitive \"HEX4\[2\]\$latch\" merged with LATCH primitive \"HEX4\[1\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[6\]\$latch HEX4\[3\]\$latch " "Duplicate LATCH primitive \"HEX4\[6\]\$latch\" merged with LATCH primitive \"HEX4\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX4\[4\]\$latch HEX4\[3\]\$latch " "Duplicate LATCH primitive \"HEX4\[4\]\$latch\" merged with LATCH primitive \"HEX4\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[5\]\$latch HEX5\[0\]\$latch " "Duplicate LATCH primitive \"HEX5\[5\]\$latch\" merged with LATCH primitive \"HEX5\[0\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[2\]\$latch HEX5\[1\]\$latch " "Duplicate LATCH primitive \"HEX5\[2\]\$latch\" merged with LATCH primitive \"HEX5\[1\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[6\]\$latch HEX5\[3\]\$latch " "Duplicate LATCH primitive \"HEX5\[6\]\$latch\" merged with LATCH primitive \"HEX5\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "HEX5\[4\]\$latch HEX5\[3\]\$latch " "Duplicate LATCH primitive \"HEX5\[4\]\$latch\" merged with LATCH primitive \"HEX5\[3\]\$latch\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445962956414 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1445962956414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[0\]\$latch " "Latch HEX0\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[1\]\$latch " "Latch HEX0\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[1\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[1\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX0\[3\]\$latch " "Latch HEX0\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 61 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[0\]\$latch " "Latch HEX1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[1\]\$latch " "Latch HEX1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[1\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[1\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX1\[3\]\$latch " "Latch HEX1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[1\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[1\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[0\]\$latch " "Latch HEX2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[1\]\$latch " "Latch HEX2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX2\[3\]\$latch " "Latch HEX2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 41 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[0\]\$latch " "Latch HEX3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[1\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[1\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[1\]\$latch " "Latch HEX3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX3\[3\]\$latch " "Latch HEX3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[0\]\$latch " "Latch HEX4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[1\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[1\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[1\]\$latch " "Latch HEX4\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX4\[3\]\$latch " "Latch HEX4\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[1\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[1\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[0\]\$latch " "Latch HEX5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[1\]\$latch " "Latch HEX5\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HEX5\[3\]\$latch " "Latch HEX5\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA count_6:U0\|countslow\[2\] " "Ports D and ENA on the latch are fed by the same signal count_6:U0\|countslow\[2\]" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1445962956430 ""}  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 11 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1445962956430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1445962956508 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1445962957070 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445962957070 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "part6.v" "" { Text "W:/QuartusII/exercise5/part6/part6.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445962957179 "|part6|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1445962957179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1445962957179 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1445962957179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1445962957179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1445962957179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "751 " "Peak virtual memory: 751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445962957241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 12:22:37 2015 " "Processing ended: Tue Oct 27 12:22:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445962957241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445962957241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445962957241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445962957241 ""}
