{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7k325tffg900-2",
      "gen_directory": "../../../../project_2020.2.gen/sources_1/bd/ember_fpga",
      "name": "ember_fpga",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "clk_mux_0": "",
      "rram_top_0": ""
    },
    "ports": {
      "rram_busy": {
        "direction": "O"
      },
      "miso": {
        "direction": "O"
      },
      "rst_n_in": {
        "type": "rst",
        "direction": "I"
      },
      "sclk_in": {
        "direction": "I"
      },
      "sc_in": {
        "direction": "I"
      },
      "mosi_in": {
        "direction": "I"
      },
      "mclk_pause_in": {
        "direction": "I"
      },
      "sysclk_p": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "120000000"
          }
        }
      },
      "sw": {
        "direction": "I",
        "left": "2",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "ember_fpga_clk_wiz_0_0",
        "xci_path": "ip/ember_fpga_clk_wiz_0_0/ember_fpga_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "112.035"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "120.000"
          },
          "CLKOUT2_JITTER": {
            "value": "115.831"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "120.663"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "80"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "125.094"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "66.66667"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "CLKOUT5_JITTER": {
            "value": "132.683"
          },
          "CLKOUT5_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT5_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT5_USED": {
            "value": "true"
          },
          "CLKOUT6_JITTER": {
            "value": "154.057"
          },
          "CLKOUT6_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT6_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "CLKOUT6_USED": {
            "value": "true"
          },
          "CLKOUT7_JITTER": {
            "value": "188.586"
          },
          "CLKOUT7_PHASE_ERROR": {
            "value": "87.180"
          },
          "CLKOUT7_REQUESTED_OUT_FREQ": {
            "value": "10"
          },
          "CLKOUT7_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "12.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "12"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "15"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "18"
          },
          "MMCM_CLKOUT4_DIVIDE": {
            "value": "24"
          },
          "MMCM_CLKOUT5_DIVIDE": {
            "value": "48"
          },
          "MMCM_CLKOUT6_DIVIDE": {
            "value": "120"
          },
          "NUM_OUT_CLKS": {
            "value": "7"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "clk_mux_0": {
        "vlnv": "xilinx.com:module_ref:clk_mux:1.0",
        "xci_name": "ember_fpga_clk_mux_0_0",
        "xci_path": "ip/ember_fpga_clk_mux_0_0/ember_fpga_clk_mux_0_0.xci",
        "inst_hier_path": "clk_mux_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk_mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sclk": {
            "direction": "I"
          },
          "clk_1": {
            "direction": "I"
          },
          "clk_2": {
            "direction": "I"
          },
          "clk_3": {
            "direction": "I"
          },
          "clk_4": {
            "direction": "I"
          },
          "clk_5": {
            "direction": "I"
          },
          "clk_6": {
            "direction": "I"
          },
          "clk_7": {
            "direction": "I"
          },
          "clk_sel": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "clk_out": {
            "direction": "O"
          }
        }
      },
      "rram_top_0": {
        "vlnv": "xilinx.com:module_ref:rram_top:1.0",
        "xci_name": "ember_fpga_rram_top_0_0",
        "xci_path": "ip/ember_fpga_rram_top_0_0/ember_fpga_rram_top_0_0.xci",
        "inst_hier_path": "rram_top_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rram_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "mclk_pause": {
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "rram_busy": {
            "direction": "O"
          },
          "sclk": {
            "direction": "I"
          },
          "sc": {
            "direction": "I"
          },
          "mosi": {
            "direction": "I"
          },
          "miso": {
            "direction": "O"
          },
          "aclk": {
            "type": "clk",
            "direction": "O"
          },
          "bl_en": {
            "direction": "O"
          },
          "bleed_en": {
            "direction": "O"
          },
          "bsl_dac_config": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "bsl_dac_en": {
            "direction": "O"
          },
          "clamp_ref": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "di": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "read_dac_config": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "read_dac_en": {
            "direction": "O"
          },
          "read_ref": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "rram_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "sa_clk": {
            "type": "clk",
            "direction": "O"
          },
          "sa_en": {
            "direction": "O"
          },
          "set_rst": {
            "type": "rst",
            "direction": "O"
          },
          "sl_en": {
            "direction": "O"
          },
          "we": {
            "direction": "O"
          },
          "wl_dac_config": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "wl_dac_en": {
            "direction": "O"
          },
          "wl_en": {
            "direction": "O"
          },
          "sa_do": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "sa_rdy": {
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "clk_mux_0_clk_out": {
        "ports": [
          "clk_mux_0/clk_out",
          "rram_top_0/sclk"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk_mux_0/clk_1"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "clk_mux_0/clk_2"
        ]
      },
      "clk_wiz_0_clk_out3": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "clk_mux_0/clk_3"
        ]
      },
      "clk_wiz_0_clk_out4": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "clk_mux_0/clk_4"
        ]
      },
      "clk_wiz_0_clk_out5": {
        "ports": [
          "clk_wiz_0/clk_out5",
          "clk_mux_0/clk_5"
        ]
      },
      "clk_wiz_0_clk_out6": {
        "ports": [
          "clk_wiz_0/clk_out6",
          "clk_mux_0/clk_6"
        ]
      },
      "clk_wiz_0_clk_out7": {
        "ports": [
          "clk_wiz_0/clk_out7",
          "clk_mux_0/clk_7"
        ]
      },
      "mclk_pause_0_1": {
        "ports": [
          "mclk_pause_in",
          "rram_top_0/mclk_pause"
        ]
      },
      "mosi_0_1": {
        "ports": [
          "mosi_in",
          "rram_top_0/mosi"
        ]
      },
      "rram_top_0_miso": {
        "ports": [
          "rram_top_0/miso",
          "miso"
        ]
      },
      "rram_top_0_rram_busy": {
        "ports": [
          "rram_top_0/rram_busy",
          "rram_busy"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n_in",
          "clk_wiz_0/resetn",
          "rram_top_0/rst_n"
        ]
      },
      "sc_0_1": {
        "ports": [
          "sc_in",
          "rram_top_0/sc"
        ]
      },
      "sclk_in_1": {
        "ports": [
          "sclk_in",
          "clk_mux_0/sclk"
        ]
      },
      "sw": {
        "ports": [
          "sw",
          "clk_mux_0/clk_sel"
        ]
      },
      "sysclk_p": {
        "ports": [
          "sysclk_p",
          "clk_wiz_0/clk_in1"
        ]
      }
    }
  }
}