STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Fri Jan 28 02:48:25 2022";
   Source "Minimal STIL for design `async_fifo'";
   History {
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "ABC Tool"  *}
      Ann {*       Collapsed IDDQ Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       5478 *}
      Ann {*   detected_by_simulation         DS      (5478) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD        433 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-redundant         UR       (424) *}
      Ann {* ATPG untestable                  AU        612 *}
      Ann {*   atpg_untestable-not_detected   AN       (612) *}
      Ann {* Not detected                     ND          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              6523 *}
      Ann {* test coverage                            89.95% *}
      Ann {* fault coverage                           83.98% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          20 *}
      Ann {*     #basic_scan patterns                    20 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift_clock refclock shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift_clock refclock shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           1 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   }
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "test_si_1";
      ScanOut "test_so_1";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 153;
      ScanIn "test_si_2";
      ScanOut "test_so_2";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" 
      "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" 
      "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" 
      "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 24;
      ScanIn "test_si_3";
      ScanOut "test_so_3";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" 
      "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" 
      "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
}
UserKeywords ClockStructures;
PatternBurst "TM2_occ_bypass" {
   MacroDefs "TM2_occ_bypass";
   Procedures "TM2_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM2_occ_bypass" {
   PatternBurst "TM2_occ_bypass";
}
ClockStructures {
   PLLStructures "__default_PLL__" {
      Clocks {
         "wclk" Reference;
         "rclk" Reference;
      }
   }
}
Procedures "TM2_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; "wclk"=P; "rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; "wclk"=P; "rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; "wclk"=P; "rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; "wclk"=P; "rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=1; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=0; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM2_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
   "iddq_capture" {
      W "_default_WFT_";
      C { "_po"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; "wclk"=P; "rclk"=P; }
      "forcePI": V { "_pi"=\r39 # ; }
      IddqTestPoint;
      "measurePO measureIDDQ": V { "_po"=\r18 # ; }
   }
}
MacroDefs "TM2_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=1; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=0; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=00110011; "test_si_1"=00110011; "test_si_2"=001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; 
      "test_si_3"=001100110011001100110011; }
   Call "iddq_capture" { 
      "_pi"=10101001111P011110P10001101111000110101; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHH; "test_so_1"=LLHHLLHH; "test_so_2"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHL; 
      "test_so_3"=LLHHLLHHLLHHLLHHLLHHLLHH; "test_si"=10110100; "test_si_1"=10100011; 
      "test_si_2"=001100000101000110100011011111010001000101000100100001010000100100000010011001010011100100011110010001000111000011000100000111110001100100010111111010001; 
      "test_si_3"=100010010001010001111111; }
   Call "iddq_capture" { 
      "_pi"=11100011111P011111P00011110111000110111; "_po"=HHLLHHLLHHLLLHLHLH; }
   "pattern 2": Call "load_unload" { 
      "test_so"=HLHHLHLL; "test_so_1"=HLHLLLHH; "test_so_2"=LLHHLLLLLHLHLLLHHLHLLLHHLHHHHHLHLLLHLLLHLHLLLHLLHLLLLHLHLLLLHLLHLLLLLLHLLHHLLHLHLLHHHLLHLLLHHHHLLHLLLHLLLHHHLLLLHHLLLHLLLLLHHHHHLLLHHLLHLLLHLHHHHHHLHLLLH; 
      "test_so_3"=HLLLHLLHLLLHLHLLLHHHHHHH; "test_si"=11000000; "test_si_1"=11011100; 
      "test_si_2"=110001101110110011011101100000001110110000001000010010101100011011001100100011101110111011101001100111001100111000101000011001001100111001001100011110100; 
      "test_si_3"=011111010111100001001000; }
   Call "iddq_capture" { 
      "_pi"=10011100010P101101P11100010001000110000; "_po"=LLHHHLHHHLHHHHHHHL; }
   "pattern 3": Call "load_unload" { 
      "test_so"=HHLLLLLL; "test_so_1"=HHLHHHLL; "test_so_2"=HHLLLHHLHHHLHHLLHHLHHHLHHLLLLLLLHHHLHHLLLLLLHLLLLHLLHLHLHHLLLHHLHHLLHHLLHLLLHHHLHHHLHHHLHHHLHLLHHLLHHHLLHHLLHHHLLLHLHLLLLHHLLHLLHHLLHHHLLHLLHHLLLHHHHLHLL; 
      "test_so_3"=LHHHHHLHLHHHHLLLLHLLHLLL; "test_si"=00000000; "test_si_1"=00000000; 
      "test_si_2"=010111000000011000010010000000111100001011000011011010111111111111011100011010001100100110100011011110011101111110011000111111111011111110011110010001000; 
      "test_si_3"=111001001010010110110101; }
   Call "iddq_capture" { 
      "_pi"=10000100000P101111P01111100101000110010; "_po"=HLLLLHHHHHHHHLHLLH; }
   "pattern 4": Call "load_unload" { 
      "test_so"=LLLLLLLL; "test_so_1"=LLLLLLLL; "test_so_2"=LHLHHHLLLLLLLHHLLLLHLLHLLLLLLLHHHHLLLLHLHHLLLLHHLHHLHLHHHHHHHHHHHHLHHHLLLHHLHLLLHHLLHLLHHLHLLLHHLHHHHLLHHHLHHHHHHLLHHLLLHHHHHHHHHLHHHHHHHLLHHHHLLHLLLHLLL; 
      "test_so_3"=HHHLLHLLHLHLLHLHHLHHLHLH; "test_si"=10011000; "test_si_1"=11111011; 
      "test_si_2"=110001110011000010000010011000101100100000110100100100111110111111001111111010011010100011000101000011111010110000100001100111111110010100101010011010010; 
      "test_si_3"=001000101001000011111111; }
   Call "iddq_capture" { 
      "_pi"=10000011000P101110P01011101101000110011; "_po"=LHLHLHHHHLLHHHHHHL; }
   "pattern 5": Call "load_unload" { 
      "test_so"=HLLHHLLL; "test_so_1"=HHHHHLHH; "test_so_2"=HHLLLHHHLLHHLLLLHLLLLLHLLHHLLLHLHHLLHLLLLLHHLHLLHLLHLLHHHHHLHHHHHHLLHHHHHHHLHLLHHLHLHLLLHHLLLHLHLLLLHHHHHLHLHHLLLLHLLLLHHLLHHHHHHHHLLHLHLLHLHLHLLHHLHLLHL; 
      "test_so_3"=LLHLLLHLHLLHLLLLHHHHHHHH; "test_si"=01101000; "test_si_1"=01111000; 
      "test_si_2"=111101111110111110110111011100011111101010111110100000011100001011111011011011010110001110101111111111111010110010011010111101111101001111010011001010100; 
      "test_si_3"=011100100101010101000000; }
   Call "iddq_capture" { 
      "_pi"=11110101011P101101P11111010111000110010; "_po"=HLLHHHHHHHHHHLHLHL; }
   "pattern 6": Call "load_unload" { 
      "test_so"=LHHLHLLL; "test_so_1"=LHHHHLLL; "test_so_2"=HHHHLHHHHHHLHHHHHLHHLHHHLHHHLLLHHHHHHLHLHLHHHHHLHLLLLLLHHHLLLLHLHHHHHLHHLHHLHHLHLHHLLLHHHLHLHHHHHHHHHHHHHLHLHHLLHLLHHLHLHHHHLHHHHHLHLLHHHHLHLLHHLLHLHLHLL; 
      "test_so_3"=LHHHLLHLLHLHLHLHLHLLLLLL; "test_si"=00010100; "test_si_1"=00010111; 
      "test_si_2"=100100110110100101010111111111111010110111000110011110000110011110000010010001110101000111111111010100001100001101110000100011010010000111101100100111011; 
      "test_si_3"=100100111110110101000000; }
   Call "iddq_capture" { 
      "_pi"=11010000011P111101P10101110101000110010; "_po"=HLHHHHHHHHHHHLLLHH; }
   "pattern 7": Call "load_unload" { 
      "test_so"=LLLHLHLL; "test_so_1"=LLLHLHHH; "test_so_2"=HLLHLLHHLHHLHLLHLHLHLHHHHHHHHHHHHLHLHHLHHHLLLHHLLHHHHLLLLHHLLHHHHLLLLLHLLHLLLHHHLHLHLLLHHHHHHHHHLHLHLLLLHHLLLLHHLHHHLLLLHLLLHHLHLLHLLLLHHHHLHHLLHLLHHHLHH; 
      "test_so_3"=HLLHLLHHHHHLHHLHLHLLLLLL; "test_si"=11100001; "test_si_1"=00011010; 
      "test_si_2"=101100001010110101010101001100010001000110110101101000110100100011011110101001001011011001100000111111011100010100110110111100101110010100101010100100001; 
      "test_si_3"=000101011111001010110010; }
   Call "iddq_capture" { 
      "_pi"=11101111010P101111P01111101111000110000; "_po"=LLLHLHLHLHLHLHLLHL; }
   "pattern 8": Call "load_unload" { 
      "test_so"=HHHLLLLH; "test_so_1"=LLLHHLHL; "test_so_2"=HLHHLLLLHLHLHHLHLHLHLHLHLLHHLLLHLLLHLLLHHLHHLHLHHLHLLLHHLHLLHLLLHHLHHHHLHLHLLHLLHLHHLHHLLHHLLLLLHHHHHHLHHHLLLHLHLLHHLHHLHHHHLLHLHHHLLHLHLLHLHLHLHLLHLLLLH; 
      "test_so_3"=LLLHLHLHHHHHLLHLHLHHLLHL; "test_si"=00001100; "test_si_1"=10011101; 
      "test_si_2"=011010000100111000111110011001111000011001111101100111001111000110001101000000010011011000010111010000011011011001001001000111010000111110110100100011010; 
      "test_si_3"=010110110110010111001101; }
   Call "iddq_capture" { 
      "_pi"=10011101110P111110P00011101111000110110; "_po"=HLLLHHHHLHLLLLLHLL; }
   "pattern 9": Call "load_unload" { 
      "test_so"=LLLLHHLL; "test_so_1"=HLLHHHLH; "test_so_2"=LHHLHLLLLHLLHHHLLLHHHHHLLHHLLHHHHLLLLHHLLHHHHHLHHLLHHHLLHHHHLLLHHLLLHHLHLLLLLLLHLLHHLHHLLLLHLHHHLHLLLLLHHLHHLHHLLHLLHLLHLLLHHHLHLLLLHHHHHLHHLHLLHLLLHHLHL; 
      "test_so_3"=LHLHHLHHLHHLLHLHHHLLHHLH; "test_si"=00100010; "test_si_1"=00010010; 
      "test_si_2"=010010010010001101110010001100011010001101101111100100010000100111000001001111011100101001101110100010001100111000111110001001111010110101010101100010110; 
      "test_si_3"=111100111101101000101110; }
   Call "iddq_capture" { 
      "_pi"=11101110011P011101P00111101111000110101; "_po"=LLHHLHHLLLHLHLHLLH; }
   "pattern 10": Call "load_unload" { 
      "test_so"=LLHLLLHL; "test_so_1"=LLLHLLHL; "test_so_2"=LHLLHLLHLLHLLLHHLHHHLLHLLLHHLLLHHLHLLLHHLHHLHHHHHLLHLLLHLLLLHLLHHHLLLLLHLLHHHHLHHHLLHLHLLHHLHHHLHLLLHLLLHHLLHHHLLLHHHHHLLLHLLHHHHLHLHHLHLHLHLHLHHLLLHLHHL; 
      "test_so_3"=HHHHLLHHHHLHHLHLLLHLHHHL; "test_si"=11001110; "test_si_1"=01101110; 
      "test_si_2"=000100011110001100011101011001100010101011000001100001010010111111000000000101100101100000011000100100010110010101001101111010010000000010110101000011100; 
      "test_si_3"=111000100011010111000001; }
   Call "iddq_capture" { 
      "_pi"=11101100100P101101P10011001101000110010; "_po"=HLLHHHLHHLLHLHHLLH; }
   "pattern 11": Call "load_unload" { 
      "test_so"=HHLLHHHL; "test_so_1"=LHHLHHHL; "test_so_2"=LLLHLLLHHHHLLLHHLLLHHHLHLHHLLHHLLLHLHLHLHHLLLLLHHLLLLHLHLLHLHHHHHHLLLLLLLLLHLHHLLHLHHLLLLLLHHLLLHLLHLLLHLHHLLHLHLHLLHHLHHHHLHLLHLLLLLLLLHLHHLHLHLLLLHHHLL; 
      "test_so_3"=HHHLLLHLLLHHLHLHHHLLLLLH; "test_si"=01111110; "test_si_1"=11000100; 
      "test_si_2"=010000100100000100010011011000100010001000000110010000111010100100011011110001000001001111111111110111001110101010001000000001010101100001100011100101010; 
      "test_si_3"=100100101100011011111001; }
   Call "iddq_capture" { 
      "_pi"=10001000001P111110P10111011111000110110; "_po"=HLLLHLHHLLLLLLLHLH; }
   "pattern 12": Call "load_unload" { 
      "test_so"=LHHHHHHL; "test_so_1"=HHLLLHLL; "test_so_2"=LHLLLLHLLHLLLLLHLLLHLLHHLHHLLLHLLLHLLLHLLLLLLHHLLHLLLLHHHLHLHLLHLLLHHLHHHHLLLHLLLLLHLLHHHHHHHHHHHHLHHHLLHHHLHLHLHLLLHLLLLLLLLHLHLHLHHLLLLHHLLLHHHLLHLHLHL; 
      "test_so_3"=HLLHLLHLHHLLLHHLHHHHHLLH; "test_si"=01110101; "test_si_1"=10101101; 
      "test_si_2"=101100101010011111001010000011010001110100000011000101111111110111100111100010111100010000111010100000111111001100001011001000100111110000110111111101111; 
      "test_si_3"=011111111011110000100100; }
   Call "iddq_capture" { 
      "_pi"=10100110001P011100P10010110101000110111; "_po"=HLHHLHHHLHLLLLHHHL; }
   "pattern 13": Call "load_unload" { 
      "test_so"=LHHHLHLH; "test_so_1"=HLHLHHLH; "test_so_2"=HLHHLLHLHLHLLHHHHHLLHLHLLLLLHHLHLLLHHHLHLLLLLLHHLLLHLHHHHHHHHHLHHHHLLHHHHLLLHLHHHHLLLHLLLLHHHLHLHLLLLLHHHHHHLLHHLLLLHLHHLLHLLLHLLHHHHHLLLLHHLHHHHHHHLHHHH; 
      "test_so_3"=LHHHHHHHHLHHHHLLLLHLLHLL; "test_si"=00100100; "test_si_1"=11001010; 
      "test_si_2"=111000111100011011001101001001000011110111100111110001000101000010011010100000111010010101111011000011011111001110001011111101000011011101100110100000111; 
      "test_si_3"=110010111000011000011110; }
   Call "iddq_capture" { 
      "_pi"=10001111000P001101P01100011111000110001; "_po"=HLLLHHHLLLLLHLLHHH; }
   "pattern 14": Call "load_unload" { 
      "test_so"=LLHLLHLL; "test_so_1"=HHLLHLHL; "test_so_2"=HHHLLLHHHHLLLHHLHHLLHHLHLLHLLHLLLLHHHHLHHHHLLHHHHHLLLHLLLHLHLLLLHLLHHLHLHLLLLLHHHLHLLHLHLHHHHLHHLLLLHHLHHHHHLLHHHLLLHLHHHHHHLHLLLLHHLHHHLHHLLHHLHLLLLLHHH; 
      "test_so_3"=HHLLHLHHHLLLLHHLLLLHHHHL; "test_si"=11100110; "test_si_1"=01100010; 
      "test_si_2"=010111001010110111110011001011101011000101101011001010000000101110001000111101011110101100111100000001110101101010011110101101011111110000010000110100010; 
      "test_si_3"=000100010000101000111010; }
   Call "iddq_capture" { 
      "_pi"=10101111111P011110P00110100101000110011; "_po"=LLHHLLLLLHLLLHLLLL; }
   "pattern 15": Call "load_unload" { 
      "test_so"=HHHLLHHL; "test_so_1"=LHHLLLHL; "test_so_2"=LHLHHHLLHLHLHHLHHHHHLLHHLLHLHHHLHLHHLLLHLHHLHLHHLLHLHLLLLLLLHLHHHLLLHLLLHHHHLHLHHHHLHLHHLLHHHHLLLLLLLHHHLHLHHLHLHLLHHHHLHLHHLHLHHHHHHHLLLLLHLLLLHHLHLLLHL; 
      "test_so_3"=LLLHLLLHLLLLHLHLLLHHHLHL; "test_si"=00011111; "test_si_1"=10100011; 
      "test_si_2"=111001010010111100110000100100111010101010000111010111111110000010000100100111010110100010001110000100101000010000000011111110111010010110111001000111011; 
      "test_si_3"=110010000010010010010101; }
   Call "iddq_capture" { 
      "_pi"=11111000110P101100P00111011111000110101; "_po"=HLLHLHHLHHHHHLLHHH; }
   "pattern 16": Call "load_unload" { 
      "test_so"=LLLHHHHH; "test_so_1"=HLHLLLHH; "test_so_2"=HHHLLHLHLLHLHHHHLLHHLLLLHLLHLLHHHLHLHLHLHLLLLHHHLHLHHHHHHHHLLLLLHLLLLHLLHLLHHHLHLHHLHLLLHLLLHHHLLLLHLLHLHLLLLHLLLLLLLLHHHHHHHLHHHLHLLHLHHLHHHLLHLLLHHHLHH; 
      "test_so_3"=HHLLHLLLLLHLLHLLHLLHLHLH; "test_si"=10000111; "test_si_1"=00001111; 
      "test_si_2"=100011011010100000011100100000100000011001100111011001010000011100011000001110011110100011101111010111001100100100111110101011111101010101000101000110000; 
      "test_si_3"=011110001011000010011110; }
   Call "iddq_capture" { 
      "_pi"=10110010001P011110P11100110111000110010; "_po"=LLLHLHLHLLHHLHHLHL; }
   "pattern 17": Call "load_unload" { 
      "test_so"=HLLLLHHH; "test_so_1"=LLLLHHHH; "test_so_2"=HLLLHHLHHLHLHLLLLLLHHHLLHLLLLLHLLLLLLHHLLHHLLHHHLHHLLHLHLLLLLHHHLLLHHLLLLLHHHLLHHHHLHLLLHHHLHHHHLHLHHHLLHHLLHLLHLLHHHHHLHLHLHHHHHHLHLHLHLHLLLHLHLLLHHLLLL; 
      "test_so_3"=LHHHHLLLHLHHLLLLHLLHHHHL; "test_si"=10101101; "test_si_1"=10010100; 
      "test_si_2"=001011100110101001111010111000001010100000110000010011110000110001000000110100111010011010100000001100111011010100111100100101101100000110110111111111011; 
      "test_si_3"=110011101111111010010001; }
   Call "iddq_capture" { 
      "_pi"=10100000101P111110P00100100101000110110; "_po"=HLHHHLHLHHHHLHLHLH; }
   "pattern 18": Call "load_unload" { 
      "test_so"=HLHLHHLH; "test_so_1"=HLLHLHLL; "test_so_2"=LLHLHHHLLHHLHLHLLHHHHLHLHHHLLLLLHLHLHLLLLLHHLLLLLHLLHHHHLLLLHHLLLHLLLLLLHHLHLLHHHLHLLHHLHLHLLLLLLLHHLLHHHLHHLHLHLLHHHHLLHLLHLHHLHHLLLLLHHLHHLHHHHHHHHHLHH; 
      "test_so_3"=HHLLHHHLHHHHHHHLHLLHLLLH; "test_si"=01100100; "test_si_1"=10001110; 
      "test_si_2"=111101101100110111101110100001111000110000000110110000110001100111000101000001001011000000011011000111110100111010111110010100100000111000100000101101101; 
      "test_si_3"=001110101101110010001001; }
   Call "iddq_capture" { 
      "_pi"=10010011111P101110P00010100101000110001; "_po"=HLHLHLLHHLLLHLHHHL; }
   "pattern 19": Call "load_unload" { 
      "test_so"=LHHLLHLL; "test_so_1"=HLLLHHHL; "test_so_2"=HHHHLHHLHHLLHHLHHHHLHHHLHLLLLHHHHLLLHHLLLLLLLHHLHHLLLLHHLLLHHLLHHHLLLHLHLLLLLHLLHLHHLLLLLLLHHLHHLLLHHHHHLHLLHHHLHLHHHHHLLHLHLLHLLLLLHHHLLLHLLLLLHLHHLHHLH; 
      "test_so_3"=LLHHHLHLHHLHHHLLHLLLHLLH; "test_si"=10101010; "test_si_1"=00011110; 
      "test_si_2"=010101110100000111000110100011011100011011010100111000000101001111100101010001110100000101100101010011111010011011001001011111100111001110111011010010101; 
      "test_si_3"=110000101001110011001001; }
   Call "iddq_capture" { 
      "_pi"=10101001100P011100P00110010101000110100; "_po"=HLHLHHLHLLHHHHLLLH; }
   "end 19 unload": Call "load_unload" { 
      "test_so"=HLHLHLHL; "test_so_1"=LLLHHHHL; "test_so_2"=LHLHLHHHLHLLLLLHHHLLLHHLHLLLHHLHHHLLLHHLHHLHLHLLHHHLLLLLLHLHLLHHHHHLLHLHLHLLLHHHLHLLLLLHLHHLLHLHLHLLHHHHHLHLLHHLHHLLHLLHLHHHHHHLLHHHLLHHHLHHHLHHLHLLHLHLH; 
      "test_so_3"=HHLLLLHLHLLHHHLLHHLLHLLH; }
}

// Patterns reference 84 V statements, generating 3276 test cycles
