Command: /Users/ryangoff/.espressif/python_env/idf5.5_py3.13_env/bin/python /Users/ryangoff/.espressif/frameworks/esp-idf-v5.5.1/tools/idf_monitor.py -p /dev/cu.usbmodem2101 -b 115200 --toolchain-prefix riscv32-esp-elf- --target esp32p4 --revision 1 --decode-panic backtrace /Users/ryangoff/Herd/Attend/storage/app/templates/esp32_p4_nfc_espidf/build/esp32_p4_nfc_reader.elf /Users/ryangoff/Herd/Attend/storage/app/templates/esp32_p4_nfc_espidf/build/bootloader/bootloader.elf -m '/Users/ryangoff/.espressif/python_env/idf5.5_py3.13_env/bin/python' '/Users/ryangoff/.espressif/frameworks/esp-idf-v5.5.1/tools/idf.py' '-p' '/dev/cu.usbmodem2101'
ESP-ROM:esp32p4-eco2-20240710
Build:Jul 10 2024
rst:0x17 (CHIP_USB_UART_RESET),boot:0x304 (DOWNLOAD(USB/UART0/SPI))
waiting for download
V (498) MSPI Timing: config_idx: 7, good[0m
D (498) MSPI DQS: set to best phase: 0[0m
V (499) MSPI Timing: config_idx: 8, good[0m
D (499) MSPI DQS: set to best phase: 0[0m
V (499) MSPI Timing: config_idx: 8, good[0m
D (499) MSPI DQS: set to best phase: 0[0m
V (500) MSPI Timing: config_idx: 8, good[0m
D (500) MSPI DQS: set to best phase: 0[0m
V (500) MSPI Timing: config_idx: 8, good[0m
D (500) MSPI DQS: set to best phase: 0[0m
V (501) MSPI Timing: config_idx: 8, good[0m
D (501) MSPI DQS: set to best phase: 0[0m
V (501) MSPI Timing: config_idx: 8, good[0m
D (501) MSPI DQS: set to best phase: 0[0m
V (502) MSPI Timing: config_idx: 8, good[0m
D (502) MSPI DQS: set to best phase: 0[0m
V (502) MSPI Timing: config_idx: 8, good[0m
D (502) MSPI DQS: set to best phase: 0[0m
V (503) MSPI Timing: config_idx: 8, good[0m
D (503) MSPI DQS: set to best phase: 0[0m
V (503) MSPI Timing: config_idx: 8, good[0m
D (503) MSPI DQS: set to best phase: 0[0m
V (504) MSPI Timing: config_idx: 8, good[0m
D (504) MSPI DQS: set to best phase: 0[0m
V (504) MSPI Timing: config_idx: 8, good[0m
D (504) MSPI DQS: set to best phase: 0[0m
V (505) MSPI Timing: config_idx: 8, good[0m
D (505) MSPI DQS: set to best phase: 0[0m
V (505) MSPI Timing: config_idx: 8, good[0m
D (505) MSPI DQS: set to best phase: 0[0m
V (506) MSPI Timing: config_idx: 8, good[0m
D (506) MSPI DQS: set to best phase: 0[0m
V (506) MSPI Timing: config_idx: 8, good[0m
D (506) MSPI DQS: set to best phase: 0[0m
V (507) MSPI Timing: config_idx: 8, good[0m
D (507) MSPI DQS: set to best phase: 0[0m
V (507) MSPI Timing: config_idx: 8, good[0m
D (507) MSPI DQS: set to best phase: 0[0m
V (508) MSPI Timing: config_idx: 8, good[0m
D (508) MSPI DQS: set to best phase: 0[0m
V (508) MSPI Timing: config_idx: 8, good[0m
D (508) MSPI DQS: set to best phase: 0[0m
V (509) MSPI Timing: config_idx: 8, good[0m
D (509) MSPI DQS: set to best phase: 0[0m
V (509) MSPI Timing: config_idx: 8, good[0m
D (509) MSPI DQS: set to best phase: 0[0m
V (510) MSPI Timing: config_idx: 8, good[0m
D (510) MSPI DQS: set to best phase: 0[0m
V (510) MSPI Timing: config_idx: 8, good[0m
D (510) MSPI DQS: set to best phase: 0[0m
V (511) MSPI Timing: config_idx: 8, good[0m
D (511) MSPI DQS: set to best phase: 0[0m
V (511) MSPI Timing: config_idx: 8, good[0m
D (511) MSPI DQS: set to best phase: 0[0m
V (512) MSPI Timing: config_idx: 8, good[0m
D (512) MSPI DQS: set to best phase: 0[0m
V (512) MSPI Timing: config_idx: 8, good[0m
D (512) MSPI DQS: set to best phase: 0[0m
V (513) MSPI Timing: config_idx: 8, good[0m
D (513) MSPI DQS: set to best phase: 0[0m
V (513) MSPI Timing: config_idx: 8, good[0m
D (513) MSPI DQS: set to best phase: 0[0m
V (514) MSPI Timing: config_idx: 8, good[0m
D (514) MSPI DQS: set to best phase: 0[0m
V (514) MSPI Timing: config_idx: 8, good[0m
D (514) MSPI DQS: set to best phase: 0[0m
V (515) MSPI Timing: config_idx: 8, good[0m
D (515) MSPI DQS: set to best phase: 0[0m
V (515) MSPI Timing: config_idx: 8, good[0m
D (515) MSPI DQS: set to best phase: 0[0m
V (516) MSPI Timing: config_idx: 8, good[0m
D (516) MSPI DQS: set to best phase: 0[0m
V (516) MSPI Timing: config_idx: 8, good[0m
D (516) MSPI DQS: set to best phase: 0[0m
V (517) MSPI Timing: config_idx: 8, good[0m
D (517) MSPI DQS: set to best phase: 0[0m
V (517) MSPI Timing: config_idx: 8, good[0m
D (517) MSPI DQS: set to best phase: 0[0m
V (518) MSPI Timing: config_idx: 8, good[0m
D (518) MSPI DQS: set to best phase: 0[0m
V (518) MSPI Timing: config_idx: 8, good[0m
D (518) MSPI DQS: set to best phase: 0[0m
V (519) MSPI Timing: config_idx: 8, good[0m
D (519) MSPI DQS: set to best phase: 0[0m
V (519) MSPI Timing: config_idx: 8, good[0m
D (519) MSPI DQS: set to best phase: 0[0m
V (520) MSPI Timing: config_idx: 8, good[0m
D (520) MSPI DQS: set to best phase: 0[0m
V (520) MSPI Timing: config_idx: 8, good[0m
D (520) MSPI DQS: set to best phase: 0[0m
V (521) MSPI Timing: config_idx: 8, good[0m
D (521) MSPI DQS: set to best phase: 0[0m
V (521) MSPI Timing: config_idx: 8, good[0m
D (521) MSPI DQS: set to best phase: 0[0m
V (522) MSPI Timing: config_idx: 8, good[0m
D (522) MSPI DQS: set to best phase: 0[0m
V (522) MSPI Timing: config_idx: 8, good[0m
D (522) MSPI DQS: set to best phase: 0[0m
V (523) MSPI Timing: config_idx: 8, good[0m
D (523) MSPI DQS: set to best phase: 0[0m
V (523) MSPI Timing: config_idx: 8, good[0m
D (523) MSPI DQS: set to best phase: 0[0m
V (524) MSPI Timing: config_idx: 8, good[0m
D (524) MSPI DQS: set to best phase: 0[0m
V (524) MSPI Timing: config_idx: 8, good[0m
D (524) MSPI DQS: set to best phase: 0[0m
V (525) MSPI Timing: config_idx: 8, good[0m
D (525) MSPI DQS: set to best phase: 0[0m
V (525) MSPI Timing: config_idx: 8, good[0m
D (525) MSPI DQS: set to best phase: 0[0m
V (526) MSPI Timing: config_idx: 8, good[0m
D (526) MSPI DQS: set to best phase: 0[0m
V (526) MSPI Timing: config_idx: 8, good[0m
D (526) MSPI DQS: set to best phase: 0[0m
V (527) MSPI Timing: config_idx: 8, good[0m
D (527) MSPI DQS: set to best phase: 0[0m
V (527) MSPI Timing: config_idx: 8, good[0m
D (527) MSPI DQS: set to best phase: 0[0m
V (528) MSPI Timing: config_idx: 8, good[0m
D (528) MSPI DQS: set to best phase: 0[0m
V (528) MSPI Timing: config_idx: 8, good[0m
D (528) MSPI DQS: set to best phase: 0[0m
V (529) MSPI Timing: config_idx: 8, good[0m
D (529) MSPI DQS: set to best phase: 0[0m
V (529) MSPI Timing: config_idx: 8, good[0m
D (529) MSPI DQS: set to best phase: 0[0m
V (529) MSPI Timing: config_idx: 8, good[0m
D (530) MSPI DQS: set to best phase: 0[0m
V (530) MSPI Timing: config_idx: 8, good[0m
D (530) MSPI DQS: set to best phase: 0[0m
V (530) MSPI Timing: config_idx: 8, good[0m
D (531) MSPI DQS: set to best phase: 0[0m
V (531) MSPI Timing: config_idx: 8, good[0m
D (531) MSPI DQS: set to best phase: 0[0m
V (531) MSPI Timing: config_idx: 8, good[0m
D (532) MSPI DQS: set to best phase: 0[0m
V (532) MSPI Timing: config_idx: 8, good[0m
D (532) MSPI DQS: set to best phase: 0[0m
V (532) MSPI Timing: config_idx: 8, good[0m
D (532) MSPI DQS: set to best phase: 0[0m
V (533) MSPI Timing: config_idx: 8, good[0m
D (533) MSPI DQS: set to best phase: 0[0m
V (533) MSPI Timing: config_idx: 8, good[0m
D (533) MSPI DQS: set to best phase: 0[0m
V (534) MSPI Timing: config_idx: 8, good[0m
D (534) MSPI DQS: set to best phase: 0[0m
V (534) MSPI Timing: config_idx: 8, good[0m
D (534) MSPI DQS: set to best phase: 0[0m
V (535) MSPI Timing: config_idx: 8, good[0m
D (535) MSPI DQS: set to best phase: 0[0m
V (535) MSPI Timing: config_idx: 8, good[0m
D (535) MSPI DQS: set to best phase: 0[0m
V (536) MSPI Timing: config_idx: 8, good[0m
D (536) MSPI DQS: set to best phase: 0[0m
V (536) MSPI Timing: config_idx: 8, good[0m
D (536) MSPI DQS: set to best phase: 0[0m
V (537) MSPI Timing: config_idx: 8, good[0m
D (537) MSPI DQS: set to best phase: 0[0m
V (537) MSPI Timing: config_idx: 8, good[0m
D (537) MSPI DQS: set to best phase: 0[0m
V (538) MSPI Timing: config_idx: 8, good[0m
D (538) MSPI DQS: set to best phase: 0[0m
V (538) MSPI Timing: config_idx: 8, good[0m
D (538) MSPI DQS: set to best phase: 0[0m
V (539) MSPI Timing: config_idx: 8, good[0m
D (539) MSPI DQS: set to best phase: 0[0m
V (539) MSPI Timing: config_idx: 8, good[0m
D (539) MSPI DQS: set to best phase: 0[0m
V (540) MSPI Timing: config_idx: 8, good[0m
D (540) MSPI DQS: set to best phase: 0[0m
V (540) MSPI Timing: config_idx: 8, good[0m
D (540) MSPI DQS: set to best phase: 0[0m
V (541) MSPI Timing: config_idx: 8, good[0m
D (541) MSPI DQS: set to best phase: 0[0m
V (541) MSPI Timing: config_idx: 8, good[0m
D (541) MSPI DQS: set to best phase: 0[0m
V (542) MSPI Timing: config_idx: 8, good[0m
D (542) MSPI DQS: set to best phase: 0[0m
V (542) MSPI Timing: config_idx: 8, good[0m
D (542) MSPI DQS: set to best phase: 0[0m
V (543) MSPI Timing: config_idx: 8, good[0m
D (543) MSPI DQS: set to best phase: 0[0m
V (543) MSPI Timing: config_idx: 8, good[0m
D (543) MSPI DQS: set to best phase: 0[0m
V (544) MSPI Timing: config_idx: 8, good[0m
D (544) MSPI DQS: set to best phase: 0[0m
V (544) MSPI Timing: config_idx: 8, good[0m
D (544) MSPI DQS: set to best phase: 0[0m
V (545) MSPI Timing: config_idx: 8, good[0m
D (545) MSPI DQS: set to best phase: 0[0m
V (545) MSPI Timing: config_idx: 8, good[0m
D (545) MSPI DQS: set to best phase: 0[0m
V (546) MSPI Timing: config_idx: 8, good[0m
D (546) MSPI DQS: set to best phase: 0[0m
V (546) MSPI Timing: config_idx: 8, good[0m
D (546) MSPI DQS: set to best phase: 0[0m
V (547) MSPI Timing: config_idx: 8, good[0m
D (547) MSPI DQS: set to best phase: 0[0m
V (547) MSPI Timing: config_idx: 8, good[0m
D (547) MSPI DQS: set to best phase: 0[0m
V (548) MSPI Timing: config_idx: 8, good[0m
D (548) MSPI DQS: set to best phase: 0[0m
V (548) MSPI Timing: config_idx: 9, good[0m
D (548) MSPI DQS: set to best phase: 0[0m
V (549) MSPI Timing: config_idx: 9, good[0m
D (549) MSPI DQS: set to best phase: 0[0m
V (549) MSPI Timing: config_idx: 9, good[0m
D (549) MSPI DQS: set to best phase: 0[0m
V (550) MSPI Timing: config_idx: 9, good[0m
D (550) MSPI DQS: set to best phase: 0[0m
V (550) MSPI Timing: config_idx: 9, good[0m
D (550) MSPI DQS: set to best phase: 0[0m
V (551) MSPI Timing: config_idx: 9, good[0m
D (551) MSPI DQS: set to best phase: 0[0m
V (551) MSPI Timing: config_idx: 9, good[0m
D (551) MSPI DQS: set to best phase: 0[0m
V (552) MSPI Timing: config_idx: 9, good[0m
D (552) MSPI DQS: set to best phase: 0[0m
V (552) MSPI Timing: config_idx: 9, good[0m
D (552) MSPI DQS: set to best phase: 0[0m
V (553) MSPI Timing: config_idx: 9, good[0m
D (553) MSPI DQS: set to best phase: 0[0m
V (553) MSPI Timing: config_idx: 9, good[0m
D (553) MSPI DQS: set to best phase: 0[0m
V (554) MSPI Timing: config_idx: 9, good[0m
D (554) MSPI DQS: set to best phase: 0[0m
V (554) MSPI Timing: config_idx: 9, good[0m
D (554) MSPI DQS: set to best phase: 0[0m
V (555) MSPI Timing: config_idx: 9, good[0m
D (555) MSPI DQS: set to best phase: 0[0m
V (555) MSPI Timing: config_idx: 9, good[0m
D (555) MSPI DQS: set to best phase: 0[0m
V (556) MSPI Timing: config_idx: 9, good[0m
D (556) MSPI DQS: set to best phase: 0[0m
V (556) MSPI Timing: config_idx: 9, good[0m
D (556) MSPI DQS: set to best phase: 0[0m
V (557) MSPI Timing: config_idx: 9, good[0m
D (557) MSPI DQS: set to best phase: 0[0m
V (557) MSPI Timing: config_idx: 9, good[0m
D (557) MSPI DQS: set to best phase: 0[0m
V (558) MSPI Timing: config_idx: 9, good[0m
D (558) MSPI DQS: set to best phase: 0[0m
V (558) MSPI Timing: config_idx: 9, good[0m
D (558) MSPI DQS: set to best phase: 0[0m
V (559) MSPI Timing: config_idx: 9, good[0m
D (559) MSPI DQS: set to best phase: 0[0m
V (559) MSPI Timing: config_idx: 9, good[0m
D (559) MSPI DQS: set to best phase: 0[0m
V (560) MSPI Timing: config_idx: 9, good[0m
D (560) MSPI DQS: set to best phase: 0[0m
V (560) MSPI Timing: config_idx: 9, good[0m
D (560) MSPI DQS: set to best phase: 0[0m
V (561) MSPI Timing: config_idx: 9, good[0m
D (561) MSPI DQS: set to best phase: 0[0m
V (561) MSPI Timing: config_idx: 9, good[0m
D (561) MSPI DQS: set to best phase: 0[0m
V (562) MSPI Timing: config_idx: 9, good[0m
D (562) MSPI DQS: set to best phase: 0[0m
V (562) MSPI Timing: config_idx: 9, good[0m
D (562) MSPI DQS: set to best phase: 0[0m
V (563) MSPI Timing: config_idx: 9, good[0m
D (563) MSPI DQS: set to best phase: 0[0m
V (563) MSPI Timing: config_idx: 9, good[0m
D (563) MSPI DQS: set to best phase: 0[0m
V (564) MSPI Timing: config_idx: 9, good[0m
D (564) MSPI DQS: set to best phase: 0[0m
V (564) MSPI Timing: config_idx: 9, good[0m
D (564) MSPI DQS: set to best phase: 0[0m
V (565) MSPI Timing: config_idx: 9, good[0m
D (565) MSPI DQS: set to best phase: 0[0m
V (565) MSPI Timing: config_idx: 9, good[0m
D (565) MSPI DQS: set to best phase: 0[0m
V (566) MSPI Timing: config_idx: 9, good[0m
D (566) MSPI DQS: set to best phase: 0[0m
V (566) MSPI Timing: config_idx: 9, good[0m
D (566) MSPI DQS: set to best phase: 0[0m
V (566) MSPI Timing: config_idx: 9, good[0m
D (567) MSPI DQS: set to best phase: 0[0m
V (567) MSPI Timing: config_idx: 9, good[0m
D (567) MSPI DQS: set to best phase: 0[0m
V (567) MSPI Timing: config_idx: 9, good[0m
D (568) MSPI DQS: set to best phase: 0[0m
V (568) MSPI Timing: config_idx: 9, good[0m
D (568) MSPI DQS: set to best phase: 0[0m
V (568) MSPI Timing: config_idx: 9, good[0m
D (569) MSPI DQS: set to best phase: 0[0m
V (569) MSPI Timing: config_idx: 9, good[0m
D (569) MSPI DQS: set to best phase: 0[0m
V (569) MSPI Timing: config_idx: 9, good[0m
D (569) MSPI DQS: set to best phase: 0[0m
V (570) MSPI Timing: config_idx: 9, good[0m
D (570) MSPI DQS: set to best phase: 0[0m
V (570) MSPI Timing: config_idx: 9, good[0m
D (570) MSPI DQS: set to best phase: 0[0m
V (571) MSPI Timing: config_idx: 9, good[0m
D (571) MSPI DQS: set to best phase: 0[0m
V (571) MSPI Timing: config_idx: 9, good[0m
D (571) MSPI DQS: set to best phase: 0[0m
V (572) MSPI Timing: config_idx: 9, good[0m
D (572) MSPI DQS: set to best phase: 0[0m
V (572) MSPI Timing: config_idx: 9, good[0m
D (572) MSPI DQS: set to best phase: 0[0m
V (573) MSPI Timing: config_idx: 9, good[0m
D (573) MSPI DQS: set to best phase: 0[0m
V (573) MSPI Timing: config_idx: 9, good[0m
D (573) MSPI DQS: set to best phase: 0[0m
V (574) MSPI Timing: config_idx: 9, good[0m
D (574) MSPI DQS: set to best phase: 0[0m
V (574) MSPI Timing: config_idx: 9, good[0m
D (574) MSPI DQS: set to best phase: 0[0m
V (575) MSPI Timing: config_idx: 9, good[0m
D (575) MSPI DQS: set to best phase: 0[0m
V (575) MSPI Timing: config_idx: 9, good[0m
D (575) MSPI DQS: set to best phase: 0[0m
V (576) MSPI Timing: config_idx: 9, good[0m
D (576) MSPI DQS: set to best phase: 0[0m
V (576) MSPI Timing: config_idx: 9, good[0m
D (576) MSPI DQS: set to best phase: 0[0m
V (577) MSPI Timing: config_idx: 9, good[0m
D (577) MSPI DQS: set to best phase: 0[0m
V (577) MSPI Timing: config_idx: 9, good[0m
D (577) MSPI DQS: set to best phase: 0[0m
V (578) MSPI Timing: config_idx: 9, good[0m
D (578) MSPI DQS: set to best phase: 0[0m
V (578) MSPI Timing: config_idx: 9, good[0m
D (578) MSPI DQS: set to best phase: 0[0m
V (579) MSPI Timing: config_idx: 9, good[0m
D (579) MSPI DQS: set to best phase: 0[0m
V (579) MSPI Timing: config_idx: 9, good[0m
D (579) MSPI DQS: set to best phase: 0[0m
V (580) MSPI Timing: config_idx: 9, good[0m
D (580) MSPI DQS: set to best phase: 0[0m
V (580) MSPI Timing: config_idx: 9, good[0m
D (580) MSPI DQS: set to best phase: 0[0m
V (581) MSPI Timing: config_idx: 9, good[0m
D (581) MSPI DQS: set to best phase: 0[0m
V (581) MSPI Timing: config_idx: 9, good[0m
D (581) MSPI DQS: set to best phase: 0[0m
V (582) MSPI Timing: config_idx: 9, good[0m
D (582) MSPI DQS: set to best phase: 0[0m
V (582) MSPI Timing: config_idx: 9, good[0m
D (582) MSPI DQS: set to best phase: 0[0m
V (583) MSPI Timing: config_idx: 9, good[0m
D (583) MSPI DQS: set to best phase: 0[0m
V (583) MSPI Timing: config_idx: 9, good[0m
D (583) MSPI DQS: set to best phase: 0[0m
V (584) MSPI Timing: config_idx: 9, good[0m
D (584) MSPI DQS: set to best phase: 0[0m
V (584) MSPI Timing: config_idx: 9, good[0m
D (584) MSPI DQS: set to best phase: 0[0m
V (585) MSPI Timing: config_idx: 9, good[0m
D (585) MSPI DQS: set to best phase: 0[0m
V (585) MSPI Timing: config_idx: 9, good[0m
D (585) MSPI DQS: set to best phase: 0[0m
V (586) MSPI Timing: config_idx: 9, good[0m
D (586) MSPI DQS: set to best phase: 0[0m
V (586) MSPI Timing: config_idx: 9, good[0m
D (586) MSPI DQS: set to best phase: 0[0m
V (587) MSPI Timing: config_idx: 9, good[0m
D (587) MSPI DQS: set to best phase: 0[0m
V (587) MSPI Timing: config_idx: 9, good[0m
D (587) MSPI DQS: set to best phase: 0[0m
V (588) MSPI Timing: config_idx: 9, good[0m
D (588) MSPI DQS: set to best phase: 0[0m
V (588) MSPI Timing: config_idx: 9, good[0m
D (588) MSPI DQS: set to best phase: 0[0m
V (589) MSPI Timing: config_idx: 9, good[0m
D (589) MSPI DQS: set to best phase: 0[0m
V (589) MSPI Timing: config_idx: 9, good[0m
D (589) MSPI DQS: set to best phase: 0[0m
V (590) MSPI Timing: config_idx: 9, good[0m
D (590) MSPI DQS: set to best phase: 0[0m
V (590) MSPI Timing: config_idx: 9, good[0m
D (590) MSPI DQS: set to best phase: 0[0m
V (591) MSPI Timing: config_idx: 9, good[0m
D (591) MSPI DQS: set to best phase: 0[0m
V (591) MSPI Timing: config_idx: 9, good[0m
D (591) MSPI DQS: set to best phase: 0[0m
V (592) MSPI Timing: config_idx: 9, good[0m
D (592) MSPI DQS: set to best phase: 0[0m
V (592) MSPI Timing: config_idx: 9, good[0m
D (592) MSPI DQS: set to best phase: 0[0m
V (593) MSPI Timing: config_idx: 9, good[0m
D (593) MSPI DQS: set to best phase: 0[0m
V (593) MSPI Timing: config_idx: 9, good[0m
D (593) MSPI DQS: set to best phase: 0[0m
V (594) MSPI Timing: config_idx: 9, good[0m
D (594) MSPI DQS: set to best phase: 0[0m
V (594) MSPI Timing: config_idx: 9, good[0m
D (594) MSPI DQS: set to best phase: 0[0m
V (595) MSPI Timing: config_idx: 9, good[0m
D (595) MSPI DQS: set to best phase: 0[0m
V (595) MSPI Timing: config_idx: 9, good[0m
D (595) MSPI DQS: set to best phase: 0[0m
V (596) MSPI Timing: config_idx: 9, good[0m
D (596) MSPI DQS: set to best phase: 0[0m
V (596) MSPI Timing: config_idx: 9, good[0m
D (596) MSPI DQS: set to best phase: 0[0m
V (597) MSPI Timing: config_idx: 9, good[0m
D (597) MSPI DQS: set to best phase: 0[0m
V (597) MSPI Timing: config_idx: 9, good[0m
D (597) MSPI DQS: set to best phase: 0[0m
V (598) MSPI Timing: config_idx: 10, good[0m
D (598) MSPI DQS: set to best phase: 0[0m
V (598) MSPI Timing: config_idx: 10, good[0m
D (598) MSPI DQS: set to best phase: 0[0m
V (599) MSPI Timing: config_idx: 10, good[0m
D (599) MSPI DQS: set to best phase: 0[0m
V (599) MSPI Timing: config_idx: 10, good[0m
D (599) MSPI DQS: set to best phase: 0[0m
V (600) MSPI Timing: config_idx: 10, good[0m
D (600) MSPI DQS: set to best phase: 0[0m
V (600) MSPI Timing: config_idx: 10, good[0m
D (600) MSPI DQS: set to best phase: 0[0m
V (601) MSPI Timing: config_idx: 10, good[0m
D (601) MSPI DQS: set to best phase: 0[0m
V (601) MSPI Timing: config_idx: 10, good[0m
D (601) MSPI DQS: set to best phase: 0[0m
V (602) MSPI Timing: config_idx: 10, good[0m
D (602) MSPI DQS: set to best phase: 0[0m
V (602) MSPI Timing: config_idx: 10, good[0m
D (602) MSPI DQS: set to best phase: 0[0m
V (603) MSPI Timing: config_idx: 10, good[0m
D (603) MSPI DQS: set to best phase: 0[0m
V (603) MSPI Timing: config_idx: 10, good[0m
D (603) MSPI DQS: set to best phase: 0[0m
V (604) MSPI Timing: config_idx: 10, good[0m
D (604) MSPI DQS: set to best phase: 0[0m
V (604) MSPI Timing: config_idx: 10, good[0m
D (604) MSPI DQS: set to best phase: 0[0m
V (605) MSPI Timing: config_idx: 10, good[0m
D (605) MSPI DQS: set to best phase: 0[0m
V (605) MSPI Timing: config_idx: 10, good[0m
D (605) MSPI DQS: set to best phase: 0[0m
V (606) MSPI Timing: config_idx: 10, good[0m
D (606) MSPI DQS: set to best phase: 0[0m
V (606) MSPI Timing: config_idx: 10, good[0m
D (606) MSPI DQS: set to best phase: 0[0m
V (607) MSPI Timing: config_idx: 10, good[0m
D (607) MSPI DQS: set to best phase: 0[0m
V (607) MSPI Timing: config_idx: 10, good[0m
D (607) MSPI DQS: set to best phase: 0[0m
V (608) MSPI Timing: config_idx: 10, good[0m
D (608) MSPI DQS: set to best phase: 0[0m
V (608) MSPI Timing: config_idx: 10, good[0m
D (608) MSPI DQS: set to best phase: 0[0m
V (609) MSPI Timing: config_idx: 10, good[0m
D (609) MSPI DQS: set to best phase: 0[0m
V (609) MSPI Timing: config_idx: 10, good[0m
D (609) MSPI DQS: set to best phase: 0[0m
V (610) MSPI Timing: config_idx: 10, good[0m
D (610) MSPI DQS: set to best phase: 0[0m
V (610) MSPI Timing: config_idx: 10, good[0m
D (610) MSPI DQS: set to best phase: 0[0m
V (611) MSPI Timing: config_idx: 10, good[0m
D (611) MSPI DQS: set to best phase: 0[0m
V (611) MSPI Timing: config_idx: 10, good[0m
D (611) MSPI DQS: set to best phase: 0[0m
V (612) MSPI Timing: config_idx: 10, good[0m
D (612) MSPI DQS: set to best phase: 0[0m
V (612) MSPI Timing: config_idx: 10, good[0m
D (612) MSPI DQS: set to best phase: 0[0m
V (613) MSPI Timing: config_idx: 10, good[0m
D (613) MSPI DQS: set to best phase: 0[0m
V (613) MSPI Timing: config_idx: 10, good[0m
D (613) MSPI DQS: set to best phase: 0[0m
V (614) MSPI Timing: config_idx: 10, good[0m
D (614) MSPI DQS: set to best phase: 0[0m
V (614) MSPI Timing: config_idx: 10, good[0m
D (614) MSPI DQS: set to best phase: 0[0m
V (615) MSPI Timing: config_idx: 10, good[0m
D (615) MSPI DQS: set to best phase: 0[0m
V (615) MSPI Timing: config_idx: 10, good[0m
D (615) MSPI DQS: set to best phase: 0[0m
V (616) MSPI Timing: config_idx: 10, good[0m
D (616) MSPI DQS: set to best phase: 0[0m
V (616) MSPI Timing: config_idx: 10, good[0m
D (616) MSPI DQS: set to best phase: 0[0m
V (617) MSPI Timing: config_idx: 10, good[0m
D (617) MSPI DQS: set to best phase: 0[0m
V (617) MSPI Timing: config_idx: 10, good[0m
D (617) MSPI DQS: set to best phase: 0[0m
V (618) MSPI Timing: config_idx: 10, good[0m
D (618) MSPI DQS: set to best phase: 0[0m
V (618) MSPI Timing: config_idx: 10, good[0m
D (618) MSPI DQS: set to best phase: 0[0m
V (619) MSPI Timing: config_idx: 10, good[0m
D (619) MSPI DQS: set to best phase: 0[0m
V (619) MSPI Timing: config_idx: 10, good[0m
D (619) MSPI DQS: set to best phase: 0[0m
V (620) MSPI Timing: config_idx: 10, good[0m
D (620) MSPI DQS: set to best phase: 0[0m
V (620) MSPI Timing: config_idx: 10, good[0m
D (620) MSPI DQS: set to best phase: 0[0m
V (621) MSPI Timing: config_idx: 10, good[0m
D (621) MSPI DQS: set to best phase: 0[0m
V (621) MSPI Timing: config_idx: 10, good[0m
D (621) MSPI DQS: set to best phase: 0[0m
V (622) MSPI Timing: config_idx: 10, good[0m
D (622) MSPI DQS: set to best phase: 0[0m
V (622) MSPI Timing: config_idx: 10, good[0m
D (622) MSPI DQS: set to best phase: 0[0m
V (623) MSPI Timing: config_idx: 10, good[0m
D (623) MSPI DQS: set to best phase: 0[0m
V (623) MSPI Timing: config_idx: 10, good[0m
D (623) MSPI DQS: set to best phase: 0[0m
V (624) MSPI Timing: config_idx: 10, good[0m
D (624) MSPI DQS: set to best phase: 0[0m
V (624) MSPI Timing: config_idx: 10, good[0m
D (624) MSPI DQS: set to best phase: 0[0m
V (625) MSPI Timing: config_idx: 10, good[0m
D (625) MSPI DQS: set to best phase: 0[0m
V (625) MSPI Timing: config_idx: 10, good[0m
D (625) MSPI DQS: set to best phase: 0[0m
V (626) MSPI Timing: config_idx: 10, good[0m
D (626) MSPI DQS: set to best phase: 0[0m
V (626) MSPI Timing: config_idx: 10, good[0m
D (626) MSPI DQS: set to best phase: 0[0m
V (627) MSPI Timing: config_idx: 10, good[0m
D (627) MSPI DQS: set to best phase: 0[0m
V (627) MSPI Timing: config_idx: 10, good[0m
D (627) MSPI DQS: set to best phase: 0[0m
V (628) MSPI Timing: config_idx: 10, good[0m
D (628) MSPI DQS: set to best phase: 0[0m
V (628) MSPI Timing: config_idx: 10, good[0m
D (628) MSPI DQS: set to best phase: 0[0m
V (629) MSPI Timing: config_idx: 10, good[0m
D (629) MSPI DQS: set to best phase: 0[0m
V (629) MSPI Timing: config_idx: 10, good[0m
D (629) MSPI DQS: set to best phase: 0[0m
V (630) MSPI Timing: config_idx: 10, good[0m
D (630) MSPI DQS: set to best phase: 0[0m
V (630) MSPI Timing: config_idx: 10, good[0m
D (630) MSPI DQS: set to best phase: 0[0m
V (631) MSPI Timing: config_idx: 10, good[0m
D (631) MSPI DQS: set to best phase: 0[0m
V (631) MSPI Timing: config_idx: 10, good[0m
D (631) MSPI DQS: set to best phase: 0[0m
V (632) MSPI Timing: config_idx: 10, good[0m
D (632) MSPI DQS: set to best phase: 0[0m
V (632) MSPI Timing: config_idx: 10, good[0m
D (632) MSPI DQS: set to best phase: 0[0m
V (633) MSPI Timing: config_idx: 10, good[0m
D (633) MSPI DQS: set to best phase: 0[0m
V (633) MSPI Timing: config_idx: 10, good[0m
D (633) MSPI DQS: set to best phase: 0[0m
V (634) MSPI Timing: config_idx: 10, good[0m
D (634) MSPI DQS: set to best phase: 0[0m
V (634) MSPI Timing: config_idx: 10, good[0m
D (634) MSPI DQS: set to best phase: 0[0m
V (635) MSPI Timing: config_idx: 10, good[0m
D (635) MSPI DQS: set to best phase: 0[0m
V (635) MSPI Timing: config_idx: 10, good[0m
D (635) MSPI DQS: set to best phase: 0[0m
V (636) MSPI Timing: config_idx: 10, good[0m
D (636) MSPI DQS: set to best phase: 0[0m
V (636) MSPI Timing: config_idx: 10, good[0m
D (636) MSPI DQS: set to best phase: 0[0m
V (637) MSPI Timing: config_idx: 10, good[0m
D (637) MSPI DQS: set to best phase: 0[0m
V (637) MSPI Timing: config_idx: 10, good[0m
D (637) MSPI DQS: set to best phase: 0[0m
V (638) MSPI Timing: config_idx: 10, good[0m
D (638) MSPI DQS: set to best phase: 0[0m
V (638) MSPI Timing: config_idx: 10, good[0m
D (638) MSPI DQS: set to best phase: 0[0m
V (639) MSPI Timing: config_idx: 10, good[0m
D (639) MSPI DQS: set to best phase: 0[0m
V (639) MSPI Timing: config_idx: 10, good[0m
D (639) MSPI DQS: set to best phase: 0[0m
V (640) MSPI Timing: config_idx: 10, good[0m
D (640) MSPI DQS: set to best phase: 0[0m
V (640) MSPI Timing: config_idx: 10, good[0m
D (640) MSPI DQS: set to best phase: 0[0m
V (641) MSPI Timing: config_idx: 10, good[0m
D (641) MSPI DQS: set to best phase: 0[0m
V (641) MSPI Timing: config_idx: 10, good[0m
D (641) MSPI DQS: set to best phase: 0[0m
V (642) MSPI Timing: config_idx: 10, good[0m
D (642) MSPI DQS: set to best phase: 0[0m
V (642) MSPI Timing: config_idx: 10, good[0m
D (642) MSPI DQS: set to best phase: 0[0m
V (643) MSPI Timing: config_idx: 10, good[0m
D (643) MSPI DQS: set to best phase: 0[0m
V (643) MSPI Timing: config_idx: 10, good[0m
D (643) MSPI DQS: set to best phase: 0[0m
V (644) MSPI Timing: config_idx: 10, good[0m
D (644) MSPI DQS: set to best phase: 0[0m
V (644) MSPI Timing: config_idx: 10, good[0m
D (644) MSPI DQS: set to best phase: 0[0m
V (645) MSPI Timing: config_idx: 10, good[0m
D (645) MSPI DQS: set to best phase: 0[0m
V (645) MSPI Timing: config_idx: 10, good[0m
D (645) MSPI DQS: set to best phase: 0[0m
V (646) MSPI Timing: config_idx: 10, good[0m
D (646) MSPI DQS: set to best phase: 0[0m
V (646) MSPI Timing: config_idx: 10, good[0m
D (646) MSPI DQS: set to best phase: 0[0m
V (647) MSPI Timing: config_idx: 10, good[0m
D (647) MSPI DQS: set to best phase: 0[0m
V (647) MSPI Timing: config_idx: 10, good[0m
D (647) MSPI DQS: set to best phase: 0[0m
V (648) MSPI Timing: config_idx: 11, good[0m
D (648) MSPI DQS: set to best phase: 0[0m
V (648) MSPI Timing: config_idx: 11, good[0m
D (648) MSPI DQS: set to best phase: 0[0m
V (649) MSPI Timing: config_idx: 11, good[0m
D (649) MSPI DQS: set to best phase: 0[0m
V (649) MSPI Timing: config_idx: 11, good[0m
D (649) MSPI DQS: set to best phase: 0[0m
V (650) MSPI Timing: config_idx: 11, good[0m
D (650) MSPI DQS: set to best phase: 0[0m
V (650) MSPI Timing: config_idx: 11, good[0m
D (650) MSPI DQS: set to best phase: 0[0m
V (651) MSPI Timing: config_idx: 11, good[0m
D (651) MSPI DQS: set to best phase: 0[0m
V (651) MSPI Timing: config_idx: 11, good[0m
D (651) MSPI DQS: set to best phase: 0[0m
V (652) MSPI Timing: config_idx: 11, good[0m
D (652) MSPI DQS: set to best phase: 0[0m
V (652) MSPI Timing: config_idx: 11, good[0m
D (652) MSPI DQS: set to best phase: 0[0m
V (653) MSPI Timing: config_idx: 11, good[0m
D (653) MSPI DQS: set to best phase: 0[0m
V (653) MSPI Timing: config_idx: 11, good[0m
D (653) MSPI DQS: set to best phase: 0[0m
V (654) MSPI Timing: config_idx: 11, good[0m
D (654) MSPI DQS: set to best phase: 0[0m
V (654) MSPI Timing: config_idx: 11, good[0m
D (654) MSPI DQS: set to best phase: 0[0m
V (655) MSPI Timing: config_idx: 11, good[0m
D (655) MSPI DQS: set to best phase: 0[0m
V (655) MSPI Timing: config_idx: 11, good[0m
D (655) MSPI DQS: set to best phase: 0[0m
V (656) MSPI Timing: config_idx: 11, good[0m
D (656) MSPI DQS: set to best phase: 0[0m
V (656) MSPI Timing: config_idx: 11, good[0m
D (656) MSPI DQS: set to best phase: 0[0m
V (657) MSPI Timing: config_idx: 11, good[0m
D (657) MSPI DQS: set to best phase: 0[0m
V (657) MSPI Timing: config_idx: 11, good[0m
D (657) MSPI DQS: set to best phase: 0[0m
V (658) MSPI Timing: config_idx: 11, good[0m
D (658) MSPI DQS: set to best phase: 0[0m
V (658) MSPI Timing: config_idx: 11, good[0m
D (658) MSPI DQS: set to best phase: 0[0m
V (659) MSPI Timing: config_idx: 11, good[0m
D (659) MSPI DQS: set to best phase: 0[0m
V (659) MSPI Timing: config_idx: 11, good[0m
D (659) MSPI DQS: set to best phase: 0[0m
V (660) MSPI Timing: config_idx: 11, good[0m
D (660) MSPI DQS: set to best phase: 0[0m
V (660) MSPI Timing: config_idx: 11, good[0m
D (660) MSPI DQS: set to best phase: 0[0m
V (661) MSPI Timing: config_idx: 11, good[0m
D (661) MSPI DQS: set to best phase: 0[0m
V (661) MSPI Timing: config_idx: 11, good[0m
D (661) MSPI DQS: set to best phase: 0[0m
V (662) MSPI Timing: config_idx: 11, good[0m
D (662) MSPI DQS: set to best phase: 0[0m
V (662) MSPI Timing: config_idx: 11, good[0m
D (662) MSPI DQS: set to best phase: 0[0m
V (663) MSPI Timing: config_idx: 11, good[0m
D (663) MSPI DQS: set to best phase: 0[0m
V (663) MSPI Timing: config_idx: 11, good[0m
D (663) MSPI DQS: set to best phase: 0[0m
V (664) MSPI Timing: config_idx: 11, good[0m
D (664) MSPI DQS: set to best phase: 0[0m
V (664) MSPI Timing: config_idx: 11, good[0m
D (664) MSPI DQS: set to best phase: 0[0m
V (665) MSPI Timing: config_idx: 11, good[0m
D (665) MSPI DQS: set to best phase: 0[0m
V (665) MSPI Timing: config_idx: 11, good[0m
D (665) MSPI DQS: set to best phase: 0[0m
V (666) MSPI Timing: config_idx: 11, good[0m
D (666) MSPI DQS: set to best phase: 0[0m
V (666) MSPI Timing: config_idx: 11, good[0m
D (666) MSPI DQS: set to best phase: 0[0m
V (667) MSPI Timing: config_idx: 11, good[0m
D (667) MSPI DQS: set to best phase: 0[0m
V (667) MSPI Timing: config_idx: 11, good[0m
D (667) MSPI DQS: set to best phase: 0[0m
V (668) MSPI Timing: config_idx: 11, good[0m
D (668) MSPI DQS: set to best phase: 0[0m
V (668) MSPI Timing: config_idx: 11, good[0m
D (668) MSPI DQS: set to best phase: 0[0m
V (669) MSPI Timing: config_idx: 11, good[0m
D (669) MSPI DQS: set to best phase: 0[0m
V (669) MSPI Timing: config_idx: 11, good[0m
D (669) MSPI DQS: set to best phase: 0[0m
V (670) MSPI Timing: config_idx: 11, good[0m
D (670) MSPI DQS: set to best phase: 0[0m
V (670) MSPI Timing: config_idx: 11, good[0m
D (670) MSPI DQS: set to best phase: 0[0m
V (671) MSPI Timing: config_idx: 11, good[0m
D (671) MSPI DQS: set to best phase: 0[0m
V (671) MSPI Timing: config_idx: 11, good[0m
D (671) MSPI DQS: set to best phase: 0[0m
V (672) MSPI Timing: config_idx: 11, good[0m
D (672) MSPI DQS: set to best phase: 0[0m
V (672) MSPI Timing: config_idx: 11, good[0m
D (672) MSPI DQS: set to best phase: 0[0m
V (673) MSPI Timing: config_idx: 11, good[0m
D (673) MSPI DQS: set to best phase: 0[0m
V (673) MSPI Timing: config_idx: 11, good[0m
D (673) MSPI DQS: set to best phase: 0[0m
V (674) MSPI Timing: config_idx: 11, good[0m
D (674) MSPI DQS: set to best phase: 0[0m
V (674) MSPI Timing: config_idx: 11, good[0m
D (674) MSPI DQS: set to best phase: 0[0m
V (675) MSPI Timing: config_idx: 11, good[0m
D (675) MSPI DQS: set to best phase: 0[0m
V (675) MSPI Timing: config_idx: 11, good[0m
D (675) MSPI DQS: set to best phase: 0[0m
V (676) MSPI Timing: config_idx: 11, good[0m
D (676) MSPI DQS: set to best phase: 0[0m
V (676) MSPI Timing: config_idx: 11, good[0m
D (676) MSPI DQS: set to best phase: 0[0m
V (677) MSPI Timing: config_idx: 11, good[0m
D (677) MSPI DQS: set to best phase: 0[0m
V (677) MSPI Timing: config_idx: 11, good[0m
D (677) MSPI DQS: set to best phase: 0[0m
V (678) MSPI Timing: config_idx: 11, good[0m
D (678) MSPI DQS: set to best phase: 0[0m
V (678) MSPI Timing: config_idx: 11, good[0m
D (678) MSPI DQS: set to best phase: 0[0m
V (679) MSPI Timing: config_idx: 11, good[0m
D (679) MSPI DQS: set to best phase: 0[0m
V (679) MSPI Timing: config_idx: 11, good[0m
D (679) MSPI DQS: set to best phase: 0[0m
V (680) MSPI Timing: config_idx: 11, good[0m
D (680) MSPI DQS: set to best phase: 0[0m
V (680) MSPI Timing: config_idx: 11, good[0m
D (680) MSPI DQS: set to best phase: 0[0m
V (681) MSPI Timing: config_idx: 11, good[0m
D (681) MSPI DQS: set to best phase: 0[0m
V (681) MSPI Timing: config_idx: 11, good[0m
D (681) MSPI DQS: set to best phase: 0[0m
V (682) MSPI Timing: config_idx: 11, good[0m
D (682) MSPI DQS: set to best phase: 0[0m
V (682) MSPI Timing: config_idx: 11, good[0m
D (682) MSPI DQS: set to best phase: 0[0m
V (683) MSPI Timing: config_idx: 11, good[0m
D (683) MSPI DQS: set to best phase: 0[0m
V (683) MSPI Timing: config_idx: 11, good[0m
D (683) MSPI DQS: set to best phase: 0[0m
V (684) MSPI Timing: config_idx: 11, good[0m
D (684) MSPI DQS: set to best phase: 0[0m
V (684) MSPI Timing: config_idx: 11, good[0m
D (684) MSPI DQS: set to best phase: 0[0m
V (685) MSPI Timing: config_idx: 11, good[0m
D (685) MSPI DQS: set to best phase: 0[0m
V (685) MSPI Timing: config_idx: 11, good[0m
D (685) MSPI DQS: set to best phase: 0[0m
V (686) MSPI Timing: config_idx: 11, good[0m
D (686) MSPI DQS: set to best phase: 0[0m
V (686) MSPI Timing: config_idx: 11, good[0m
D (686) MSPI DQS: set to best phase: 0[0m
V (687) MSPI Timing: config_idx: 11, good[0m
D (687) MSPI DQS: set to best phase: 0[0m
V (687) MSPI Timing: config_idx: 11, good[0m
D (687) MSPI DQS: set to best phase: 0[0m
V (688) MSPI Timing: config_idx: 11, good[0m
D (688) MSPI DQS: set to best phase: 0[0m
V (688) MSPI Timing: config_idx: 11, good[0m
D (688) MSPI DQS: set to best phase: 0[0m
V (689) MSPI Timing: config_idx: 11, good[0m
D (689) MSPI DQS: set to best phase: 0[0m
V (689) MSPI Timing: config_idx: 11, good[0m
D (689) MSPI DQS: set to best phase: 0[0m
V (690) MSPI Timing: config_idx: 11, good[0m
D (690) MSPI DQS: set to best phase: 0[0m
V (690) MSPI Timing: config_idx: 11, good[0m
D (690) MSPI DQS: set to best phase: 0[0m
V (691) MSPI Timing: config_idx: 11, good[0m
D (691) MSPI DQS: set to best phase: 0[0m
V (691) MSPI Timing: config_idx: 11, good[0m
D (691) MSPI DQS: set to best phase: 0[0m
V (692) MSPI Timing: config_idx: 11, good[0m
D (692) MSPI DQS: set to best phase: 0[0m
V (692) MSPI Timing: config_idx: 11, good[0m
D (692) MSPI DQS: set to best phase: 0[0m
V (693) MSPI Timing: config_idx: 11, good[0m
D (693) MSPI DQS: set to best phase: 0[0m
V (693) MSPI Timing: config_idx: 11, good[0m
D (693) MSPI DQS: set to best phase: 0[0m
V (694) MSPI Timing: config_idx: 11, good[0m
D (694) MSPI DQS: set to best phase: 0[0m
V (694) MSPI Timing: config_idx: 11, good[0m
D (694) MSPI DQS: set to best phase: 0[0m
V (695) MSPI Timing: config_idx: 11, good[0m
D (695) MSPI DQS: set to best phase: 0[0m
V (695) MSPI Timing: config_idx: 11, good[0m
D (695) MSPI DQS: set to best phase: 0[0m
V (696) MSPI Timing: config_idx: 11, good[0m
D (696) MSPI DQS: set to best phase: 0[0m
V (696) MSPI Timing: config_idx: 11, good[0m
D (696) MSPI DQS: set to best phase: 0[0m
V (697) MSPI Timing: config_idx: 11, good[0m
D (697) MSPI DQS: set to best phase: 0[0m
V (697) MSPI Timing: config_idx: 11, good[0m
D (697) MSPI DQS: set to best phase: 0[0m
V (698) MSPI Timing: config_idx: 12, good[0m
D (698) MSPI DQS: set to best phase: 0[0m
V (698) MSPI Timing: config_idx: 12, good[0m
D (698) MSPI DQS: set to best phase: 0[0m
V (699) MSPI Timing: config_idx: 12, good[0m
D (699) MSPI DQS: set to best phase: 0[0m
V (699) MSPI Timing: config_idx: 12, good[0m
D (699) MSPI DQS: set to best phase: 0[0m
V (700) MSPI Timing: config_idx: 12, good[0m
D (700) MSPI DQS: set to best phase: 0[0m
V (700) MSPI Timing: config_idx: 12, good[0m
D (700) MSPI DQS: set to best phase: 0[0m
V (701) MSPI Timing: config_idx: 12, good[0m
D (701) MSPI DQS: set to best phase: 0[0m
V (701) MSPI Timing: config_idx: 12, good[0m
D (701) MSPI DQS: set to best phase: 0[0m
V (702) MSPI Timing: config_idx: 12, good[0m
D (702) MSPI DQS: set to best phase: 0[0m
V (702) MSPI Timing: config_idx: 12, good[0m
D (702) MSPI DQS: set to best phase: 0[0m
V (703) MSPI Timing: config_idx: 12, good[0m
D (703) MSPI DQS: set to best phase: 0[0m
V (703) MSPI Timing: config_idx: 12, good[0m
D (703) MSPI DQS: set to best phase: 0[0m
V (704) MSPI Timing: config_idx: 12, good[0m
D (704) MSPI DQS: set to best phase: 0[0m
V (704) MSPI Timing: config_idx: 12, good[0m
D (704) MSPI DQS: set to best phase: 0[0m
V (705) MSPI Timing: config_idx: 12, good[0m
D (705) MSPI DQS: set to best phase: 0[0m
V (705) MSPI Timing: config_idx: 12, good[0m
D (705) MSPI DQS: set to best phase: 0[0m
V (706) MSPI Timing: config_idx: 12, good[0m
D (706) MSPI DQS: set to best phase: 0[0m
V (706) MSPI Timing: config_idx: 12, good[0m
D (706) MSPI DQS: set to best phase: 0[0m
V (707) MSPI Timing: config_idx: 12, good[0m
D (707) MSPI DQS: set to best phase: 0[0m
V (707) MSPI Timing: config_idx: 12, good[0m
D (707) MSPI DQS: set to best phase: 0[0m
V (708) MSPI Timing: config_idx: 12, good[0m
D (708) MSPI DQS: set to best phase: 0[0m
V (708) MSPI Timing: config_idx: 12, good[0m
D (708) MSPI DQS: set to best phase: 0[0m
V (709) MSPI Timing: config_idx: 12, good[0m
D (709) MSPI DQS: set to best phase: 0[0m
V (709) MSPI Timing: config_idx: 12, good[0m
D (709) MSPI DQS: set to best phase: 0[0m
V (710) MSPI Timing: config_idx: 12, good[0m
D (710) MSPI DQS: set to best phase: 0[0m
V (710) MSPI Timing: config_idx: 12, good[0m
D (710) MSPI DQS: set to best phase: 0[0m
V (711) MSPI Timing: config_idx: 12, good[0m
D (711) MSPI DQS: set to best phase: 0[0m
V (711) MSPI Timing: config_idx: 12, good[0m
D (711) MSPI DQS: set to best phase: 0[0m
V (712) MSPI Timing: config_idx: 12, good[0m
D (712) MSPI DQS: set to best phase: 0[0m
V (712) MSPI Timing: config_idx: 12, good[0m
D (712) MSPI DQS: set to best phase: 0[0m
V (713) MSPI Timing: config_idx: 12, good[0m
D (713) MSPI DQS: set to best phase: 0[0m
V (713) MSPI Timing: config_idx: 12, good[0m
D (713) MSPI DQS: set to best phase: 0[0m
V (714) MSPI Timing: config_idx: 12, good[0m
D (714) MSPI DQS: set to best phase: 0[0m
V (714) MSPI Timing: config_idx: 12, good[0m
D (714) MSPI DQS: set to best phase: 0[0m
V (715) MSPI Timing: config_idx: 12, good[0m
D (715) MSPI DQS: set to best phase: 0[0m
V (715) MSPI Timing: config_idx: 12, good[0m
D (715) MSPI DQS: set to best phase: 0[0m
V (716) MSPI Timing: config_idx: 12, good[0m
D (716) MSPI DQS: set to best phase: 0[0m
V (716) MSPI Timing: config_idx: 12, good[0m
D (716) MSPI DQS: set to best phase: 0[0m
V (717) MSPI Timing: config_idx: 12, good[0m
D (717) MSPI DQS: set to best phase: 0[0m
V (717) MSPI Timing: config_idx: 12, good[0m
D (717) MSPI DQS: set to best phase: 0[0m
V (718) MSPI Timing: config_idx: 12, good[0m
D (718) MSPI DQS: set to best phase: 0[0m
V (718) MSPI Timing: config_idx: 12, good[0m
D (718) MSPI DQS: set to best phase: 0[0m
V (719) MSPI Timing: config_idx: 12, good[0m
D (719) MSPI DQS: set to best phase: 0[0m
V (719) MSPI Timing: config_idx: 12, good[0m
D (719) MSPI DQS: set to best phase: 0[0m
V (720) MSPI Timing: config_idx: 12, good[0m
D (720) MSPI DQS: set to best phase: 0[0m
V (720) MSPI Timing: config_idx: 12, good[0m
D (720) MSPI DQS: set to best phase: 0[0m
V (721) MSPI Timing: config_idx: 12, good[0m
D (721) MSPI DQS: set to best phase: 0[0m
V (721) MSPI Timing: config_idx: 12, good[0m
D (721) MSPI DQS: set to best phase: 0[0m
V (722) MSPI Timing: config_idx: 12, good[0m
D (722) MSPI DQS: set to best phase: 0[0m
V (722) MSPI Timing: config_idx: 12, good[0m
D (722) MSPI DQS: set to best phase: 0[0m
V (723) MSPI Timing: config_idx: 12, good[0m
D (723) MSPI DQS: set to best phase: 0[0m
V (723) MSPI Timing: config_idx: 12, good[0m
D (723) MSPI DQS: set to best phase: 0[0m
V (724) MSPI Timing: config_idx: 12, good[0m
D (724) MSPI DQS: set to best phase: 0[0m
V (724) MSPI Timing: config_idx: 12, good[0m
D (724) MSPI DQS: set to best phase: 0[0m
V (725) MSPI Timing: config_idx: 12, good[0m
D (725) MSPI DQS: set to best phase: 0[0m
V (725) MSPI Timing: config_idx: 12, good[0m
D (725) MSPI DQS: set to best phase: 0[0m
V (726) MSPI Timing: config_idx: 12, good[0m
D (726) MSPI DQS: set to best phase: 0[0m
V (726) MSPI Timing: config_idx: 12, good[0m
D (726) MSPI DQS: set to best phase: 0[0m
V (727) MSPI Timing: config_idx: 12, good[0m
D (727) MSPI DQS: set to best phase: 0[0m
V (727) MSPI Timing: config_idx: 12, good[0m
D (727) MSPI DQS: set to best phase: 0[0m
V (728) MSPI Timing: config_idx: 12, good[0m
D (728) MSPI DQS: set to best phase: 0[0m
V (728) MSPI Timing: config_idx: 12, good[0m
D (728) MSPI DQS: set to best phase: 0[0m
V (729) MSPI Timing: config_idx: 12, good[0m
D (729) MSPI DQS: set to best phase: 0[0m
V (729) MSPI Timing: config_idx: 12, good[0m
D (729) MSPI DQS: set to best phase: 0[0m
V (730) MSPI Timing: config_idx: 12, good[0m
D (730) MSPI DQS: set to best phase: 0[0m
V (730) MSPI Timing: config_idx: 12, good[0m
D (730) MSPI DQS: set to best phase: 0[0m
V (731) MSPI Timing: config_idx: 12, good[0m
D (731) MSPI DQS: set to best phase: 0[0m
V (731) MSPI Timing: config_idx: 12, good[0m
D (731) MSPI DQS: set to best phase: 0[0m
V (732) MSPI Timing: config_idx: 12, good[0m
D (732) MSPI DQS: set to best phase: 0[0m
V (732) MSPI Timing: config_idx: 12, good[0m
D (732) MSPI DQS: set to best phase: 0[0m
V (733) MSPI Timing: config_idx: 12, good[0m
D (733) MSPI DQS: set to best phase: 0[0m
V (733) MSPI Timing: config_idx: 12, good[0m
D (733) MSPI DQS: set to best phase: 0[0m
V (734) MSPI Timing: config_idx: 12, good[0m
D (734) MSPI DQS: set to best phase: 0[0m
V (734) MSPI Timing: config_idx: 12, good[0m
D (734) MSPI DQS: set to best phase: 0[0m
V (735) MSPI Timing: config_idx: 12, good[0m
D (735) MSPI DQS: set to best phase: 0[0m
V (735) MSPI Timing: config_idx: 12, good[0m
D (735) MSPI DQS: set to best phase: 0[0m
V (736) MSPI Timing: config_idx: 12, good[0m
D (736) MSPI DQS: set to best phase: 0[0m
V (736) MSPI Timing: config_idx: 12, good[0m
D (736) MSPI DQS: set to best phase: 0[0m
V (737) MSPI Timing: config_idx: 12, good[0m
D (737) MSPI DQS: set to best phase: 0[0m
V (737) MSPI Timing: config_idx: 12, good[0m
D (737) MSPI DQS: set to best phase: 0[0m
V (738) MSPI Timing: config_idx: 12, good[0m
D (738) MSPI DQS: set to best phase: 0[0m
V (738) MSPI Timing: config_idx: 12, good[0m
D (738) MSPI DQS: set to best phase: 0[0m
V (739) MSPI Timing: config_idx: 12, good[0m
D (739) MSPI DQS: set to best phase: 0[0m
V (739) MSPI Timing: config_idx: 12, good[0m
D (739) MSPI DQS: set to best phase: 0[0m
V (740) MSPI Timing: config_idx: 12, good[0m
D (740) MSPI DQS: set to best phase: 0[0m
V (740) MSPI Timing: config_idx: 12, good[0m
D (740) MSPI DQS: set to best phase: 0[0m
V (741) MSPI Timing: config_idx: 12, good[0m
D (741) MSPI DQS: set to best phase: 0[0m
V (741) MSPI Timing: config_idx: 12, good[0m
D (741) MSPI DQS: set to best phase: 0[0m
V (742) MSPI Timing: config_idx: 12, good[0m
D (742) MSPI DQS: set to best phase: 0[0m
V (742) MSPI Timing: config_idx: 12, good[0m
D (742) MSPI DQS: set to best phase: 0[0m
V (743) MSPI Timing: config_idx: 12, good[0m
D (743) MSPI DQS: set to best phase: 0[0m
V (743) MSPI Timing: config_idx: 12, good[0m
D (743) MSPI DQS: set to best phase: 0[0m
V (744) MSPI Timing: config_idx: 12, good[0m
D (744) MSPI DQS: set to best phase: 0[0m
V (744) MSPI Timing: config_idx: 12, good[0m
D (744) MSPI DQS: set to best phase: 0[0m
V (745) MSPI Timing: config_idx: 12, good[0m
D (745) MSPI DQS: set to best phase: 0[0m
V (745) MSPI Timing: config_idx: 12, good[0m
D (745) MSPI DQS: set to best phase: 0[0m
V (746) MSPI Timing: config_idx: 12, good[0m
D (746) MSPI DQS: set to best phase: 0[0m
V (746) MSPI Timing: config_idx: 12, good[0m
D (746) MSPI DQS: set to best phase: 0[0m
V (747) MSPI Timing: config_idx: 12, good[0m
D (747) MSPI DQS: set to best phase: 0[0m
V (747) MSPI Timing: config_idx: 12, good[0m
D (747) MSPI DQS: set to best phase: 0[0m
V (748) MSPI Timing: config_idx: 13, good[0m
D (748) MSPI DQS: set to best phase: 0[0m
V (748) MSPI Timing: config_idx: 13, good[0m
D (748) MSPI DQS: set to best phase: 0[0m
V (749) MSPI Timing: config_idx: 13, good[0m
D (749) MSPI DQS: set to best phase: 0[0m
V (749) MSPI Timing: config_idx: 13, good[0m
D (749) MSPI DQS: set to best phase: 0[0m
V (750) MSPI Timing: config_idx: 13, good[0m
D (750) MSPI DQS: set to best phase: 0[0m
V (750) MSPI Timing: config_idx: 13, good[0m
D (750) MSPI DQS: set to best phase: 0[0m
V (751) MSPI Timing: config_idx: 13, good[0m
D (751) MSPI DQS: set to best phase: 0[0m
V (751) MSPI Timing: config_idx: 13, good[0m
D (751) MSPI DQS: set to best phase: 0[0m
V (752) MSPI Timing: config_idx: 13, good[0m
D (752) MSPI DQS: set to best phase: 0[0m
V (752) MSPI Timing: config_idx: 13, good[0m
D (752) MSPI DQS: set to best phase: 0[0m
V (753) MSPI Timing: config_idx: 13, good[0m
D (753) MSPI DQS: set to best phase: 0[0m
V (753) MSPI Timing: config_idx: 13, good[0m
D (753) MSPI DQS: set to best phase: 0[0m
V (754) MSPI Timing: config_idx: 13, good[0m
D (754) MSPI DQS: set to best phase: 0[0m
V (754) MSPI Timing: config_idx: 13, good[0m
D (754) MSPI DQS: set to best phase: 0[0m
V (755) MSPI Timing: config_idx: 13, good[0m
D (755) MSPI DQS: set to best phase: 0[0m
V (755) MSPI Timing: config_idx: 13, good[0m
D (755) MSPI DQS: set to best phase: 0[0m
V (756) MSPI Timing: config_idx: 13, good[0m
D (756) MSPI DQS: set to best phase: 0[0m
V (756) MSPI Timing: config_idx: 13, good[0m
D (756) MSPI DQS: set to best phase: 0[0m
V (757) MSPI Timing: config_idx: 13, good[0m
D (757) MSPI DQS: set to best phase: 0[0m
V (757) MSPI Timing: config_idx: 13, good[0m
D (757) MSPI DQS: set to best phase: 0[0m
V (758) MSPI Timing: config_idx: 13, good[0m
D (758) MSPI DQS: set to best phase: 0[0m
V (758) MSPI Timing: config_idx: 13, good[0m
D (758) MSPI DQS: set to best phase: 0[0m
V (759) MSPI Timing: config_idx: 13, good[0m
D (759) MSPI DQS: set to best phase: 0[0m
V (759) MSPI Timing: config_idx: 13, good[0m
D (759) MSPI DQS: set to best phase: 0[0m
V (760) MSPI Timing: config_idx: 13, good[0m
D (760) MSPI DQS: set to best phase: 0[0m
V (760) MSPI Timing: config_idx: 13, good[0m
D (760) MSPI DQS: set to best phase: 0[0m
V (761) MSPI Timing: config_idx: 13, good[0m
D (761) MSPI DQS: set to best phase: 0[0m
V (761) MSPI Timing: config_idx: 13, good[0m
D (761) MSPI DQS: set to best phase: 0[0m
V (762) MSPI Timing: config_idx: 13, good[0m
D (762) MSPI DQS: set to best phase: 0[0m
V (762) MSPI Timing: config_idx: 13, good[0m
D (762) MSPI DQS: set to best phase: 0[0m
V (763) MSPI Timing: config_idx: 13, good[0m
D (763) MSPI DQS: set to best phase: 0[0m
V (763) MSPI Timing: config_idx: 13, good[0m
D (763) MSPI DQS: set to best phase: 0[0m
V (764) MSPI Timing: config_idx: 13, good[0m
D (764) MSPI DQS: set to best phase: 0[0m
V (764) MSPI Timing: config_idx: 13, good[0m
D (764) MSPI DQS: set to best phase: 0[0m
V (765) MSPI Timing: config_idx: 13, good[0m
D (765) MSPI DQS: set to best phase: 0[0m
V (765) MSPI Timing: config_idx: 13, good[0m
D (765) MSPI DQS: set to best phase: 0[0m
V (766) MSPI Timing: config_idx: 13, good[0m
D (766) MSPI DQS: set to best phase: 0[0m
V (766) MSPI Timing: config_idx: 13, good[0m
D (766) MSPI DQS: set to best phase: 0[0m
V (767) MSPI Timing: config_idx: 13, good[0m
D (767) MSPI DQS: set to best phase: 0[0m
V (767) MSPI Timing: config_idx: 13, good[0m
D (767) MSPI DQS: set to best phase: 0[0m
V (768) MSPI Timing: config_idx: 13, good[0m
D (768) MSPI DQS: set to best phase: 0[0m
V (768) MSPI Timing: config_idx: 13, good[0m
D (768) MSPI DQS: set to best phase: 0[0m
V (769) MSPI Timing: config_idx: 13, good[0m
D (769) MSPI DQS: set to best phase: 0[0m
V (769) MSPI Timing: config_idx: 13, good[0m
D (769) MSPI DQS: set to best phase: 0[0m
V (770) MSPI Timing: config_idx: 13, good[0m
D (770) MSPI DQS: set to best phase: 0[0m
V (770) MSPI Timing: config_idx: 13, good[0m
D (770) MSPI DQS: set to best phase: 0[0m
V (771) MSPI Timing: config_idx: 13, good[0m
D (771) MSPI DQS: set to best phase: 0[0m
V (771) MSPI Timing: config_idx: 13, good[0m
D (771) MSPI DQS: set to best phase: 0[0m
V (772) MSPI Timing: config_idx: 13, good[0m
D (772) MSPI DQS: set to best phase: 0[0m
V (772) MSPI Timing: config_idx: 13, good[0m
D (772) MSPI DQS: set to best phase: 0[0m
V (773) MSPI Timing: config_idx: 13, good[0m
D (773) MSPI DQS: set to best phase: 0[0m
V (773) MSPI Timing: config_idx: 13, good[0m
D (773) MSPI DQS: set to best phase: 0[0m
V (774) MSPI Timing: config_idx: 13, good[0m
D (774) MSPI DQS: set to best phase: 0[0m
V (774) MSPI Timing: config_idx: 13, good[0m
D (774) MSPI DQS: set to best phase: 0[0m
V (775) MSPI Timing: config_idx: 13, good[0m
D (775) MSPI DQS: set to best phase: 0[0m
V (775) MSPI Timing: config_idx: 13, good[0m
D (775) MSPI DQS: set to best phase: 0[0m
V (776) MSPI Timing: config_idx: 13, good[0m
D (776) MSPI DQS: set to best phase: 0[0m
V (776) MSPI Timing: config_idx: 13, good[0m
D (776) MSPI DQS: set to best phase: 0[0m
V (777) MSPI Timing: config_idx: 13, good[0m
D (777) MSPI DQS: set to best phase: 0[0m
V (777) MSPI Timing: config_idx: 13, good[0m
D (777) MSPI DQS: set to best phase: 0[0m
V (778) MSPI Timing: config_idx: 13, good[0m
D (778) MSPI DQS: set to best phase: 0[0m
V (778) MSPI Timing: config_idx: 13, good[0m
D (778) MSPI DQS: set to best phase: 0[0m
V (779) MSPI Timing: config_idx: 13, good[0m
D (779) MSPI DQS: set to best phase: 0[0m
V (779) MSPI Timing: config_idx: 13, good[0m
D (779) MSPI DQS: set to best phase: 0[0m
V (780) MSPI Timing: config_idx: 13, good[0m
D (780) MSPI DQS: set to best phase: 0[0m
V (780) MSPI Timing: config_idx: 13, good[0m
D (780) MSPI DQS: set to best phase: 0[0m
V (781) MSPI Timing: config_idx: 13, good[0m
D (781) MSPI DQS: set to best phase: 0[0m
V (781) MSPI Timing: config_idx: 13, good[0m
D (781) MSPI DQS: set to best phase: 0[0m
V (782) MSPI Timing: config_idx: 13, good[0m
D (782) MSPI DQS: set to best phase: 0[0m
V (782) MSPI Timing: config_idx: 13, good[0m
D (782) MSPI DQS: set to best phase: 0[0m
V (783) MSPI Timing: config_idx: 13, good[0m
D (783) MSPI DQS: set to best phase: 0[0m
V (783) MSPI Timing: config_idx: 13, good[0m
D (783) MSPI DQS: set to best phase: 0[0m
V (784) MSPI Timing: config_idx: 13, good[0m
D (784) MSPI DQS: set to best phase: 0[0m
V (784) MSPI Timing: config_idx: 13, good[0m
D (784) MSPI DQS: set to best phase: 0[0m
V (785) MSPI Timing: config_idx: 13, good[0m
D (785) MSPI DQS: set to best phase: 0[0m
V (785) MSPI Timing: config_idx: 13, good[0m
D (785) MSPI DQS: set to best phase: 0[0m
V (786) MSPI Timing: config_idx: 13, good[0m
D (786) MSPI DQS: set to best phase: 0[0m
V (786) MSPI Timing: config_idx: 13, good[0m
D (786) MSPI DQS: set to best phase: 0[0m
V (787) MSPI Timing: config_idx: 13, good[0m
D (787) MSPI DQS: set to best phase: 0[0m
V (787) MSPI Timing: config_idx: 13, good[0m
D (787) MSPI DQS: set to best phase: 0[0m
V (788) MSPI Timing: config_idx: 13, good[0m
D (788) MSPI DQS: set to best phase: 0[0m
V (788) MSPI Timing: config_idx: 13, good[0m
D (788) MSPI DQS: set to best phase: 0[0m
V (789) MSPI Timing: config_idx: 13, good[0m
D (789) MSPI DQS: set to best phase: 0[0m
V (789) MSPI Timing: config_idx: 13, good[0m
D (789) MSPI DQS: set to best phase: 0[0m
V (790) MSPI Timing: config_idx: 13, good[0m
D (790) MSPI DQS: set to best phase: 0[0m
V (790) MSPI Timing: config_idx: 13, good[0m
D (790) MSPI DQS: set to best phase: 0[0m
V (791) MSPI Timing: config_idx: 13, good[0m
D (791) MSPI DQS: set to best phase: 0[0m
V (791) MSPI Timing: config_idx: 13, good[0m
D (791) MSPI DQS: set to best phase: 0[0m
V (792) MSPI Timing: config_idx: 13, good[0m
D (792) MSPI DQS: set to best phase: 0[0m
V (792) MSPI Timing: config_idx: 13, good[0m
D (792) MSPI DQS: set to best phase: 0[0m
V (793) MSPI Timing: config_idx: 13, good[0m
D (793) MSPI DQS: set to best phase: 0[0m
V (793) MSPI Timing: config_idx: 13, good[0m
D (793) MSPI DQS: set to best phase: 0[0m
V (794) MSPI Timing: config_idx: 13, good[0m
D (794) MSPI DQS: set to best phase: 0[0m
V (794) MSPI Timing: config_idx: 13, good[0m
D (794) MSPI DQS: set to best phase: 0[0m
V (795) MSPI Timing: config_idx: 13, good[0m
D (795) MSPI DQS: set to best phase: 0[0m
V (795) MSPI Timing: config_idx: 13, good[0m
D (795) MSPI DQS: set to best phase: 0[0m
V (796) MSPI Timing: config_idx: 13, good[0m
D (796) MSPI DQS: set to best phase: 0[0m
V (796) MSPI Timing: config_idx: 13, good[0m
D (796) MSPI DQS: set to best phase: 0[0m
V (797) MSPI Timing: config_idx: 13, good[0m
D (797) MSPI DQS: set to best phase: 0[0m
V (797) MSPI Timing: config_idx: 13, good[0m
D (797) MSPI DQS: set to best phase: 0[0m
V (798) MSPI Timing: config_idx: 14, good[0m
D (798) MSPI DQS: set to best phase: 0[0m
V (798) MSPI Timing: config_idx: 14, good[0m
D (798) MSPI DQS: set to best phase: 0[0m
V (799) MSPI Timing: config_idx: 14, good[0m
D (799) MSPI DQS: set to best phase: 0[0m
V (799) MSPI Timing: config_idx: 14, good[0m
D (799) MSPI DQS: set to best phase: 0[0m
V (800) MSPI Timing: config_idx: 14, good[0m
D (800) MSPI DQS: set to best phase: 0[0m
V (800) MSPI Timing: config_idx: 14, good[0m
D (800) MSPI DQS: set to best phase: 0[0m
V (801) MSPI Timing: config_idx: 14, good[0m
D (801) MSPI DQS: set to best phase: 0[0m
V (801) MSPI Timing: config_idx: 14, good[0m
D (801) MSPI DQS: set to best phase: 0[0m
V (802) MSPI Timing: config_idx: 14, good[0m
D (802) MSPI DQS: set to best phase: 0[0m
V (802) MSPI Timing: config_idx: 14, good[0m
D (802) MSPI DQS: set to best phase: 0[0m
V (803) MSPI Timing: config_idx: 14, good[0m
D (803) MSPI DQS: set to best phase: 0[0m
V (803) MSPI Timing: config_idx: 14, good[0m
D (803) MSPI DQS: set to best phase: 0[0m
V (804) MSPI Timing: config_idx: 14, good[0m
D (804) MSPI DQS: set to best phase: 0[0m
V (804) MSPI Timing: config_idx: 14, good[0m
D (804) MSPI DQS: set to best phase: 0[0m
V (805) MSPI Timing: config_idx: 14, good[0m
D (805) MSPI DQS: set to best phase: 0[0m
V (805) MSPI Timing: config_idx: 14, good[0m
D (805) MSPI DQS: set to best phase: 0[0m
V (806) MSPI Timing: config_idx: 14, good[0m
D (806) MSPI DQS: set to best phase: 0[0m
V (806) MSPI Timing: config_idx: 14, good[0m
D (806) MSPI DQS: set to best phase: 0[0m
V (807) MSPI Timing: config_idx: 14, good[0m
D (807) MSPI DQS: set to best phase: 0[0m
V (807) MSPI Timing: config_idx: 14, good[0m
D (807) MSPI DQS: set to best phase: 0[0m
V (808) MSPI Timing: config_idx: 14, good[0m
D (808) MSPI DQS: set to best phase: 0[0m
V (808) MSPI Timing: config_idx: 14, good[0m
D (808) MSPI DQS: set to best phase: 0[0m
V (809) MSPI Timing: config_idx: 14, good[0m
D (809) MSPI DQS: set to best phase: 0[0m
V (809) MSPI Timing: config_idx: 14, good[0m
D (809) MSPI DQS: set to best phase: 0[0m
V (810) MSPI Timing: config_idx: 14, good[0m
D (810) MSPI DQS: set to best phase: 0[0m
V (810) MSPI Timing: config_idx: 14, good[0m
D (810) MSPI DQS: set to best phase: 0[0m
V (811) MSPI Timing: config_idx: 14, good[0m
D (811) MSPI DQS: set to best phase: 0[0m
V (811) MSPI Timing: config_idx: 14, good[0m
D (811) MSPI DQS: set to best phase: 0[0m
V (812) MSPI Timing: config_idx: 14, good[0m
D (812) MSPI DQS: set to best phase: 0[0m
V (812) MSPI Timing: config_idx: 14, good[0m
D (812) MSPI DQS: set to best phase: 0[0m
V (813) MSPI Timing: config_idx: 14, good[0m
D (813) MSPI DQS: set to best phase: 0[0m
V (813) MSPI Timing: config_idx: 14, good[0m
D (813) MSPI DQS: set to best phase: 0[0m
V (814) MSPI Timing: config_idx: 14, good[0m
D (814) MSPI DQS: set to best phase: 0[0m
V (814) MSPI Timing: config_idx: 14, good[0m
D (814) MSPI DQS: set to best phase: 0[0m
V (815) MSPI Timing: config_idx: 14, good[0m
D (815) MSPI DQS: set to best phase: 0[0m
V (815) MSPI Timing: config_idx: 14, good[0m
D (815) MSPI DQS: set to best phase: 0[0m
V (816) MSPI Timing: config_idx: 14, good[0m
D (816) MSPI DQS: set to best phase: 0[0m
V (816) MSPI Timing: config_idx: 14, good[0m
D (816) MSPI DQS: set to best phase: 0[0m
V (817) MSPI Timing: config_idx: 14, good[0m
D (817) MSPI DQS: set to best phase: 0[0m
V (817) MSPI Timing: config_idx: 14, good[0m
D (817) MSPI DQS: set to best phase: 0[0m
V (818) MSPI Timing: config_idx: 14, good[0m
D (818) MSPI DQS: set to best phase: 0[0m
V (818) MSPI Timing: config_idx: 14, good[0m
D (818) MSPI DQS: set to best phase: 0[0m
V (819) MSPI Timing: config_idx: 14, good[0m
D (819) MSPI DQS: set to best phase: 0[0m
V (819) MSPI Timing: config_idx: 14, good[0m
D (819) MSPI DQS: set to best phase: 0[0m
V (820) MSPI Timing: config_idx: 14, good[0m
D (820) MSPI DQS: set to best phase: 0[0m
V (820) MSPI Timing: config_idx: 14, good[0m
D (820) MSPI DQS: set to best phase: 0[0m
V (821) MSPI Timing: config_idx: 14, good[0m
D (821) MSPI DQS: set to best phase: 0[0m
V (821) MSPI Timing: config_idx: 14, good[0m
D (821) MSPI DQS: set to best phase: 0[0m
V (822) MSPI Timing: config_idx: 14, good[0m
D (822) MSPI DQS: set to best phase: 0[0m
V (822) MSPI Timing: config_idx: 14, good[0m
D (822) MSPI DQS: set to best phase: 0[0m
V (823) MSPI Timing: config_idx: 14, good[0m
D (823) MSPI DQS: set to best phase: 0[0m
V (823) MSPI Timing: config_idx: 14, good[0m
D (823) MSPI DQS: set to best phase: 0[0m
V (824) MSPI Timing: config_idx: 14, good[0m
D (824) MSPI DQS: set to best phase: 0[0m
V (824) MSPI Timing: config_idx: 14, good[0m
D (824) MSPI DQS: set to best phase: 0[0m
V (825) MSPI Timing: config_idx: 14, good[0m
D (825) MSPI DQS: set to best phase: 0[0m
V (825) MSPI Timing: config_idx: 14, good[0m
D (825) MSPI DQS: set to best phase: 0[0m
V (826) MSPI Timing: config_idx: 14, good[0m
D (826) MSPI DQS: set to best phase: 0[0m
V (826) MSPI Timing: config_idx: 14, good[0m
D (826) MSPI DQS: set to best phase: 0[0m
V (827) MSPI Timing: config_idx: 14, good[0m
D (827) MSPI DQS: set to best phase: 0[0m
V (827) MSPI Timing: config_idx: 14, good[0m
D (827) MSPI DQS: set to best phase: 0[0m
V (828) MSPI Timing: config_idx: 14, good[0m
D (828) MSPI DQS: set to best phase: 0[0m
V (828) MSPI Timing: config_idx: 14, good[0m
D (828) MSPI DQS: set to best phase: 0[0m
V (829) MSPI Timing: config_idx: 14, good[0m
D (829) MSPI DQS: set to best phase: 0[0m
V (829) MSPI Timing: config_idx: 14, good[0m
D (829) MSPI DQS: set to best phase: 0[0m
V (830) MSPI Timing: config_idx: 14, good[0m
D (830) MSPI DQS: set to best phase: 0[0m
V (830) MSPI Timing: config_idx: 14, good[0m
D (830) MSPI DQS: set to best phase: 0[0m
V (831) MSPI Timing: config_idx: 14, good[0m
D (831) MSPI DQS: set to best phase: 0[0m
V (831) MSPI Timing: config_idx: 14, good[0m
D (831) MSPI DQS: set to best phase: 0[0m
V (832) MSPI Timing: config_idx: 14, good[0m
D (832) MSPI DQS: set to best phase: 0[0m
V (832) MSPI Timing: config_idx: 14, good[0m
D (832) MSPI DQS: set to best phase: 0[0m
V (833) MSPI Timing: config_idx: 14, good[0m
D (833) MSPI DQS: set to best phase: 0[0m
V (833) MSPI Timing: config_idx: 14, good[0m
D (833) MSPI DQS: set to best phase: 0[0m
V (834) MSPI Timing: config_idx: 14, good[0m
D (834) MSPI DQS: set to best phase: 0[0m
V (834) MSPI Timing: config_idx: 14, good[0m
D (834) MSPI DQS: set to best phase: 0[0m
V (835) MSPI Timing: config_idx: 14, good[0m
D (835) MSPI DQS: set to best phase: 0[0m
V (835) MSPI Timing: config_idx: 14, good[0m
D (835) MSPI DQS: set to best phase: 0[0m
V (836) MSPI Timing: config_idx: 14, good[0m
D (836) MSPI DQS: set to best phase: 0[0m
V (836) MSPI Timing: config_idx: 14, good[0m
D (836) MSPI DQS: set to best phase: 0[0m
V (837) MSPI Timing: config_idx: 14, good[0m
D (837) MSPI DQS: set to best phase: 0[0m
V (837) MSPI Timing: config_idx: 14, good[0m
D (837) MSPI DQS: set to best phase: 0[0m
V (838) MSPI Timing: config_idx: 14, good[0m
D (838) MSPI DQS: set to best phase: 0[0m
V (838) MSPI Timing: config_idx: 14, good[0m
D (838) MSPI DQS: set to best phase: 0[0m
V (839) MSPI Timing: config_idx: 14, good[0m
D (839) MSPI DQS: set to best phase: 0[0m
V (839) MSPI Timing: config_idx: 14, good[0m
D (839) MSPI DQS: set to best phase: 0[0m
V (840) MSPI Timing: config_idx: 14, good[0m
D (840) MSPI DQS: set to best phase: 0[0m
V (840) MSPI Timing: config_idx: 14, good[0m
D (840) MSPI DQS: set to best phase: 0[0m
V (841) MSPI Timing: config_idx: 14, good[0m
D (841) MSPI DQS: set to best phase: 0[0m
V (841) MSPI Timing: config_idx: 14, good[0m
D (841) MSPI DQS: set to best phase: 0[0m
V (842) MSPI Timing: config_idx: 14, good[0m
D (842) MSPI DQS: set to best phase: 0[0m
V (842) MSPI Timing: config_idx: 14, good[0m
D (842) MSPI DQS: set to best phase: 0[0m
V (843) MSPI Timing: config_idx: 14, good[0m
D (843) MSPI DQS: set to best phase: 0[0m
V (843) MSPI Timing: config_idx: 14, good[0m
D (843) MSPI DQS: set to best phase: 0[0m
V (844) MSPI Timing: config_idx: 14, good[0m
D (844) MSPI DQS: set to best phase: 0[0m
V (844) MSPI Timing: config_idx: 14, good[0m
D (844) MSPI DQS: set to best phase: 0[0m
V (845) MSPI Timing: config_idx: 14, good[0m
D (845) MSPI DQS: set to best phase: 0[0m
V (845) MSPI Timing: config_idx: 14, good[0m
D (845) MSPI DQS: set to best phase: 0[0m
V (846) MSPI Timing: config_idx: 14, good[0m
D (846) MSPI DQS: set to best phase: 0[0m
V (846) MSPI Timing: config_idx: 14, good[0m
D (846) MSPI DQS: set to best phase: 0[0m
V (847) MSPI Timing: config_idx: 14, good[0m
D (847) MSPI DQS: set to best phase: 0[0m
V (847) MSPI Timing: config_idx: 14, good[0m
D (847) MSPI DQS: set to best phase: 0[0m
V (848) MSPI Timing: config_idx: 15, good[0m
D (848) MSPI DQS: set to best phase: 0[0m
V (848) MSPI Timing: config_idx: 15, good[0m
D (848) MSPI DQS: set to best phase: 0[0m
V (849) MSPI Timing: config_idx: 15, good[0m
D (849) MSPI DQS: set to best phase: 0[0m
V (849) MSPI Timing: config_idx: 15, good[0m
D (849) MSPI DQS: set to best phase: 0[0m
V (850) MSPI Timing: config_idx: 15, good[0m
D (850) MSPI DQS: set to best phase: 0[0m
V (850) MSPI Timing: config_idx: 15, good[0m
D (850) MSPI DQS: set to best phase: 0[0m
V (851) MSPI Timing: config_idx: 15, good[0m
D (851) MSPI DQS: set to best phase: 0[0m
V (851) MSPI Timing: config_idx: 15, good[0m
D (851) MSPI DQS: set to best phase: 0[0m
V (852) MSPI Timing: config_idx: 15, good[0m
D (852) MSPI DQS: set to best phase: 0[0m
V (852) MSPI Timing: config_idx: 15, good[0m
D (852) MSPI DQS: set to best phase: 0[0m
V (853) MSPI Timing: config_idx: 15, good[0m
D (853) MSPI DQS: set to best phase: 0[0m
V (853) MSPI Timing: config_idx: 15, good[0m
D (853) MSPI DQS: set to best phase: 0[0m
V (854) MSPI Timing: config_idx: 15, good[0m
D (854) MSPI DQS: set to best phase: 0[0m
V (854) MSPI Timing: config_idx: 15, good[0m
D (854) MSPI DQS: set to best phase: 0[0m
V (855) MSPI Timing: config_idx: 15, good[0m
D (855) MSPI DQS: set to best phase: 0[0m
V (855) MSPI Timing: config_idx: 15, good[0m
D (855) MSPI DQS: set to best phase: 0[0m
V (856) MSPI Timing: config_idx: 15, good[0m
D (856) MSPI DQS: set to best phase: 0[0m
V (856) MSPI Timing: config_idx: 15, good[0m
D (856) MSPI DQS: set to best phase: 0[0m
V (857) MSPI Timing: config_idx: 15, good[0m
D (857) MSPI DQS: set to best phase: 0[0m
V (857) MSPI Timing: config_idx: 15, good[0m
D (857) MSPI DQS: set to best phase: 0[0m
V (858) MSPI Timing: config_idx: 15, good[0m
D (858) MSPI DQS: set to best phase: 0[0m
V (858) MSPI Timing: config_idx: 15, good[0m
D (858) MSPI DQS: set to best phase: 0[0m
V (859) MSPI Timing: config_idx: 15, good[0m
D (859) MSPI DQS: set to best phase: 0[0m
V (859) MSPI Timing: config_idx: 15, good[0m
D (859) MSPI DQS: set to best phase: 0[0m
V (860) MSPI Timing: config_idx: 15, good[0m
D (860) MSPI DQS: set to best phase: 0[0m
V (860) MSPI Timing: config_idx: 15, good[0m
D (860) MSPI DQS: set to best phase: 0[0m
V (861) MSPI Timing: config_idx: 15, good[0m
D (861) MSPI DQS: set to best phase: 0[0m
V (861) MSPI Timing: config_idx: 15, good[0m
D (861) MSPI DQS: set to best phase: 0[0m
V (862) MSPI Timing: config_idx: 15, good[0m
D (862) MSPI DQS: set to best phase: 0[0m
V (862) MSPI Timing: config_idx: 15, good[0m
D (862) MSPI DQS: set to best phase: 0[0m
V (863) MSPI Timing: config_idx: 15, good[0m
D (863) MSPI DQS: set to best phase: 0[0m
V (863) MSPI Timing: config_idx: 15, good[0m
D (863) MSPI DQS: set to best phase: 0[0m
V (864) MSPI Timing: config_idx: 15, good[0m
D (864) MSPI DQS: set to best phase: 0[0m
V (864) MSPI Timing: config_idx: 15, good[0m
D (864) MSPI DQS: set to best phase: 0[0m
V (865) MSPI Timing: config_idx: 15, good[0m
D (865) MSPI DQS: set to best phase: 0[0m
V (865) MSPI Timing: config_idx: 15, good[0m
D (865) MSPI DQS: set to best phase: 0[0m
V (866) MSPI Timing: config_idx: 15, good[0m
D (866) MSPI DQS: set to best phase: 0[0m
V (866) MSPI Timing: config_idx: 15, good[0m
D (866) MSPI DQS: set to best phase: 0[0m
V (867) MSPI Timing: config_idx: 15, good[0m
D (867) MSPI DQS: set to best phase: 0[0m
V (867) MSPI Timing: config_idx: 15, good[0m
D (867) MSPI DQS: set to best phase: 0[0m
V (868) MSPI Timing: config_idx: 15, good[0m
D (868) MSPI DQS: set to best phase: 0[0m
V (868) MSPI Timing: config_idx: 15, good[0m
D (868) MSPI DQS: set to best phase: 0[0m
V (869) MSPI Timing: config_idx: 15, good[0m
D (869) MSPI DQS: set to best phase: 0[0m
V (869) MSPI Timing: config_idx: 15, good[0m
D (869) MSPI DQS: set to best phase: 0[0m
V (870) MSPI Timing: config_idx: 15, good[0m
D (870) MSPI DQS: set to best phase: 0[0m
V (870) MSPI Timing: config_idx: 15, good[0m
D (870) MSPI DQS: set to best phase: 0[0m
V (871) MSPI Timing: config_idx: 15, good[0m
D (871) MSPI DQS: set to best phase: 0[0m
V (871) MSPI Timing: config_idx: 15, good[0m
D (871) MSPI DQS: set to best phase: 0[0m
V (872) MSPI Timing: config_idx: 15, good[0m
D (872) MSPI DQS: set to best phase: 0[0m
V (872) MSPI Timing: config_idx: 15, good[0m
D (872) MSPI DQS: set to best phase: 0[0m
V (873) MSPI Timing: config_idx: 15, good[0m
D (873) MSPI DQS: set to best phase: 0[0m
V (873) MSPI Timing: config_idx: 15, good[0m
D (873) MSPI DQS: set to best phase: 0[0m
V (874) MSPI Timing: config_idx: 15, good[0m
D (874) MSPI DQS: set to best phase: 0[0m
V (874) MSPI Timing: config_idx: 15, good[0m
D (874) MSPI DQS: set to best phase: 0[0m
V (875) MSPI Timing: config_idx: 15, good[0m
D (875) MSPI DQS: set to best phase: 0[0m
V (875) MSPI Timing: config_idx: 15, good[0m
D (875) MSPI DQS: set to best phase: 0[0m
V (876) MSPI Timing: config_idx: 15, good[0m
D (876) MSPI DQS: set to best phase: 0[0m
V (876) MSPI Timing: config_idx: 15, good[0m
D (876) MSPI DQS: set to best phase: 0[0m
V (877) MSPI Timing: config_idx: 15, good[0m
D (877) MSPI DQS: set to best phase: 0[0m
V (877) MSPI Timing: config_idx: 15, good[0m
D (877) MSPI DQS: set to best phase: 0[0m
V (878) MSPI Timing: config_idx: 15, good[0m
D (878) MSPI DQS: set to best phase: 0[0m
V (878) MSPI Timing: config_idx: 15, good[0m
D (878) MSPI DQS: set to best phase: 0[0m
V (879) MSPI Timing: config_idx: 15, good[0m
D (879) MSPI DQS: set to best phase: 0[0m
V (879) MSPI Timing: config_idx: 15, good[0m
D (879) MSPI DQS: set to best phase: 0[0m
V (880) MSPI Timing: config_idx: 15, good[0m
D (880) MSPI DQS: set to best phase: 0[0m
V (880) MSPI Timing: config_idx: 15, good[0m
D (880) MSPI DQS: set to best phase: 0[0m
V (881) MSPI Timing: config_idx: 15, good[0m
D (881) MSPI DQS: set to best phase: 0[0m
V (881) MSPI Timing: config_idx: 15, good[0m
D (881) MSPI DQS: set to best phase: 0[0m
V (882) MSPI Timing: config_idx: 15, good[0m
D (882) MSPI DQS: set to best phase: 0[0m
V (882) MSPI Timing: config_idx: 15, good[0m
D (882) MSPI DQS: set to best phase: 0[0m
V (883) MSPI Timing: config_idx: 15, good[0m
D (883) MSPI DQS: set to best phase: 0[0m
V (883) MSPI Timing: config_idx: 15, good[0m
D (883) MSPI DQS: set to best phase: 0[0m
V (884) MSPI Timing: config_idx: 15, good[0m
D (884) MSPI DQS: set to best phase: 0[0m
V (884) MSPI Timing: config_idx: 15, good[0m
D (884) MSPI DQS: set to best phase: 0[0m
V (885) MSPI Timing: config_idx: 15, good[0m
D (885) MSPI DQS: set to best phase: 0[0m
V (885) MSPI Timing: config_idx: 15, good[0m
D (885) MSPI DQS: set to best phase: 0[0m
V (886) MSPI Timing: config_idx: 15, good[0m
D (886) MSPI DQS: set to best phase: 0[0m
V (886) MSPI Timing: config_idx: 15, good[0m
D (886) MSPI DQS: set to best phase: 0[0m
V (887) MSPI Timing: config_idx: 15, good[0m
D (887) MSPI DQS: set to best phase: 0[0m
V (887) MSPI Timing: config_idx: 15, good[0m
D (887) MSPI DQS: set to best phase: 0[0m
V (888) MSPI Timing: config_idx: 15, good[0m
D (888) MSPI DQS: set to best phase: 0[0m
V (888) MSPI Timing: config_idx: 15, good[0m
D (888) MSPI DQS: set to best phase: 0[0m
V (889) MSPI Timing: config_idx: 15, good[0m
D (889) MSPI DQS: set to best phase: 0[0m
V (889) MSPI Timing: config_idx: 15, good[0m
D (889) MSPI DQS: set to best phase: 0[0m
V (890) MSPI Timing: config_idx: 15, good[0m
D (890) MSPI DQS: set to best phase: 0[0m
V (890) MSPI Timing: config_idx: 15, good[0m
D (890) MSPI DQS: set to best phase: 0[0m
V (891) MSPI Timing: config_idx: 15, good[0m
D (891) MSPI DQS: set to best phase: 0[0m
V (891) MSPI Timing: config_idx: 15, good[0m
D (891) MSPI DQS: set to best phase: 0[0m
V (892) MSPI Timing: config_idx: 15, good[0m
D (892) MSPI DQS: set to best phase: 0[0m
V (892) MSPI Timing: config_idx: 15, good[0m
D (892) MSPI DQS: set to best phase: 0[0m
V (893) MSPI Timing: config_idx: 15, good[0m
D (893) MSPI DQS: set to best phase: 0[0m
V (893) MSPI Timing: config_idx: 15, good[0m
D (893) MSPI DQS: set to best phase: 0[0m
V (894) MSPI Timing: config_idx: 15, good[0m
D (894) MSPI DQS: set to best phase: 0[0m
V (894) MSPI Timing: config_idx: 15, good[0m
D (894) MSPI DQS: set to best phase: 0[0m
V (895) MSPI Timing: config_idx: 15, good[0m
D (895) MSPI DQS: set to best phase: 0[0m
V (895) MSPI Timing: config_idx: 15, good[0m
D (895) MSPI DQS: set to best phase: 0[0m
V (896) MSPI Timing: config_idx: 15, good[0m
D (896) MSPI DQS: set to best phase: 0[0m
V (896) MSPI Timing: config_idx: 15, good[0m
D (896) MSPI DQS: set to best phase: 0[0m
V (897) MSPI Timing: config_idx: 15, good[0m
D (897) MSPI DQS: set to best phase: 0[0m
V (897) MSPI Timing: config_idx: 15, good[0m
D (897) MSPI DQS: set to best phase: 0[0m
V (898) MSPI Timing: config_idx: 16, good[0m
D (898) MSPI DQS: set to best phase: 0[0m
V (898) MSPI Timing: config_idx: 16, good[0m
D (898) MSPI DQS: set to best phase: 0[0m
V (899) MSPI Timing: config_idx: 16, good[0m
D (899) MSPI DQS: set to best phase: 0[0m
V (899) MSPI Timing: config_idx: 16, good[0m
D (899) MSPI DQS: set to best phase: 0[0m
V (900) MSPI Timing: config_idx: 16, good[0m
D (900) MSPI DQS: set to best phase: 0[0m
V (900) MSPI Timing: config_idx: 16, good[0m
D (900) MSPI DQS: set to best phase: 0[0m
V (901) MSPI Timing: config_idx: 16, good[0m
D (901) MSPI DQS: set to best phase: 0[0m
V (901) MSPI Timing: config_idx: 16, good[0m
D (901) MSPI DQS: set to best phase: 0[0m
V (902) MSPI Timing: config_idx: 16, good[0m
D (902) MSPI DQS: set to best phase: 0[0m
V (902) MSPI Timing: config_idx: 16, good[0m
D (902) MSPI DQS: set to best phase: 0[0m
V (903) MSPI Timing: config_idx: 16, good[0m
D (903) MSPI DQS: set to best phase: 0[0m
V (903) MSPI Timing: config_idx: 16, good[0m
D (903) MSPI DQS: set to best phase: 0[0m
V (904) MSPI Timing: config_idx: 16, good[0m
D (904) MSPI DQS: set to best phase: 0[0m
V (904) MSPI Timing: config_idx: 16, good[0m
D (904) MSPI DQS: set to best phase: 0[0m
V (905) MSPI Timing: config_idx: 16, good[0m
D (905) MSPI DQS: set to best phase: 0[0m
V (905) MSPI Timing: config_idx: 16, good[0m
D (905) MSPI DQS: set to best phase: 0[0m
V (906) MSPI Timing: config_idx: 16, good[0m
D (906) MSPI DQS: set to best phase: 0[0m
V (906) MSPI Timing: config_idx: 16, good[0m
D (906) MSPI DQS: set to best phase: 0[0m
V (907) MSPI Timing: config_idx: 16, good[0m
D (907) MSPI DQS: set to best phase: 0[0m
V (907) MSPI Timing: config_idx: 16, good[0m
D (907) MSPI DQS: set to best phase: 0[0m
V (908) MSPI Timing: config_idx: 16, good[0m
D (908) MSPI DQS: set to best phase: 0[0m
V (908) MSPI Timing: config_idx: 16, good[0m
D (908) MSPI DQS: set to best phase: 0[0m
V (909) MSPI Timing: config_idx: 16, good[0m
D (909) MSPI DQS: set to best phase: 0[0m
V (909) MSPI Timing: config_idx: 16, good[0m
D (909) MSPI DQS: set to best phase: 0[0m
V (910) MSPI Timing: config_idx: 16, good[0m
D (910) MSPI DQS: set to best phase: 0[0m
V (910) MSPI Timing: config_idx: 16, good[0m
D (910) MSPI DQS: set to best phase: 0[0m
V (911) MSPI Timing: config_idx: 16, good[0m
D (911) MSPI DQS: set to best phase: 0[0m
V (911) MSPI Timing: config_idx: 16, good[0m
D (911) MSPI DQS: set to best phase: 0[0m
V (912) MSPI Timing: config_idx: 16, good[0m
D (912) MSPI DQS: set to best phase: 0[0m
V (912) MSPI Timing: config_idx: 16, good[0m
D (912) MSPI DQS: set to best phase: 0[0m
V (913) MSPI Timing: config_idx: 16, good[0m
D (913) MSPI DQS: set to best phase: 0[0m
V (913) MSPI Timing: config_idx: 16, good[0m
D (913) MSPI DQS: set to best phase: 0[0m
V (914) MSPI Timing: config_idx: 16, good[0m
D (914) MSPI DQS: set to best phase: 0[0m
V (914) MSPI Timing: config_idx: 16, good[0m
D (914) MSPI DQS: set to best phase: 0[0m
V (915) MSPI Timing: config_idx: 16, good[0m
D (915) MSPI DQS: set to best phase: 0[0m
V (915) MSPI Timing: config_idx: 16, good[0m
D (915) MSPI DQS: set to best phase: 0[0m
V (916) MSPI Timing: config_idx: 16, good[0m
D (916) MSPI DQS: set to best phase: 0[0m
V (916) MSPI Timing: config_idx: 16, good[0m
D (916) MSPI DQS: set to best phase: 0[0m
V (917) MSPI Timing: config_idx: 16, good[0m
D (917) MSPI DQS: set to best phase: 0[0m
V (917) MSPI Timing: config_idx: 16, good[0m
D (917) MSPI DQS: set to best phase: 0[0m
V (918) MSPI Timing: config_idx: 16, good[0m
D (918) MSPI DQS: set to best phase: 0[0m
V (918) MSPI Timing: config_idx: 16, good[0m
D (918) MSPI DQS: set to best phase: 0[0m
V (919) MSPI Timing: config_idx: 16, good[0m
D (919) MSPI DQS: set to best phase: 0[0m
V (919) MSPI Timing: config_idx: 16, good[0m
D (919) MSPI DQS: set to best phase: 0[0m
V (920) MSPI Timing: config_idx: 16, good[0m
D (920) MSPI DQS: set to best phase: 0[0m
V (920) MSPI Timing: config_idx: 16, good[0m
D (920) MSPI DQS: set to best phase: 0[0m
V (921) MSPI Timing: config_idx: 16, good[0m
D (921) MSPI DQS: set to best phase: 0[0m
V (921) MSPI Timing: config_idx: 16, good[0m
D (921) MSPI DQS: set to best phase: 0[0m
V (922) MSPI Timing: config_idx: 16, good[0m
D (922) MSPI DQS: set to best phase: 0[0m
V (922) MSPI Timing: config_idx: 16, good[0m
D (922) MSPI DQS: set to best phase: 0[0m
V (923) MSPI Timing: config_idx: 16, good[0m
D (923) MSPI DQS: set to best phase: 0[0m
V (923) MSPI Timing: config_idx: 16, good[0m
D (923) MSPI DQS: set to best phase: 0[0m
V (924) MSPI Timing: config_idx: 16, good[0m
D (924) MSPI DQS: set to best phase: 0[0m
V (924) MSPI Timing: config_idx: 16, good[0m
D (924) MSPI DQS: set to best phase: 0[0m
V (925) MSPI Timing: config_idx: 16, good[0m
D (925) MSPI DQS: set to best phase: 0[0m
V (925) MSPI Timing: config_idx: 16, good[0m
D (925) MSPI DQS: set to best phase: 0[0m
V (926) MSPI Timing: config_idx: 16, good[0m
D (926) MSPI DQS: set to best phase: 0[0m
V (926) MSPI Timing: config_idx: 16, good[0m
D (926) MSPI DQS: set to best phase: 0[0m
V (927) MSPI Timing: config_idx: 16, good[0m
D (927) MSPI DQS: set to best phase: 0[0m
V (927) MSPI Timing: config_idx: 16, good[0m
D (927) MSPI DQS: set to best phase: 0[0m
V (928) MSPI Timing: config_idx: 16, good[0m
D (928) MSPI DQS: set to best phase: 0[0m
V (928) MSPI Timing: config_idx: 16, good[0m
D (928) MSPI DQS: set to best phase: 0[0m
V (929) MSPI Timing: config_idx: 16, good[0m
D (929) MSPI DQS: set to best phase: 0[0m
V (929) MSPI Timing: config_idx: 16, good[0m
D (929) MSPI DQS: set to best phase: 0[0m
V (930) MSPI Timing: config_idx: 16, good[0m
D (930) MSPI DQS: set to best phase: 0[0m
V (930) MSPI Timing: config_idx: 16, good[0m
D (930) MSPI DQS: set to best phase: 0[0m
V (931) MSPI Timing: config_idx: 16, good[0m
D (931) MSPI DQS: set to best phase: 0[0m
V (931) MSPI Timing: config_idx: 16, good[0m
D (931) MSPI DQS: set to best phase: 0[0m
V (932) MSPI Timing: config_idx: 16, good[0m
D (932) MSPI DQS: set to best phase: 0[0m
V (932) MSPI Timing: config_idx: 16, good[0m
D (932) MSPI DQS: set to best phase: 0[0m
V (933) MSPI Timing: config_idx: 16, good[0m
D (933) MSPI DQS: set to best phase: 0[0m
V (933) MSPI Timing: config_idx: 16, good[0m
D (933) MSPI DQS: set to best phase: 0[0m
V (934) MSPI Timing: config_idx: 16, good[0m
D (934) MSPI DQS: set to best phase: 0[0m
V (934) MSPI Timing: config_idx: 16, good[0m
D (934) MSPI DQS: set to best phase: 0[0m
V (935) MSPI Timing: config_idx: 16, good[0m
D (935) MSPI DQS: set to best phase: 0[0m
V (935) MSPI Timing: config_idx: 16, good[0m
D (935) MSPI DQS: set to best phase: 0[0m
V (936) MSPI Timing: config_idx: 16, good[0m
D (936) MSPI DQS: set to best phase: 0[0m
V (936) MSPI Timing: config_idx: 16, good[0m
D (936) MSPI DQS: set to best phase: 0[0m
V (937) MSPI Timing: config_idx: 16, good[0m
D (937) MSPI DQS: set to best phase: 0[0m
V (937) MSPI Timing: config_idx: 16, good[0m
D (937) MSPI DQS: set to best phase: 0[0m
V (938) MSPI Timing: config_idx: 16, good[0m
D (938) MSPI DQS: set to best phase: 0[0m
V (938) MSPI Timing: config_idx: 16, good[0m
D (938) MSPI DQS: set to best phase: 0[0m
V (939) MSPI Timing: config_idx: 16, good[0m
D (939) MSPI DQS: set to best phase: 0[0m
V (939) MSPI Timing: config_idx: 16, good[0m
D (939) MSPI DQS: set to best phase: 0[0m
V (940) MSPI Timing: config_idx: 16, good[0m
D (940) MSPI DQS: set to best phase: 0[0m
V (940) MSPI Timing: config_idx: 16, good[0m
D (940) MSPI DQS: set to best phase: 0[0m
V (941) MSPI Timing: config_idx: 16, good[0m
D (941) MSPI DQS: set to best phase: 0[0m
V (941) MSPI Timing: config_idx: 16, good[0m
D (941) MSPI DQS: set to best phase: 0[0m
V (942) MSPI Timing: config_idx: 16, good[0m
D (942) MSPI DQS: set to best phase: 0[0m
V (942) MSPI Timing: config_idx: 16, good[0m
D (942) MSPI DQS: set to best phase: 0[0m
V (943) MSPI Timing: config_idx: 16, good[0m
D (943) MSPI DQS: set to best phase: 0[0m
V (943) MSPI Timing: config_idx: 16, good[0m
D (943) MSPI DQS: set to best phase: 0[0m
V (944) MSPI Timing: config_idx: 16, good[0m
D (944) MSPI DQS: set to best phase: 0[0m
V (944) MSPI Timing: config_idx: 16, good[0m
D (944) MSPI DQS: set to best phase: 0[0m
V (945) MSPI Timing: config_idx: 16, good[0m
D (945) MSPI DQS: set to best phase: 0[0m
V (945) MSPI Timing: config_idx: 16, good[0m
D (945) MSPI DQS: set to best phase: 0[0m
V (946) MSPI Timing: config_idx: 16, good[0m
D (946) MSPI DQS: set to best phase: 0[0m
V (946) MSPI Timing: config_idx: 16, good[0m
D (946) MSPI DQS: set to best phase: 0[0m
V (947) MSPI Timing: config_idx: 16, good[0m
D (947) MSPI DQS: set to best phase: 0[0m
V (947) MSPI Timing: config_idx: 16, good[0m
D (947) MSPI DQS: set to best phase: 0[0m
V (948) MSPI Timing: config_idx: 17, good[0m
D (948) MSPI DQS: set to best phase: 0[0m
V (948) MSPI Timing: config_idx: 17, good[0m
D (948) MSPI DQS: set to best phase: 0[0m
V (949) MSPI Timing: config_idx: 17, good[0m
D (949) MSPI DQS: set to best phase: 0[0m
V (949) MSPI Timing: config_idx: 17, good[0m
D (949) MSPI DQS: set to best phase: 0[0m
V (950) MSPI Timing: config_idx: 17, good[0m
D (950) MSPI DQS: set to best phase: 0[0m
V (950) MSPI Timing: config_idx: 17, good[0m
D (950) MSPI DQS: set to best phase: 0[0m
V (951) MSPI Timing: config_idx: 17, good[0m
D (951) MSPI DQS: set to best phase: 0[0m
V (951) MSPI Timing: config_idx: 17, good[0m
D (951) MSPI DQS: set to best phase: 0[0m
V (952) MSPI Timing: config_idx: 17, good[0m
D (952) MSPI DQS: set to best phase: 0[0m
V (952) MSPI Timing: config_idx: 17, good[0m
D (952) MSPI DQS: set to best phase: 0[0m
V (953) MSPI Timing: config_idx: 17, good[0m
D (953) MSPI DQS: set to best phase: 0[0m
V (953) MSPI Timing: config_idx: 17, good[0m
D (953) MSPI DQS: set to best phase: 0[0m
V (954) MSPI Timing: config_idx: 17, good[0m
D (954) MSPI DQS: set to best phase: 0[0m
V (954) MSPI Timing: config_idx: 17, good[0m
D (954) MSPI DQS: set to best phase: 0[0m
V (955) MSPI Timing: config_idx: 17, good[0m
D (955) MSPI DQS: set to best phase: 0[0m
V (955) MSPI Timing: config_idx: 17, good[0m
D (955) MSPI DQS: set to best phase: 0[0m
V (956) MSPI Timing: config_idx: 17, good[0m
D (956) MSPI DQS: set to best phase: 0[0m
V (956) MSPI Timing: config_idx: 17, good[0m
D (956) MSPI DQS: set to best phase: 0[0m
V (957) MSPI Timing: config_idx: 17, good[0m
D (957) MSPI DQS: set to best phase: 0[0m
V (957) MSPI Timing: config_idx: 17, good[0m
D (957) MSPI DQS: set to best phase: 0[0m
V (958) MSPI Timing: config_idx: 17, good[0m
D (958) MSPI DQS: set to best phase: 0[0m
V (958) MSPI Timing: config_idx: 17, good[0m
D (958) MSPI DQS: set to best phase: 0[0m
V (959) MSPI Timing: config_idx: 17, good[0m
D (959) MSPI DQS: set to best phase: 0[0m
V (959) MSPI Timing: config_idx: 17, good[0m
D (959) MSPI DQS: set to best phase: 0[0m
V (960) MSPI Timing: config_idx: 17, good[0m
D (960) MSPI DQS: set to best phase: 0[0m
V (960) MSPI Timing: config_idx: 17, good[0m
D (960) MSPI DQS: set to best phase: 0[0m
V (961) MSPI Timing: config_idx: 17, good[0m
D (961) MSPI DQS: set to best phase: 0[0m
V (961) MSPI Timing: config_idx: 17, good[0m
D (961) MSPI DQS: set to best phase: 0[0m
V (962) MSPI Timing: config_idx: 17, good[0m
D (962) MSPI DQS: set to best phase: 0[0m
V (962) MSPI Timing: config_idx: 17, good[0m
D (962) MSPI DQS: set to best phase: 0[0m
V (963) MSPI Timing: config_idx: 17, good[0m
D (963) MSPI DQS: set to best phase: 0[0m
V (963) MSPI Timing: config_idx: 17, good[0m
D (963) MSPI DQS: set to best phase: 0[0m
V (964) MSPI Timing: config_idx: 17, good[0m
D (964) MSPI DQS: set to best phase: 0[0m
V (964) MSPI Timing: config_idx: 17, good[0m
D (964) MSPI DQS: set to best phase: 0[0m
V (965) MSPI Timing: config_idx: 17, good[0m
D (965) MSPI DQS: set to best phase: 0[0m
V (965) MSPI Timing: config_idx: 17, good[0m
D (965) MSPI DQS: set to best phase: 0[0m
V (966) MSPI Timing: config_idx: 17, good[0m
D (966) MSPI DQS: set to best phase: 0[0m
V (966) MSPI Timing: config_idx: 17, good[0m
D (966) MSPI DQS: set to best phase: 0[0m
V (967) MSPI Timing: config_idx: 17, good[0m
D (967) MSPI DQS: set to best phase: 0[0m
V (967) MSPI Timing: config_idx: 17, good[0m
D (967) MSPI DQS: set to best phase: 0[0m
V (968) MSPI Timing: config_idx: 17, good[0m
D (968) MSPI DQS: set to best phase: 0[0m
V (968) MSPI Timing: config_idx: 17, good[0m
D (968) MSPI DQS: set to best phase: 0[0m
V (969) MSPI Timing: config_idx: 17, good[0m
D (969) MSPI DQS: set to best phase: 0[0m
V (969) MSPI Timing: config_idx: 17, good[0m
D (969) MSPI DQS: set to best phase: 0[0m
V (970) MSPI Timing: config_idx: 17, good[0m
D (970) MSPI DQS: set to best phase: 0[0m
V (970) MSPI Timing: config_idx: 17, good[0m
D (970) MSPI DQS: set to best phase: 0[0m
V (971) MSPI Timing: config_idx: 17, good[0m
D (971) MSPI DQS: set to best phase: 0[0m
V (971) MSPI Timing: config_idx: 17, good[0m
D (971) MSPI DQS: set to best phase: 0[0m
V (972) MSPI Timing: config_idx: 17, good[0m
D (972) MSPI DQS: set to best phase: 0[0m
V (972) MSPI Timing: config_idx: 17, good[0m
D (972) MSPI DQS: set to best phase: 0[0m
V (973) MSPI Timing: config_idx: 17, good[0m
D (973) MSPI DQS: set to best phase: 0[0m
V (973) MSPI Timing: config_idx: 17, good[0m
D (973) MSPI DQS: set to best phase: 0[0m
V (974) MSPI Timing: config_idx: 17, good[0m
D (974) MSPI DQS: set to best phase: 0[0m
V (974) MSPI Timing: config_idx: 17, good[0m
D (974) MSPI DQS: set to best phase: 0[0m
V (975) MSPI Timing: config_idx: 17, good[0m
D (975) MSPI DQS: set to best phase: 0[0m
V (975) MSPI Timing: config_idx: 17, good[0m
D (975) MSPI DQS: set to best phase: 0[0m
V (976) MSPI Timing: config_idx: 17, good[0m
D (976) MSPI DQS: set to best phase: 0[0m
V (976) MSPI Timing: config_idx: 17, good[0m
D (976) MSPI DQS: set to best phase: 0[0m
V (977) MSPI Timing: config_idx: 17, good[0m
D (977) MSPI DQS: set to best phase: 0[0m
V (977) MSPI Timing: config_idx: 17, good[0m
D (977) MSPI DQS: set to best phase: 0[0m
V (978) MSPI Timing: config_idx: 17, good[0m
D (978) MSPI DQS: set to best phase: 0[0m
V (978) MSPI Timing: config_idx: 17, good[0m
D (978) MSPI DQS: set to best phase: 0[0m
V (979) MSPI Timing: config_idx: 17, good[0m
D (979) MSPI DQS: set to best phase: 0[0m
V (979) MSPI Timing: config_idx: 17, good[0m
D (979) MSPI DQS: set to best phase: 0[0m
V (980) MSPI Timing: config_idx: 17, good[0m
D (980) MSPI DQS: set to best phase: 0[0m
V (980) MSPI Timing: config_idx: 17, good[0m
D (980) MSPI DQS: set to best phase: 0[0m
V (981) MSPI Timing: config_idx: 17, good[0m
D (981) MSPI DQS: set to best phase: 0[0m
V (981) MSPI Timing: config_idx: 17, good[0m
D (981) MSPI DQS: set to best phase: 0[0m
V (982) MSPI Timing: config_idx: 17, good[0m
D (982) MSPI DQS: set to best phase: 0[0m
V (982) MSPI Timing: config_idx: 17, good[0m
D (982) MSPI DQS: set to best phase: 0[0m
V (983) MSPI Timing: config_idx: 17, good[0m
D (983) MSPI DQS: set to best phase: 0[0m
V (983) MSPI Timing: config_idx: 17, good[0m
D (983) MSPI DQS: set to best phase: 0[0m
V (984) MSPI Timing: config_idx: 17, good[0m
D (984) MSPI DQS: set to best phase: 0[0m
V (984) MSPI Timing: config_idx: 17, good[0m
D (984) MSPI DQS: set to best phase: 0[0m
V (985) MSPI Timing: config_idx: 17, good[0m
D (985) MSPI DQS: set to best phase: 0[0m
V (985) MSPI Timing: config_idx: 17, good[0m
D (985) MSPI DQS: set to best phase: 0[0m
V (986) MSPI Timing: config_idx: 17, good[0m
D (986) MSPI DQS: set to best phase: 0[0m
V (986) MSPI Timing: config_idx: 17, good[0m
D (986) MSPI DQS: set to best phase: 0[0m
V (987) MSPI Timing: config_idx: 17, good[0m
D (987) MSPI DQS: set to best phase: 0[0m
V (987) MSPI Timing: config_idx: 17, good[0m
D (987) MSPI DQS: set to best phase: 0[0m
V (988) MSPI Timing: config_idx: 17, good[0m
D (988) MSPI DQS: set to best phase: 0[0m
V (988) MSPI Timing: config_idx: 17, good[0m
D (988) MSPI DQS: set to best phase: 0[0m
V (989) MSPI Timing: config_idx: 17, good[0m
D (989) MSPI DQS: set to best phase: 0[0m
V (989) MSPI Timing: config_idx: 17, good[0m
D (989) MSPI DQS: set to best phase: 0[0m
V (990) MSPI Timing: config_idx: 17, good[0m
D (990) MSPI DQS: set to best phase: 0[0m
V (990) MSPI Timing: config_idx: 17, good[0m
D (990) MSPI DQS: set to best phase: 0[0m
V (991) MSPI Timing: config_idx: 17, good[0m
D (991) MSPI DQS: set to best phase: 0[0m
V (991) MSPI Timing: config_idx: 17, good[0m
D (991) MSPI DQS: set to best phase: 0[0m
V (992) MSPI Timing: config_idx: 17, good[0m
D (992) MSPI DQS: set to best phase: 0[0m
V (992) MSPI Timing: config_idx: 17, good[0m
D (992) MSPI DQS: set to best phase: 0[0m
V (993) MSPI Timing: config_idx: 17, good[0m
D (993) MSPI DQS: set to best phase: 0[0m
V (993) MSPI Timing: config_idx: 17, good[0m
D (993) MSPI DQS: set to best phase: 0[0m
V (994) MSPI Timing: config_idx: 17, good[0m
D (994) MSPI DQS: set to best phase: 0[0m
V (994) MSPI Timing: config_idx: 17, good[0m
D (994) MSPI DQS: set to best phase: 0[0m
V (995) MSPI Timing: config_idx: 17, good[0m
D (995) MSPI DQS: set to best phase: 0[0m
V (995) MSPI Timing: config_idx: 17, good[0m
D (995) MSPI DQS: set to best phase: 0[0m
V (996) MSPI Timing: config_idx: 17, good[0m
D (996) MSPI DQS: set to best phase: 0[0m
V (996) MSPI Timing: config_idx: 17, good[0m
D (996) MSPI DQS: set to best phase: 0[0m
V (997) MSPI Timing: config_idx: 17, good[0m
D (997) MSPI DQS: set to best phase: 0[0m
V (997) MSPI Timing: config_idx: 17, good[0m
D (997) MSPI DQS: set to best phase: 0[0m
V (998) MSPI Timing: config_idx: 18, good[0m
D (998) MSPI DQS: set to best phase: 0[0m
V (998) MSPI Timing: config_idx: 18, good[0m
D (998) MSPI DQS: set to best phase: 0[0m
V (999) MSPI Timing: config_idx: 18, good[0m
D (999) MSPI DQS: set to best phase: 0[0m
V (999) MSPI Timing: config_idx: 18, good[0m
D (999) MSPI DQS: set to best phase: 0[0m
V (1000) MSPI Timing: config_idx: 18, good[0m
D (1000) MSPI DQS: set to best phase: 0[0m
V (1000) MSPI Timing: config_idx: 18, good[0m
D (1000) MSPI DQS: set to best phase: 0[0m
V (1001) MSPI Timing: config_idx: 18, good[0m
D (1001) MSPI DQS: set to best phase: 0[0m
V (1001) MSPI Timing: config_idx: 18, good[0m
D (1001) MSPI DQS: set to best phase: 0[0m
V (1002) MSPI Timing: config_idx: 18, good[0m
D (1002) MSPI DQS: set to best phase: 0[0m
V (1002) MSPI Timing: config_idx: 18, good[0m
D (1002) MSPI DQS: set to best phase: 0[0m
V (1003) MSPI Timing: config_idx: 18, good[0m
D (1003) MSPI DQS: set to best phase: 0[0m
V (1003) MSPI Timing: config_idx: 18, good[0m
D (1003) MSPI DQS: set to best phase: 0[0m
V (1004) MSPI Timing: config_idx: 18, good[0m
D (1004) MSPI DQS: set to best phase: 0[0m
V (1004) MSPI Timing: config_idx: 18, good[0m
D (1004) MSPI DQS: set to best phase: 0[0m
V (1005) MSPI Timing: config_idx: 18, good[0m
D (1005) MSPI DQS: set to best phase: 0[0m
V (1005) MSPI Timing: config_idx: 18, good[0m
D (1005) MSPI DQS: set to best phase: 0[0m
V (1006) MSPI Timing: config_idx: 18, good[0m
D (1006) MSPI DQS: set to best phase: 0[0m
V (1006) MSPI Timing: config_idx: 18, good[0m
D (1006) MSPI DQS: set to best phase: 0[0m
V (1007) MSPI Timing: config_idx: 18, good[0m
D (1007) MSPI DQS: set to best phase: 0[0m
V (1007) MSPI Timing: config_idx: 18, good[0m
D (1007) MSPI DQS: set to best phase: 0[0m
V (1008) MSPI Timing: config_idx: 18, good[0m
D (1008) MSPI DQS: set to best phase: 0[0m
V (1008) MSPI Timing: config_idx: 18, good[0m
D (1008) MSPI DQS: set to best phase: 0[0m
V (1009) MSPI Timing: config_idx: 18, good[0m
D (1009) MSPI DQS: set to best phase: 0[0m
V (1009) MSPI Timing: config_idx: 18, good[0m
D (1009) MSPI DQS: set to best phase: 0[0m
V (1010) MSPI Timing: config_idx: 18, good[0m
D (1010) MSPI DQS: set to best phase: 0[0m
V (1010) MSPI Timing: config_idx: 18, good[0m
D (1010) MSPI DQS: set to best phase: 0[0m
V (1011) MSPI Timing: config_idx: 18, good[0m
D (1011) MSPI DQS: set to best phase: 0[0m
V (1011) MSPI Timing: config_idx: 18, good[0m
D (1011) MSPI DQS: set to best phase: 0[0m
V (1012) MSPI Timing: config_idx: 18, good[0m
D (1012) MSPI DQS: set to best phase: 0[0m
V (1012) MSPI Timing: config_idx: 18, good[0m
D (1012) MSPI DQS: set to best phase: 0[0m
V (1013) MSPI Timing: config_idx: 18, good[0m
D (1013) MSPI DQS: set to best phase: 0[0m
V (1013) MSPI Timing: config_idx: 18, good[0m
D (1013) MSPI DQS: set to best phase: 0[0m
V (1014) MSPI Timing: config_idx: 18, good[0m
D (1014) MSPI DQS: set to best phase: 0[0m
V (1014) MSPI Timing: config_idx: 18, good[0m
D (1014) MSPI DQS: set to best phase: 0[0m
V (1015) MSPI Timing: config_idx: 18, good[0m
D (1015) MSPI DQS: set to best phase: 0[0m
V (1015) MSPI Timing: config_idx: 18, good[0m
D (1015) MSPI DQS: set to best phase: 0[0m
V (1016) MSPI Timing: config_idx: 18, good[0m
D (1016) MSPI DQS: set to best phase: 0[0m
V (1016) MSPI Timing: config_idx: 18, good[0m
D (1016) MSPI DQS: set to best phase: 0[0m
V (1017) MSPI Timing: config_idx: 18, good[0m
D (1017) MSPI DQS: set to best phase: 0[0m
V (1017) MSPI Timing: config_idx: 18, good[0m
D (1017) MSPI DQS: set to best phase: 0[0m
V (1018) MSPI Timing: config_idx: 18, good[0m
D (1018) MSPI DQS: set to best phase: 0[0m
V (1018) MSPI Timing: config_idx: 18, good[0m
D (1018) MSPI DQS: set to best phase: 0[0m
V (1019) MSPI Timing: config_idx: 18, good[0m
D (1019) MSPI DQS: set to best phase: 0[0m
V (1019) MSPI Timing: config_idx: 18, good[0m
D (1019) MSPI DQS: set to best phase: 0[0m
V (1020) MSPI Timing: config_idx: 18, good[0m
D (1020) MSPI DQS: set to best phase: 0[0m
V (1020) MSPI Timing: config_idx: 18, good[0m
D (1020) MSPI DQS: set to best phase: 0[0m
V (1021) MSPI Timing: config_idx: 18, good[0m
D (1021) MSPI DQS: set to best phase: 0[0m
V (1021) MSPI Timing: config_idx: 18, good[0m
D (1021) MSPI DQS: set to best phase: 0[0m
V (1022) MSPI Timing: config_idx: 18, good[0m
D (1022) MSPI DQS: set to best phase: 0[0m
V (1022) MSPI Timing: config_idx: 18, good[0m
D (1022) MSPI DQS: set to best phase: 0[0m
V (1023) MSPI Timing: config_idx: 18, good[0m
D (1023) MSPI DQS: set to best phase: 0[0m
V (1023) MSPI Timing: config_idx: 18, good[0m
D (1023) MSPI DQS: set to best phase: 0[0m
V (1024) MSPI Timing: config_idx: 18, good[0m
D (1024) MSPI DQS: set to best phase: 0[0m
V (1024) MSPI Timing: config_idx: 18, good[0m
D (1024) MSPI DQS: set to best phase: 0[0m
V (1025) MSPI Timing: config_idx: 18, good[0m
D (1025) MSPI DQS: set to best phase: 0[0m
V (1025) MSPI Timing: config_idx: 18, good[0m
D (1025) MSPI DQS: set to best phase: 0[0m
V (1026) MSPI Timing: config_idx: 18, good[0m
D (1026) MSPI DQS: set to best phase: 0[0m
V (1026) MSPI Timing: config_idx: 18, good[0m
D (1026) MSPI DQS: set to best phase: 0[0m
V (1027) MSPI Timing: config_idx: 18, good[0m
D (1027) MSPI DQS: set to best phase: 0[0m
V (1027) MSPI Timing: config_idx: 18, good[0m
D (1027) MSPI DQS: set to best phase: 0[0m
V (1028) MSPI Timing: config_idx: 18, good[0m
D (1028) MSPI DQS: set to best phase: 0[0m
V (1028) MSPI Timing: config_idx: 18, good[0m
D (1028) MSPI DQS: set to best phase: 0[0m
V (1029) MSPI Timing: config_idx: 18, good[0m
D (1029) MSPI DQS: set to best phase: 0[0m
V (1029) MSPI Timing: config_idx: 18, good[0m
D (1029) MSPI DQS: set to best phase: 0[0m
V (1030) MSPI Timing: config_idx: 18, good[0m
D (1030) MSPI DQS: set to best phase: 0[0m
V (1030) MSPI Timing: config_idx: 18, good[0m
D (1030) MSPI DQS: set to best phase: 0[0m
V (1031) MSPI Timing: config_idx: 18, good[0m
D (1031) MSPI DQS: set to best phase: 0[0m
V (1031) MSPI Timing: config_idx: 18, good[0m
D (1031) MSPI DQS: set to best phase: 0[0m
V (1032) MSPI Timing: config_idx: 18, good[0m
D (1032) MSPI DQS: set to best phase: 0[0m
V (1032) MSPI Timing: config_idx: 18, good[0m
D (1032) MSPI DQS: set to best phase: 0[0m
V (1033) MSPI Timing: config_idx: 18, good[0m
D (1033) MSPI DQS: set to best phase: 0[0m
V (1033) MSPI Timing: config_idx: 18, good[0m
D (1033) MSPI DQS: set to best phase: 0[0m
V (1034) MSPI Timing: config_idx: 18, good[0m
D (1034) MSPI DQS: set to best phase: 0[0m
V (1034) MSPI Timing: config_idx: 18, good[0m
D (1034) MSPI DQS: set to best phase: 0[0m
V (1035) MSPI Timing: config_idx: 18, good[0m
D (1035) MSPI DQS: set to best phase: 0[0m
V (1035) MSPI Timing: config_idx: 18, good[0m
D (1035) MSPI DQS: set to best phase: 0[0m
V (1036) MSPI Timing: config_idx: 18, good[0m
D (1036) MSPI DQS: set to best phase: 0[0m
V (1036) MSPI Timing: config_idx: 18, good[0m
D (1036) MSPI DQS: set to best phase: 0[0m
V (1037) MSPI Timing: config_idx: 18, good[0m
D (1037) MSPI DQS: set to best phase: 0[0m
V (1037) MSPI Timing: config_idx: 18, good[0m
D (1037) MSPI DQS: set to best phase: 0[0m
V (1038) MSPI Timing: config_idx: 18, good[0m
D (1038) MSPI DQS: set to best phase: 0[0m
V (1038) MSPI Timing: config_idx: 18, good[0m
D (1038) MSPI DQS: set to best phase: 0[0m
V (1039) MSPI Timing: config_idx: 18, good[0m
D (1039) MSPI DQS: set to best phase: 0[0m
V (1039) MSPI Timing: config_idx: 18, good[0m
D (1039) MSPI DQS: set to best phase: 0[0m
V (1040) MSPI Timing: config_idx: 18, good[0m
D (1040) MSPI DQS: set to best phase: 0[0m
V (1040) MSPI Timing: config_idx: 18, good[0m
D (1040) MSPI DQS: set to best phase: 0[0m
V (1041) MSPI Timing: config_idx: 18, good[0m
D (1041) MSPI DQS: set to best phase: 0[0m
V (1041) MSPI Timing: config_idx: 18, good[0m
D (1041) MSPI DQS: set to best phase: 0[0m
V (1042) MSPI Timing: config_idx: 18, good[0m
D (1042) MSPI DQS: set to best phase: 0[0m
V (1042) MSPI Timing: config_idx: 18, good[0m
D (1042) MSPI DQS: set to best phase: 0[0m
V (1043) MSPI Timing: config_idx: 18, good[0m
D (1043) MSPI DQS: set to best phase: 0[0m
V (1043) MSPI Timing: config_idx: 18, good[0m
D (1043) MSPI DQS: set to best phase: 0[0m
V (1044) MSPI Timing: config_idx: 18, good[0m
D (1044) MSPI DQS: set to best phase: 0[0m
V (1044) MSPI Timing: config_idx: 18, good[0m
D (1044) MSPI DQS: set to best phase: 0[0m
V (1045) MSPI Timing: config_idx: 18, good[0m
D (1045) MSPI DQS: set to best phase: 0[0m
V (1045) MSPI Timing: config_idx: 18, good[0m
D (1045) MSPI DQS: set to best phase: 0[0m
V (1046) MSPI Timing: config_idx: 18, good[0m
D (1046) MSPI DQS: set to best phase: 0[0m
V (1046) MSPI Timing: config_idx: 18, good[0m
D (1046) MSPI DQS: set to best phase: 0[0m
V (1047) MSPI Timing: config_idx: 18, good[0m
D (1047) MSPI DQS: set to best phase: 0[0m
V (1047) MSPI Timing: config_idx: 18, good[0m
D (1047) MSPI DQS: set to best phase: 0[0m
V (1048) MSPI Timing: config_idx: 19, good[0m
D (1048) MSPI DQS: set to best phase: 0[0m
V (1048) MSPI Timing: config_idx: 19, good[0m
D (1048) MSPI DQS: set to best phase: 0[0m
V (1049) MSPI Timing: config_idx: 19, good[0m
D (1049) MSPI DQS: set to best phase: 0[0m
V (1049) MSPI Timing: config_idx: 19, good[0m
D (1049) MSPI DQS: set to best phase: 0[0m
V (1050) MSPI Timing: config_idx: 19, good[0m
D (1050) MSPI DQS: set to best phase: 0[0m
V (1050) MSPI Timing: config_idx: 19, good[0m
D (1050) MSPI DQS: set to best phase: 0[0m
V (1051) MSPI Timing: config_idx: 19, good[0m
D (1051) MSPI DQS: set to best phase: 0[0m
V (1051) MSPI Timing: config_idx: 19, good[0m
D (1051) MSPI DQS: set to best phase: 0[0m
V (1052) MSPI Timing: config_idx: 19, good[0m
D (1052) MSPI DQS: set to best phase: 0[0m
V (1052) MSPI Timing: config_idx: 19, good[0m
D (1052) MSPI DQS: set to best phase: 0[0m
V (1053) MSPI Timing: config_idx: 19, good[0m
D (1053) MSPI DQS: set to best phase: 0[0m
V (1053) MSPI Timing: config_idx: 19, good[0m
D (1053) MSPI DQS: set to best phase: 0[0m
V (1054) MSPI Timing: config_idx: 19, good[0m
D (1054) MSPI DQS: set to best phase: 0[0m
V (1054) MSPI Timing: config_idx: 19, good[0m
D (1054) MSPI DQS: set to best phase: 0[0m
V (1055) MSPI Timing: config_idx: 19, good[0m
D (1055) MSPI DQS: set to best phase: 0[0m
V (1055) MSPI Timing: config_idx: 19, good[0m
D (1055) MSPI DQS: set to best phase: 0[0m
V (1056) MSPI Timing: config_idx: 19, good[0m
D (1056) MSPI DQS: set to best phase: 0[0m
V (1056) MSPI Timing: config_idx: 19, good[0m
D (1056) MSPI DQS: set to best phase: 0[0m
V (1057) MSPI Timing: config_idx: 19, good[0m
D (1057) MSPI DQS: set to best phase: 0[0m
V (1057) MSPI Timing: config_idx: 19, good[0m
D (1057) MSPI DQS: set to best phase: 0[0m
V (1058) MSPI Timing: config_idx: 19, good[0m
D (1058) MSPI DQS: set to best phase: 0[0m
V (1058) MSPI Timing: config_idx: 19, good[0m
D (1058) MSPI DQS: set to best phase: 0[0m
V (1059) MSPI Timing: config_idx: 19, good[0m
D (1059) MSPI DQS: set to best phase: 0[0m
V (1059) MSPI Timing: config_idx: 19, good[0m
D (1059) MSPI DQS: set to best phase: 0[0m
V (1060) MSPI Timing: config_idx: 19, good[0m
D (1060) MSPI DQS: set to best phase: 0[0m
V (1060) MSPI Timing: config_idx: 19, good[0m
D (1060) MSPI DQS: set to best phase: 0[0m
V (1061) MSPI Timing: config_idx: 19, good[0m
D (1061) MSPI DQS: set to best phase: 0[0m
V (1061) MSPI Timing: config_idx: 19, good[0m
D (1061) MSPI DQS: set to best phase: 0[0m
V (1062) MSPI Timing: config_idx: 19, good[0m
D (1062) MSPI DQS: set to best phase: 0[0m
V (1062) MSPI Timing: config_idx: 19, good[0m
D (1062) MSPI DQS: set to best phase: 0[0m
V (1063) MSPI Timing: config_idx: 19, good[0m
D (1063) MSPI DQS: set to best phase: 0[0m
V (1063) MSPI Timing: config_idx: 19, good[0m
D (1063) MSPI DQS: set to best phase: 0[0m
V (1064) MSPI Timing: config_idx: 19, good[0m
D (1064) MSPI DQS: set to best phase: 0[0m
V (1064) MSPI Timing: config_idx: 19, good[0m
D (1064) MSPI DQS: set to best phase: 0[0m
V (1065) MSPI Timing: config_idx: 19, good[0m
D (1065) MSPI DQS: set to best phase: 0[0m
V (1065) MSPI Timing: config_idx: 19, good[0m
D (1065) MSPI DQS: set to best phase: 0[0m
V (1066) MSPI Timing: config_idx: 19, good[0m
D (1066) MSPI DQS: set to best phase: 0[0m
V (1066) MSPI Timing: config_idx: 19, good[0m
D (1066) MSPI DQS: set to best phase: 0[0m
V (1067) MSPI Timing: config_idx: 19, good[0m
D (1067) MSPI DQS: set to best phase: 0[0m
V (1067) MSPI Timing: config_idx: 19, good[0m
D (1067) MSPI DQS: set to best phase: 0[0m
V (1068) MSPI Timing: config_idx: 19, good[0m
D (1068) MSPI DQS: set to best phase: 0[0m
V (1068) MSPI Timing: config_idx: 19, good[0m
D (1068) MSPI DQS: set to best phase: 0[0m
V (1069) MSPI Timing: config_idx: 19, good[0m
D (1069) MSPI DQS: set to best phase: 0[0m
V (1069) MSPI Timing: config_idx: 19, good[0m
D (1069) MSPI DQS: set to best phase: 0[0m
V (1070) MSPI Timing: config_idx: 19, good[0m
D (1070) MSPI DQS: set to best phase: 0[0m
V (1070) MSPI Timing: config_idx: 19, good[0m
D (1070) MSPI DQS: set to best phase: 0[0m
V (1071) MSPI Timing: config_idx: 19, good[0m
D (1071) MSPI DQS: set to best phase: 0[0m
V (1071) MSPI Timing: config_idx: 19, good[0m
D (1071) MSPI DQS: set to best phase: 0[0m
V (1072) MSPI Timing: config_idx: 19, good[0m
D (1072) MSPI DQS: set to best phase: 0[0m
V (1072) MSPI Timing: config_idx: 19, good[0m
D (1072) MSPI DQS: set to best phase: 0[0m
V (1073) MSPI Timing: config_idx: 19, good[0m
D (1073) MSPI DQS: set to best phase: 0[0m
V (1073) MSPI Timing: config_idx: 19, good[0m
D (1073) MSPI DQS: set to best phase: 0[0m
V (1074) MSPI Timing: config_idx: 19, good[0m
D (1074) MSPI DQS: set to best phase: 0[0m
V (1074) MSPI Timing: config_idx: 19, good[0m
D (1074) MSPI DQS: set to best phase: 0[0m
V (1075) MSPI Timing: config_idx: 19, good[0m
D (1075) MSPI DQS: set to best phase: 0[0m
V (1075) MSPI Timing: config_idx: 19, good[0m
D (1075) MSPI DQS: set to best phase: 0[0m
V (1076) MSPI Timing: config_idx: 19, good[0m
D (1076) MSPI DQS: set to best phase: 0[0m
V (1076) MSPI Timing: config_idx: 19, good[0m
D (1076) MSPI DQS: set to best phase: 0[0m
V (1077) MSPI Timing: config_idx: 19, good[0m
D (1077) MSPI DQS: set to best phase: 0[0m
V (1077) MSPI Timing: config_idx: 19, good[0m
D (1077) MSPI DQS: set to best phase: 0[0m
V (1078) MSPI Timing: config_idx: 19, good[0m
D (1078) MSPI DQS: set to best phase: 0[0m
V (1078) MSPI Timing: config_idx: 19, good[0m
D (1078) MSPI DQS: set to best phase: 0[0m
V (1079) MSPI Timing: config_idx: 19, good[0m
D (1079) MSPI DQS: set to best phase: 0[0m
V (1079) MSPI Timing: config_idx: 19, good[0m
D (1079) MSPI DQS: set to best phase: 0[0m
V (1080) MSPI Timing: config_idx: 19, good[0m
D (1080) MSPI DQS: set to best phase: 0[0m
V (1080) MSPI Timing: config_idx: 19, good[0m
D (1080) MSPI DQS: set to best phase: 0[0m
V (1081) MSPI Timing: config_idx: 19, good[0m
D (1081) MSPI DQS: set to best phase: 0[0m
V (1081) MSPI Timing: config_idx: 19, good[0m
D (1081) MSPI DQS: set to best phase: 0[0m
V (1082) MSPI Timing: config_idx: 19, good[0m
D (1082) MSPI DQS: set to best phase: 0[0m
V (1082) MSPI Timing: config_idx: 19, good[0m
D (1082) MSPI DQS: set to best phase: 0[0m
V (1083) MSPI Timing: config_idx: 19, good[0m
D (1083) MSPI DQS: set to best phase: 0[0m
V (1083) MSPI Timing: config_idx: 19, good[0m
D (1083) MSPI DQS: set to best phase: 0[0m
V (1084) MSPI Timing: config_idx: 19, good[0m
D (1084) MSPI DQS: set to best phase: 0[0m
V (1084) MSPI Timing: config_idx: 19, good[0m
D (1084) MSPI DQS: set to best phase: 0[0m
V (1085) MSPI Timing: config_idx: 19, good[0m
D (1085) MSPI DQS: set to best phase: 0[0m
V (1085) MSPI Timing: config_idx: 19, good[0m
D (1085) MSPI DQS: set to best phase: 0[0m
V (1086) MSPI Timing: config_idx: 19, good[0m
D (1086) MSPI DQS: set to best phase: 0[0m
V (1086) MSPI Timing: config_idx: 19, good[0m
D (1086) MSPI DQS: set to best phase: 0[0m
V (1087) MSPI Timing: config_idx: 19, good[0m
D (1087) MSPI DQS: set to best phase: 0[0m
V (1087) MSPI Timing: config_idx: 19, good[0m
D (1087) MSPI DQS: set to best phase: 0[0m
V (1088) MSPI Timing: config_idx: 19, good[0m
D (1088) MSPI DQS: set to best phase: 0[0m
V (1088) MSPI Timing: config_idx: 19, good[0m
D (1088) MSPI DQS: set to best phase: 0[0m
V (1089) MSPI Timing: config_idx: 19, good[0m
D (1089) MSPI DQS: set to best phase: 0[0m
V (1089) MSPI Timing: config_idx: 19, good[0m
D (1089) MSPI DQS: set to best phase: 0[0m
V (1090) MSPI Timing: config_idx: 19, good[0m
D (1090) MSPI DQS: set to best phase: 0[0m
V (1090) MSPI Timing: config_idx: 19, good[0m
D (1090) MSPI DQS: set to best phase: 0[0m
V (1091) MSPI Timing: config_idx: 19, good[0m
D (1091) MSPI DQS: set to best phase: 0[0m
V (1091) MSPI Timing: config_idx: 19, good[0m
D (1091) MSPI DQS: set to best phase: 0[0m
V (1092) MSPI Timing: config_idx: 19, good[0m
D (1092) MSPI DQS: set to best phase: 0[0m
V (1092) MSPI Timing: config_idx: 19, good[0m
D (1092) MSPI DQS: set to best phase: 0[0m
V (1093) MSPI Timing: config_idx: 19, good[0m
D (1093) MSPI DQS: set to best phase: 0[0m
V (1093) MSPI Timing: config_idx: 19, good[0m
D (1093) MSPI DQS: set to best phase: 0[0m
V (1094) MSPI Timing: config_idx: 19, good[0m
D (1094) MSPI DQS: set to best phase: 0[0m
V (1094) MSPI Timing: config_idx: 19, good[0m
D (1094) MSPI DQS: set to best phase: 0[0m
V (1095) MSPI Timing: config_idx: 19, good[0m
D (1095) MSPI DQS: set to best phase: 0[0m
V (1095) MSPI Timing: config_idx: 19, good[0m
D (1095) MSPI DQS: set to best phase: 0[0m
V (1096) MSPI Timing: config_idx: 19, good[0m
D (1096) MSPI DQS: set to best phase: 0[0m
V (1096) MSPI Timing: config_idx: 19, good[0m
D (1096) MSPI DQS: set to best phase: 0[0m
V (1097) MSPI Timing: config_idx: 19, good[0m
D (1097) MSPI DQS: set to best phase: 0[0m
V (1097) MSPI Timing: config_idx: 19, good[0m
D (1097) MSPI DQS: set to best phase: 0[0m
V (1098) MSPI Timing: config_idx: 20, good[0m
D (1098) MSPI DQS: set to best phase: 0[0m
V (1098) MSPI Timing: config_idx: 20, good[0m
D (1098) MSPI DQS: set to best phase: 0[0m
V (1099) MSPI Timing: config_idx: 20, good[0m
D (1099) MSPI DQS: set to best phase: 0[0m
V (1099) MSPI Timing: config_idx: 20, good[0m
D (1099) MSPI DQS: set to best phase: 0[0m
V (1100) MSPI Timing: config_idx: 20, good[0m
D (1100) MSPI DQS: set to best phase: 0[0m
V (1100) MSPI Timing: config_idx: 20, good[0m
D (1100) MSPI DQS: set to best phase: 0[0m
V (1101) MSPI Timing: config_idx: 20, good[0m
D (1101) MSPI DQS: set to best phase: 0[0m
V (1101) MSPI Timing: config_idx: 20, good[0m
D (1101) MSPI DQS: set to best phase: 0[0m
V (1102) MSPI Timing: config_idx: 20, good[0m
D (1102) MSPI DQS: set to best phase: 0[0m
V (1102) MSPI Timing: config_idx: 20, good[0m
D (1102) MSPI DQS: set to best phase: 0[0m
V (1103) MSPI Timing: config_idx: 20, good[0m
D (1103) MSPI DQS: set to best phase: 0[0m
V (1103) MSPI Timing: config_idx: 20, good[0m
D (1103) MSPI DQS: set to best phase: 0[0m
V (1104) MSPI Timing: config_idx: 20, good[0m
D (1104) MSPI DQS: set to best phase: 0[0m
V (1104) MSPI Timing: config_idx: 20, good[0m
D (1104) MSPI DQS: set to best phase: 0[0m
V (1105) MSPI Timing: config_idx: 20, good[0m
D (1105) MSPI DQS: set to best phase: 0[0m
V (1105) MSPI Timing: config_idx: 20, good[0m
D (1105) MSPI DQS: set to best phase: 0[0m
V (1106) MSPI Timing: config_idx: 20, good[0m
D (1106) MSPI DQS: set to best phase: 0[0m
V (1106) MSPI Timing: config_idx: 20, good[0m
D (1106) MSPI DQS: set to best phase: 0[0m
V (1107) MSPI Timing: config_idx: 20, good[0m
D (1107) MSPI DQS: set to best phase: 0[0m
V (1107) MSPI Timing: config_idx: 20, good[0m
D (1107) MSPI DQS: set to best phase: 0[0m
V (1108) MSPI Timing: config_idx: 20, good[0m
D (1108) MSPI DQS: set to best phase: 0[0m
V (1108) MSPI Timing: config_idx: 20, good[0m
D (1108) MSPI DQS: set to best phase: 0[0m
V (1109) MSPI Timing: config_idx: 20, good[0m
D (1109) MSPI DQS: set to best phase: 0[0m
V (1109) MSPI Timing: config_idx: 20, good[0m
D (1109) MSPI DQS: set to best phase: 0[0m
V (1110) MSPI Timing: config_idx: 20, good[0m
D (1110) MSPI DQS: set to best phase: 0[0m
V (1110) MSPI Timing: config_idx: 20, good[0m
D (1110) MSPI DQS: set to best phase: 0[0m
V (1111) MSPI Timing: config_idx: 20, good[0m
D (1111) MSPI DQS: set to best phase: 0[0m
V (1111) MSPI Timing: config_idx: 20, good[0m
D (1111) MSPI DQS: set to best phase: 0[0m
V (1112) MSPI Timing: config_idx: 20, good[0m
D (1112) MSPI DQS: set to best phase: 0[0m
V (1112) MSPI Timing: config_idx: 20, good[0m
D (1112) MSPI DQS: set to best phase: 0[0m
V (1113) MSPI Timing: config_idx: 20, good[0m
D (1113) MSPI DQS: set to best phase: 0[0m
V (1113) MSPI Timing: config_idx: 20, good[0m
D (1113) MSPI DQS: set to best phase: 0[0m
V (1114) MSPI Timing: config_idx: 20, good[0m
D (1114) MSPI DQS: set to best phase: 0[0m
V (1114) MSPI Timing: config_idx: 20, good[0m
D (1114) MSPI DQS: set to best phase: 0[0m
V (1115) MSPI Timing: config_idx: 20, good[0m
D (1115) MSPI DQS: set to best phase: 0[0m
V (1115) MSPI Timing: config_idx: 20, good[0m
D (1115) MSPI DQS: set to best phase: 0[0m
V (1116) MSPI Timing: config_idx: 20, good[0m
D (1116) MSPI DQS: set to best phase: 0[0m
V (1116) MSPI Timing: config_idx: 20, good[0m
D (1116) MSPI DQS: set to best phase: 0[0m
V (1117) MSPI Timing: config_idx: 20, good[0m
D (1117) MSPI DQS: set to best phase: 0[0m
V (1117) MSPI Timing: config_idx: 20, good[0m
D (1117) MSPI DQS: set to best phase: 0[0m
V (1118) MSPI Timing: config_idx: 20, good[0m
D (1118) MSPI DQS: set to best phase: 0[0m
V (1118) MSPI Timing: config_idx: 20, good[0m
D (1118) MSPI DQS: set to best phase: 0[0m
V (1119) MSPI Timing: config_idx: 20, good[0m
D (1119) MSPI DQS: set to best phase: 0[0m
V (1119) MSPI Timing: config_idx: 20, good[0m
D (1119) MSPI DQS: set to best phase: 0[0m
V (1120) MSPI Timing: config_idx: 20, good[0m
D (1120) MSPI DQS: set to best phase: 0[0m
V (1120) MSPI Timing: config_idx: 20, good[0m
D (1120) MSPI DQS: set to best phase: 0[0m
V (1121) MSPI Timing: config_idx: 20, good[0m
D (1121) MSPI DQS: set to best phase: 0[0m
V (1121) MSPI Timing: config_idx: 20, good[0m
D (1121) MSPI DQS: set to best phase: 0[0m
V (1122) MSPI Timing: config_idx: 20, good[0m
D (1122) MSPI DQS: set to best phase: 0[0m
V (1122) MSPI Timing: config_idx: 20, good[0m
D (1122) MSPI DQS: set to best phase: 0[0m
V (1123) MSPI Timing: config_idx: 20, good[0m
D (1123) MSPI DQS: set to best phase: 0[0m
V (1123) MSPI Timing: config_idx: 20, good[0m
D (1123) MSPI DQS: set to best phase: 0[0m
V (1124) MSPI Timing: config_idx: 20, good[0m
D (1124) MSPI DQS: set to best phase: 0[0m
V (1124) MSPI Timing: config_idx: 20, good[0m
D (1124) MSPI DQS: set to best phase: 0[0m
V (1125) MSPI Timing: config_idx: 20, good[0m
D (1125) MSPI DQS: set to best phase: 0[0m
V (1125) MSPI Timing: config_idx: 20, good[0m
D (1125) MSPI DQS: set to best phase: 0[0m
V (1126) MSPI Timing: config_idx: 20, good[0m
D (1126) MSPI DQS: set to best phase: 0[0m
V (1126) MSPI Timing: config_idx: 20, good[0m
D (1126) MSPI DQS: set to best phase: 0[0m
V (1127) MSPI Timing: config_idx: 20, good[0m
D (1127) MSPI DQS: set to best phase: 0[0m
V (1127) MSPI Timing: config_idx: 20, good[0m
D (1127) MSPI DQS: set to best phase: 0[0m
V (1128) MSPI Timing: config_idx: 20, good[0m
D (1128) MSPI DQS: set to best phase: 0[0m
V (1128) MSPI Timing: config_idx: 20, good[0m
D (1128) MSPI DQS: set to best phase: 0[0m
V (1129) MSPI Timing: config_idx: 20, good[0m
D (1129) MSPI DQS: set to best phase: 0[0m
V (1129) MSPI Timing: config_idx: 20, good[0m
D (1129) MSPI DQS: set to best phase: 0[0m
V (1130) MSPI Timing: config_idx: 20, good[0m
D (1130) MSPI DQS: set to best phase: 0[0m
V (1130) MSPI Timing: config_idx: 20, good[0m
D (1130) MSPI DQS: set to best phase: 0[0m
V (1131) MSPI Timing: config_idx: 20, good[0m
D (1131) MSPI DQS: set to best phase: 0[0m
V (1131) MSPI Timing: config_idx: 20, good[0m
D (1131) MSPI DQS: set to best phase: 0[0m
V (1132) MSPI Timing: config_idx: 20, good[0m
D (1132) MSPI DQS: set to best phase: 0[0m
V (1132) MSPI Timing: config_idx: 20, good[0m
D (1132) MSPI DQS: set to best phase: 0[0m
V (1133) MSPI Timing: config_idx: 20, good[0m
D (1133) MSPI DQS: set to best phase: 0[0m
V (1133) MSPI Timing: config_idx: 20, good[0m
D (1133) MSPI DQS: set to best phase: 0[0m
V (1134) MSPI Timing: config_idx: 20, good[0m
D (1134) MSPI DQS: set to best phase: 0[0m
V (1134) MSPI Timing: config_idx: 20, good[0m
D (1134) MSPI DQS: set to best phase: 0[0m
V (1135) MSPI Timing: config_idx: 20, good[0m
D (1135) MSPI DQS: set to best phase: 0[0m
V (1135) MSPI Timing: config_idx: 20, good[0m
D (1135) MSPI DQS: set to best phase: 0[0m
V (1136) MSPI Timing: config_idx: 20, good[0m
D (1136) MSPI DQS: set to best phase: 0[0m
V (1136) MSPI Timing: config_idx: 20, good[0m
D (1136) MSPI DQS: set to best phase: 0[0m
V (1137) MSPI Timing: config_idx: 20, good[0m
D (1137) MSPI DQS: set to best phase: 0[0m
V (1137) MSPI Timing: config_idx: 20, good[0m
D (1137) MSPI DQS: set to best phase: 0[0m
V (1138) MSPI Timing: config_idx: 20, good[0m
D (1138) MSPI DQS: set to best phase: 0[0m
V (1138) MSPI Timing: config_idx: 20, good[0m
D (1138) MSPI DQS: set to best phase: 0[0m
V (1139) MSPI Timing: config_idx: 20, good[0m
D (1139) MSPI DQS: set to best phase: 0[0m
V (1139) MSPI Timing: config_idx: 20, good[0m
D (1139) MSPI DQS: set to best phase: 0[0m
V (1140) MSPI Timing: config_idx: 20, good[0m
D (1140) MSPI DQS: set to best phase: 0[0m
V (1140) MSPI Timing: config_idx: 20, good[0m
D (1140) MSPI DQS: set to best phase: 0[0m
V (1141) MSPI Timing: config_idx: 20, good[0m
D (1141) MSPI DQS: set to best phase: 0[0m
V (1141) MSPI Timing: config_idx: 20, good[0m
D (1141) MSPI DQS: set to best phase: 0[0m
V (1142) MSPI Timing: config_idx: 20, good[0m
D (1142) MSPI DQS: set to best phase: 0[0m
V (1142) MSPI Timing: config_idx: 20, good[0m
D (1142) MSPI DQS: set to best phase: 0[0m
V (1143) MSPI Timing: config_idx: 20, good[0m
D (1143) MSPI DQS: set to best phase: 0[0m
V (1143) MSPI Timing: config_idx: 20, good[0m
D (1143) MSPI DQS: set to best phase: 0[0m
V (1144) MSPI Timing: config_idx: 20, good[0m
D (1144) MSPI DQS: set to best phase: 0[0m
V (1144) MSPI Timing: config_idx: 20, good[0m
D (1144) MSPI DQS: set to best phase: 0[0m
V (1145) MSPI Timing: config_idx: 20, good[0m
D (1145) MSPI DQS: set to best phase: 0[0m
V (1145) MSPI Timing: config_idx: 20, good[0m
D (1145) MSPI DQS: set to best phase: 0[0m
V (1146) MSPI Timing: config_idx: 20, good[0m
D (1146) MSPI DQS: set to best phase: 0[0m
V (1146) MSPI Timing: config_idx: 20, good[0m
D (1146) MSPI DQS: set to best phase: 0[0m
V (1147) MSPI Timing: config_idx: 20, good[0m
D (1147) MSPI DQS: set to best phase: 0[0m
V (1147) MSPI Timing: config_idx: 20, good[0m
D (1147) MSPI DQS: set to best phase: 0[0m
V (1148) MSPI Timing: config_idx: 21, good[0m
D (1148) MSPI DQS: set to best phase: 0[0m
V (1148) MSPI Timing: config_idx: 21, good[0m
D (1148) MSPI DQS: set to best phase: 0[0m
V (1149) MSPI Timing: config_idx: 21, good[0m
D (1149) MSPI DQS: set to best phase: 0[0m
V (1149) MSPI Timing: config_idx: 21, good[0m
D (1149) MSPI DQS: set to best phase: 0[0m
V (1150) MSPI Timing: config_idx: 21, good[0m
D (1150) MSPI DQS: set to best phase: 0[0m
V (1150) MSPI Timing: config_idx: 21, good[0m
D (1150) MSPI DQS: set to best phase: 0[0m
V (1151) MSPI Timing: config_idx: 21, good[0m
D (1151) MSPI DQS: set to best phase: 0[0m
V (1151) MSPI Timing: config_idx: 21, good[0m
D (1151) MSPI DQS: set to best phase: 0[0m
V (1152) MSPI Timing: config_idx: 21, good[0m
D (1152) MSPI DQS: set to best phase: 0[0m
V (1152) MSPI Timing: config_idx: 21, good[0m
D (1152) MSPI DQS: set to best phase: 0[0m
V (1153) MSPI Timing: config_idx: 21, good[0m
D (1153) MSPI DQS: set to best phase: 0[0m
V (1153) MSPI Timing: config_idx: 21, good[0m
D (1153) MSPI DQS: set to best phase: 0[0m
V (1154) MSPI Timing: config_idx: 21, good[0m
D (1154) MSPI DQS: set to best phase: 0[0m
V (1154) MSPI Timing: config_idx: 21, good[0m
D (1154) MSPI DQS: set to best phase: 0[0m
V (1155) MSPI Timing: config_idx: 21, good[0m
D (1155) MSPI DQS: set to best phase: 0[0m
V (1155) MSPI Timing: config_idx: 21, good[0m
D (1155) MSPI DQS: set to best phase: 0[0m
V (1156) MSPI Timing: config_idx: 21, good[0m
D (1156) MSPI DQS: set to best phase: 0[0m
V (1156) MSPI Timing: config_idx: 21, good[0m
D (1156) MSPI DQS: set to best phase: 0[0m
V (1157) MSPI Timing: config_idx: 21, good[0m
D (1157) MSPI DQS: set to best phase: 0[0m
V (1157) MSPI Timing: config_idx: 21, good[0m
D (1157) MSPI DQS: set to best phase: 0[0m
V (1158) MSPI Timing: config_idx: 21, good[0m
D (1158) MSPI DQS: set to best phase: 0[0m
V (1158) MSPI Timing: config_idx: 21, good[0m
D (1158) MSPI DQS: set to best phase: 0[0m
V (1159) MSPI Timing: config_idx: 21, good[0m
D (1159) MSPI DQS: set to best phase: 0[0m
V (1159) MSPI Timing: config_idx: 21, good[0m
D (1159) MSPI DQS: set to best phase: 0[0m
V (1160) MSPI Timing: config_idx: 21, good[0m
D (1160) MSPI DQS: set to best phase: 0[0m
V (1160) MSPI Timing: config_idx: 21, good[0m
D (1160) MSPI DQS: set to best phase: 0[0m
V (1161) MSPI Timing: config_idx: 21, good[0m
D (1161) MSPI DQS: set to best phase: 0[0m
V (1161) MSPI Timing: config_idx: 21, good[0m
D (1161) MSPI DQS: set to best phase: 0[0m
V (1162) MSPI Timing: config_idx: 21, good[0m
D (1162) MSPI DQS: set to best phase: 0[0m
V (1162) MSPI Timing: config_idx: 21, good[0m
D (1162) MSPI DQS: set to best phase: 0[0m
V (1163) MSPI Timing: config_idx: 21, good[0m
D (1163) MSPI DQS: set to best phase: 0[0m
V (1163) MSPI Timing: config_idx: 21, good[0m
D (1163) MSPI DQS: set to best phase: 0[0m
V (1164) MSPI Timing: config_idx: 21, good[0m
D (1164) MSPI DQS: set to best phase: 0[0m
V (1164) MSPI Timing: config_idx: 21, good[0m
D (1164) MSPI DQS: set to best phase: 0[0m
V (1165) MSPI Timing: config_idx: 21, good[0m
D (1165) MSPI DQS: set to best phase: 0[0m
V (1165) MSPI Timing: config_idx: 21, good[0m
D (1165) MSPI DQS: set to best phase: 0[0m
V (1166) MSPI Timing: config_idx: 21, good[0m
D (1166) MSPI DQS: set to best phase: 0[0m
V (1166) MSPI Timing: config_idx: 21, good[0m
D (1166) MSPI DQS: set to best phase: 0[0m
V (1167) MSPI Timing: config_idx: 21, good[0m
D (1167) MSPI DQS: set to best phase: 0[0m
V (1167) MSPI Timing: config_idx: 21, good[0m
D (1167) MSPI DQS: set to best phase: 0[0m
V (1168) MSPI Timing: config_idx: 21, good[0m
D (1168) MSPI DQS: set to best phase: 0[0m
V (1168) MSPI Timing: config_idx: 21, good[0m
D (1168) MSPI DQS: set to best phase: 0[0m
V (1169) MSPI Timing: config_idx: 21, good[0m
D (1169) MSPI DQS: set to best phase: 0[0m
V (1169) MSPI Timing: config_idx: 21, good[0m
D (1169) MSPI DQS: set to best phase: 0[0m
V (1170) MSPI Timing: config_idx: 21, good[0m
D (1170) MSPI DQS: set to best phase: 0[0m
V (1170) MSPI Timing: config_idx: 21, good[0m
D (1170) MSPI DQS: set to best phase: 0[0m
V (1171) MSPI Timing: config_idx: 21, good[0m
D (1171) MSPI DQS: set to best phase: 0[0m
V (1171) MSPI Timing: config_idx: 21, good[0m
D (1171) MSPI DQS: set to best phase: 0[0m
V (1172) MSPI Timing: config_idx: 21, good[0m
D (1172) MSPI DQS: set to best phase: 0[0m
V (1172) MSPI Timing: config_idx: 21, good[0m
D (1172) MSPI DQS: set to best phase: 0[0m
V (1173) MSPI Timing: config_idx: 21, good[0m
D (1173) MSPI DQS: set to best phase: 0[0m
V (1173) MSPI Timing: config_idx: 21, good[0m
D (1173) MSPI DQS: set to best phase: 0[0m
V (1174) MSPI Timing: config_idx: 21, good[0m
D (1174) MSPI DQS: set to best phase: 0[0m
V (1174) MSPI Timing: config_idx: 21, good[0m
D (1174) MSPI DQS: set to best phase: 0[0m
V (1175) MSPI Timing: config_idx: 21, good[0m
D (1175) MSPI DQS: set to best phase: 0[0m
V (1175) MSPI Timing: config_idx: 21, good[0m
D (1175) MSPI DQS: set to best phase: 0[0m
V (1176) MSPI Timing: config_idx: 21, good[0m
D (1176) MSPI DQS: set to best phase: 0[0m
V (1176) MSPI Timing: config_idx: 21, good[0m
D (1176) MSPI DQS: set to best phase: 0[0m
V (1177) MSPI Timing: config_idx: 21, good[0m
D (1177) MSPI DQS: set to best phase: 0[0m
V (1177) MSPI Timing: config_idx: 21, good[0m
D (1177) MSPI DQS: set to best phase: 0[0m
V (1178) MSPI Timing: config_idx: 21, good[0m
D (1178) MSPI DQS: set to best phase: 0[0m
V (1178) MSPI Timing: config_idx: 21, good[0m
D (1178) MSPI DQS: set to best phase: 0[0m
V (1179) MSPI Timing: config_idx: 21, good[0m
D (1179) MSPI DQS: set to best phase: 0[0m
V (1179) MSPI Timing: config_idx: 21, good[0m
D (1179) MSPI DQS: set to best phase: 0[0m
V (1180) MSPI Timing: config_idx: 21, good[0m
D (1180) MSPI DQS: set to best phase: 0[0m
V (1180) MSPI Timing: config_idx: 21, good[0m
D (1180) MSPI DQS: set to best phase: 0[0m
V (1181) MSPI Timing: config_idx: 21, good[0m
D (1181) MSPI DQS: set to best phase: 0[0m
V (1181) MSPI Timing: config_idx: 21, good[0m
D (1181) MSPI DQS: set to best phase: 0[0m
V (1182) MSPI Timing: config_idx: 21, good[0m
D (1182) MSPI DQS: set to best phase: 0[0m
V (1182) MSPI Timing: config_idx: 21, good[0m
D (1182) MSPI DQS: set to best phase: 0[0m
V (1183) MSPI Timing: config_idx: 21, good[0m
D (1183) MSPI DQS: set to best phase: 0[0m
V (1183) MSPI Timing: config_idx: 21, good[0m
D (1183) MSPI DQS: set to best phase: 0[0m
V (1184) MSPI Timing: config_idx: 21, good[0m
D (1184) MSPI DQS: set to best phase: 0[0m
V (1184) MSPI Timing: config_idx: 21, good[0m
D (1184) MSPI DQS: set to best phase: 0[0m
V (1185) MSPI Timing: config_idx: 21, good[0m
D (1185) MSPI DQS: set to best phase: 0[0m
V (1185) MSPI Timing: config_idx: 21, good[0m
D (1185) MSPI DQS: set to best phase: 0[0m
V (1186) MSPI Timing: config_idx: 21, good[0m
D (1186) MSPI DQS: set to best phase: 0[0m
V (1186) MSPI Timing: config_idx: 21, good[0m
D (1186) MSPI DQS: set to best phase: 0[0m
V (1187) MSPI Timing: config_idx: 21, good[0m
D (1187) MSPI DQS: set to best phase: 0[0m
V (1187) MSPI Timing: config_idx: 21, good[0m
D (1187) MSPI DQS: set to best phase: 0[0m
V (1188) MSPI Timing: config_idx: 21, good[0m
D (1188) MSPI DQS: set to best phase: 0[0m
V (1188) MSPI Timing: config_idx: 21, good[0m
D (1188) MSPI DQS: set to best phase: 0[0m
V (1189) MSPI Timing: config_idx: 21, good[0m
D (1189) MSPI DQS: set to best phase: 0[0m
V (1189) MSPI Timing: config_idx: 21, good[0m
D (1189) MSPI DQS: set to best phase: 0[0m
V (1190) MSPI Timing: config_idx: 21, good[0m
D (1190) MSPI DQS: set to best phase: 0[0m
V (1190) MSPI Timing: config_idx: 21, good[0m
D (1190) MSPI DQS: set to best phase: 0[0m
V (1191) MSPI Timing: config_idx: 21, good[0m
D (1191) MSPI DQS: set to best phase: 0[0m
V (1191) MSPI Timing: config_idx: 21, good[0m
D (1191) MSPI DQS: set to best phase: 0[0m
V (1192) MSPI Timing: config_idx: 21, good[0m
D (1192) MSPI DQS: set to best phase: 0[0m
V (1192) MSPI Timing: config_idx: 21, good[0m
D (1192) MSPI DQS: set to best phase: 0[0m
V (1193) MSPI Timing: config_idx: 21, good[0m
D (1193) MSPI DQS: set to best phase: 0[0m
V (1193) MSPI Timing: config_idx: 21, good[0m
D (1193) MSPI DQS: set to best phase: 0[0m
V (1194) MSPI Timing: config_idx: 21, good[0m
D (1194) MSPI DQS: set to best phase: 0[0m
V (1194) MSPI Timing: config_idx: 21, good[0m
D (1194) MSPI DQS: set to best phase: 0[0m
V (1195) MSPI Timing: config_idx: 21, good[0m
D (1195) MSPI DQS: set to best phase: 0[0m
V (1195) MSPI Timing: config_idx: 21, good[0m
D (1195) MSPI DQS: set to best phase: 0[0m
V (1196) MSPI Timing: config_idx: 21, good[0m
D (1196) MSPI DQS: set to best phase: 0[0m
V (1196) MSPI Timing: config_idx: 21, good[0m
D (1196) MSPI DQS: set to best phase: 0[0m
V (1197) MSPI Timing: config_idx: 21, good[0m
D (1197) MSPI DQS: set to best phase: 0[0m
V (1197) MSPI Timing: config_idx: 21, good[0m
D (1197) MSPI DQS: set to best phase: 0[0m
V (1198) MSPI Timing: config_idx: 22, good[0m
D (1198) MSPI DQS: set to best phase: 0[0m
V (1198) MSPI Timing: config_idx: 22, good[0m
D (1198) MSPI DQS: set to best phase: 0[0m
V (1199) MSPI Timing: config_idx: 22, good[0m
D (1199) MSPI DQS: set to best phase: 0[0m
V (1199) MSPI Timing: config_idx: 22, good[0m
D (1199) MSPI DQS: set to best phase: 0[0m
V (1200) MSPI Timing: config_idx: 22, good[0m
D (1200) MSPI DQS: set to best phase: 0[0m
V (1200) MSPI Timing: config_idx: 22, good[0m
D (1200) MSPI DQS: set to best phase: 0[0m
V (1201) MSPI Timing: config_idx: 22, good[0m
D (1201) MSPI DQS: set to best phase: 0[0m
V (1201) MSPI Timing: config_idx: 22, good[0m
D (1201) MSPI DQS: set to best phase: 0[0m
V (1202) MSPI Timing: config_idx: 22, good[0m
D (1202) MSPI DQS: set to best phase: 0[0m
V (1202) MSPI Timing: config_idx: 22, good[0m
D (1202) MSPI DQS: set to best phase: 0[0m
V (1203) MSPI Timing: config_idx: 22, good[0m
D (1203) MSPI DQS: set to best phase: 0[0m
V (1203) MSPI Timing: config_idx: 22, good[0m
D (1203) MSPI DQS: set to best phase: 0[0m
V (1204) MSPI Timing: config_idx: 22, good[0m
D (1204) MSPI DQS: set to best phase: 0[0m
V (1204) MSPI Timing: config_idx: 22, good[0m
D (1204) MSPI DQS: set to best phase: 0[0m
V (1205) MSPI Timing: config_idx: 22, good[0m
D (1205) MSPI DQS: set to best phase: 0[0m
V (1205) MSPI Timing: config_idx: 22, good[0m
D (1205) MSPI DQS: set to best phase: 0[0m
V (1206) MSPI Timing: config_idx: 22, good[0m
D (1206) MSPI DQS: set to best phase: 0[0m
V (1206) MSPI Timing: config_idx: 22, good[0m
D (1206) MSPI DQS: set to best phase: 0[0m
V (1207) MSPI Timing: config_idx: 22, good[0m
D (1207) MSPI DQS: set to best phase: 0[0m
V (1207) MSPI Timing: config_idx: 22, good[0m
D (1207) MSPI DQS: set to best phase: 0[0m
V (1208) MSPI Timing: config_idx: 22, good[0m
D (1208) MSPI DQS: set to best phase: 0[0m
V (1208) MSPI Timing: config_idx: 22, good[0m
D (1208) MSPI DQS: set to best phase: 0[0m
V (1209) MSPI Timing: config_idx: 22, good[0m
D (1209) MSPI DQS: set to best phase: 0[0m
V (1209) MSPI Timing: config_idx: 22, good[0m
D (1209) MSPI DQS: set to best phase: 0[0m
V (1210) MSPI Timing: config_idx: 22, good[0m
D (1210) MSPI DQS: set to best phase: 0[0m
V (1210) MSPI Timing: config_idx: 22, good[0m
D (1210) MSPI DQS: set to best phase: 0[0m
V (1211) MSPI Timing: config_idx: 22, good[0m
D (1211) MSPI DQS: set to best phase: 0[0m
V (1211) MSPI Timing: config_idx: 22, good[0m
D (1211) MSPI DQS: set to best phase: 0[0m
V (1212) MSPI Timing: config_idx: 22, good[0m
D (1212) MSPI DQS: set to best phase: 0[0m
V (1212) MSPI Timing: config_idx: 22, good[0m
D (1212) MSPI DQS: set to best phase: 0[0m
V (1213) MSPI Timing: config_idx: 22, good[0m
D (1213) MSPI DQS: set to best phase: 0[0m
V (1213) MSPI Timing: config_idx: 22, good[0m
D (1213) MSPI DQS: set to best phase: 0[0m
V (1214) MSPI Timing: config_idx: 22, good[0m
D (1214) MSPI DQS: set to best phase: 0[0m
V (1214) MSPI Timing: config_idx: 22, good[0m
D (1214) MSPI DQS: set to best phase: 0[0m
V (1215) MSPI Timing: config_idx: 22, good[0m
D (1215) MSPI DQS: set to best phase: 0[0m
V (1215) MSPI Timing: config_idx: 22, good[0m
D (1215) MSPI DQS: set to best phase: 0[0m
V (1216) MSPI Timing: config_idx: 22, good[0m
D (1216) MSPI DQS: set to best phase: 0[0m
V (1216) MSPI Timing: config_idx: 22, good[0m
D (1216) MSPI DQS: set to best phase: 0[0m
V (1217) MSPI Timing: config_idx: 22, good[0m
D (1217) MSPI DQS: set to best phase: 0[0m
V (1217) MSPI Timing: config_idx: 22, good[0m
D (1217) MSPI DQS: set to best phase: 0[0m
V (1218) MSPI Timing: config_idx: 22, good[0m
D (1218) MSPI DQS: set to best phase: 0[0m
V (1218) MSPI Timing: config_idx: 22, good[0m
D (1218) MSPI DQS: set to best phase: 0[0m
V (1219) MSPI Timing: config_idx: 22, good[0m
D (1219) MSPI DQS: set to best phase: 0[0m
V (1219) MSPI Timing: config_idx: 22, good[0m
D (1219) MSPI DQS: set to best phase: 0[0m
V (1220) MSPI Timing: config_idx: 22, good[0m
D (1220) MSPI DQS: set to best phase: 0[0m
V (1220) MSPI Timing: config_idx: 22, good[0m
D (1220) MSPI DQS: set to best phase: 0[0m
V (1221) MSPI Timing: config_idx: 22, good[0m
D (1221) MSPI DQS: set to best phase: 0[0m
V (1221) MSPI Timing: config_idx: 22, good[0m
D (1221) MSPI DQS: set to best phase: 0[0m
V (1222) MSPI Timing: config_idx: 22, good[0m
D (1222) MSPI DQS: set to best phase: 0[0m
V (1222) MSPI Timing: config_idx: 22, good[0m
D (1222) MSPI DQS: set to best phase: 0[0m
V (1223) MSPI Timing: config_idx: 22, good[0m
D (1223) MSPI DQS: set to best phase: 0[0m
V (1223) MSPI Timing: config_idx: 22, good[0m
D (1223) MSPI DQS: set to best phase: 0[0m
V (1224) MSPI Timing: config_idx: 22, good[0m
D (1224) MSPI DQS: set to best phase: 0[0m
V (1224) MSPI Timing: config_idx: 22, good[0m
D (1224) MSPI DQS: set to best phase: 0[0m
V (1225) MSPI Timing: config_idx: 22, good[0m
D (1225) MSPI DQS: set to best phase: 0[0m
V (1225) MSPI Timing: config_idx: 22, good[0m
D (1225) MSPI DQS: set to best phase: 0[0m
V (1226) MSPI Timing: config_idx: 22, good[0m
D (1226) MSPI DQS: set to best phase: 0[0m
V (1226) MSPI Timing: config_idx: 22, good[0m
D (1226) MSPI DQS: set to best phase: 0[0m
V (1227) MSPI Timing: config_idx: 22, good[0m
D (1227) MSPI DQS: set to best phase: 0[0m
V (1227) MSPI Timing: config_idx: 22, good[0m
D (1227) MSPI DQS: set to best phase: 0[0m
V (1228) MSPI Timing: config_idx: 22, good[0m
D (1228) MSPI DQS: set to best phase: 0[0m
V (1228) MSPI Timing: config_idx: 22, good[0m
D (1228) MSPI DQS: set to best phase: 0[0m
V (1229) MSPI Timing: config_idx: 22, good[0m
D (1229) MSPI DQS: set to best phase: 0[0m
V (1229) MSPI Timing: config_idx: 22, good[0m
D (1229) MSPI DQS: set to best phase: 0[0m
V (1230) MSPI Timing: config_idx: 22, good[0m
D (1230) MSPI DQS: set to best phase: 0[0m
V (1230) MSPI Timing: config_idx: 22, good[0m
D (1230) MSPI DQS: set to best phase: 0[0m
V (1231) MSPI Timing: config_idx: 22, good[0m
D (1231) MSPI DQS: set to best phase: 0[0m
V (1231) MSPI Timing: config_idx: 22, good[0m
D (1231) MSPI DQS: set to best phase: 0[0m
V (1232) MSPI Timing: config_idx: 22, good[0m
D (1232) MSPI DQS: set to best phase: 0[0m
V (1232) MSPI Timing: config_idx: 22, good[0m
D (1232) MSPI DQS: set to best phase: 0[0m
V (1233) MSPI Timing: config_idx: 22, good[0m
D (1233) MSPI DQS: set to best phase: 0[0m
V (1233) MSPI Timing: config_idx: 22, good[0m
D (1233) MSPI DQS: set to best phase: 0[0m
V (1234) MSPI Timing: config_idx: 22, good[0m
D (1234) MSPI DQS: set to best phase: 0[0m
V (1234) MSPI Timing: config_idx: 22, good[0m
D (1234) MSPI DQS: set to best phase: 0[0m
V (1235) MSPI Timing: config_idx: 22, good[0m
D (1235) MSPI DQS: set to best phase: 0[0m
V (1235) MSPI Timing: config_idx: 22, good[0m
D (1235) MSPI DQS: set to best phase: 0[0m
V (1236) MSPI Timing: config_idx: 22, good[0m
D (1236) MSPI DQS: set to best phase: 0[0m
V (1236) MSPI Timing: config_idx: 22, good[0m
D (1236) MSPI DQS: set to best phase: 0[0m
V (1237) MSPI Timing: config_idx: 22, good[0m
D (1237) MSPI DQS: set to best phase: 0[0m
V (1237) MSPI Timing: config_idx: 22, good[0m
D (1237) MSPI DQS: set to best phase: 0[0m
V (1238) MSPI Timing: config_idx: 22, good[0m
D (1238) MSPI DQS: set to best phase: 0[0m
V (1238) MSPI Timing: config_idx: 22, good[0m
D (1238) MSPI DQS: set to best phase: 0[0m
V (1239) MSPI Timing: config_idx: 22, good[0m
D (1239) MSPI DQS: set to best phase: 0[0m
V (1239) MSPI Timing: config_idx: 22, good[0m
D (1239) MSPI DQS: set to best phase: 0[0m
V (1240) MSPI Timing: config_idx: 22, good[0m
D (1240) MSPI DQS: set to best phase: 0[0m
V (1240) MSPI Timing: config_idx: 22, good[0m
D (1240) MSPI DQS: set to best phase: 0[0m
V (1241) MSPI Timing: config_idx: 22, good[0m
D (1241) MSPI DQS: set to best phase: 0[0m
V (1241) MSPI Timing: config_idx: 22, good[0m
D (1241) MSPI DQS: set to best phase: 0[0m
V (1242) MSPI Timing: config_idx: 22, good[0m
D (1242) MSPI DQS: set to best phase: 0[0m
V (1242) MSPI Timing: config_idx: 22, good[0m
D (1242) MSPI DQS: set to best phase: 0[0m
V (1243) MSPI Timing: config_idx: 22, good[0m
D (1243) MSPI DQS: set to best phase: 0[0m
V (1243) MSPI Timing: config_idx: 22, good[0m
D (1243) MSPI DQS: set to best phase: 0[0m
V (1244) MSPI Timing: config_idx: 22, good[0m
D (1244) MSPI DQS: set to best phase: 0[0m
V (1244) MSPI Timing: config_idx: 22, good[0m
D (1244) MSPI DQS: set to best phase: 0[0m
V (1245) MSPI Timing: config_idx: 22, good[0m
D (1245) MSPI DQS: set to best phase: 0[0m
V (1245) MSPI Timing: config_idx: 22, good[0m
D (1245) MSPI DQS: set to best phase: 0[0m
V (1246) MSPI Timing: config_idx: 22, good[0m
D (1246) MSPI DQS: set to best phase: 0[0m
V (1246) MSPI Timing: config_idx: 22, good[0m
D (1246) MSPI DQS: set to best phase: 0[0m
V (1247) MSPI Timing: config_idx: 22, good[0m
D (1247) MSPI DQS: set to best phase: 0[0m
V (1247) MSPI Timing: config_idx: 22, good[0m
D (1247) MSPI DQS: set to best phase: 0[0m
V (1248) MSPI Timing: config_idx: 23, good[0m
D (1248) MSPI DQS: set to best phase: 0[0m
V (1248) MSPI Timing: config_idx: 23, good[0m
D (1248) MSPI DQS: set to best phase: 0[0m
V (1249) MSPI Timing: config_idx: 23, good[0m
D (1249) MSPI DQS: set to best phase: 0[0m
V (1249) MSPI Timing: config_idx: 23, good[0m
D (1249) MSPI DQS: set to best phase: 0[0m
V (1250) MSPI Timing: config_idx: 23, good[0m
D (1250) MSPI DQS: set to best phase: 0[0m
V (1250) MSPI Timing: config_idx: 23, good[0m
D (1250) MSPI DQS: set to best phase: 0[0m
V (1251) MSPI Timing: config_idx: 23, good[0m
D (1251) MSPI DQS: set to best phase: 0[0m
V (1251) MSPI Timing: config_idx: 23, good[0m
D (1251) MSPI DQS: set to best phase: 0[0m
V (1252) MSPI Timing: config_idx: 23, good[0m
D (1252) MSPI DQS: set to best phase: 0[0m
V (1252) MSPI Timing: config_idx: 23, good[0m
D (1252) MSPI DQS: set to best phase: 0[0m
V (1253) MSPI Timing: config_idx: 23, good[0m
D (1253) MSPI DQS: set to best phase: 0[0m
V (1253) MSPI Timing: config_idx: 23, good[0m
D (1253) MSPI DQS: set to best phase: 0[0m
V (1254) MSPI Timing: config_idx: 23, good[0m
D (1254) MSPI DQS: set to best phase: 0[0m
V (1254) MSPI Timing: config_idx: 23, good[0m
D (1254) MSPI DQS: set to best phase: 0[0m
V (1255) MSPI Timing: config_idx: 23, good[0m
D (1255) MSPI DQS: set to best phase: 0[0m
V (1255) MSPI Timing: config_idx: 23, good[0m
D (1255) MSPI DQS: set to best phase: 0[0m
V (1256) MSPI Timing: config_idx: 23, good[0m
D (1256) MSPI DQS: set to best phase: 0[0m
V (1256) MSPI Timing: config_idx: 23, good[0m
D (1256) MSPI DQS: set to best phase: 0[0m
V (1257) MSPI Timing: config_idx: 23, good[0m
D (1257) MSPI DQS: set to best phase: 0[0m
V (1257) MSPI Timing: config_idx: 23, good[0m
D (1257) MSPI DQS: set to best phase: 0[0m
V (1258) MSPI Timing: config_idx: 23, good[0m
D (1258) MSPI DQS: set to best phase: 0[0m
V (1258) MSPI Timing: config_idx: 23, good[0m
D (1258) MSPI DQS: set to best phase: 0[0m
V (1259) MSPI Timing: config_idx: 23, good[0m
D (1259) MSPI DQS: set to best phase: 0[0m
V (1259) MSPI Timing: config_idx: 23, good[0m
D (1259) MSPI DQS: set to best phase: 0[0m
V (1260) MSPI Timing: config_idx: 23, good[0m
D (1260) MSPI DQS: set to best phase: 0[0m
V (1260) MSPI Timing: config_idx: 23, good[0m
D (1260) MSPI DQS: set to best phase: 0[0m
V (1261) MSPI Timing: config_idx: 23, good[0m
D (1261) MSPI DQS: set to best phase: 0[0m
V (1261) MSPI Timing: config_idx: 23, good[0m
D (1261) MSPI DQS: set to best phase: 0[0m
V (1262) MSPI Timing: config_idx: 23, good[0m
D (1262) MSPI DQS: set to best phase: 0[0m
V (1262) MSPI Timing: config_idx: 23, good[0m
D (1262) MSPI DQS: set to best phase: 0[0m
V (1263) MSPI Timing: config_idx: 23, good[0m
D (1263) MSPI DQS: set to best phase: 0[0m
V (1263) MSPI Timing: config_idx: 23, good[0m
D (1263) MSPI DQS: set to best phase: 0[0m
V (1264) MSPI Timing: config_idx: 23, good[0m
D (1264) MSPI DQS: set to best phase: 0[0m
V (1264) MSPI Timing: config_idx: 23, good[0m
D (1264) MSPI DQS: set to best phase: 0[0m
V (1265) MSPI Timing: config_idx: 23, good[0m
D (1265) MSPI DQS: set to best phase: 0[0m
V (1265) MSPI Timing: config_idx: 23, good[0m
D (1265) MSPI DQS: set to best phase: 0[0m
V (1266) MSPI Timing: config_idx: 23, good[0m
D (1266) MSPI DQS: set to best phase: 0[0m
V (1266) MSPI Timing: config_idx: 23, good[0m
D (1266) MSPI DQS: set to best phase: 0[0m
V (1267) MSPI Timing: config_idx: 23, good[0m
D (1267) MSPI DQS: set to best phase: 0[0m
V (1267) MSPI Timing: config_idx: 23, good[0m
D (1267) MSPI DQS: set to best phase: 0[0m
V (1268) MSPI Timing: config_idx: 23, good[0m
D (1268) MSPI DQS: set to best phase: 0[0m
V (1268) MSPI Timing: config_idx: 23, good[0m
D (1268) MSPI DQS: set to best phase: 0[0m
V (1269) MSPI Timing: config_idx: 23, good[0m
D (1269) MSPI DQS: set to best phase: 0[0m
V (1269) MSPI Timing: config_idx: 23, good[0m
D (1269) MSPI DQS: set to best phase: 0[0m
V (1270) MSPI Timing: config_idx: 23, good[0m
D (1270) MSPI DQS: set to best phase: 0[0m
V (1270) MSPI Timing: config_idx: 23, good[0m
D (1270) MSPI DQS: set to best phase: 0[0m
V (1271) MSPI Timing: config_idx: 23, good[0m
D (1271) MSPI DQS: set to best phase: 0[0m
V (1271) MSPI Timing: config_idx: 23, good[0m
D (1271) MSPI DQS: set to best phase: 0[0m
V (1272) MSPI Timing: config_idx: 23, good[0m
D (1272) MSPI DQS: set to best phase: 0[0m
V (1272) MSPI Timing: config_idx: 23, good[0m
D (1272) MSPI DQS: set to best phase: 0[0m
V (1273) MSPI Timing: config_idx: 23, good[0m
D (1273) MSPI DQS: set to best phase: 0[0m
V (1273) MSPI Timing: config_idx: 23, good[0m
D (1273) MSPI DQS: set to best phase: 0[0m
V (1274) MSPI Timing: config_idx: 23, good[0m
D (1274) MSPI DQS: set to best phase: 0[0m
V (1274) MSPI Timing: config_idx: 23, good[0m
D (1274) MSPI DQS: set to best phase: 0[0m
V (1275) MSPI Timing: config_idx: 23, good[0m
D (1275) MSPI DQS: set to best phase: 0[0m
V (1275) MSPI Timing: config_idx: 23, good[0m
D (1275) MSPI DQS: set to best phase: 0[0m
V (1276) MSPI Timing: config_idx: 23, good[0m
D (1276) MSPI DQS: set to best phase: 0[0m
V (1276) MSPI Timing: config_idx: 23, good[0m
D (1276) MSPI DQS: set to best phase: 0[0m
V (1277) MSPI Timing: config_idx: 23, good[0m
D (1277) MSPI DQS: set to best phase: 0[0m
V (1277) MSPI Timing: config_idx: 23, good[0m
D (1277) MSPI DQS: set to best phase: 0[0m
V (1278) MSPI Timing: config_idx: 23, good[0m
D (1278) MSPI DQS: set to best phase: 0[0m
V (1278) MSPI Timing: config_idx: 23, good[0m
D (1278) MSPI DQS: set to best phase: 0[0m
V (1279) MSPI Timing: config_idx: 23, good[0m
D (1279) MSPI DQS: set to best phase: 0[0m
V (1279) MSPI Timing: config_idx: 23, good[0m
D (1279) MSPI DQS: set to best phase: 0[0m
V (1280) MSPI Timing: config_idx: 23, good[0m
D (1280) MSPI DQS: set to best phase: 0[0m
V (1280) MSPI Timing: config_idx: 23, good[0m
D (1280) MSPI DQS: set to best phase: 0[0m
V (1281) MSPI Timing: config_idx: 23, good[0m
D (1281) MSPI DQS: set to best phase: 0[0m
V (1281) MSPI Timing: config_idx: 23, good[0m
D (1281) MSPI DQS: set to best phase: 0[0m
V (1282) MSPI Timing: config_idx: 23, good[0m
D (1282) MSPI DQS: set to best phase: 0[0m
V (1282) MSPI Timing: config_idx: 23, good[0m
D (1282) MSPI DQS: set to best phase: 0[0m
V (1283) MSPI Timing: config_idx: 23, good[0m
D (1283) MSPI DQS: set to best phase: 0[0m
V (1283) MSPI Timing: config_idx: 23, good[0m
D (1283) MSPI DQS: set to best phase: 0[0m
V (1284) MSPI Timing: config_idx: 23, good[0m
D (1284) MSPI DQS: set to best phase: 0[0m
V (1284) MSPI Timing: config_idx: 23, good[0m
D (1284) MSPI DQS: set to best phase: 0[0m
V (1285) MSPI Timing: config_idx: 23, good[0m
D (1285) MSPI DQS: set to best phase: 0[0m
V (1285) MSPI Timing: config_idx: 23, good[0m
D (1285) MSPI DQS: set to best phase: 0[0m
V (1286) MSPI Timing: config_idx: 23, good[0m
D (1286) MSPI DQS: set to best phase: 0[0m
V (1286) MSPI Timing: config_idx: 23, good[0m
D (1286) MSPI DQS: set to best phase: 0[0m
V (1287) MSPI Timing: config_idx: 23, good[0m
D (1287) MSPI DQS: set to best phase: 0[0m
V (1287) MSPI Timing: config_idx: 23, good[0m
D (1287) MSPI DQS: set to best phase: 0[0m
V (1288) MSPI Timing: config_idx: 23, good[0m
D (1288) MSPI DQS: set to best phase: 0[0m
V (1288) MSPI Timing: config_idx: 23, good[0m
D (1288) MSPI DQS: set to best phase: 0[0m
V (1289) MSPI Timing: config_idx: 23, good[0m
D (1289) MSPI DQS: set to best phase: 0[0m
V (1289) MSPI Timing: config_idx: 23, good[0m
D (1289) MSPI DQS: set to best phase: 0[0m
V (1290) MSPI Timing: config_idx: 23, good[0m
D (1290) MSPI DQS: set to best phase: 0[0m
V (1290) MSPI Timing: config_idx: 23, good[0m
D (1290) MSPI DQS: set to best phase: 0[0m
V (1291) MSPI Timing: config_idx: 23, good[0m
D (1291) MSPI DQS: set to best phase: 0[0m
V (1291) MSPI Timing: config_idx: 23, good[0m
D (1291) MSPI DQS: set to best phase: 0[0m
V (1292) MSPI Timing: config_idx: 23, good[0m
D (1292) MSPI DQS: set to best phase: 0[0m
V (1292) MSPI Timing: config_idx: 23, good[0m
D (1292) MSPI DQS: set to best phase: 0[0m
V (1293) MSPI Timing: config_idx: 23, good[0m
D (1293) MSPI DQS: set to best phase: 0[0m
V (1293) MSPI Timing: config_idx: 23, good[0m
D (1293) MSPI DQS: set to best phase: 0[0m
V (1294) MSPI Timing: config_idx: 23, good[0m
D (1294) MSPI DQS: set to best phase: 0[0m
V (1294) MSPI Timing: config_idx: 23, good[0m
D (1294) MSPI DQS: set to best phase: 0[0m
V (1295) MSPI Timing: config_idx: 23, good[0m
D (1295) MSPI DQS: set to best phase: 0[0m
V (1295) MSPI Timing: config_idx: 23, good[0m
D (1295) MSPI DQS: set to best phase: 0[0m
V (1296) MSPI Timing: config_idx: 23, good[0m
D (1296) MSPI DQS: set to best phase: 0[0m
V (1296) MSPI Timing: config_idx: 23, good[0m
D (1296) MSPI DQS: set to best phase: 0[0m
V (1297) MSPI Timing: config_idx: 23, good[0m
D (1297) MSPI DQS: set to best phase: 0[0m
V (1297) MSPI Timing: config_idx: 23, good[0m
D (1297) MSPI DQS: set to best phase: 0[0m
V (1298) MSPI Timing: config_idx: 24, good[0m
D (1298) MSPI DQS: set to best phase: 0[0m
V (1298) MSPI Timing: config_idx: 24, good[0m
D (1298) MSPI DQS: set to best phase: 0[0m
V (1299) MSPI Timing: config_idx: 24, good[0m
D (1299) MSPI DQS: set to best phase: 0[0m
V (1299) MSPI Timing: config_idx: 24, good[0m
D (1299) MSPI DQS: set to best phase: 0[0m
V (1300) MSPI Timing: config_idx: 24, good[0m
D (1300) MSPI DQS: set to best phase: 0[0m
V (1300) MSPI Timing: config_idx: 24, good[0m
D (1300) MSPI DQS: set to best phase: 0[0m
V (1301) MSPI Timing: config_idx: 24, good[0m
D (1301) MSPI DQS: set to best phase: 0[0m
V (1301) MSPI Timing: config_idx: 24, good[0m
D (1301) MSPI DQS: set to best phase: 0[0m
V (1302) MSPI Timing: config_idx: 24, good[0m
D (1302) MSPI DQS: set to best phase: 0[0m
V (1302) MSPI Timing: config_idx: 24, good[0m
D (1302) MSPI DQS: set to best phase: 0[0m
V (1303) MSPI Timing: config_idx: 24, good[0m
D (1303) MSPI DQS: set to best phase: 0[0m
V (1303) MSPI Timing: config_idx: 24, good[0m
D (1303) MSPI DQS: set to best phase: 0[0m
V (1304) MSPI Timing: config_idx: 24, good[0m
D (1304) MSPI DQS: set to best phase: 0[0m
V (1304) MSPI Timing: config_idx: 24, good[0m
D (1304) MSPI DQS: set to best phase: 0[0m
V (1305) MSPI Timing: config_idx: 24, good[0m
D (1305) MSPI DQS: set to best phase: 0[0m
V (1305) MSPI Timing: config_idx: 24, good[0m
D (1305) MSPI DQS: set to best phase: 0[0m
V (1306) MSPI Timing: config_idx: 24, good[0m
D (1306) MSPI DQS: set to best phase: 0[0m
V (1306) MSPI Timing: config_idx: 24, good[0m
D (1306) MSPI DQS: set to best phase: 0[0m
V (1307) MSPI Timing: config_idx: 24, good[0m
D (1307) MSPI DQS: set to best phase: 0[0m
V (1307) MSPI Timing: config_idx: 24, good[0m
D (1307) MSPI DQS: set to best phase: 0[0m
V (1308) MSPI Timing: config_idx: 24, good[0m
D (1308) MSPI DQS: set to best phase: 0[0m
V (1308) MSPI Timing: config_idx: 24, good[0m
D (1308) MSPI DQS: set to best phase: 0[0m
V (1309) MSPI Timing: config_idx: 24, good[0m
D (1309) MSPI DQS: set to best phase: 0[0m
V (1309) MSPI Timing: config_idx: 24, good[0m
D (1309) MSPI DQS: set to best phase: 0[0m
V (1310) MSPI Timing: config_idx: 24, good[0m
D (1310) MSPI DQS: set to best phase: 0[0m
V (1310) MSPI Timing: config_idx: 24, good[0m
D (1310) MSPI DQS: set to best phase: 0[0m
V (1311) MSPI Timing: config_idx: 24, good[0m
D (1311) MSPI DQS: set to best phase: 0[0m
V (1311) MSPI Timing: config_idx: 24, good[0m
D (1311) MSPI DQS: set to best phase: 0[0m
V (1312) MSPI Timing: config_idx: 24, good[0m
D (1312) MSPI DQS: set to best phase: 0[0m
V (1312) MSPI Timing: config_idx: 24, good[0m
D (1312) MSPI DQS: set to best phase: 0[0m
V (1313) MSPI Timing: config_idx: 24, good[0m
D (1313) MSPI DQS: set to best phase: 0[0m
V (1313) MSPI Timing: config_idx: 24, good[0m
D (1313) MSPI DQS: set to best phase: 0[0m
V (1314) MSPI Timing: config_idx: 24, good[0m
D (1314) MSPI DQS: set to best phase: 0[0m
V (1314) MSPI Timing: config_idx: 24, good[0m
D (1314) MSPI DQS: set to best phase: 0[0m
V (1315) MSPI Timing: config_idx: 24, good[0m
D (1315) MSPI DQS: set to best phase: 0[0m
V (1315) MSPI Timing: config_idx: 24, good[0m
D (1315) MSPI DQS: set to best phase: 0[0m
V (1316) MSPI Timing: config_idx: 24, good[0m
D (1316) MSPI DQS: set to best phase: 0[0m
V (1316) MSPI Timing: config_idx: 24, good[0m
D (1316) MSPI DQS: set to best phase: 0[0m
V (1317) MSPI Timing: config_idx: 24, good[0m
D (1317) MSPI DQS: set to best phase: 0[0m
V (1317) MSPI Timing: config_idx: 24, good[0m
D (1317) MSPI DQS: set to best phase: 0[0m
V (1318) MSPI Timing: config_idx: 24, good[0m
D (1318) MSPI DQS: set to best phase: 0[0m
V (1318) MSPI Timing: config_idx: 24, good[0m
D (1318) MSPI DQS: set to best phase: 0[0m
V (1319) MSPI Timing: config_idx: 24, good[0m
D (1319) MSPI DQS: set to best phase: 0[0m
V (1319) MSPI Timing: config_idx: 24, good[0m
D (1319) MSPI DQS: set to best phase: 0[0m
V (1320) MSPI Timing: config_idx: 24, good[0m
D (1320) MSPI DQS: set to best phase: 0[0m
V (1320) MSPI Timing: config_idx: 24, good[0m
D (1320) MSPI DQS: set to best phase: 0[0m
V (1321) MSPI Timing: config_idx: 24, good[0m
D (1321) MSPI DQS: set to best phase: 0[0m
V (1321) MSPI Timing: config_idx: 24, good[0m
D (1321) MSPI DQS: set to best phase: 0[0m
V (1322) MSPI Timing: config_idx: 24, good[0m
D (1322) MSPI DQS: set to best phase: 0[0m
V (1322) MSPI Timing: config_idx: 24, good[0m
D (1322) MSPI DQS: set to best phase: 0[0m
V (1323) MSPI Timing: config_idx: 24, good[0m
D (1323) MSPI DQS: set to best phase: 0[0m
V (1323) MSPI Timing: config_idx: 24, good[0m
D (1323) MSPI DQS: set to best phase: 0[0m
V (1324) MSPI Timing: config_idx: 24, good[0m
D (1324) MSPI DQS: set to best phase: 0[0m
V (1324) MSPI Timing: config_idx: 24, good[0m
D (1324) MSPI DQS: set to best phase: 0[0m
V (1325) MSPI Timing: config_idx: 24, good[0m
D (1325) MSPI DQS: set to best phase: 0[0m
V (1325) MSPI Timing: config_idx: 24, good[0m
D (1325) MSPI DQS: set to best phase: 0[0m
V (1326) MSPI Timing: config_idx: 24, good[0m
D (1326) MSPI DQS: set to best phase: 0[0m
V (1326) MSPI Timing: config_idx: 24, good[0m
D (1326) MSPI DQS: set to best phase: 0[0m
V (1327) MSPI Timing: config_idx: 24, good[0m
D (1327) MSPI DQS: set to best phase: 0[0m
V (1327) MSPI Timing: config_idx: 24, good[0m
D (1327) MSPI DQS: set to best phase: 0[0m
V (1328) MSPI Timing: config_idx: 24, good[0m
D (1328) MSPI DQS: set to best phase: 0[0m
V (1328) MSPI Timing: config_idx: 24, good[0m
D (1328) MSPI DQS: set to best phase: 0[0m
V (1329) MSPI Timing: config_idx: 24, good[0m
D (1329) MSPI DQS: set to best phase: 0[0m
V (1329) MSPI Timing: config_idx: 24, good[0m
D (1329) MSPI DQS: set to best phase: 0[0m
V (1330) MSPI Timing: config_idx: 24, good[0m
D (1330) MSPI DQS: set to best phase: 0[0m
V (1330) MSPI Timing: config_idx: 24, good[0m
D (1330) MSPI DQS: set to best phase: 0[0m
V (1331) MSPI Timing: config_idx: 24, good[0m
D (1331) MSPI DQS: set to best phase: 0[0m
V (1331) MSPI Timing: config_idx: 24, good[0m
D (1331) MSPI DQS: set to best phase: 0[0m
V (1332) MSPI Timing: config_idx: 24, good[0m
D (1332) MSPI DQS: set to best phase: 0[0m
V (1332) MSPI Timing: config_idx: 24, good[0m
D (1332) MSPI DQS: set to best phase: 0[0m
V (1333) MSPI Timing: config_idx: 24, good[0m
D (1333) MSPI DQS: set to best phase: 0[0m
V (1333) MSPI Timing: config_idx: 24, good[0m
D (1333) MSPI DQS: set to best phase: 0[0m
V (1334) MSPI Timing: config_idx: 24, good[0m
D (1334) MSPI DQS: set to best phase: 0[0m
V (1334) MSPI Timing: config_idx: 24, good[0m
D (1334) MSPI DQS: set to best phase: 0[0m
V (1335) MSPI Timing: config_idx: 24, good[0m
D (1335) MSPI DQS: set to best phase: 0[0m
V (1335) MSPI Timing: config_idx: 24, good[0m
D (1335) MSPI DQS: set to best phase: 0[0m
V (1336) MSPI Timing: config_idx: 24, good[0m
D (1336) MSPI DQS: set to best phase: 0[0m
V (1336) MSPI Timing: config_idx: 24, good[0m
D (1336) MSPI DQS: set to best phase: 0[0m
V (1337) MSPI Timing: config_idx: 24, good[0m
D (1337) MSPI DQS: set to best phase: 0[0m
V (1337) MSPI Timing: config_idx: 24, good[0m
D (1337) MSPI DQS: set to best phase: 0[0m
V (1338) MSPI Timing: config_idx: 24, good[0m
D (1338) MSPI DQS: set to best phase: 0[0m
V (1338) MSPI Timing: config_idx: 24, good[0m
D (1338) MSPI DQS: set to best phase: 0[0m
V (1339) MSPI Timing: config_idx: 24, good[0m
D (1339) MSPI DQS: set to best phase: 0[0m
V (1339) MSPI Timing: config_idx: 24, good[0m
D (1339) MSPI DQS: set to best phase: 0[0m
V (1340) MSPI Timing: config_idx: 24, good[0m
D (1340) MSPI DQS: set to best phase: 0[0m
V (1340) MSPI Timing: config_idx: 24, good[0m
D (1340) MSPI DQS: set to best phase: 0[0m
V (1341) MSPI Timing: config_idx: 24, good[0m
D (1341) MSPI DQS: set to best phase: 0[0m
V (1341) MSPI Timing: config_idx: 24, good[0m
D (1341) MSPI DQS: set to best phase: 0[0m
V (1342) MSPI Timing: config_idx: 24, good[0m
D (1342) MSPI DQS: set to best phase: 0[0m
V (1342) MSPI Timing: config_idx: 24, good[0m
D (1342) MSPI DQS: set to best phase: 0[0m
V (1343) MSPI Timing: config_idx: 24, good[0m
D (1343) MSPI DQS: set to best phase: 0[0m
V (1343) MSPI Timing: config_idx: 24, good[0m
D (1343) MSPI DQS: set to best phase: 0[0m
V (1344) MSPI Timing: config_idx: 24, good[0m
D (1344) MSPI DQS: set to best phase: 0[0m
V (1344) MSPI Timing: config_idx: 24, good[0m
D (1344) MSPI DQS: set to best phase: 0[0m
V (1345) MSPI Timing: config_idx: 24, good[0m
D (1345) MSPI DQS: set to best phase: 0[0m
V (1345) MSPI Timing: config_idx: 24, good[0m
D (1345) MSPI DQS: set to best phase: 0[0m
V (1346) MSPI Timing: config_idx: 24, good[0m
D (1346) MSPI DQS: set to best phase: 0[0m
V (1346) MSPI Timing: config_idx: 24, good[0m
D (1346) MSPI DQS: set to best phase: 0[0m
V (1347) MSPI Timing: config_idx: 24, good[0m
D (1347) MSPI DQS: set to best phase: 0[0m
V (1347) MSPI Timing: config_idx: 24, good[0m
D (1347) MSPI DQS: set to best phase: 0[0m
V (1348) MSPI Timing: config_idx: 25, good[0m
D (1348) MSPI DQS: set to best phase: 0[0m
V (1348) MSPI Timing: config_idx: 25, good[0m
D (1348) MSPI DQS: set to best phase: 0[0m
V (1349) MSPI Timing: config_idx: 25, good[0m
D (1349) MSPI DQS: set to best phase: 0[0m
V (1349) MSPI Timing: config_idx: 25, good[0m
D (1349) MSPI DQS: set to best phase: 0[0m
V (1350) MSPI Timing: config_idx: 25, good[0m
D (1350) MSPI DQS: set to best phase: 0[0m
V (1350) MSPI Timing: config_idx: 25, good[0m
D (1350) MSPI DQS: set to best phase: 0[0m
V (1351) MSPI Timing: config_idx: 25, good[0m
D (1351) MSPI DQS: set to best phase: 0[0m
V (1351) MSPI Timing: config_idx: 25, good[0m
D (1351) MSPI DQS: set to best phase: 0[0m
V (1352) MSPI Timing: config_idx: 25, good[0m
D (1352) MSPI DQS: set to best phase: 0[0m
V (1352) MSPI Timing: config_idx: 25, good[0m
D (1352) MSPI DQS: set to best phase: 0[0m
V (1353) MSPI Timing: config_idx: 25, good[0m
D (1353) MSPI DQS: set to best phase: 0[0m
V (1353) MSPI Timing: config_idx: 25, good[0m
D (1353) MSPI DQS: set to best phase: 0[0m
V (1354) MSPI Timing: config_idx: 25, good[0m
D (1354) MSPI DQS: set to best phase: 0[0m
V (1354) MSPI Timing: config_idx: 25, good[0m
D (1354) MSPI DQS: set to best phase: 0[0m
V (1355) MSPI Timing: config_idx: 25, good[0m
D (1355) MSPI DQS: set to best phase: 0[0m
V (1355) MSPI Timing: config_idx: 25, good[0m
D (1355) MSPI DQS: set to best phase: 0[0m
V (1356) MSPI Timing: config_idx: 25, good[0m
D (1356) MSPI DQS: set to best phase: 0[0m
V (1356) MSPI Timing: config_idx: 25, good[0m
D (1356) MSPI DQS: set to best phase: 0[0m
V (1357) MSPI Timing: config_idx: 25, good[0m
D (1357) MSPI DQS: set to best phase: 0[0m
V (1357) MSPI Timing: config_idx: 25, good[0m
D (1357) MSPI DQS: set to best phase: 0[0m
V (1358) MSPI Timing: config_idx: 25, good[0m
D (1358) MSPI DQS: set to best phase: 0[0m
V (1358) MSPI Timing: config_idx: 25, good[0m
D (1358) MSPI DQS: set to best phase: 0[0m
V (1359) MSPI Timing: config_idx: 25, good[0m
D (1359) MSPI DQS: set to best phase: 0[0m
V (1359) MSPI Timing: config_idx: 25, good[0m
D (1359) MSPI DQS: set to best phase: 0[0m
V (1360) MSPI Timing: config_idx: 25, good[0m
D (1360) MSPI DQS: set to best phase: 0[0m
V (1360) MSPI Timing: config_idx: 25, good[0m
D (1360) MSPI DQS: set to best phase: 0[0m
V (1361) MSPI Timing: config_idx: 25, good[0m
D (1361) MSPI DQS: set to best phase: 0[0m
V (1361) MSPI Timing: config_idx: 25, good[0m
D (1361) MSPI DQS: set to best phase: 0[0m
V (1362) MSPI Timing: config_idx: 25, good[0m
D (1362) MSPI DQS: set to best phase: 0[0m
V (1362) MSPI Timing: config_idx: 25, good[0m
D (1362) MSPI DQS: set to best phase: 0[0m
V (1363) MSPI Timing: config_idx: 25, good[0m
D (1363) MSPI DQS: set to best phase: 0[0m
V (1363) MSPI Timing: config_idx: 25, good[0m
D (1363) MSPI DQS: set to best phase: 0[0m
V (1364) MSPI Timing: config_idx: 25, good[0m
D (1364) MSPI DQS: set to best phase: 0[0m
V (1364) MSPI Timing: config_idx: 25, good[0m
D (1364) MSPI DQS: set to best phase: 0[0m
V (1365) MSPI Timing: config_idx: 25, good[0m
D (1365) MSPI DQS: set to best phase: 0[0m
V (1365) MSPI Timing: config_idx: 25, good[0m
D (1365) MSPI DQS: set to best phase: 0[0m
V (1366) MSPI Timing: config_idx: 25, good[0m
D (1366) MSPI DQS: set to best phase: 0[0m
V (1366) MSPI Timing: config_idx: 25, good[0m
D (1366) MSPI DQS: set to best phase: 0[0m
V (1367) MSPI Timing: config_idx: 25, good[0m
D (1367) MSPI DQS: set to best phase: 0[0m
V (1367) MSPI Timing: config_idx: 25, good[0m
D (1367) MSPI DQS: set to best phase: 0[0m
V (1368) MSPI Timing: config_idx: 25, good[0m
D (1368) MSPI DQS: set to best phase: 0[0m
V (1368) MSPI Timing: config_idx: 25, good[0m
D (1368) MSPI DQS: set to best phase: 0[0m
V (1369) MSPI Timing: config_idx: 25, good[0m
D (1369) MSPI DQS: set to best phase: 0[0m
V (1369) MSPI Timing: config_idx: 25, good[0m
D (1369) MSPI DQS: set to best phase: 0[0m
V (1370) MSPI Timing: config_idx: 25, good[0m
D (1370) MSPI DQS: set to best phase: 0[0m
V (1370) MSPI Timing: config_idx: 25, good[0m
D (1370) MSPI DQS: set to best phase: 0[0m
V (1371) MSPI Timing: config_idx: 25, good[0m
D (1371) MSPI DQS: set to best phase: 0[0m
V (1371) MSPI Timing: config_idx: 25, good[0m
D (1371) MSPI DQS: set to best phase: 0[0m
V (1372) MSPI Timing: config_idx: 25, good[0m
D (1372) MSPI DQS: set to best phase: 0[0m
V (1372) MSPI Timing: config_idx: 25, good[0m
D (1372) MSPI DQS: set to best phase: 0[0m
V (1373) MSPI Timing: config_idx: 25, good[0m
D (1373) MSPI DQS: set to best phase: 0[0m
V (1373) MSPI Timing: config_idx: 25, good[0m
D (1373) MSPI DQS: set to best phase: 0[0m
V (1374) MSPI Timing: config_idx: 25, good[0m
D (1374) MSPI DQS: set to best phase: 0[0m
V (1374) MSPI Timing: config_idx: 25, good[0m
D (1374) MSPI DQS: set to best phase: 0[0m
V (1375) MSPI Timing: config_idx: 25, good[0m
D (1375) MSPI DQS: set to best phase: 0[0m
V (1375) MSPI Timing: config_idx: 25, good[0m
D (1375) MSPI DQS: set to best phase: 0[0m
V (1376) MSPI Timing: config_idx: 25, good[0m
D (1376) MSPI DQS: set to best phase: 0[0m
V (1376) MSPI Timing: config_idx: 25, good[0m
D (1376) MSPI DQS: set to best phase: 0[0m
V (1377) MSPI Timing: config_idx: 25, good[0m
D (1377) MSPI DQS: set to best phase: 0[0m
V (1377) MSPI Timing: config_idx: 25, good[0m
D (1377) MSPI DQS: set to best phase: 0[0m
V (1378) MSPI Timing: config_idx: 25, good[0m
D (1378) MSPI DQS: set to best phase: 0[0m
V (1378) MSPI Timing: config_idx: 25, good[0m
D (1378) MSPI DQS: set to best phase: 0[0m
V (1379) MSPI Timing: config_idx: 25, good[0m
D (1379) MSPI DQS: set to best phase: 0[0m
V (1379) MSPI Timing: config_idx: 25, good[0m
D (1379) MSPI DQS: set to best phase: 0[0m
V (1380) MSPI Timing: config_idx: 25, good[0m
D (1380) MSPI DQS: set to best phase: 0[0m
V (1380) MSPI Timing: config_idx: 25, good[0m
D (1380) MSPI DQS: set to best phase: 0[0m
V (1381) MSPI Timing: config_idx: 25, good[0m
D (1381) MSPI DQS: set to best phase: 0[0m
V (1381) MSPI Timing: config_idx: 25, good[0m
D (1381) MSPI DQS: set to best phase: 0[0m
V (1382) MSPI Timing: config_idx: 25, good[0m
D (1382) MSPI DQS: set to best phase: 0[0m
V (1382) MSPI Timing: config_idx: 25, good[0m
D (1382) MSPI DQS: set to best phase: 0[0m
V (1383) MSPI Timing: config_idx: 25, good[0m
D (1383) MSPI DQS: set to best phase: 0[0m
V (1383) MSPI Timing: config_idx: 25, good[0m
D (1383) MSPI DQS: set to best phase: 0[0m
V (1384) MSPI Timing: config_idx: 25, good[0m
D (1384) MSPI DQS: set to best phase: 0[0m
V (1384) MSPI Timing: config_idx: 25, good[0m
D (1384) MSPI DQS: set to best phase: 0[0m
V (1385) MSPI Timing: config_idx: 25, good[0m
D (1385) MSPI DQS: set to best phase: 0[0m
V (1385) MSPI Timing: config_idx: 25, good[0m
D (1385) MSPI DQS: set to best phase: 0[0m
V (1386) MSPI Timing: config_idx: 25, good[0m
D (1386) MSPI DQS: set to best phase: 0[0m
V (1386) MSPI Timing: config_idx: 25, good[0m
D (1386) MSPI DQS: set to best phase: 0[0m
V (1387) MSPI Timing: config_idx: 25, good[0m
D (1387) MSPI DQS: set to best phase: 0[0m
V (1387) MSPI Timing: config_idx: 25, good[0m
D (1387) MSPI DQS: set to best phase: 0[0m
V (1388) MSPI Timing: config_idx: 25, good[0m
D (1388) MSPI DQS: set to best phase: 0[0m
V (1388) MSPI Timing: config_idx: 25, good[0m
D (1388) MSPI DQS: set to best phase: 0[0m
V (1389) MSPI Timing: config_idx: 25, good[0m
D (1389) MSPI DQS: set to best phase: 0[0m
V (1389) MSPI Timing: config_idx: 25, good[0m
D (1389) MSPI DQS: set to best phase: 0[0m
V (1390) MSPI Timing: config_idx: 25, good[0m
D (1390) MSPI DQS: set to best phase: 0[0m
V (1390) MSPI Timing: config_idx: 25, good[0m
D (1390) MSPI DQS: set to best phase: 0[0m
V (1391) MSPI Timing: config_idx: 25, good[0m
D (1391) MSPI DQS: set to best phase: 0[0m
V (1391) MSPI Timing: config_idx: 25, good[0m
D (1391) MSPI DQS: set to best phase: 0[0m
V (1392) MSPI Timing: config_idx: 25, good[0m
D (1392) MSPI DQS: set to best phase: 0[0m
V (1392) MSPI Timing: config_idx: 25, good[0m
D (1392) MSPI DQS: set to best phase: 0[0m
V (1393) MSPI Timing: config_idx: 25, good[0m
D (1393) MSPI DQS: set to best phase: 0[0m
V (1393) MSPI Timing: config_idx: 25, good[0m
D (1393) MSPI DQS: set to best phase: 0[0m
V (1394) MSPI Timing: config_idx: 25, good[0m
D (1394) MSPI DQS: set to best phase: 0[0m
V (1394) MSPI Timing: config_idx: 25, good[0m
D (1394) MSPI DQS: set to best phase: 0[0m
V (1395) MSPI Timing: config_idx: 25, good[0m
D (1395) MSPI DQS: set to best phase: 0[0m
V (1395) MSPI Timing: config_idx: 25, good[0m
D (1395) MSPI DQS: set to best phase: 0[0m
V (1396) MSPI Timing: config_idx: 25, good[0m
D (1396) MSPI DQS: set to best phase: 0[0m
V (1396) MSPI Timing: config_idx: 25, good[0m
D (1396) MSPI DQS: set to best phase: 0[0m
V (1397) MSPI Timing: config_idx: 25, good[0m
D (1397) MSPI DQS: set to best phase: 0[0m
V (1397) MSPI Timing: config_idx: 25, good[0m
D (1397) MSPI DQS: set to best phase: 0[0m
V (1398) MSPI Timing: config_idx: 26, good[0m
D (1398) MSPI DQS: set to best phase: 0[0m
V (1398) MSPI Timing: config_idx: 26, good[0m
D (1398) MSPI DQS: set to best phase: 0[0m
V (1399) MSPI Timing: config_idx: 26, good[0m
D (1399) MSPI DQS: set to best phase: 0[0m
V (1399) MSPI Timing: config_idx: 26, good[0m
D (1399) MSPI DQS: set to best phase: 0[0m
V (1400) MSPI Timing: config_idx: 26, good[0m
D (1400) MSPI DQS: set to best phase: 0[0m
V (1400) MSPI Timing: config_idx: 26, good[0m
D (1400) MSPI DQS: set to best phase: 0[0m
V (1401) MSPI Timing: config_idx: 26, good[0m
D (1401) MSPI DQS: set to best phase: 0[0m
V (1401) MSPI Timing: config_idx: 26, good[0m
D (1401) MSPI DQS: set to best phase: 0[0m
V (1402) MSPI Timing: config_idx: 26, good[0m
D (1402) MSPI DQS: set to best phase: 0[0m
V (1402) MSPI Timing: config_idx: 26, good[0m
D (1402) MSPI DQS: set to best phase: 0[0m
V (1403) MSPI Timing: config_idx: 26, good[0m
D (1403) MSPI DQS: set to best phase: 0[0m
V (1403) MSPI Timing: config_idx: 26, good[0m
D (1403) MSPI DQS: set to best phase: 0[0m
V (1404) MSPI Timing: config_idx: 26, good[0m
D (1404) MSPI DQS: set to best phase: 0[0m
V (1404) MSPI Timing: config_idx: 26, good[0m
D (1404) MSPI DQS: set to best phase: 0[0m
V (1405) MSPI Timing: config_idx: 26, good[0m
D (1405) MSPI DQS: set to best phase: 0[0m
V (1405) MSPI Timing: config_idx: 26, good[0m
D (1405) MSPI DQS: set to best phase: 0[0m
V (1406) MSPI Timing: config_idx: 26, good[0m
D (1406) MSPI DQS: set to best phase: 0[0m
V (1406) MSPI Timing: config_idx: 26, good[0m
D (1406) MSPI DQS: set to best phase: 0[0m
V (1407) MSPI Timing: config_idx: 26, good[0m
D (1407) MSPI DQS: set to best phase: 0[0m
V (1407) MSPI Timing: config_idx: 26, good[0m
D (1407) MSPI DQS: set to best phase: 0[0m
V (1408) MSPI Timing: config_idx: 26, good[0m
D (1408) MSPI DQS: set to best phase: 0[0m
V (1408) MSPI Timing: config_idx: 26, good[0m
D (1408) MSPI DQS: set to best phase: 0[0m
V (1409) MSPI Timing: config_idx: 26, good[0m
D (1409) MSPI DQS: set to best phase: 0[0m
V (1409) MSPI Timing: config_idx: 26, good[0m
D (1409) MSPI DQS: set to best phase: 0[0m
V (1410) MSPI Timing: config_idx: 26, good[0m
D (1410) MSPI DQS: set to best phase: 0[0m
V (1410) MSPI Timing: config_idx: 26, good[0m
D (1410) MSPI DQS: set to best phase: 0[0m
V (1411) MSPI Timing: config_idx: 26, good[0m
D (1411) MSPI DQS: set to best phase: 0[0m
V (1411) MSPI Timing: config_idx: 26, good[0m
D (1411) MSPI DQS: set to best phase: 0[0m
V (1412) MSPI Timing: config_idx: 26, good[0m
D (1412) MSPI DQS: set to best phase: 0[0m
V (1412) MSPI Timing: config_idx: 26, good[0m
D (1412) MSPI DQS: set to best phase: 0[0m
V (1413) MSPI Timing: config_idx: 26, good[0m
D (1413) MSPI DQS: set to best phase: 0[0m
V (1413) MSPI Timing: config_idx: 26, good[0m
D (1413) MSPI DQS: set to best phase: 0[0m
V (1414) MSPI Timing: config_idx: 26, good[0m
D (1414) MSPI DQS: set to best phase: 0[0m
V (1414) MSPI Timing: config_idx: 26, good[0m
D (1414) MSPI DQS: set to best phase: 0[0m
V (1415) MSPI Timing: config_idx: 26, good[0m
D (1415) MSPI DQS: set to best phase: 0[0m
V (1415) MSPI Timing: config_idx: 26, good[0m
D (1415) MSPI DQS: set to best phase: 0[0m
V (1416) MSPI Timing: config_idx: 26, good[0m
D (1416) MSPI DQS: set to best phase: 0[0m
V (1416) MSPI Timing: config_idx: 26, good[0m
D (1416) MSPI DQS: set to best phase: 0[0m
V (1417) MSPI Timing: config_idx: 26, good[0m
D (1417) MSPI DQS: set to best phase: 0[0m
V (1417) MSPI Timing: config_idx: 26, good[0m
D (1417) MSPI DQS: set to best phase: 0[0m
V (1418) MSPI Timing: config_idx: 26, good[0m
D (1418) MSPI DQS: set to best phase: 0[0m
V (1418) MSPI Timing: config_idx: 26, good[0m
D (1418) MSPI DQS: set to best phase: 0[0m
V (1419) MSPI Timing: config_idx: 26, good[0m
D (1419) MSPI DQS: set to best phase: 0[0m
V (1419) MSPI Timing: config_idx: 26, good[0m
D (1419) MSPI DQS: set to best phase: 0[0m
V (1420) MSPI Timing: config_idx: 26, good[0m
D (1420) MSPI DQS: set to best phase: 0[0m
V (1420) MSPI Timing: config_idx: 26, good[0m
D (1420) MSPI DQS: set to best phase: 0[0m
V (1421) MSPI Timing: config_idx: 26, good[0m
D (1421) MSPI DQS: set to best phase: 0[0m
V (1421) MSPI Timing: config_idx: 26, good[0m
D (1421) MSPI DQS: set to best phase: 0[0m
V (1422) MSPI Timing: config_idx: 26, good[0m
D (1422) MSPI DQS: set to best phase: 0[0m
V (1422) MSPI Timing: config_idx: 26, good[0m
D (1422) MSPI DQS: set to best phase: 0[0m
V (1423) MSPI Timing: config_idx: 26, good[0m
D (1423) MSPI DQS: set to best phase: 0[0m
V (1423) MSPI Timing: config_idx: 26, good[0m
D (1423) MSPI DQS: set to best phase: 0[0m
V (1424) MSPI Timing: config_idx: 26, good[0m
D (1424) MSPI DQS: set to best phase: 0[0m
V (1424) MSPI Timing: config_idx: 26, good[0m
D (1424) MSPI DQS: set to best phase: 0[0m
V (1425) MSPI Timing: config_idx: 26, good[0m
D (1425) MSPI DQS: set to best phase: 0[0m
V (1425) MSPI Timing: config_idx: 26, good[0m
D (1425) MSPI DQS: set to best phase: 0[0m
V (1426) MSPI Timing: config_idx: 26, good[0m
D (1426) MSPI DQS: set to best phase: 0[0m
V (1426) MSPI Timing: config_idx: 26, good[0m
D (1426) MSPI DQS: set to best phase: 0[0m
V (1427) MSPI Timing: config_idx: 26, good[0m
D (1427) MSPI DQS: set to best phase: 0[0m
V (1427) MSPI Timing: config_idx: 26, good[0m
D (1427) MSPI DQS: set to best phase: 0[0m
V (1428) MSPI Timing: config_idx: 26, good[0m
D (1428) MSPI DQS: set to best phase: 0[0m
V (1428) MSPI Timing: config_idx: 26, good[0m
D (1428) MSPI DQS: set to best phase: 0[0m
V (1429) MSPI Timing: config_idx: 26, good[0m
D (1429) MSPI DQS: set to best phase: 0[0m
V (1429) MSPI Timing: config_idx: 26, good[0m
D (1429) MSPI DQS: set to best phase: 0[0m
V (1430) MSPI Timing: config_idx: 26, good[0m
D (1430) MSPI DQS: set to best phase: 0[0m
V (1430) MSPI Timing: config_idx: 26, good[0m
D (1430) MSPI DQS: set to best phase: 0[0m
V (1431) MSPI Timing: config_idx: 26, good[0m
D (1431) MSPI DQS: set to best phase: 0[0m
V (1431) MSPI Timing: config_idx: 26, good[0m
D (1431) MSPI DQS: set to best phase: 0[0m
V (1432) MSPI Timing: config_idx: 26, good[0m
D (1432) MSPI DQS: set to best phase: 0[0m
V (1432) MSPI Timing: config_idx: 26, good[0m
D (1432) MSPI DQS: set to best phase: 0[0m
V (1433) MSPI Timing: config_idx: 26, good[0m
D (1433) MSPI DQS: set to best phase: 0[0m
V (1433) MSPI Timing: config_idx: 26, good[0m
D (1433) MSPI DQS: set to best phase: 0[0m
V (1434) MSPI Timing: config_idx: 26, good[0m
D (1434) MSPI DQS: set to best phase: 0[0m
V (1434) MSPI Timing: config_idx: 26, good[0m
D (1434) MSPI DQS: set to best phase: 0[0m
V (1435) MSPI Timing: config_idx: 26, good[0m
D (1435) MSPI DQS: set to best phase: 0[0m
V (1435) MSPI Timing: config_idx: 26, good[0m
D (1435) MSPI DQS: set to best phase: 0[0m
V (1436) MSPI Timing: config_idx: 26, good[0m
D (1436) MSPI DQS: set to best phase: 0[0m
V (1436) MSPI Timing: config_idx: 26, good[0m
D (1436) MSPI DQS: set to best phase: 0[0m
V (1437) MSPI Timing: config_idx: 26, good[0m
D (1437) MSPI DQS: set to best phase: 0[0m
V (1437) MSPI Timing: config_idx: 26, good[0m
D (1437) MSPI DQS: set to best phase: 0[0m
V (1438) MSPI Timing: config_idx: 26, good[0m
D (1438) MSPI DQS: set to best phase: 0[0m
V (1438) MSPI Timing: config_idx: 26, good[0m
D (1438) MSPI DQS: set to best phase: 0[0m
V (1439) MSPI Timing: config_idx: 26, good[0m
D (1439) MSPI DQS: set to best phase: 0[0m
V (1439) MSPI Timing: config_idx: 26, good[0m
D (1439) MSPI DQS: set to best phase: 0[0m
V (1440) MSPI Timing: config_idx: 26, good[0m
D (1440) MSPI DQS: set to best phase: 0[0m
V (1440) MSPI Timing: config_idx: 26, good[0m
D (1440) MSPI DQS: set to best phase: 0[0m
V (1441) MSPI Timing: config_idx: 26, good[0m
D (1441) MSPI DQS: set to best phase: 0[0m
V (1441) MSPI Timing: config_idx: 26, good[0m
D (1441) MSPI DQS: set to best phase: 0[0m
V (1442) MSPI Timing: config_idx: 26, good[0m
D (1442) MSPI DQS: set to best phase: 0[0m
V (1442) MSPI Timing: config_idx: 26, good[0m
D (1442) MSPI DQS: set to best phase: 0[0m
V (1443) MSPI Timing: config_idx: 26, good[0m
D (1443) MSPI DQS: set to best phase: 0[0m
V (1443) MSPI Timing: config_idx: 26, good[0m
D (1443) MSPI DQS: set to best phase: 0[0m
V (1444) MSPI Timing: config_idx: 26, good[0m
D (1444) MSPI DQS: set to best phase: 0[0m
V (1444) MSPI Timing: config_idx: 26, good[0m
D (1444) MSPI DQS: set to best phase: 0[0m
V (1445) MSPI Timing: config_idx: 26, good[0m
D (1445) MSPI DQS: set to best phase: 0[0m
V (1445) MSPI Timing: config_idx: 26, good[0m
D (1445) MSPI DQS: set to best phase: 0[0m
V (1446) MSPI Timing: config_idx: 26, good[0m
D (1446) MSPI DQS: set to best phase: 0[0m
V (1446) MSPI Timing: config_idx: 26, good[0m
D (1446) MSPI DQS: set to best phase: 0[0m
V (1447) MSPI Timing: config_idx: 26, good[0m
D (1447) MSPI DQS: set to best phase: 0[0m
V (1447) MSPI Timing: config_idx: 26, good[0m
D (1447) MSPI DQS: set to best phase: 0[0m
V (1448) MSPI Timing: config_idx: 27, good[0m
D (1448) MSPI DQS: set to best phase: 0[0m
V (1448) MSPI Timing: config_idx: 27, good[0m
D (1448) MSPI DQS: set to best phase: 0[0m
V (1449) MSPI Timing: config_idx: 27, good[0m
D (1449) MSPI DQS: set to best phase: 0[0m
V (1449) MSPI Timing: config_idx: 27, good[0m
D (1449) MSPI DQS: set to best phase: 0[0m
V (1450) MSPI Timing: config_idx: 27, good[0m
D (1450) MSPI DQS: set to best phase: 0[0m
V (1450) MSPI Timing: config_idx: 27, good[0m
D (1450) MSPI DQS: set to best phase: 0[0m
V (1451) MSPI Timing: config_idx: 27, good[0m
D (1451) MSPI DQS: set to best phase: 0[0m
V (1451) MSPI Timing: config_idx: 27, good[0m
D (1451) MSPI DQS: set to best phase: 0[0m
V (1452) MSPI Timing: config_idx: 27, good[0m
D (1452) MSPI DQS: set to best phase: 0[0m
V (1452) MSPI Timing: config_idx: 27, good[0m
D (1452) MSPI DQS: set to best phase: 0[0m
V (1453) MSPI Timing: config_idx: 27, good[0m
D (1453) MSPI DQS: set to best phase: 0[0m
V (1453) MSPI Timing: config_idx: 27, good[0m
D (1453) MSPI DQS: set to best phase: 0[0m
V (1454) MSPI Timing: config_idx: 27, good[0m
D (1454) MSPI DQS: set to best phase: 0[0m
V (1454) MSPI Timing: config_idx: 27, good[0m
D (1454) MSPI DQS: set to best phase: 0[0m
V (1455) MSPI Timing: config_idx: 27, good[0m
D (1455) MSPI DQS: set to best phase: 0[0m
V (1455) MSPI Timing: config_idx: 27, good[0m
D (1455) MSPI DQS: set to best phase: 0[0m
V (1456) MSPI Timing: config_idx: 27, good[0m
D (1456) MSPI DQS: set to best phase: 0[0m
V (1456) MSPI Timing: config_idx: 27, good[0m
D (1456) MSPI DQS: set to best phase: 0[0m
V (1457) MSPI Timing: config_idx: 27, good[0m
D (1457) MSPI DQS: set to best phase: 0[0m
V (1457) MSPI Timing: config_idx: 27, good[0m
D (1457) MSPI DQS: set to best phase: 0[0m
V (1458) MSPI Timing: config_idx: 27, good[0m
D (1458) MSPI DQS: set to best phase: 0[0m
V (1458) MSPI Timing: config_idx: 27, good[0m
D (1458) MSPI DQS: set to best phase: 0[0m
V (1459) MSPI Timing: config_idx: 27, good[0m
D (1459) MSPI DQS: set to best phase: 0[0m
V (1459) MSPI Timing: config_idx: 27, good[0m
D (1459) MSPI DQS: set to best phase: 0[0m
V (1460) MSPI Timing: config_idx: 27, good[0m
D (1460) MSPI DQS: set to best phase: 0[0m
V (1460) MSPI Timing: config_idx: 27, good[0m
D (1460) MSPI DQS: set to best phase: 0[0m
V (1461) MSPI Timing: config_idx: 27, good[0m
D (1461) MSPI DQS: set to best phase: 0[0m
V (1461) MSPI Timing: config_idx: 27, good[0m
D (1461) MSPI DQS: set to best phase: 0[0m
V (1462) MSPI Timing: config_idx: 27, good[0m
D (1462) MSPI DQS: set to best phase: 0[0m
V (1462) MSPI Timing: config_idx: 27, good[0m
D (1462) MSPI DQS: set to best phase: 0[0m
V (1463) MSPI Timing: config_idx: 27, good[0m
D (1463) MSPI DQS: set to best phase: 0[0m
V (1463) MSPI Timing: config_idx: 27, good[0m
D (1463) MSPI DQS: set to best phase: 0[0m
V (1464) MSPI Timing: config_idx: 27, good[0m
D (1464) MSPI DQS: set to best phase: 0[0m
V (1464) MSPI Timing: config_idx: 27, good[0m
D (1464) MSPI DQS: set to best phase: 0[0m
V (1465) MSPI Timing: config_idx: 27, good[0m
D (1465) MSPI DQS: set to best phase: 0[0m
V (1465) MSPI Timing: config_idx: 27, good[0m
D (1465) MSPI DQS: set to best phase: 0[0m
V (1466) MSPI Timing: config_idx: 27, good[0m
D (1466) MSPI DQS: set to best phase: 0[0m
V (1466) MSPI Timing: config_idx: 27, good[0m
D (1466) MSPI DQS: set to best phase: 0[0m
V (1467) MSPI Timing: config_idx: 27, good[0m
D (1467) MSPI DQS: set to best phase: 0[0m
V (1467) MSPI Timing: config_idx: 27, good[0m
D (1467) MSPI DQS: set to best phase: 0[0m
V (1468) MSPI Timing: config_idx: 27, good[0m
D (1468) MSPI DQS: set to best phase: 0[0m
V (1468) MSPI Timing: config_idx: 27, good[0m
D (1468) MSPI DQS: set to best phase: 0[0m
V (1469) MSPI Timing: config_idx: 27, good[0m
D (1469) MSPI DQS: set to best phase: 0[0m
V (1469) MSPI Timing: config_idx: 27, good[0m
D (1469) MSPI DQS: set to best phase: 0[0m
V (1470) MSPI Timing: config_idx: 27, good[0m
D (1470) MSPI DQS: set to best phase: 0[0m
V (1470) MSPI Timing: config_idx: 27, good[0m
D (1470) MSPI DQS: set to best phase: 0[0m
V (1471) MSPI Timing: config_idx: 27, good[0m
D (1471) MSPI DQS: set to best phase: 0[0m
V (1471) MSPI Timing: config_idx: 27, good[0m
D (1471) MSPI DQS: set to best phase: 0[0m
V (1472) MSPI Timing: config_idx: 27, good[0m
D (1472) MSPI DQS: set to best phase: 0[0m
V (1472) MSPI Timing: config_idx: 27, good[0m
D (1472) MSPI DQS: set to best phase: 0[0m
V (1473) MSPI Timing: config_idx: 27, good[0m
D (1473) MSPI DQS: set to best phase: 0[0m
V (1473) MSPI Timing: config_idx: 27, good[0m
D (1473) MSPI DQS: set to best phase: 0[0m
V (1474) MSPI Timing: config_idx: 27, good[0m
D (1474) MSPI DQS: set to best phase: 0[0m
V (1474) MSPI Timing: config_idx: 27, good[0m
D (1474) MSPI DQS: set to best phase: 0[0m
V (1475) MSPI Timing: config_idx: 27, good[0m
D (1475) MSPI DQS: set to best phase: 0[0m
V (1475) MSPI Timing: config_idx: 27, good[0m
D (1475) MSPI DQS: set to best phase: 0[0m
V (1476) MSPI Timing: config_idx: 27, good[0m
D (1476) MSPI DQS: set to best phase: 0[0m
V (1476) MSPI Timing: config_idx: 27, good[0m
D (1476) MSPI DQS: set to best phase: 0[0m
V (1477) MSPI Timing: config_idx: 27, good[0m
D (1477) MSPI DQS: set to best phase: 0[0m
V (1477) MSPI Timing: config_idx: 27, good[0m
D (1477) MSPI DQS: set to best phase: 0[0m
V (1478) MSPI Timing: config_idx: 27, good[0m
D (1478) MSPI DQS: set to best phase: 0[0m
V (1478) MSPI Timing: config_idx: 27, good[0m
D (1478) MSPI DQS: set to best phase: 0[0m
V (1479) MSPI Timing: config_idx: 27, good[0m
D (1479) MSPI DQS: set to best phase: 0[0m
V (1479) MSPI Timing: config_idx: 27, good[0m
D (1479) MSPI DQS: set to best phase: 0[0m
V (1480) MSPI Timing: config_idx: 27, good[0m
D (1480) MSPI DQS: set to best phase: 0[0m
V (1480) MSPI Timing: config_idx: 27, good[0m
D (1480) MSPI DQS: set to best phase: 0[0m
V (1481) MSPI Timing: config_idx: 27, good[0m
D (1481) MSPI DQS: set to best phase: 0[0m
V (1481) MSPI Timing: config_idx: 27, good[0m
D (1481) MSPI DQS: set to best phase: 0[0m
V (1482) MSPI Timing: config_idx: 27, good[0m
D (1482) MSPI DQS: set to best phase: 0[0m
V (1482) MSPI Timing: config_idx: 27, good[0m
D (1482) MSPI DQS: set to best phase: 0[0m
V (1483) MSPI Timing: config_idx: 27, good[0m
D (1483) MSPI DQS: set to best phase: 0[0m
V (1483) MSPI Timing: config_idx: 27, good[0m
D (1483) MSPI DQS: set to best phase: 0[0m
V (1484) MSPI Timing: config_idx: 27, good[0m
D (1484) MSPI DQS: set to best phase: 0[0m
V (1484) MSPI Timing: config_idx: 27, good[0m
D (1484) MSPI DQS: set to best phase: 0[0m
V (1485) MSPI Timing: config_idx: 27, good[0m
D (1485) MSPI DQS: set to best phase: 0[0m
V (1485) MSPI Timing: config_idx: 27, good[0m
D (1485) MSPI DQS: set to best phase: 0[0m
V (1486) MSPI Timing: config_idx: 27, good[0m
D (1486) MSPI DQS: set to best phase: 0[0m
V (1486) MSPI Timing: config_idx: 27, good[0m
D (1486) MSPI DQS: set to best phase: 0[0m
V (1487) MSPI Timing: config_idx: 27, good[0m
D (1487) MSPI DQS: set to best phase: 0[0m
V (1487) MSPI Timing: config_idx: 27, good[0m
D (1487) MSPI DQS: set to best phase: 0[0m
V (1488) MSPI Timing: config_idx: 27, good[0m
D (1488) MSPI DQS: set to best phase: 0[0m
V (1488) MSPI Timing: config_idx: 27, good[0m
D (1488) MSPI DQS: set to best phase: 0[0m
V (1489) MSPI Timing: config_idx: 27, good[0m
D (1489) MSPI DQS: set to best phase: 0[0m
V (1489) MSPI Timing: config_idx: 27, good[0m
D (1489) MSPI DQS: set to best phase: 0[0m
V (1490) MSPI Timing: config_idx: 27, good[0m
D (1490) MSPI DQS: set to best phase: 0[0m
V (1490) MSPI Timing: config_idx: 27, good[0m
D (1490) MSPI DQS: set to best phase: 0[0m
V (1491) MSPI Timing: config_idx: 27, good[0m
D (1491) MSPI DQS: set to best phase: 0[0m
V (1491) MSPI Timing: config_idx: 27, good[0m
D (1491) MSPI DQS: set to best phase: 0[0m
V (1492) MSPI Timing: config_idx: 27, good[0m
D (1492) MSPI DQS: set to best phase: 0[0m
V (1492) MSPI Timing: config_idx: 27, good[0m
D (1492) MSPI DQS: set to best phase: 0[0m
V (1493) MSPI Timing: config_idx: 27, good[0m
D (1493) MSPI DQS: set to best phase: 0[0m
V (1493) MSPI Timing: config_idx: 27, good[0m
D (1493) MSPI DQS: set to best phase: 0[0m
V (1494) MSPI Timing: config_idx: 27, good[0m
D (1494) MSPI DQS: set to best phase: 0[0m
V (1494) MSPI Timing: config_idx: 27, good[0m
D (1494) MSPI DQS: set to best phase: 0[0m
V (1495) MSPI Timing: config_idx: 27, good[0m
D (1495) MSPI DQS: set to best phase: 0[0m
V (1495) MSPI Timing: config_idx: 27, good[0m
D (1495) MSPI DQS: set to best phase: 0[0m
V (1496) MSPI Timing: config_idx: 27, good[0m
D (1496) MSPI DQS: set to best phase: 0[0m
V (1496) MSPI Timing: config_idx: 27, good[0m
D (1496) MSPI DQS: set to best phase: 0[0m
V (1497) MSPI Timing: config_idx: 27, good[0m
D (1497) MSPI DQS: set to best phase: 0[0m
V (1497) MSPI Timing: config_idx: 27, good[0m
D (1497) MSPI DQS: set to best phase: 0[0m
V (1498) MSPI Timing: config_idx: 28, good[0m
D (1498) MSPI DQS: set to best phase: 0[0m
V (1498) MSPI Timing: config_idx: 28, good[0m
D (1498) MSPI DQS: set to best phase: 0[0m
V (1499) MSPI Timing: config_idx: 28, good[0m
D (1499) MSPI DQS: set to best phase: 0[0m
V (1499) MSPI Timing: config_idx: 28, good[0m
D (1499) MSPI DQS: set to best phase: 0[0m
V (1500) MSPI Timing: config_idx: 28, good[0m
D (1500) MSPI DQS: set to best phase: 0[0m
V (1500) MSPI Timing: config_idx: 28, good[0m
D (1500) MSPI DQS: set to best phase: 0[0m
V (1501) MSPI Timing: config_idx: 28, good[0m
D (1501) MSPI DQS: set to best phase: 0[0m
V (1501) MSPI Timing: config_idx: 28, good[0m
D (1501) MSPI DQS: set to best phase: 0[0m
V (1502) MSPI Timing: config_idx: 28, good[0m
D (1502) MSPI DQS: set to best phase: 0[0m
V (1502) MSPI Timing: config_idx: 28, good[0m
D (1502) MSPI DQS: set to best phase: 0[0m
V (1503) MSPI Timing: config_idx: 28, good[0m
D (1503) MSPI DQS: set to best phase: 0[0m
V (1503) MSPI Timing: config_idx: 28, good[0m
D (1503) MSPI DQS: set to best phase: 0[0m
V (1504) MSPI Timing: config_idx: 28, good[0m
D (1504) MSPI DQS: set to best phase: 0[0m
V (1504) MSPI Timing: config_idx: 28, good[0m
D (1504) MSPI DQS: set to best phase: 0[0m
V (1505) MSPI Timing: config_idx: 28, good[0m
D (1505) MSPI DQS: set to best phase: 0[0m
V (1505) MSPI Timing: config_idx: 28, good[0m
D (1505) MSPI DQS: set to best phase: 0[0m
V (1506) MSPI Timing: config_idx: 28, good[0m
D (1506) MSPI DQS: set to best phase: 0[0m
V (1506) MSPI Timing: config_idx: 28, good[0m
D (1506) MSPI DQS: set to best phase: 0[0m
V (1507) MSPI Timing: config_idx: 28, good[0m
D (1507) MSPI DQS: set to best phase: 0[0m
V (1507) MSPI Timing: config_idx: 28, good[0m
D (1507) MSPI DQS: set to best phase: 0[0m
V (1508) MSPI Timing: config_idx: 28, good[0m
D (1508) MSPI DQS: set to best phase: 0[0m
V (1508) MSPI Timing: config_idx: 28, good[0m
D (1508) MSPI DQS: set to best phase: 0[0m
V (1509) MSPI Timing: config_idx: 28, good[0m
D (1509) MSPI DQS: set to best phase: 0[0m
V (1509) MSPI Timing: config_idx: 28, good[0m
D (1509) MSPI DQS: set to best phase: 0[0m
V (1510) MSPI Timing: config_idx: 28, good[0m
D (1510) MSPI DQS: set to best phase: 0[0m
V (1510) MSPI Timing: config_idx: 28, good[0m
D (1510) MSPI DQS: set to best phase: 0[0m
V (1511) MSPI Timing: config_idx: 28, good[0m
D (1511) MSPI DQS: set to best phase: 0[0m
V (1511) MSPI Timing: config_idx: 28, good[0m
D (1511) MSPI DQS: set to best phase: 0[0m
V (1512) MSPI Timing: config_idx: 28, good[0m
D (1512) MSPI DQS: set to best phase: 0[0m
V (1512) MSPI Timing: config_idx: 28, good[0m
D (1512) MSPI DQS: set to best phase: 0[0m
V (1513) MSPI Timing: config_idx: 28, good[0m
D (1513) MSPI DQS: set to best phase: 0[0m
V (1513) MSPI Timing: config_idx: 28, good[0m
D (1513) MSPI DQS: set to best phase: 0[0m
V (1514) MSPI Timing: config_idx: 28, good[0m
D (1514) MSPI DQS: set to best phase: 0[0m
V (1514) MSPI Timing: config_idx: 28, good[0m
D (1514) MSPI DQS: set to best phase: 0[0m
V (1515) MSPI Timing: config_idx: 28, good[0m
D (1515) MSPI DQS: set to best phase: 0[0m
V (1515) MSPI Timing: config_idx: 28, good[0m
D (1515) MSPI DQS: set to best phase: 0[0m
V (1516) MSPI Timing: config_idx: 28, good[0m
D (1516) MSPI DQS: set to best phase: 0[0m
V (1516) MSPI Timing: config_idx: 28, good[0m
D (1516) MSPI DQS: set to best phase: 0[0m
V (1517) MSPI Timing: config_idx: 28, good[0m
D (1517) MSPI DQS: set to best phase: 0[0m
V (1517) MSPI Timing: config_idx: 28, good[0m
D (1517) MSPI DQS: set to best phase: 0[0m
V (1518) MSPI Timing: config_idx: 28, good[0m
D (1518) MSPI DQS: set to best phase: 0[0m
V (1518) MSPI Timing: config_idx: 28, good[0m
D (1518) MSPI DQS: set to best phase: 0[0m
V (1519) MSPI Timing: config_idx: 28, good[0m
D (1519) MSPI DQS: set to best phase: 0[0m
V (1519) MSPI Timing: config_idx: 28, good[0m
D (1519) MSPI DQS: set to best phase: 0[0m
V (1520) MSPI Timing: config_idx: 28, good[0m
D (1520) MSPI DQS: set to best phase: 0[0m
V (1520) MSPI Timing: config_idx: 28, good[0m
D (1520) MSPI DQS: set to best phase: 0[0m
V (1521) MSPI Timing: config_idx: 28, good[0m
D (1521) MSPI DQS: set to best phase: 0[0m
V (1521) MSPI Timing: config_idx: 28, good[0m
D (1521) MSPI DQS: set to best phase: 0[0m
V (1522) MSPI Timing: config_idx: 28, good[0m
D (1522) MSPI DQS: set to best phase: 0[0m
V (1522) MSPI Timing: config_idx: 28, good[0m
D (1522) MSPI DQS: set to best phase: 0[0m
V (1523) MSPI Timing: config_idx: 28, good[0m
D (1523) MSPI DQS: set to best phase: 0[0m
V (1523) MSPI Timing: config_idx: 28, good[0m
D (1523) MSPI DQS: set to best phase: 0[0m
V (1524) MSPI Timing: config_idx: 28, good[0m
D (1524) MSPI DQS: set to best phase: 0[0m
V (1524) MSPI Timing: config_idx: 28, good[0m
D (1524) MSPI DQS: set to best phase: 0[0m
V (1525) MSPI Timing: config_idx: 28, good[0m
D (1525) MSPI DQS: set to best phase: 0[0m
V (1525) MSPI Timing: config_idx: 28, good[0m
D (1525) MSPI DQS: set to best phase: 0[0m
V (1526) MSPI Timing: config_idx: 28, good[0m
D (1526) MSPI DQS: set to best phase: 0[0m
V (1526) MSPI Timing: config_idx: 28, good[0m
D (1526) MSPI DQS: set to best phase: 0[0m
V (1527) MSPI Timing: config_idx: 28, good[0m
D (1527) MSPI DQS: set to best phase: 0[0m
V (1527) MSPI Timing: config_idx: 28, good[0m
D (1527) MSPI DQS: set to best phase: 0[0m
V (1528) MSPI Timing: config_idx: 28, good[0m
D (1528) MSPI DQS: set to best phase: 0[0m
V (1528) MSPI Timing: config_idx: 28, good[0m
D (1528) MSPI DQS: set to best phase: 0[0m
V (1529) MSPI Timing: config_idx: 28, good[0m
D (1529) MSPI DQS: set to best phase: 0[0m
V (1529) MSPI Timing: config_idx: 28, good[0m
D (1529) MSPI DQS: set to best phase: 0[0m
V (1530) MSPI Timing: config_idx: 28, good[0m
D (1530) MSPI DQS: set to best phase: 0[0m
V (1530) MSPI Timing: config_idx: 28, good[0m
D (1530) MSPI DQS: set to best phase: 0[0m
V (1531) MSPI Timing: config_idx: 28, good[0m
D (1531) MSPI DQS: set to best phase: 0[0m
V (1531) MSPI Timing: config_idx: 28, good[0m
D (1531) MSPI DQS: set to best phase: 0[0m
V (1532) MSPI Timing: config_idx: 28, good[0m
D (1532) MSPI DQS: set to best phase: 0[0m
V (1532) MSPI Timing: config_idx: 28, good[0m
D (1532) MSPI DQS: set to best phase: 0[0m
V (1533) MSPI Timing: config_idx: 28, good[0m
D (1533) MSPI DQS: set to best phase: 0[0m
V (1533) MSPI Timing: config_idx: 28, good[0m
D (1533) MSPI DQS: set to best phase: 0[0m
V (1534) MSPI Timing: config_idx: 28, good[0m
D (1534) MSPI DQS: set to best phase: 0[0m
V (1534) MSPI Timing: config_idx: 28, good[0m
D (1534) MSPI DQS: set to best phase: 0[0m
V (1535) MSPI Timing: config_idx: 28, good[0m
D (1535) MSPI DQS: set to best phase: 0[0m
V (1535) MSPI Timing: config_idx: 28, good[0m
D (1535) MSPI DQS: set to best phase: 0[0m
V (1536) MSPI Timing: config_idx: 28, good[0m
D (1536) MSPI DQS: set to best phase: 0[0m
V (1536) MSPI Timing: config_idx: 28, good[0m
D (1536) MSPI DQS: set to best phase: 0[0m
V (1537) MSPI Timing: config_idx: 28, good[0m
D (1537) MSPI DQS: set to best phase: 0[0m
V (1537) MSPI Timing: config_idx: 28, good[0m
D (1537) MSPI DQS: set to best phase: 0[0m
V (1538) MSPI Timing: config_idx: 28, good[0m
D (1538) MSPI DQS: set to best phase: 0[0m
V (1538) MSPI Timing: config_idx: 28, good[0m
D (1538) MSPI DQS: set to best phase: 0[0m
V (1539) MSPI Timing: config_idx: 28, good[0m
D (1539) MSPI DQS: set to best phase: 0[0m
V (1539) MSPI Timing: config_idx: 28, good[0m
D (1539) MSPI DQS: set to best phase: 0[0m
V (1540) MSPI Timing: config_idx: 28, good[0m
D (1540) MSPI DQS: set to best phase: 0[0m
V (1540) MSPI Timing: config_idx: 28, good[0m
D (1540) MSPI DQS: set to best phase: 0[0m
V (1541) MSPI Timing: config_idx: 28, good[0m
D (1541) MSPI DQS: set to best phase: 0[0m
V (1541) MSPI Timing: config_idx: 28, good[0m
D (1541) MSPI DQS: set to best phase: 0[0m
V (1542) MSPI Timing: config_idx: 28, good[0m
D (1542) MSPI DQS: set to best phase: 0[0m
V (1542) MSPI Timing: config_idx: 28, good[0m
D (1542) MSPI DQS: set to best phase: 0[0m
V (1543) MSPI Timing: config_idx: 28, good[0m
D (1543) MSPI DQS: set to best phase: 0[0m
V (1543) MSPI Timing: config_idx: 28, good[0m
D (1543) MSPI DQS: set to best phase: 0[0m
V (1544) MSPI Timing: config_idx: 28, good[0m
D (1544) MSPI DQS: set to best phase: 0[0m
V (1544) MSPI Timing: config_idx: 28, good[0m
D (1544) MSPI DQS: set to best phase: 0[0m
V (1545) MSPI Timing: config_idx: 28, good[0m
D (1545) MSPI DQS: set to best phase: 0[0m
V (1545) MSPI Timing: config_idx: 28, good[0m
D (1545) MSPI DQS: set to best phase: 0[0m
V (1546) MSPI Timing: config_idx: 28, good[0m
D (1546) MSPI DQS: set to best phase: 0[0m
V (1546) MSPI Timing: config_idx: 28, good[0m
D (1546) MSPI DQS: set to best phase: 0[0m
V (1547) MSPI Timing: config_idx: 28, good[0m
D (1547) MSPI DQS: set to best phase: 0[0m
V (1547) MSPI Timing: config_idx: 28, good[0m
D (1547) MSPI DQS: set to best phase: 0[0m
V (1548) MSPI Timing: config_idx: 29, good[0m
D (1548) MSPI DQS: set to best phase: 0[0m
V (1548) MSPI Timing: config_idx: 29, good[0m
D (1548) MSPI DQS: set to best phase: 0[0m
V (1549) MSPI Timing: config_idx: 29, good[0m
D (1549) MSPI DQS: set to best phase: 0[0m
V (1549) MSPI Timing: config_idx: 29, good[0m
D (1549) MSPI DQS: set to best phase: 0[0m
V (1550) MSPI Timing: config_idx: 29, good[0m
D (1550) MSPI DQS: set to best phase: 0[0m
V (1550) MSPI Timing: config_idx: 29, good[0m
D (1550) MSPI DQS: set to best phase: 0[0m
V (1551) MSPI Timing: config_idx: 29, good[0m
D (1551) MSPI DQS: set to best phase: 0[0m
V (1551) MSPI Timing: config_idx: 29, good[0m
D (1551) MSPI DQS: set to best phase: 0[0m
V (1552) MSPI Timing: config_idx: 29, good[0m
D (1552) MSPI DQS: set to best phase: 0[0m
V (1552) MSPI Timing: config_idx: 29, good[0m
D (1552) MSPI DQS: set to best phase: 0[0m
V (1553) MSPI Timing: config_idx: 29, good[0m
D (1553) MSPI DQS: set to best phase: 0[0m
V (1553) MSPI Timing: config_idx: 29, good[0m
D (1553) MSPI DQS: set to best phase: 0[0m
V (1554) MSPI Timing: config_idx: 29, good[0m
D (1554) MSPI DQS: set to best phase: 0[0m
V (1554) MSPI Timing: config_idx: 29, good[0m
D (1554) MSPI DQS: set to best phase: 0[0m
V (1555) MSPI Timing: config_idx: 29, good[0m
D (1555) MSPI DQS: set to best phase: 0[0m
V (1555) MSPI Timing: config_idx: 29, good[0m
D (1555) MSPI DQS: set to best phase: 0[0m
V (1556) MSPI Timing: config_idx: 29, good[0m
D (1556) MSPI DQS: set to best phase: 0[0m
V (1556) MSPI Timing: config_idx: 29, good[0m
D (1556) MSPI DQS: set to best phase: 0[0m
V (1557) MSPI Timing: config_idx: 29, good[0m
D (1557) MSPI DQS: set to best phase: 0[0m
V (1557) MSPI Timing: config_idx: 29, good[0m
D (1557) MSPI DQS: set to best phase: 0[0m
V (1558) MSPI Timing: config_idx: 29, good[0m
D (1558) MSPI DQS: set to best phase: 0[0m
V (1558) MSPI Timing: config_idx: 29, good[0m
D (1558) MSPI DQS: set to best phase: 0[0m
V (1559) MSPI Timing: config_idx: 29, good[0m
D (1559) MSPI DQS: set to best phase: 0[0m
V (1559) MSPI Timing: config_idx: 29, good[0m
D (1559) MSPI DQS: set to best phase: 0[0m
V (1560) MSPI Timing: config_idx: 29, good[0m
D (1560) MSPI DQS: set to best phase: 0[0m
V (1560) MSPI Timing: config_idx: 29, good[0m
D (1560) MSPI DQS: set to best phase: 0[0m
V (1561) MSPI Timing: config_idx: 29, good[0m
D (1561) MSPI DQS: set to best phase: 0[0m
V (1561) MSPI Timing: config_idx: 29, good[0m
D (1561) MSPI DQS: set to best phase: 0[0m
V (1562) MSPI Timing: config_idx: 29, good[0m
D (1562) MSPI DQS: set to best phase: 0[0m
V (1562) MSPI Timing: config_idx: 29, good[0m
D (1562) MSPI DQS: set to best phase: 0[0m
V (1563) MSPI Timing: config_idx: 29, good[0m
D (1563) MSPI DQS: set to best phase: 0[0m
V (1563) MSPI Timing: config_idx: 29, good[0m
D (1563) MSPI DQS: set to best phase: 0[0m
V (1564) MSPI Timing: config_idx: 29, good[0m
D (1564) MSPI DQS: set to best phase: 0[0m
V (1564) MSPI Timing: config_idx: 29, good[0m
D (1564) MSPI DQS: set to best phase: 0[0m
V (1565) MSPI Timing: config_idx: 29, good[0m
D (1565) MSPI DQS: set to best phase: 0[0m
V (1565) MSPI Timing: config_idx: 29, good[0m
D (1565) MSPI DQS: set to best phase: 0[0m
V (1566) MSPI Timing: config_idx: 29, good[0m
D (1566) MSPI DQS: set to best phase: 0[0m
V (1566) MSPI Timing: config_idx: 29, good[0m
D (1566) MSPI DQS: set to best phase: 0[0m
V (1567) MSPI Timing: config_idx: 29, good[0m
D (1567) MSPI DQS: set to best phase: 0[0m
V (1567) MSPI Timing: config_idx: 29, good[0m
D (1567) MSPI DQS: set to best phase: 0[0m
V (1568) MSPI Timing: config_idx: 29, good[0m
D (1568) MSPI DQS: set to best phase: 0[0m
V (1568) MSPI Timing: config_idx: 29, good[0m
D (1568) MSPI DQS: set to best phase: 0[0m
V (1569) MSPI Timing: config_idx: 29, good[0m
D (1569) MSPI DQS: set to best phase: 0[0m
V (1569) MSPI Timing: config_idx: 29, good[0m
D (1569) MSPI DQS: set to best phase: 0[0m
V (1570) MSPI Timing: config_idx: 29, good[0m
D (1570) MSPI DQS: set to best phase: 0[0m
V (1570) MSPI Timing: config_idx: 29, good[0m
D (1570) MSPI DQS: set to best phase: 0[0m
V (1571) MSPI Timing: config_idx: 29, good[0m
D (1571) MSPI DQS: set to best phase: 0[0m
V (1571) MSPI Timing: config_idx: 29, good[0m
D (1571) MSPI DQS: set to best phase: 0[0m
V (1572) MSPI Timing: config_idx: 29, good[0m
D (1572) MSPI DQS: set to best phase: 0[0m
V (1572) MSPI Timing: config_idx: 29, good[0m
D (1572) MSPI DQS: set to best phase: 0[0m
V (1573) MSPI Timing: config_idx: 29, good[0m
D (1573) MSPI DQS: set to best phase: 0[0m
V (1573) MSPI Timing: config_idx: 29, good[0m
D (1573) MSPI DQS: set to best phase: 0[0m
V (1574) MSPI Timing: config_idx: 29, good[0m
D (1574) MSPI DQS: set to best phase: 0[0m
V (1574) MSPI Timing: config_idx: 29, good[0m
D (1574) MSPI DQS: set to best phase: 0[0m
V (1575) MSPI Timing: config_idx: 29, good[0m
D (1575) MSPI DQS: set to best phase: 0[0m
V (1575) MSPI Timing: config_idx: 29, good[0m
D (1575) MSPI DQS: set to best phase: 0[0m
V (1576) MSPI Timing: config_idx: 29, good[0m
D (1576) MSPI DQS: set to best phase: 0[0m
V (1576) MSPI Timing: config_idx: 29, good[0m
D (1576) MSPI DQS: set to best phase: 0[0m
V (1577) MSPI Timing: config_idx: 29, good[0m
D (1577) MSPI DQS: set to best phase: 0[0m
V (1577) MSPI Timing: config_idx: 29, good[0m
D (1577) MSPI DQS: set to best phase: 0[0m
V (1578) MSPI Timing: config_idx: 29, good[0m
D (1578) MSPI DQS: set to best phase: 0[0m
V (1578) MSPI Timing: config_idx: 29, good[0m
D (1578) MSPI DQS: set to best phase: 0[0m
V (1579) MSPI Timing: config_idx: 29, good[0m
D (1579) MSPI DQS: set to best phase: 0[0m
V (1579) MSPI Timing: config_idx: 29, good[0m
D (1579) MSPI DQS: set to best phase: 0[0m
V (1580) MSPI Timing: config_idx: 29, good[0m
D (1580) MSPI DQS: set to best phase: 0[0m
V (1580) MSPI Timing: config_idx: 29, good[0m
D (1580) MSPI DQS: set to best phase: 0[0m
V (1581) MSPI Timing: config_idx: 29, good[0m
D (1581) MSPI DQS: set to best phase: 0[0m
V (1581) MSPI Timing: config_idx: 29, good[0m
D (1581) MSPI DQS: set to best phase: 0[0m
V (1582) MSPI Timing: config_idx: 29, good[0m
D (1582) MSPI DQS: set to best phase: 0[0m
V (1582) MSPI Timing: config_idx: 29, good[0m
D (1582) MSPI DQS: set to best phase: 0[0m
V (1583) MSPI Timing: config_idx: 29, good[0m
D (1583) MSPI DQS: set to best phase: 0[0m
V (1583) MSPI Timing: config_idx: 29, good[0m
D (1583) MSPI DQS: set to best phase: 0[0m
V (1584) MSPI Timing: config_idx: 29, good[0m
D (1584) MSPI DQS: set to best phase: 0[0m
V (1584) MSPI Timing: config_idx: 29, good[0m
D (1584) MSPI DQS: set to best phase: 0[0m
V (1585) MSPI Timing: config_idx: 29, good[0m
D (1585) MSPI DQS: set to best phase: 0[0m
V (1585) MSPI Timing: config_idx: 29, good[0m
D (1585) MSPI DQS: set to best phase: 0[0m
V (1586) MSPI Timing: config_idx: 29, good[0m
D (1586) MSPI DQS: set to best phase: 0[0m
V (1586) MSPI Timing: config_idx: 29, good[0m
D (1586) MSPI DQS: set to best phase: 0[0m
V (1587) MSPI Timing: config_idx: 29, good[0m
D (1587) MSPI DQS: set to best phase: 0[0m
V (1587) MSPI Timing: config_idx: 29, good[0m
D (1587) MSPI DQS: set to best phase: 0[0m
V (1588) MSPI Timing: config_idx: 29, good[0m
D (1588) MSPI DQS: set to best phase: 0[0m
V (1588) MSPI Timing: config_idx: 29, good[0m
D (1588) MSPI DQS: set to best phase: 0[0m
V (1589) MSPI Timing: config_idx: 29, good[0m
D (1589) MSPI DQS: set to best phase: 0[0m
V (1589) MSPI Timing: config_idx: 29, good[0m
D (1589) MSPI DQS: set to best phase: 0[0m
V (1590) MSPI Timing: config_idx: 29, good[0m
D (1590) MSPI DQS: set to best phase: 0[0m
V (1590) MSPI Timing: config_idx: 29, good[0m
D (1590) MSPI DQS: set to best phase: 0[0m
V (1591) MSPI Timing: config_idx: 29, good[0m
D (1591) MSPI DQS: set to best phase: 0[0m
V (1591) MSPI Timing: config_idx: 29, good[0m
D (1591) MSPI DQS: set to best phase: 0[0m
V (1592) MSPI Timing: config_idx: 29, good[0m
D (1592) MSPI DQS: set to best phase: 0[0m
V (1592) MSPI Timing: config_idx: 29, good[0m
D (1592) MSPI DQS: set to best phase: 0[0m
V (1593) MSPI Timing: config_idx: 29, good[0m
D (1593) MSPI DQS: set to best phase: 0[0m
V (1593) MSPI Timing: config_idx: 29, good[0m
D (1593) MSPI DQS: set to best phase: 0[0m
V (1594) MSPI Timing: config_idx: 29, good[0m
D (1594) MSPI DQS: set to best phase: 0[0m
V (1594) MSPI Timing: config_idx: 29, good[0m
D (1594) MSPI DQS: set to best phase: 0[0m
V (1595) MSPI Timing: config_idx: 29, good[0m
D (1595) MSPI DQS: set to best phase: 0[0m
V (1595) MSPI Timing: config_idx: 29, good[0m
D (1595) MSPI DQS: set to best phase: 0[0m
V (1596) MSPI Timing: config_idx: 29, good[0m
D (1596) MSPI DQS: set to best phase: 0[0m
V (1596) MSPI Timing: config_idx: 29, good[0m
D (1596) MSPI DQS: set to best phase: 0[0m
V (1597) MSPI Timing: config_idx: 29, good[0m
D (1597) MSPI DQS: set to best phase: 0[0m
V (1597) MSPI Timing: config_idx: 29, good[0m
D (1597) MSPI DQS: set to best phase: 0[0m
V (1598) MSPI Timing: config_idx: 30, good[0m
D (1598) MSPI DQS: set to best phase: 0[0m
V (1598) MSPI Timing: config_idx: 30, good[0m
D (1598) MSPI DQS: set to best phase: 0[0m
V (1599) MSPI Timing: config_idx: 30, good[0m
D (1599) MSPI DQS: set to best phase: 0[0m
V (1599) MSPI Timing: config_idx: 30, good[0m
D (1599) MSPI DQS: set to best phase: 0[0m
V (1600) MSPI Timing: config_idx: 30, good[0m
D (1600) MSPI DQS: set to best phase: 0[0m
V (1600) MSPI Timing: config_idx: 30, good[0m
D (1600) MSPI DQS: set to best phase: 0[0m
V (1601) MSPI Timing: config_idx: 30, good[0m
D (1601) MSPI DQS: set to best phase: 0[0m
V (1601) MSPI Timing: config_idx: 30, good[0m
D (1601) MSPI DQS: set to best phase: 0[0m
V (1602) MSPI Timing: config_idx: 30, good[0m
D (1602) MSPI DQS: set to best phase: 0[0m
V (1602) MSPI Timing: config_idx: 30, good[0m
D (1602) MSPI DQS: set to best phase: 0[0m
V (1603) MSPI Timing: config_idx: 30, good[0m
D (1603) MSPI DQS: set to best phase: 0[0m
V (1603) MSPI Timing: config_idx: 30, good[0m
D (1603) MSPI DQS: set to best phase: 0[0m
V (1604) MSPI Timing: config_idx: 30, good[0m
D (1604) MSPI DQS: set to best phase: 0[0m
V (1604) MSPI Timing: config_idx: 30, good[0m
D (1604) MSPI DQS: set to best phase: 0[0m
V (1605) MSPI Timing: config_idx: 30, good[0m
D (1605) MSPI DQS: set to best phase: 0[0m
V (1605) MSPI Timing: config_idx: 30, good[0m
D (1605) MSPI DQS: set to best phase: 0[0m
V (1606) MSPI Timing: config_idx: 30, good[0m
D (1606) MSPI DQS: set to best phase: 0[0m
V (1606) MSPI Timing: config_idx: 30, good[0m
D (1606) MSPI DQS: set to best phase: 0[0m
V (1607) MSPI Timing: config_idx: 30, good[0m
D (1607) MSPI DQS: set to best phase: 0[0m
V (1607) MSPI Timing: config_idx: 30, good[0m
D (1607) MSPI DQS: set to best phase: 0[0m
V (1608) MSPI Timing: config_idx: 30, bad[0m
D (1608) MSPI DQS: set to best phase: 0[0m
V (1608) MSPI Timing: config_idx: 30, good[0m
D (1608) MSPI DQS: set to best phase: 0[0m
V (1609) MSPI Timing: config_idx: 30, bad[0m
D (1609) MSPI DQS: set to best phase: 0[0m
V (1609) MSPI Timing: config_idx: 30, good[0m
D (1609) MSPI DQS: set to best phase: 0[0m
V (1610) MSPI Timing: config_idx: 30, good[0m
D (1610) MSPI DQS: set to best phase: 0[0m
V (1610) MSPI Timing: config_idx: 30, good[0m
D (1610) MSPI DQS: set to best phase: 0[0m
V (1611) MSPI Timing: config_idx: 30, good[0m
D (1611) MSPI DQS: set to best phase: 0[0m
V (1611) MSPI Timing: config_idx: 30, good[0m
D (1611) MSPI DQS: set to best phase: 0[0m
V (1612) MSPI Timing: config_idx: 30, good[0m
D (1612) MSPI DQS: set to best phase: 0[0m
V (1612) MSPI Timing: config_idx: 30, good[0m
D (1612) MSPI DQS: set to best phase: 0[0m
V (1613) MSPI Timing: config_idx: 30, good[0m
D (1613) MSPI DQS: set to best phase: 0[0m
V (1613) MSPI Timing: config_idx: 30, good[0m
D (1613) MSPI DQS: set to best phase: 0[0m
V (1614) MSPI Timing: config_idx: 30, good[0m
D (1614) MSPI DQS: set to best phase: 0[0m
V (1614) MSPI Timing: config_idx: 30, good[0m
D (1614) MSPI DQS: set to best phase: 0[0m
V (1615) MSPI Timing: config_idx: 30, good[0m
D (1615) MSPI DQS: set to best phase: 0[0m
V (1615) MSPI Timing: config_idx: 30, good[0m
D (1615) MSPI DQS: set to best phase: 0[0m
V (1616) MSPI Timing: config_idx: 30, good[0m
D (1616) MSPI DQS: set to best phase: 0[0m
V (1616) MSPI Timing: config_idx: 30, good[0m
D (1616) MSPI DQS: set to best phase: 0[0m
V (1617) MSPI Timing: config_idx: 30, good[0m
D (1617) MSPI DQS: set to best phase: 0[0m
V (1617) MSPI Timing: config_idx: 30, good[0m
D (1617) MSPI DQS: set to best phase: 0[0m
V (1618) MSPI Timing: config_idx: 30, good[0m
D (1618) MSPI DQS: set to best phase: 0[0m
V (1618) MSPI Timing: config_idx: 30, good[0m
D (1618) MSPI DQS: set to best phase: 0[0m
V (1619) MSPI Timing: config_idx: 30, good[0m
D (1619) MSPI DQS: set to best phase: 0[0m
V (1619) MSPI Timing: config_idx: 30, good[0m
D (1619) MSPI DQS: set to best phase: 0[0m
V (1620) MSPI Timing: config_idx: 30, good[0m
D (1620) MSPI DQS: set to best phase: 0[0m
V (1620) MSPI Timing: config_idx: 30, good[0m
D (1620) MSPI DQS: set to best phase: 0[0m
V (1621) MSPI Timing: config_idx: 30, bad[0m
D (1621) MSPI DQS: set to best phase: 0[0m
V (1621) MSPI Timing: config_idx: 30, good[0m
D (1621) MSPI DQS: set to best phase: 0[0m
V (1622) MSPI Timing: config_idx: 30, good[0m
D (1622) MSPI DQS: set to best phase: 0[0m
V (1622) MSPI Timing: config_idx: 30, good[0m
D (1622) MSPI DQS: set to best phase: 0[0m
V (1623) MSPI Timing: config_idx: 30, good[0m
D (1623) MSPI DQS: set to best phase: 0[0m
V (1623) MSPI Timing: config_idx: 30, good[0m
D (1623) MSPI DQS: set to best phase: 0[0m
V (1624) MSPI Timing: config_idx: 30, bad[0m
D (1624) MSPI DQS: set to best phase: 0[0m
V (1624) MSPI Timing: config_idx: 30, good[0m
D (1624) MSPI DQS: set to best phase: 0[0m
V (1625) MSPI Timing: config_idx: 30, good[0m
D (1625) MSPI DQS: set to best phase: 0[0m
V (1625) MSPI Timing: config_idx: 30, good[0m
D (1625) MSPI DQS: set to best phase: 0[0m
V (1626) MSPI Timing: config_idx: 30, bad[0m
D (1626) MSPI DQS: set to best phase: 0[0m
V (1626) MSPI Timing: config_idx: 30, good[0m
D (1626) MSPI DQS: set to best phase: 0[0m
V (1627) MSPI Timing: config_idx: 30, good[0m
D (1627) MSPI DQS: set to best phase: 0[0m
V (1627) MSPI Timing: config_idx: 30, good[0m
D (1627) MSPI DQS: set to best phase: 0[0m
V (1628) MSPI Timing: config_idx: 30, good[0m
D (1628) MSPI DQS: set to best phase: 0[0m
V (1628) MSPI Timing: config_idx: 30, good[0m
D (1628) MSPI DQS: set to best phase: 0[0m
V (1629) MSPI Timing: config_idx: 30, good[0m
D (1629) MSPI DQS: set to best phase: 0[0m
V (1629) MSPI Timing: config_idx: 30, good[0m
D (1629) MSPI DQS: set to best phase: 0[0m
V (1630) MSPI Timing: config_idx: 30, good[0m
D (1630) MSPI DQS: set to best phase: 0[0m
V (1630) MSPI Timing: config_idx: 30, good[0m
D (1630) MSPI DQS: set to best phase: 0[0m
V (1631) MSPI Timing: config_idx: 30, bad[0m
D (1631) MSPI DQS: set to best phase: 0[0m
V (1631) MSPI Timing: config_idx: 30, good[0m
D (1631) MSPI DQS: set to best phase: 0[0m
V (1632) MSPI Timing: config_idx: 30, good[0m
D (1632) MSPI DQS: set to best phase: 0[0m
V (1632) MSPI Timing: config_idx: 30, good[0m
D (1632) MSPI DQS: set to best phase: 0[0m
V (1633) MSPI Timing: config_idx: 30, bad[0m
D (1633) MSPI DQS: set to best phase: 0[0m
V (1633) MSPI Timing: config_idx: 30, good[0m
D (1633) MSPI DQS: set to best phase: 0[0m
V (1634) MSPI Timing: config_idx: 30, good[0m
D (1634) MSPI DQS: set to best phase: 0[0m
V (1634) MSPI Timing: config_idx: 30, good[0m
D (1634) MSPI DQS: set to best phase: 0[0m
V (1635) MSPI Timing: config_idx: 30, good[0m
D (1635) MSPI DQS: set to best phase: 0[0m
V (1635) MSPI Timing: config_idx: 30, good[0m
D (1635) MSPI DQS: set to best phase: 0[0m
V (1636) MSPI Timing: config_idx: 30, good[0m
D (1636) MSPI DQS: set to best phase: 0[0m
V (1636) MSPI Timing: config_idx: 30, good[0m
D (1636) MSPI DQS: set to best phase: 0[0m
V (1637) MSPI Timing: config_idx: 30, good[0m
D (1637) MSPI DQS: set to best phase: 0[0m
V (1637) MSPI Timing: config_idx: 30, good[0m
D (1637) MSPI DQS: set to best phase: 0[0m
V (1638) MSPI Timing: config_idx: 30, good[0m
D (1638) MSPI DQS: set to best phase: 0[0m
V (1638) MSPI Timing: config_idx: 30, good[0m
D (1638) MSPI DQS: set to best phase: 0[0m
V (1639) MSPI Timing: config_idx: 30, good[0m
D (1639) MSPI DQS: set to best phase: 0[0m
V (1639) MSPI Timing: config_idx: 30, good[0m
D (1639) MSPI DQS: set to best phase: 0[0m
V (1640) MSPI Timing: config_idx: 30, good[0m
D (1640) MSPI DQS: set to best phase: 0[0m
V (1640) MSPI Timing: config_idx: 30, good[0m
D (1640) MSPI DQS: set to best phase: 0[0m
V (1641) MSPI Timing: config_idx: 30, good[0m
D (1641) MSPI DQS: set to best phase: 0[0m
V (1641) MSPI Timing: config_idx: 30, bad[0m
D (1641) MSPI DQS: set to best phase: 0[0m
V (1642) MSPI Timing: config_idx: 30, good[0m
D (1642) MSPI DQS: set to best phase: 0[0m
V (1642) MSPI Timing: config_idx: 30, good[0m
D (1642) MSPI DQS: set to best phase: 0[0m
V (1643) MSPI Timing: config_idx: 30, good[0m
D (1643) MSPI DQS: set to best phase: 0[0m
V (1643) MSPI Timing: config_idx: 30, good[0m
D (1643) MSPI DQS: set to best phase: 0[0m
V (1644) MSPI Timing: config_idx: 30, good[0m
D (1644) MSPI DQS: set to best phase: 0[0m
V (1644) MSPI Timing: config_idx: 30, good[0m
D (1644) MSPI DQS: set to best phase: 0[0m
V (1645) MSPI Timing: config_idx: 30, bad[0m
D (1645) MSPI DQS: set to best phase: 0[0m
V (1645) MSPI Timing: config_idx: 30, bad[0m
D (1645) MSPI DQS: set to best phase: 0[0m
V (1646) MSPI Timing: config_idx: 30, good[0m
D (1646) MSPI DQS: set to best phase: 0[0m
V (1646) MSPI Timing: config_idx: 30, good[0m
D (1646) MSPI DQS: set to best phase: 0[0m
V (1647) MSPI Timing: config_idx: 30, good[0m
D (1647) MSPI DQS: set to best phase: 0[0m
V (1647) MSPI Timing: config_idx: 30, good[0m
D (1647) MSPI Timing: test nums: 100, test result: [id][good/bad][good_times]:[0m
D (1648) MSPI Timing: [0][bad][0] [0m
D (1648) MSPI Timing: [1][bad][0] [0m
D (1648) MSPI Timing: [2][bad][0] [0m
D (1649) MSPI Timing: [3][bad][0] [0m
D (1649) MSPI Timing: [4][bad][0] [0m
D (1649) MSPI Timing: [5][bad][0] [0m
D (1649) MSPI Timing: [6][good][100] [0m
D (1650) MSPI Timing: [7][good][100] [0m
D (1650) MSPI Timing: [8][good][100] [0m
D (1650) MSPI Timing: [9][good][100] [0m
D (1650) MSPI Timing: [10][good][100] [0m
D (1651) MSPI Timing: [11][good][100] [0m
D (1651) MSPI Timing: [12][good][100] [0m
D (1651) MSPI Timing: [13][good][100] [0m
D (1651) MSPI Timing: [14][good][100] [0m
D (1652) MSPI Timing: [15][good][100] [0m
D (1652) MSPI Timing: [16][good][100] [0m
D (1652) MSPI Timing: [17][good][100] [0m
D (1653) MSPI Timing: [18][good][100] [0m
D (1653) MSPI Timing: [19][good][100] [0m
D (1653) MSPI Timing: [20][good][100] [0m
D (1653) MSPI Timing: [21][good][100] [0m
D (1654) MSPI Timing: [22][good][100] [0m
D (1654) MSPI Timing: [23][good][100] [0m
D (1654) MSPI Timing: [24][good][100] [0m
D (1654) MSPI Timing: [25][good][100] [0m
D (1655) MSPI Timing: [26][good][100] [0m
D (1655) MSPI Timing: [27][good][100] [0m
D (1655) MSPI Timing: [28][good][100] [0m
D (1655) MSPI Timing: [29][good][100] [0m
D (1656) MSPI Timing: [30][bad][90] [0m
[0;32mI (1656) MSPI DQS: tuning success, best delayline id is 17[0m
D (1656) MSPI Timing: psram_freq_mhz: 200 mhz, bus clock div: 2[0m
D (1657) Flash Delay: spi0_usr_dummy: 3, spi0_extra_dummy: 0, spi1_usr_dummy: 7, spi1_extra_dummy: 0[0m
[0;32mI (1657) esp_psram: Found 32MB PSRAM device[0m
[0;32mI (1658) esp_psram: Speed: 200MHz[0m
V (1658) mmap: found laddr is 0x8000000[0m
V (1658) esp_psram: 8bit-aligned-region: actual_mapped_len is 0x2000000 bytes[0m
V (1659) esp_psram: 8bit-aligned-range: 0x2000000 B, starting from: 0x48000000[0m
[0;32mI (1659) hex_psram: psram CS IO is dedicated[0m
[0;32mI (1660) cpu_start: Multicore app[0m
D (1660) cpu_start: Pro cpu up[0m
D (1660) cpu_start: Starting app cpu, entry point is 0x4ff0032c[0m
D (0) cpu_start: App cpu up[0m
V CACHE_ERR: access error intr clr & ena mask is: 0x1f
[0;32mI (2610) esp_psram: SPI SRAM memory test OK[0m
D (2619) clk: RTC_SLOW_CLK calibration value: 3905037[0m
V CACHE_ERR: access error intr clr & ena mask is: 0x1f
D (2620) cpu_start: calling init function: 0x4000024e on core: 0[0m
D (2620) cpu_start: calling init function: 0x400008dc on core: 0[0m
[0;32mI (2620) cpu_start: Pro cpu start user code[0m
[0;32mI (2620) cpu_start: cpu freq: 360000000 Hz[0m
D (2620) cpu_start: calling init function: 0x400000e0 on core: 0[0m
[0;32mI (2621) app_init: Application information:[0m
[0;32mI (2621) app_init: Project name:     esp32_p4_nfc_reader[0m
[0;32mI (2621) app_init: App version:      c76a2c6[0m
[0;32mI (2621) app_init: Compile time:     Oct 12 2025 22:47:48[0m
[0;32mI (2622) app_init: ELF file SHA256:  ff85faf65...[0m
[0;32mI (2622) app_init: ESP-IDF:          v5.5.1-dirty[0m
D (2622) cpu_start: calling init function: 0x40000260 on core: 0[0m
[0;32mI (2623) efuse_init: Min chip rev:     v0.1[0m
[0;32mI (2623) efuse_init: Max chip rev:     v1.99 [0m
[0;32mI (2623) efuse_init: Chip rev:         v1.3[0m
D (2623) cpu_start: calling init function: 0x40002fb8 on core: 0[0m
V (2624) memory_layout: reserved range is 0x40118ba8 - 0x40118be0[0m
D (2624) memory_layout: Checking 8 reserved memory ranges:[0m
D (2624) memory_layout: Reserved memory range 0x30100000 - 0x30100088[0m
D (2624) memory_layout: Reserved memory range 0x48000000 - 0x4c000000[0m
D (2625) memory_layout: Reserved memory range 0x4ff00000 - 0x4ff17400[0m
D (2625) memory_layout: Reserved memory range 0x4ff17400 - 0x4ff258b0[0m
D (2626) memory_layout: Reserved memory range 0x4ff3fbb0 - 0x4ff40000[0m
D (2626) memory_layout: Reserved memory range 0x4ff40000 - 0x4ff40000[0m
D (2626) memory_layout: Reserved memory range 0x50108000 - 0x50108018[0m
D (2627) memory_layout: Reserved memory range 0x50108018 - 0x501080a0[0m
D (2627) memory_layout: Building list of available memory regions:[0m
V (2627) memory_layout: Examining memory region 0x48000000 - 0x4c000000[0m
V (2628) memory_layout: Region 0x48000000 - 0x4c000000 inside of reserved 0x48000000 - 0x4c000000[0m
V (2628) memory_layout: Examining memory region 0x4ff00000 - 0x4ff3afc0[0m
V (2628) memory_layout: Start of region 0x4ff00000 - 0x4ff3afc0 overlaps reserved 0x4ff00000 - 0x4ff17400[0m
V (2629) memory_layout: Start of region 0x4ff17400 - 0x4ff3afc0 overlaps reserved 0x4ff17400 - 0x4ff258b0[0m
D (2629) memory_layout: Available memory region 0x4ff258b0 - 0x4ff3afc0[0m
V (2630) memory_layout: Examining memory region 0x4ff3afc0 - 0x4ffa0000[0m
V (2630) memory_layout: Region 0x4ff3afc0 - 0x4ffa0000 contains reserved 0x4ff3fbb0 - 0x4ff40000[0m
D (2630) memory_layout: Available memory region 0x4ff3afc0 - 0x4ff3fbb0[0m
V (2631) memory_layout: Examining memory region 0x4ff40000 - 0x4ffa0000[0m
D (2631) memory_layout: Available memory region 0x4ff40000 - 0x4ffa0000[0m
V (2631) memory_layout: Examining memory region 0x50108000 - 0x50110000[0m
V (2632) memory_layout: Start of region 0x50108000 - 0x50110000 overlaps reserved 0x50108000 - 0x50108018[0m
V (2632) memory_layout: Start of region 0x50108018 - 0x50110000 overlaps reserved 0x50108018 - 0x501080a0[0m
D (2633) memory_layout: Available memory region 0x501080a0 - 0x50110000[0m
V (2633) memory_layout: Examining memory region 0x30100000 - 0x30102000[0m
V (2633) memory_layout: Start of region 0x30100000 - 0x30102000 overlaps reserved 0x30100000 - 0x30100088[0m
D (2634) memory_layout: Available memory region 0x30100088 - 0x30102000[0m
[0;32mI (2634) heap_init: Initializing. RAM available for dynamic allocation:[0m
D (2634) heap_init: New heap initialised at 0x4ff258b0[0m
[0;32mI (2635) heap_init: At 4FF258B0 len 00015710 (85 KiB): RAM[0m
[0;32mI (2635) heap_init: At 4FF3AFC0 len 00004BF0 (18 KiB): RAM[0m
[0;32mI (2635) heap_init: At 4FF40000 len 00060000 (384 KiB): RAM[0m
D (2636) heap_init: New heap initialised at 0x501080a0[0m
[0;32mI (2636) heap_init: At 501080A0 len 00007F60 (31 KiB): RTCRAM[0m
D (2636) heap_init: New heap initialised at 0x30100088[0m
[0;32mI (2637) heap_init: At 30100088 len 00001F78 (7 KiB): TCM[0m
D (2637) cpu_start: calling init function: 0x400081ec on core: 0[0m
D (2637) cpu_start: calling init function: 0x40007982 on core: 0[0m
D (2637) cpu_start: calling init function: 0x4000a9b6 on core: 0[0m
[0;32mI (2638) esp_psram: Adding pool of 32768K of PSRAM memory to heap allocator[0m
D (2638) cpu_start: calling init function: 0x4000095c on core: 0[0m
V (2638) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2639) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x502[0m
D (2639) intr_alloc: Connected src 8 to int 0 (cpu 0)[0m
D (2639) cpu_start: calling init function: 0x40000980 on core: 0[0m
D (2640) cpu_start: calling init function: 0x40008b56 on core: 0[0m
D (2640) cpu_start: calling init function: 0x4000a442 on core: 0[0m
D (2640) cpu_start: calling init function: 0x40008dce on core: 0[0m
D (2640) cpu_start: calling init function: 0x40007990 on core: 0[0m
D (2641) cpu_start: calling init function: 0x40000990 on core: 0[0m
V (2641) memspi: raw_chip_id: 1840C8
[0m
V (2641) memspi: chip_id: C84018
[0m
V (2642) memspi: raw_chip_id: 1840C8
[0m
V (2642) memspi: chip_id: C84018
[0m
D (2642) spi_flash: trying chip: gd[0m
[0;32mI (2642) spi_flash: detected chip: gd[0m
[0;32mI (2642) spi_flash: flash io: qio[0m
D (2643) chip_generic: set_io_mode: status before 0x2[0m
V (2643) chip_generic: set_io_mode: status update 0x2[0m
D (2643) cpu_start: calling init function: 0x40000352 on core: 0[0m
D (2643) cpu_start: calling init function: 0x400a9da6[0m
D (2644) cpu_start: calling init function: 0x400a9a60[0m
D (2644) cpu_start: calling init function: 0x4007532c[0m
D (2644) cpu_start: calling init function: 0x4001eaa6[0m
[0;32mI (2644) host_init: ESP Hosted : Host chip_ip[18][0m
[0;32mI (2644) H_API: ESP-Hosted starting. Hosted_Tasks: prio:23, stack: 5120 RPC_task_stack: 5120[0m
[0;32mI (2645) H_API: ** add_esp_wifi_remote_channels **[0m
D (2645) transport: Adding channel IF[1]: S[0] Tx[0x4ff3cb2c] Rx[0x40020aa0][0m
V (2645) mpool: Nonaligned[0m
V (2645) mpool: Create mempool 0x4ff26de4 with block_size:1536[0m
[0;32mI (2645) transport: Add ESP-Hosted channel IF[1]: S[0] Tx[0x4000b3a8] Rx[0x40020aa0][0m
D (2645) transport: Adding channel IF[2]: S[0] Tx[0x4ff3cb2c] Rx[0x40020aa0][0m
V (2645) mpool: Nonaligned[0m
V (2646) mpool: Create mempool 0x4ff26e64 with block_size:1536[0m
[0;32mI (2646) transport: Add ESP-Hosted channel IF[2]: S[0] Tx[0x4000b2ec] Rx[0x40020aa0][0m
sdio_mempool_create free:33669600 min-free:33669600 lfb-def:33030144 lfb-8bit:33030144

V (2646) mpool: Nonaligned[0m
V (2646) mpool: Create mempool 0x4ff27de8 with block_size:1536[0m
D (2647) sdmmc_periph: peripheral version 5342270a, hardware config 03c44c83[0m
V (2647) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2647) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0xE[0m
D (2647) intr_alloc: Connected src 23 to int 1 (cpu 0)[0m
D (2648) sdmmc_periph: using GPIO18 as clk pin[0m
D (2648) sdmmc_periph: using GPIO19 as cmd pin[0m
D (2648) sdmmc_periph: using GPIO14 as d0 pin[0m
D (2648) sdmmc_periph: using GPIO15 as d1 pin[0m
D (2648) sdmmc_periph: using GPIO16 as d2 pin[0m
D (2648) gpio: GPIO[17]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
D (2648) sdmmc_periph: Slot 1 is not initialized yet, skipping sdmmc_host_change_to_slot[0m
D (2649) sdmmc_periph: clk_src_freq_hz: 160000000 hz[0m
D (2649) sdmmc_periph: slot=1 clk_src=8 host_div=10 card_div=20 freq=400kHz (max 400kHz)[0m
D (2649) sdmmc_periph: Slot 1 is not initialized yet, skipping sdmmc_host_change_to_slot[0m
D (2649) sdmmc_periph: Slot 1 is not initialized yet, skipping sdmmc_host_change_to_slot[0m
D (2649) sdmmc_periph: slot=1 width=1[0m
D (2650) H_SDIO_DRV: sdio bus init done[0m
D (2650) transport: Bus handle: 0x4ff1bf30[0m
D (2650) RPC_WRAP: rpc_init[0m
D (2650) rpc_api: rpc_slaveif_init[0m
D (2650) cpu_start: calling init function: 0x4ff091d2[0m
D (2650) Dc p(u_2s7t0a)r tc:p uc_asltlairntg:  icnailtl ifnugn citniiotn :f u0nxcti4o0n0:7 909xde 4o0n0 0c2o2reec:  o0n [c0omre
V (2651) intr_alloc: esp_intr_all:o c1_i[n0tmrs
tatus (cpu 0): checking args[0m
V (2651) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0xC02[0m
D (2651) intr_alloc: Connected src 55 to int 2 (cpu 0)[0m
D (2651) cpu_start: calling init function: 0x400022ec on core: 0[0m
D (2652) cpu_start: calling init function: 0x40003836 on core: 0[0m
D (2652) cpu_start: calling init function: 0x400c171a on core: 0[0m
D (2653) cpu_start: calling init function: 0x4000828a on core: 0[0m
D (2653) cpu_start: calling init function: 0x400009e2 on core: 0[0m
V (2653) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2654) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x40E[0m
D (2654) intr_alloc: Connected src 79 to int 3 (cpu 0)[0m
D (2654) app_start: Starting scheduler on CPU0[0m
V (2654) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2654) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x402[0m
D (2654) intr_alloc: Connected src 53 to int 4 (cpu 0)[0m
[0;32mI (2654) H_SDIO_DRVV:  s(dio_2d6at5a4_)to _rixn_bturf__taask started[0m
lloc: esp_intr_alloc_intrstatus (cpu 1): checking args[0m
[0;32mI (2654) main_task: Started on CPU0[0m
V (2654) intr_alloc: esp_intr_alloc_intrstatus (cpu 1): Args okay. Resulting flags 0x40E[0m
D (2654) intr_alloc: Connected src 80 to int 0 (cpu 1)[0m
D (2654) app_start: Starting scheduler on CPU1[0m
V (2654) intr_alloc: esp_intr_alloc_intrstatus (cpu 1): checking args[0m
V (2654) intr_alloc: esp_intr_alloc_intrstatus (cpu 1): Args okay. Resulting flags 0x402[0m
D (2654) intr_alloc: Connected src 54 to int 1 (cpu 1)[0m
D (2654) heap_init: New heap initialised at 0x4ff3afc0[0m
D (2654) heap_init: New heap initialised at 0x4ff40000[0m
[0;32mI (2654) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
D (2654) esp_psram: Allocating block of size 32768 bytes[0m
V (2654) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2654) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0xE[0m
D (2654) intr_alloc: Connected src 48 to int 5 (cpu 0)[0m
[0;32mI (2654) main_task: Calling app_main()[0m


=== ESP32-P4 NFC TIME CLOCK ===
Firmware Version: Oct 12 2025 22:47:55
Build Date: Oct 12 2025
Build Time: 22:47:55

V (2654) partition: Loading the partition table[0m
V (2654) mmap: actual_mapped_len is 0x10000[0m
V (2664) calculated md5: 0x4ff31aa8   41 ae c2 07 ad 1f 5e 06  4b a8 61 d0 d3 26 ac 21  |A.....^.K.a..&.!|[0m
V (2664) stored md5: 0x40128090   41 ae c2 07 ad 1f 5e 06  4b a8 61 d0 d3 26 ac 21  |A.....^.K.a..&.!|[0m
V (2664) partition: Partition table MD5 verified[0m
NVS initialized

Initializing display (allocating frame buffer)...
[0;32mI (2684) LVGL: Starting LVGL task[0m
D (2684) ledc: Using clock source 7 (in slow mode), divisor: 0x7d0[0m
D (2684) ledc: In slow speed mode, global clk set: 16[0m
D (2684) ledc: LEDC_PWM CHANNEL 1|GPIO 26|Duty 0000|Time 1[0m
D (2684) ledc: Using clock source 7 (in slow mode), divisor: 0x7d0[0m
D (2684) ledc: In slow speed mode, global clk set: 16[0m
D (2684) ledc: LEDC_PWM CHANNEL 1|GPIO 26|Duty 0000|Time 1[0m
[0;33mW (2684) ledc: GPIO 26 is not usable, maybe conflict with others[0m
[0;32mI (2684) ESP32_P4_EV: MIPI DSI PHY Powered on[0m
D (2684) dsi_hal: phy pll: ref=20000000Hz, lane_bit_rate=1000Mbps, M=50, N=1, hsfreqrange=42[0m
[0;32mI (2684) ESP32_P4_EV: Install MIPI DSI LCD control panel[0m
[0;32mI (2684) ESP32_P4_EV: Install EK79007 LCD control panel[0m
[0;32mI (2684) ek79007: version: 1.0.3[0m
D (2684) gpio: GPIO[27]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
D (2694) lcd.dsi.dpi: fb[0] @0x48000b80[0m
V (2694) cache: addr_end: 0x4812cb80[0m
V (2694) cache: C2M DIR[0m
V (2694) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2694) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2694) intr_alloc: Connected src 104 to int 7 (cpu 0)[0m
V (2694) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2704) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2704) intr_alloc: Connected src 105 to int 7 (cpu 0)[0m
V (2704) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2704) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2704) intr_alloc: Connected src 106 to int 7 (cpu 0)[0m
V (2704) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2704) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2704) intr_alloc: Connected src 107 to int 7 (cpu 0)[0m
V (2704) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2704) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2704) intr_alloc: Connected src 108 to int 7 (cpu 0)[0m
D (2704) dw-gdma: new group (0) at 0x4812cd04[0m
D (2704) dw-gdma: new channel (0,0) at 0x48000b44[0m
V (2704) cache: addr_end: 0x4ff3dc00[0m
V (2704) cache: C2M DIR[0m
D (2704) dw-gdma: new link list @0x4812cd2c, items @0x4ff3dbc0[0m
V (2704) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2704) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2704) intr_alloc: Connected src 24 to int 7 (cpu 0)[0m
D (2704) dw-gdma: install interrupt service for channel (0,0)[0m
D (2704) lcd.dsi.dpi: dpi panel created @0x48000ac0[0m
D (2704) ek79007: new MIPI DPI panel @0x48000ac0[0m
D (2704) ek79007: new ek79007 panel @0x4ff3d904[0m
D (2854) ek79007: send init commands success[0m
[0;32mI (2854) ESP32_P4_EV: Display initialized[0m
[0;32mI (2854) ESP32_P4_EV: Display resolution 1024x600[0m
D (2854) ESP32_P4_EV: Add LCD screen[0m
D (2854) i2c.common: new bus(1) at 0x4812d030[0m
[0;33mW (2854) i2c.master: Please check pull-up resistances whether be connected properly. Otherwise unexpected behavior would happen. For more detailed information, please read docs[0m
D (2854) i2c.common: bus clock source frequency: 40000000hz[0m
V (2854) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2854) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x10E[0m
D (2854) intr_alloc: Connected src 45 to int 7 (cpu 0)[0m
D (2854) lcd_panel.io.i2c: new i2c lcd panel io @0x4ff3dcb0[0m
[0;32mI (2854) GT911: I2C address initialization procedure skipped - using default GT9xx setup[0m
[0;32mI (2854) GT911: TouchPad_ID:0x39,0x31,0x31[0m
[0;32mI (2854) GT911: TouchPad_Config_Version:89[0m
[0;32mI (2854) ESP32_P4_EV: Setting LCD backlight: 100%[0m
[0;32mI (2854) UI_MANAGER: Initializing UI Manager[0m
[0;32mI (2864) UI_MANAGER: UI initialized[0m
V (2874) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2874) cache: addr_end: 0x4ff61740[0m
V (2874) cache: C2M DIR[0m
V (2874) cache: addr_end: 0x4ff3d9c0[0m
V (2874) cache: C2M DIR[0m
V (2874) cache: addr_end: 0x4ff3da40[0m
V (2874) cache: C2M DIR[0m
V (2874) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2874) cache: addr_end: 0x4ff61740[0m
V (2874) cache: C2M DIR[0m
V (2874) cache: addr_end: 0x4ff3d9c0[0m
V (2874) cache: C2M DIR[0m
V (2874) cache: addr_end: 0x4ff3da40[0m
V (2874) cache: C2M DIR[0m
V (2884) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2884) cache: addr_end: 0x4ff61740[0m
V (2884) cache: C2M DIR[0m
V (2884) cache: addr_end: 0x4ff3d9c0[0m
V (2884) cache: C2M DIR[0m
V (2884) cache: addr_end: 0x4ff3da40[0m
V (2884) cache: C2M DIR[0m
V (2884) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2884) cache: addr_end: 0x4ff61740[0m
V (2884) cache: C2M DIR[0m
V (2884) cache: addr_end: 0x4ff3d9c0[0m
V (2884) cache: C2M DIR[0m
V (2884) cache: addr_end: 0x4ff3da40[0m
V (2884) cache: C2M DIR[0m
V (2884) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2884) cache: addr_end: 0x4ff61740[0m
V (2884) cache: C2M DIR[0m
V (2884) cache: addr_end: 0x4ff3d9c0[0m
V (2884) cache: C2M DIR[0m
V (2884) cache: addr_end: 0x4ff3da40[0m
V (2884) cache: C2M DIR[0m
V (2884) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2884) cache: addr_end: 0x4ff61740[0m
V (2884) cache: C2M DIR[0m
V (2884) cache: addr_end: 0x4ff3d9c0[0m
V (2884) cache: C2M DIR[0m
V (2884) cache: addr_end: 0x4ff3da40[0m
V (2884) cache: C2M DIR[0m
V (2884) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2884) cache: addr_end: 0x4ff61740[0m
V (2884) cache: C2M DIR[0m
V (2884) cache: addr_end: 0x4ff3d9c0[0m
V (2884) cache: C2M DIR[0m
V (2884) cache: addr_end: 0x4ff3da40[0m
V (2884) cache: C2M DIR[0m
V (2894) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2894) cache: addr_end: 0x4ff61740[0m
V (2894) cache: C2M DIR[0m
V (2894) cache: addr_end: 0x4ff3d9c0[0m
V (2894) cache: C2M DIR[0m
V (2894) cache: addr_end: 0x4ff3da40[0m
V (2894) cache: C2M DIR[0m
V (2894) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2894) cache: addr_end: 0x4ff61740[0m
V (2894) cache: C2M DIR[0m
V (2894) cache: addr_end: 0x4ff3d9c0[0m
V (2894) cache: C2M DIR[0m
V (2894) cache: addr_end: 0x4ff3da40[0m
V (2894) cache: C2M DIR[0m
V (2894) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2894) cache: addr_end: 0x4ff61740[0m
V (2894) cache: C2M DIR[0m
V (2894) cache: addr_end: 0x4ff3d9c0[0m
V (2894) cache: C2M DIR[0m
V (2894) cache: addr_end: 0x4ff3da40[0m
V (2894) cache: C2M DIR[0m
V (2894) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2894) cache: addr_end: 0x4ff61740[0m
V (2894) cache: C2M DIR[0m
V (2894) cache: addr_end: 0x4ff3d9c0[0m
V (2894) cache: C2M DIR[0m
V (2894) cache: addr_end: 0x4ff3da40[0m
V (2894) cache: C2M DIR[0m
V (2894) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (2894) cache: addr_end: 0x4ff61740[0m
V (2894) cache: C2M DIR[0m
V (2904) cache: addr_end: 0x4ff3d9c0[0m
V (2904) cache: C2M DIR[0m
V (2904) cache: addr_end: 0x4ff3da40[0m
V (2904) cache: C2M DIR[0m
Display initialized!
Free heap after display: 32552556 bytes

Initializing network manager...
[0;32mI (2904) NETWORK_MANAGER: Initializing network manager...[0m
D (2904) nvs: nvs_open_from_partition network_mode 0[0m
[0;32mI (2904) NETWORK_MANAGER: Network mode NVS not found, using default: Ethernet Only[0m
[0;32mI (2904) NETWORK_MANAGER: Network mode: Ethernet Only[0m
[0;32mI (2904) NETWORK_MANAGER: Initializing Ethernet manager...[0m
[0;32mI (2904) ETH_MANAGER: Initializing Ethernet[0m
D (2904) esp_netif_lwip: LwIP stack has been initialized[0m
D (2904) esp_netif_lwip: esp-netif has been successfully initialized[0m
D (2904) event: running task for loop 0x4ff3ef10[0m
D (2904) event: created task for loop 0x4ff3ef10[0m
D (2904) event: created event loop 0x4ff3ef10[0m
D (2904) esp_netif_lwip: check: remote, if=0x4ff31a6c fn=0x40092fde[0m
V (2904) esp_netif_objects: esp_netif_add_to_list_unsafe 0x4ff3f34c[0m
D (2904) esp_netif_objects: esp_netif_add_to_list_unsafe netif added successfully (total netifs: 1)[0m
D (2904) esp_netif_lwip: call api in lwip: ret=0x0, give sem[0m
V (2904) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (2904) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0xE[0m
D (2904) intr_alloc: Connected src 92 to int 8 (cpu 0)[0m
[0;31mE (2904) esp.emac.gpio: emac_esp_iomux_init(87): GPIO 50 is already reserved[0m
[0;31mE (2904) esp.emac.gpio: emac_esp_iomux_rmii_clk_input(196): invalid RMII CLK input GPIO number[0m
[0;31mE (2904) esp.emac: emac_esp_config_data_interface(757): invalid EMAC RMII clock input GPIO[0m
[0;31mE (2904) esp.emac: esp_eth_mac_new_esp32(841): config emac interface failed[0m
V (2904) intr_alloc: esp_intr_free: Disabling int, killing handler[0m
[0;31mE (2904) ETH_MANAGER: Failed to create MAC[0m
[0;31mE (2904) NETWORK_MANAGER: ❌ Ethernet manager initialization failed[0m
[0;31mE (2904) NETWORK_MANAGER: No network interfaces initialized![0m
❌ Failed to initialize network manager

API disabled

Initializing PN532 NFC Module V3...
DIP Switches: SEL0=1, SEL1=0 (SPI mode)

[0;32mI (2904) NFC_READER: Initializing PN532 reader[0m
[0;32mI (2904) NFC_READER:   SPI Host: 2[0m
[0;32mI (2904) NFC_READER:   MISO Pin: 21[0m
[0;32mI (2904) NFC_READER:   MOSI Pin: 22[0m
[0;32mI (2904) NFC_READER:   SCK Pin: 20[0m
[0;32mI (2904) NFC_READER:   CS Pin: 23[0m
[0;32mI (2904) NFC_READER:   RST Pin: 32[0m
[0;32mI (2904) NFC_READER:   IRQ Pin: -1[0m
D (2904) pn532_driver_spi: SPI driver initialized[0m
D (2914) gpio: GPIO[32]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 1| Pulldown: 0| Intr:0 [0m
D (2914) pn532_driver: pn532_init(): using IRQ line in polling mode.[0m
D (2914) pn532_driver: reset PN532 ...[0m
D (3324) pn532_driver: reset done[0m
D (3324) pn532_driver: pn532_init(): call pn532_init_io() ...[0m
D (3324) pn532_driver_spi: pn532_init_io() ...[0m
D (3324) gdma: new group (1) at 0x4ff3f9fc[0m
D (3324) gdma: new pair (1,0) at 0x4ff3fa88[0m
D (3324) gdma: new tx channel (1,0) at 0x4ff3f9c4[0m
D (3324) gdma: new rx channel (1,0) at 0x4ff3faa8[0m
D (3324) spi: SPI3 use gpio matrix.[0m
D (3324) pn532_driver_spi: pn532_init_io() spi_bus_initialize -> 0[0m
D (3324) gpio: GPIO[23]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 [0m
V (3324) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): checking args[0m
V (3324) intr_alloc: esp_intr_alloc_intrstatus (cpu 0): Args okay. Resulting flags 0x80E[0m
D (3324) intr_alloc: Connected src 26 to int 8 (cpu 0)[0m
V (3324) bus_lock: device registered on bus 2 slot 5.[0m
D (3324) spi_hal: eff: 5000, limit: 80000k(/0), 0 dummy, -1 delay[0m
D (3324) spi_master: SPI3: New device added to CS5, effective clock: 5000000 Hz[0m
D (3324) pn532_driver_spi: pn532_init_io() spi_bus_add_device -> 0[0m
D (3324) pn532_driver: pn532_init(): call pn532_SAM_config() ...[0m
D (3324) spi_master: Allocate TX buffer for DMA[0m
V (3324) cache: addr_end: 0x4ff3f880[0m
V (3324) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (3324) spi_master: polling trans[0m
V bus_lock: SPI dev changed from -1 to 5
V (3324) spi_master: polling trans done[0m
V (3324) bus_lock: dev 5 released.[0m
D (3324) spi_master: Allocate RX buffer for DMA[0m
V (3324) cache: addr_end: 0x4ff3f880[0m
V (3324) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3324) spi_master: polling trans[0m
V (3324) cache: addr_end: 0x4ff3f880[0m
V (3324) cache: M2C DIR[0m
V (3324) spi_master: polling trans done[0m
V (3324) bus_lock: dev 5 released.[0m
D (3324) spi_master: Allocate RX buffer for DMA[0m
V (3324) cache: addr_end: 0x4ff3f880[0m
V (3324) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3324) spi_master: polling trans[0m
V (3324) cache: addr_end: 0x4ff3f880[0m
V (3324) cache: M2C DIR[0m
V (3324) spi_master: polling trans done[0m
V (3324) bus_lock: dev 5 released.[0m
D (3324) spi_master: Allocate RX buffer for DMA[0m
V (3324) cache: addr_end: 0x4ff3f880[0m
V (3324) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3334) spi_master: polling trans[0m
V (3334) cache: addr_end: 0x4ff3f880[0m
V (3334) cache: M2C DIR[0m
V (3334) spi_master: polling trans done[0m
V (3334) bus_lock: dev 5 released.[0m
D (3334) spi_master: Allocate RX buffer for DMA[0m
V (3334) cache: addr_end: 0x4ff3f880[0m
V (3334) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3334) spi_master: polling trans[0m
V (3334) cache: addr_end: 0x4ff3f880[0m
V (3334) cache: M2C DIR[0m
V (3334) spi_master: polling trans done[0m
V (3334) bus_lock: dev 5 released.[0m
D (3334) spi_master: Allocate RX buffer for DMA[0m
V (3334) cache: addr_end: 0x4ff3f880[0m
V (3334) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3334) spi_master: polling trans[0m
V (3334) cache: addr_end: 0x4ff3f880[0m
V (3334) cache: M2C DIR[0m
V (3334) spi_master: polling trans done[0m
V (3334) bus_lock: dev 5 released.[0m
D (3334) spi_master: Allocate RX buffer for DMA[0m
V (3334) cache: addr_end: 0x4ff3f880[0m
V (3334) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3334) spi_master: polling trans[0m
V (3334) cache: addr_end: 0x4ff3f880[0m
V (3334) cache: M2C DIR[0m
V (3334) spi_master: polling trans done[0m
V (3334) bus_lock: dev 5 released.[0m
D (3334) pn532_driver: pn532_init(): call pn532_init_extra() ...[0m
D (3334) pn532_driver: init ok[0m
[0;32mI (3334) NFC_READER: PN532 initialized successfully[0m
D (3334) spi_master: Allocate TX buffer for DMA[0m
V (3334) cache: addr_end: 0x4ff3f880[0m
V (3334) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (3334) spi_master: polling trans[0m
V (3334) spi_master: polling trans done[0m
V (3334) bus_lock: dev 5 released.[0m
D (3334) spi_master: Allocate RX buffer for DMA[0m
V (3334) cache: addr_end: 0x4ff3f880[0m
V (3334) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3334) spi_master: polling trans[0m
V (3334) cache: addr_end: 0x4ff3f880[0m
V (3334) cache: M2C DIR[0m
V (3334) spi_master: polling trans done[0m
V (3334) bus_lock: dev 5 released.[0m
D (3334) spi_master: Allocate RX buffer for DMA[0m
V (3344) cache: addr_end: 0x4ff3f880[0m
V (3344) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3344) spi_master: polling trans[0m
V (3344) cache: addr_end: 0x4ff3f880[0m
V (3344) cache: M2C DIR[0m
V (3344) spi_master: polling trans done[0m
V (3344) bus_lock: dev 5 released.[0m
D (3344) spi_master: Allocate RX buffer for DMA[0m
V (3344) cache: addr_end: 0x4ff3f880[0m
V (3344) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3344) spi_master: polling trans[0m
V (3344) cache: addr_end: 0x4ff3f880[0m
V (3344) cache: M2C DIR[0m
V (3344) spi_master: polling trans done[0m
V (3344) bus_lock: dev 5 released.[0m
D (3344) spi_master: Allocate RX buffer for DMA[0m
V (3344) cache: addr_end: 0x4ff3f880[0m
V (3344) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3344) spi_master: polling trans[0m
V (3344) cache: addr_end: 0x4ff3f880[0m
V (3344) cache: M2C DIR[0m
V (3344) spi_master: polling trans done[0m
V (3344) bus_lock: dev 5 released.[0m
D (3344) spi_master: Allocate RX buffer for DMA[0m
V (3344) cache: addr_end: 0x4ff3f880[0m
V (3344) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3344) spi_master: polling trans[0m
V (3344) cache: addr_end: 0x4ff3f880[0m
V (3344) cache: M2C DIR[0m
V (3344) spi_master: polling trans done[0m
V (3344) bus_lock: dev 5 released.[0m
D (3344) spi_master: Allocate RX buffer for DMA[0m
V (3344) cache: addr_end: 0x4ff3f880[0m
V (3344) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3344) spi_master: polling trans[0m
V (3344) cache: addr_end: 0x4ff3f880[0m
V (3344) cache: M2C DIR[0m
V (3344) spi_master: polling trans done[0m
V (3344) bus_lock: dev 5 released.[0m
✅ PN532 initialized successfully!
   Firmware: PN532 v1.6

Ready to read cards. Place a card near the reader...

V (3354) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3354) cache: addr_end: 0x4ff48c20[0m
V (3354) cache: C2M DIR[0m
V (3354) cache: addr_end: 0x4ff3d9c0[0m
V (3354) cache: C2M DIR[0m
V (3354) cache: addr_end: 0x4ff3da40[0m
V (3354) cache: C2M DIR[0m
V (3354) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3354) cache: addr_end: 0x4ff49be0[0m
V (3354) cache: C2M DIR[0m
V (3354) cache: addr_end: 0x4ff3d9c0[0m
V (3354) cache: C2M DIR[0m
V (3354) cache: addr_end: 0x4ff3da40[0m
V (3354) cache: C2M DIR[0m
V (3354) lcd.dsi.dpi: copy draw buffer by DMA2D[0m
V (3354) cache: addr_end: 0x4ff48b00[0m
V (3354) cache: C2M DIR[0m
V (3354) cache: addr_end: 0x4ff3d9c0[0m
V (3354) cache: C2M DIR[0m
V (3354) cache: addr_end: 0x4ff3da40[0m
V (3354) cache: C2M DIR[0m
D (3354) spi_master: Allocate TX buffer for DMA[0m
V (3354) cache: addr_end: 0x4ff3f880[0m
V (3354) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (3354) spi_master: polling trans[0m
V (3354) spi_master: polling trans done[0m
V (3354) bus_lock: dev 5 released.[0m
D (3354) spi_master: Allocate RX buffer for DMA[0m
V (3354) cache: addr_end: 0x4ff3f880[0m
V (3354) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3354) spi_master: polling trans[0m
V (3354) cache: addr_end: 0x4ff3f880[0m
V (3354) cache: M2C DIR[0m
V (3354) spi_master: polling trans done[0m
V (3354) bus_lock: dev 5 released.[0m
D (3354) spi_master: Allocate RX buffer for DMA[0m
V (3354) cache: addr_end: 0x4ff3f880[0m
V (3354) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3364) spi_master: polling trans[0m
V (3364) cache: addr_end: 0x4ff3f880[0m
V (3364) cache: M2C DIR[0m
V (3364) spi_master: polling trans done[0m
V (3364) bus_lock: dev 5 released.[0m
D (3364) spi_master: Allocate RX buffer for DMA[0m
V (3364) cache: addr_end: 0x4ff3f880[0m
V (3364) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3364) spi_master: polling trans[0m
V (3364) cache: addr_end: 0x4ff3f880[0m
V (3364) cache: M2C DIR[0m
V (3364) spi_master: polling trans done[0m
V (3364) bus_lock: dev 5 released.[0m
D (3364) spi_master: Allocate RX buffer for DMA[0m
V (3364) cache: addr_end: 0x4ff3f880[0m
V (3364) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3364) spi_master: polling trans[0m
V (3364) cache: addr_end: 0x4ff3f880[0m
V (3364) cache: M2C DIR[0m
V (3364) spi_master: polling trans done[0m
V (3364) bus_lock: dev 5 released.[0m
D (3374) spi_master: Allocate RX buffer for DMA[0m
V (3374) cache: addr_end: 0x4ff3f880[0m
V (3374) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3374) spi_master: polling trans[0m
V (3374) cache: addr_end: 0x4ff3f880[0m
V (3374) cache: M2C DIR[0m
V (3374) spi_master: polling trans done[0m
V (3374) bus_lock: dev 5 released.[0m
D (3384) spi_master: Allocate RX buffer for DMA[0m
V (3384) cache: addr_end: 0x4ff3f880[0m
V (3384) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3384) spi_master: polling trans[0m
V (3384) cache: addr_end: 0x4ff3f880[0m
V (3384) cache: M2C DIR[0m
V (3384) spi_master: polling trans done[0m
V (3384) bus_lock: dev 5 released.[0m
D (3394) spi_master: Allocate RX buffer for DMA[0m
V (3394) cache: addr_end: 0x4ff3f880[0m
V (3394) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3394) spi_master: polling trans[0m
V (3394) cache: addr_end: 0x4ff3f880[0m
V (3394) cache: M2C DIR[0m
V (3394) spi_master: polling trans done[0m
V (3394) bus_lock: dev 5 released.[0m
D (3404) spi_master: Allocate RX buffer for DMA[0m
V (3404) cache: addr_end: 0x4ff3f880[0m
V (3404) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3404) spi_master: polling trans[0m
V (3404) cache: addr_end: 0x4ff3f880[0m
V (3404) cache: M2C DIR[0m
V (3404) spi_master: polling trans done[0m
V (3404) bus_lock: dev 5 released.[0m
D (3414) spi_master: Allocate RX buffer for DMA[0m
V (3414) cache: addr_end: 0x4ff3f880[0m
V (3414) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3414) spi_master: polling trans[0m
V (3414) cache: addr_end: 0x4ff3f880[0m
V (3414) cache: M2C DIR[0m
V (3414) spi_master: polling trans done[0m
V (3414) bus_lock: dev 5 released.[0m
D (3424) spi_master: Allocate RX buffer for DMA[0m
V (3424) cache: addr_end: 0x4ff3f880[0m
V (3424) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3424) spi_master: polling trans[0m
V (3424) cache: addr_end: 0x4ff3f880[0m
V (3424) cache: M2C DIR[0m
V (3424) spi_master: polling trans done[0m
V (3424) bus_lock: dev 5 released.[0m
D (3434) spi_master: Allocate RX buffer for DMA[0m
V (3434) cache: addr_end: 0x4ff3f880[0m
V (3434) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3434) spi_master: polling trans[0m
V (3434) cache: addr_end: 0x4ff3f880[0m
V (3434) cache: M2C DIR[0m
V (3434) spi_master: polling trans done[0m
V (3434) bus_lock: dev 5 released.[0m
D (3444) spi_master: Allocate RX buffer for DMA[0m
V (3444) cache: addr_end: 0x4ff3f880[0m
V (3444) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3444) spi_master: polling trans[0m
V (3444) cache: addr_end: 0x4ff3f880[0m
V (3444) cache: M2C DIR[0m
V (3444) spi_master: polling trans done[0m
V (3444) bus_lock: dev 5 released.[0m
D (3454) spi_master: Allocate RX buffer for DMA[0m
V (3454) cache: addr_end: 0x4ff3f880[0m
V (3454) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3454) spi_master: polling trans[0m
V (3454) cache: addr_end: 0x4ff3f880[0m
V (3454) cache: M2C DIR[0m
V (3454) spi_master: polling trans done[0m
V (3454) bus_lock: dev 5 released.[0m
D (3464) spi_master: Allocate RX buffer for DMA[0m
V (3464) cache: addr_end: 0x4ff3f880[0m
V (3464) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3464) spi_master: polling trans[0m
V (3464) cache: addr_end: 0x4ff3f880[0m
V (3464) cache: M2C DIR[0m
V (3464) spi_master: polling trans done[0m
V (3464) bus_lock: dev 5 released.[0m
D (3474) spi_master: Allocate RX buffer for DMA[0m
V (3474) cache: addr_end: 0x4ff3f880[0m
V (3474) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3474) spi_master: polling trans[0m
V (3474) cache: addr_end: 0x4ff3f880[0m
V (3474) cache: M2C DIR[0m
V (3474) spi_master: polling trans done[0m
V (3474) bus_lock: dev 5 released.[0m
D (3484) spi_master: Allocate RX buffer for DMA[0m
V (3484) cache: addr_end: 0x4ff3f880[0m
V (3484) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3484) spi_master: polling trans[0m
V (3484) cache: addr_end: 0x4ff3f880[0m
V (3484) cache: M2C DIR[0m
V (3484) spi_master: polling trans done[0m
V (3484) bus_lock: dev 5 released.[0m
D (3494) spi_master: Allocate RX buffer for DMA[0m
V (3494) cache: addr_end: 0x4ff3f880[0m
V (3494) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3494) spi_master: polling trans[0m
V (3494) cache: addr_end: 0x4ff3f880[0m
V (3494) cache: M2C DIR[0m
V (3494) spi_master: polling trans done[0m
V (3494) bus_lock: dev 5 released.[0m
D (3504) spi_master: Allocate RX buffer for DMA[0m
V (3504) cache: addr_end: 0x4ff3f880[0m
V (3504) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3504) spi_master: polling trans[0m
V (3504) cache: addr_end: 0x4ff3f880[0m
V (3504) cache: M2C DIR[0m
V (3504) spi_master: polling trans done[0m
V (3504) bus_lock: dev 5 released.[0m
D (3514) spi_master: Allocate RX buffer for DMA[0m
V (3514) cache: addr_end: 0x4ff3f880[0m
V (3514) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3514) spi_master: polling trans[0m
V (3514) cache: addr_end: 0x4ff3f880[0m
V (3514) cache: M2C DIR[0m
V (3514) spi_master: polling trans done[0m
V (3514) bus_lock: dev 5 released.[0m
D (3524) spi_master: Allocate RX buffer for DMA[0m
V (3524) cache: addr_end: 0x4ff3f880[0m
V (3524) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3524) spi_master: polling trans[0m
V (3524) cache: addr_end: 0x4ff3f880[0m
V (3524) cache: M2C DIR[0m
V (3524) spi_master: polling trans done[0m
V (3524) bus_lock: dev 5 released.[0m
D (3534) spi_master: Allocate RX buffer for DMA[0m
V (3534) cache: addr_end: 0x4ff3f880[0m
V (3534) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3534) spi_master: polling trans[0m
V (3534) cache: addr_end: 0x4ff3f880[0m
V (3534) cache: M2C DIR[0m
V (3534) spi_master: polling trans done[0m
V (3534) bus_lock: dev 5 released.[0m
D (3544) spi_master: Allocate RX buffer for DMA[0m
V (3544) cache: addr_end: 0x4ff3f880[0m
V (3544) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3544) spi_master: polling trans[0m
V (3544) cache: addr_end: 0x4ff3f880[0m
V (3544) cache: M2C DIR[0m
V (3544) spi_master: polling trans done[0m
V (3544) bus_lock: dev 5 released.[0m
D (3554) spi_master: Allocate RX buffer for DMA[0m
V (3554) cache: addr_end: 0x4ff3f880[0m
V (3554) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3554) spi_master: polling trans[0m
V (3554) cache: addr_end: 0x4ff3f880[0m
V (3554) cache: M2C DIR[0m
V (3554) spi_master: polling trans done[0m
V (3554) bus_lock: dev 5 released.[0m
D (3564) spi_master: Allocate RX buffer for DMA[0m
V (3564) cache: addr_end: 0x4ff3f880[0m
V (3564) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3564) spi_master: polling trans[0m
V (3564) cache: addr_end: 0x4ff3f880[0m
V (3564) cache: M2C DIR[0m
V (3564) spi_master: polling trans done[0m
V (3564) bus_lock: dev 5 released.[0m
D (3574) spi_master: Allocate RX buffer for DMA[0m
V (3574) cache: addr_end: 0x4ff3f880[0m
V (3574) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3574) spi_master: polling trans[0m
V (3574) cache: addr_end: 0x4ff3f880[0m
V (3574) cache: M2C DIR[0m
V (3574) spi_master: polling trans done[0m
V (3574) bus_lock: dev 5 released.[0m
D (3584) spi_master: Allocate RX buffer for DMA[0m
V (3584) cache: addr_end: 0x4ff3f880[0m
V (3584) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3584) spi_master: polling trans[0m
V (3584) cache: addr_end: 0x4ff3f880[0m
V (3584) cache: M2C DIR[0m
V (3584) spi_master: polling trans done[0m
V (3584) bus_lock: dev 5 released.[0m
D (3594) spi_master: Allocate RX buffer for DMA[0m
V (3594) cache: addr_end: 0x4ff3f880[0m
V (3594) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3594) spi_master: polling trans[0m
V (3594) cache: addr_end: 0x4ff3f880[0m
V (3594) cache: M2C DIR[0m
V (3594) spi_master: polling trans done[0m
V (3594) bus_lock: dev 5 released.[0m
D (3604) spi_master: Allocate RX buffer for DMA[0m
V (3604) cache: addr_end: 0x4ff3f880[0m
V (3604) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3604) spi_master: polling trans[0m
V (3604) cache: addr_end: 0x4ff3f880[0m
V (3604) cache: M2C DIR[0m
V (3604) spi_master: polling trans done[0m
V (3604) bus_lock: dev 5 released.[0m
D (3614) spi_master: Allocate RX buffer for DMA[0m
V (3614) cache: addr_end: 0x4ff3f880[0m
V (3614) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3614) spi_master: polling trans[0m
V (3614) cache: addr_end: 0x4ff3f880[0m
V (3614) cache: M2C DIR[0m
V (3614) spi_master: polling trans done[0m
V (3614) bus_lock: dev 5 released.[0m
D (3624) spi_master: Allocate RX buffer for DMA[0m
V (3624) cache: addr_end: 0x4ff3f880[0m
V (3624) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3624) spi_master: polling trans[0m
V (3624) cache: addr_end: 0x4ff3f880[0m
V (3624) cache: M2C DIR[0m
V (3624) spi_master: polling trans done[0m
V (3624) bus_lock: dev 5 released.[0m
D (3634) spi_master: Allocate RX buffer for DMA[0m
V (3634) cache: addr_end: 0x4ff3f880[0m
V (3634) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3634) spi_master: polling trans[0m
V (3634) cache: addr_end: 0x4ff3f880[0m
V (3634) cache: M2C DIR[0m
V (3634) spi_master: polling trans done[0m
V (3634) bus_lock: dev 5 released.[0m
D (3644) spi_master: Allocate RX buffer for DMA[0m
V (3644) cache: addr_end: 0x4ff3f880[0m
V (3644) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3644) spi_master: polling trans[0m
V (3644) cache: addr_end: 0x4ff3f880[0m
V (3644) cache: M2C DIR[0m
V (3644) spi_master: polling trans done[0m
V (3644) bus_lock: dev 5 released.[0m
D (3654) spi_master: Allocate RX buffer for DMA[0m
V (3654) cache: addr_end: 0x4ff3f880[0m
V (3654) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3654) spi_master: polling trans[0m
V (3654) cache: addr_end: 0x4ff3f880[0m
V (3654) cache: M2C DIR[0m
V (3654) spi_master: polling trans done[0m
V (3654) bus_lock: dev 5 released.[0m
D (3664) spi_master: Allocate RX buffer for DMA[0m
V (3664) cache: addr_end: 0x4ff3f880[0m
V (3664) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3664) spi_master: polling trans[0m
V (3664) cache: addr_end: 0x4ff3f880[0m
V (3664) cache: M2C DIR[0m
V (3664) spi_master: polling trans done[0m
V (3664) bus_lock: dev 5 released.[0m
D (3674) spi_master: Allocate RX buffer for DMA[0m
V (3674) cache: addr_end: 0x4ff3f880[0m
V (3674) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3674) spi_master: polling trans[0m
V (3674) cache: addr_end: 0x4ff3f880[0m
V (3674) cache: M2C DIR[0m
V (3674) spi_master: polling trans done[0m
V (3674) bus_lock: dev 5 released.[0m
D (3684) spi_master: Allocate RX buffer for DMA[0m
V (3684) cache: addr_end: 0x4ff3f880[0m
V (3684) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3684) spi_master: polling trans[0m
V (3684) cache: addr_end: 0x4ff3f880[0m
V (3684) cache: M2C DIR[0m
V (3684) spi_master: polling trans done[0m
V (3684) bus_lock: dev 5 released.[0m
D (3694) spi_master: Allocate RX buffer for DMA[0m
V (3694) cache: addr_end: 0x4ff3f880[0m
V (3694) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3694) spi_master: polling trans[0m
V (3694) cache: addr_end: 0x4ff3f880[0m
V (3694) cache: M2C DIR[0m
V (3694) spi_master: polling trans done[0m
V (3694) bus_lock: dev 5 released.[0m
D (3704) spi_master: Allocate RX buffer for DMA[0m
V (3704) cache: addr_end: 0x4ff3f880[0m
V (3704) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3704) spi_master: polling trans[0m
V (3704) cache: addr_end: 0x4ff3f880[0m
V (3704) cache: M2C DIR[0m
V (3704) spi_master: polling trans done[0m
V (3704) bus_lock: dev 5 released.[0m
D (3714) spi_master: Allocate RX buffer for DMA[0m
V (3714) cache: addr_end: 0x4ff3f880[0m
V (3714) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3714) spi_master: polling trans[0m
V (3714) cache: addr_end: 0x4ff3f880[0m
V (3714) cache: M2C DIR[0m
V (3714) spi_master: polling trans done[0m
V (3714) bus_lock: dev 5 released.[0m
D (3724) spi_master: Allocate RX buffer for DMA[0m
V (3724) cache: addr_end: 0x4ff3f880[0m
V (3724) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3724) spi_master: polling trans[0m
V (3724) cache: addr_end: 0x4ff3f880[0m
V (3724) cache: M2C DIR[0m
V (3724) spi_master: polling trans done[0m
V (3724) bus_lock: dev 5 released.[0m
D (3734) spi_master: Allocate RX buffer for DMA[0m
V (3734) cache: addr_end: 0x4ff3f880[0m
V (3734) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3734) spi_master: polling trans[0m
V (3734) cache: addr_end: 0x4ff3f880[0m
V (3734) cache: M2C DIR[0m
V (3734) spi_master: polling trans done[0m
V (3734) bus_lock: dev 5 released.[0m
D (3744) spi_master: Allocate RX buffer for DMA[0m
V (3744) cache: addr_end: 0x4ff3f880[0m
V (3744) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3744) spi_master: polling trans[0m
V (3744) cache: addr_end: 0x4ff3f880[0m
V (3744) cache: M2C DIR[0m
V (3744) spi_master: polling trans done[0m
V (3744) bus_lock: dev 5 released.[0m
D (3754) spi_master: Allocate RX buffer for DMA[0m
V (3754) cache: addr_end: 0x4ff3f880[0m
V (3754) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3754) spi_master: polling trans[0m
V (3754) cache: addr_end: 0x4ff3f880[0m
V (3754) cache: M2C DIR[0m
V (3754) spi_master: polling trans done[0m
V (3754) bus_lock: dev 5 released.[0m
D (3764) spi_master: Allocate RX buffer for DMA[0m
V (3764) cache: addr_end: 0x4ff3f880[0m
V (3764) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3764) spi_master: polling trans[0m
V (3764) cache: addr_end: 0x4ff3f880[0m
V (3764) cache: M2C DIR[0m
V (3764) spi_master: polling trans done[0m
V (3764) bus_lock: dev 5 released.[0m
D (3774) spi_master: Allocate RX buffer for DMA[0m
V (3774) cache: addr_end: 0x4ff3f880[0m
V (3774) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3774) spi_master: polling trans[0m
V (3774) cache: addr_end: 0x4ff3f880[0m
V (3774) cache: M2C DIR[0m
V (3774) spi_master: polling trans done[0m
V (3774) bus_lock: dev 5 released.[0m
D (3784) spi_master: Allocate RX buffer for DMA[0m
V (3784) cache: addr_end: 0x4ff3f880[0m
V (3784) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3784) spi_master: polling trans[0m
V (3784) cache: addr_end: 0x4ff3f880[0m
V (3784) cache: M2C DIR[0m
V (3784) spi_master: polling trans done[0m
V (3784) bus_lock: dev 5 released.[0m
D (3794) spi_master: Allocate RX buffer for DMA[0m
V (3794) cache: addr_end: 0x4ff3f880[0m
V (3794) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3794) spi_master: polling trans[0m
V (3794) cache: addr_end: 0x4ff3f880[0m
V (3794) cache: M2C DIR[0m
V (3794) spi_master: polling trans done[0m
V (3794) bus_lock: dev 5 released.[0m
D (3804) spi_master: Allocate RX buffer for DMA[0m
V (3804) cache: addr_end: 0x4ff3f880[0m
V (3804) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3804) spi_master: polling trans[0m
V (3804) cache: addr_end: 0x4ff3f880[0m
V (3804) cache: M2C DIR[0m
V (3804) spi_master: polling trans done[0m
V (3804) bus_lock: dev 5 released.[0m
D (3814) spi_master: Allocate RX buffer for DMA[0m
V (3814) cache: addr_end: 0x4ff3f880[0m
V (3814) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3814) spi_master: polling trans[0m
V (3814) cache: addr_end: 0x4ff3f880[0m
V (3814) cache: M2C DIR[0m
V (3814) spi_master: polling trans done[0m
V (3814) bus_lock: dev 5 released.[0m
D (3824) spi_master: Allocate RX buffer for DMA[0m
V (3824) cache: addr_end: 0x4ff3f880[0m
V (3824) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3824) spi_master: polling trans[0m
V (3824) cache: addr_end: 0x4ff3f880[0m
V (3824) cache: M2C DIR[0m
V (3824) spi_master: polling trans done[0m
V (3824) bus_lock: dev 5 released.[0m
D (3834) spi_master: Allocate RX buffer for DMA[0m
V (3834) cache: addr_end: 0x4ff3f880[0m
V (3834) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3834) spi_master: polling trans[0m
V (3834) cache: addr_end: 0x4ff3f880[0m
V (3834) cache: M2C DIR[0m
V (3834) spi_master: polling trans done[0m
V (3834) bus_lock: dev 5 released.[0m
D (3844) spi_master: Allocate RX buffer for DMA[0m
V (3844) cache: addr_end: 0x4ff3f880[0m
V (3844) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3844) spi_master: polling trans[0m
V (3844) cache: addr_end: 0x4ff3f880[0m
V (3844) cache: M2C DIR[0m
V (3844) spi_master: polling trans done[0m
V (3844) bus_lock: dev 5 released.[0m
D (3854) spi_master: Allocate RX buffer for DMA[0m
V (3854) cache: addr_end: 0x4ff3f880[0m
V (3854) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3854) spi_master: polling trans[0m
V (3854) cache: addr_end: 0x4ff3f880[0m
V (3854) cache: M2C DIR[0m
V (3854) spi_master: polling trans done[0m
V (3854) bus_lock: dev 5 released.[0m
D (3864) spi_master: Allocate RX buffer for DMA[0m
V (3864) cache: addr_end: 0x4ff3f880[0m
V (3864) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3864) spi_master: polling trans[0m
V (3864) cache: addr_end: 0x4ff3f880[0m
V (3864) cache: M2C DIR[0m
V (3864) spi_master: polling trans done[0m
V (3864) bus_lock: dev 5 released.[0m
D (3874) spi_master: Allocate RX buffer for DMA[0m
V (3874) cache: addr_end: 0x4ff3f880[0m
V (3874) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3874) spi_master: polling trans[0m
V (3874) cache: addr_end: 0x4ff3f880[0m
V (3874) cache: M2C DIR[0m
V (3874) spi_master: polling trans done[0m
V (3874) bus_lock: dev 5 released.[0m
D (3884) spi_master: Allocate RX buffer for DMA[0m
V (3884) cache: addr_end: 0x4ff3f880[0m
V (3884) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3884) spi_master: polling trans[0m
V (3884) cache: addr_end: 0x4ff3f880[0m
V (3884) cache: M2C DIR[0m
V (3884) spi_master: polling trans done[0m
V (3884) bus_lock: dev 5 released.[0m
D (3894) spi_master: Allocate RX buffer for DMA[0m
V (3894) cache: addr_end: 0x4ff3f880[0m
V (3894) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3894) spi_master: polling trans[0m
V (3894) cache: addr_end: 0x4ff3f880[0m
V (3894) cache: M2C DIR[0m
V (3894) spi_master: polling trans done[0m
V (3894) bus_lock: dev 5 released.[0m
D (3904) spi_master: Allocate RX buffer for DMA[0m
V (3904) cache: addr_end: 0x4ff344c0[0m
V (3904) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3904) spi_master: polling trans[0m
V (3904) cache: addr_end: 0x4ff344c0[0m
V (3904) cache: M2C DIR[0m
V (3904) spi_master: polling trans done[0m
V (3904) bus_lock: dev 5 released.[0m
D (3914) spi_master: Allocate RX buffer for DMA[0m
V (3914) cache: addr_end: 0x4ff344c0[0m
V (3914) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3914) spi_master: polling trans[0m
V (3914) cache: addr_end: 0x4ff344c0[0m
V (3914) cache: M2C DIR[0m
V (3914) spi_master: polling trans done[0m
V (3914) bus_lock: dev 5 released.[0m
D (3924) spi_master: Allocate RX buffer for DMA[0m
V (3924) cache: addr_end: 0x4ff344c0[0m
V (3924) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3924) spi_master: polling trans[0m
V (3924) cache: addr_end: 0x4ff344c0[0m
V (3924) cache: M2C DIR[0m
V (3924) spi_master: polling trans done[0m
V (3924) bus_lock: dev 5 released.[0m
D (3934) spi_master: Allocate RX buffer for DMA[0m
V (3934) cache: addr_end: 0x4ff344c0[0m
V (3934) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3934) spi_master: polling trans[0m
V (3934) cache: addr_end: 0x4ff344c0[0m
V (3934) cache: M2C DIR[0m
V (3934) spi_master: polling trans done[0m
V (3934) bus_lock: dev 5 released.[0m
D (3944) spi_master: Allocate RX buffer for DMA[0m
V (3944) cache: addr_end: 0x4ff344c0[0m
V (3944) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3944) spi_master: polling trans[0m
V (3944) cache: addr_end: 0x4ff344c0[0m
V (3944) cache: M2C DIR[0m
V (3944) spi_master: polling trans done[0m
V (3944) bus_lock: dev 5 released.[0m
D (3954) spi_master: Allocate RX buffer for DMA[0m
V (3954) cache: addr_end: 0x4ff344c0[0m
V (3954) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3954) spi_master: polling trans[0m
V (3954) cache: addr_end: 0x4ff344c0[0m
V (3954) cache: M2C DIR[0m
V (3954) spi_master: polling trans done[0m
V (3954) bus_lock: dev 5 released.[0m
D (3964) spi_master: Allocate RX buffer for DMA[0m
V (3964) cache: addr_end: 0x4ff344c0[0m
V (3964) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3964) spi_master: polling trans[0m
V (3964) cache: addr_end: 0x4ff344c0[0m
V (3964) cache: M2C DIR[0m
V (3964) spi_master: polling trans done[0m
V (3964) bus_lock: dev 5 released.[0m
D (3974) spi_master: Allocate RX buffer for DMA[0m
V (3974) cache: addr_end: 0x4ff344c0[0m
V (3974) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3974) spi_master: polling trans[0m
V (3974) cache: addr_end: 0x4ff344c0[0m
V (3974) cache: M2C DIR[0m
V (3974) spi_master: polling trans done[0m
V (3974) bus_lock: dev 5 released.[0m
D (3984) spi_master: Allocate RX buffer for DMA[0m
V (3984) cache: addr_end: 0x4ff344c0[0m
V (3984) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3984) spi_master: polling trans[0m
V (3984) cache: addr_end: 0x4ff344c0[0m
V (3984) cache: M2C DIR[0m
V (3984) spi_master: polling trans done[0m
V (3984) bus_lock: dev 5 released.[0m
D (3994) spi_master: Allocate RX buffer for DMA[0m
V (3994) cache: addr_end: 0x4ff344c0[0m
V (3994) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (3994) spi_master: polling trans[0m
V (3994) cache: addr_end: 0x4ff344c0[0m
V (3994) cache: M2C DIR[0m
V (3994) spi_master: polling trans done[0m
V (3994) bus_lock: dev 5 released.[0m
D (4004) spi_master: Allocate RX buffer for DMA[0m
V (4004) cache: addr_end: 0x4ff344c0[0m
V (4004) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4004) spi_master: polling trans[0m
V (4004) cache: addr_end: 0x4ff344c0[0m
V (4004) cache: M2C DIR[0m
V (4004) spi_master: polling trans done[0m
V (4004) bus_lock: dev 5 released.[0m
D (4014) spi_master: Allocate RX buffer for DMA[0m
V (4014) cache: addr_end: 0x4ff344c0[0m
V (4014) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4014) spi_master: polling trans[0m
V (4014) cache: addr_end: 0x4ff344c0[0m
V (4014) cache: M2C DIR[0m
V (4014) spi_master: polling trans done[0m
V (4014) bus_lock: dev 5 released.[0m
D (4024) spi_master: Allocate RX buffer for DMA[0m
V (4024) cache: addr_end: 0x4ff344c0[0m
V (4024) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4024) spi_master: polling trans[0m
V (4024) cache: addr_end: 0x4ff344c0[0m
V (4024) cache: M2C DIR[0m
V (4024) spi_master: polling trans done[0m
V (4024) bus_lock: dev 5 released.[0m
D (4034) spi_master: Allocate RX buffer for DMA[0m
V (4034) cache: addr_end: 0x4ff344c0[0m
V (4034) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4034) spi_master: polling trans[0m
V (4034) cache: addr_end: 0x4ff344c0[0m
V (4034) cache: M2C DIR[0m
V (4034) spi_master: polling trans done[0m
V (4034) bus_lock: dev 5 released.[0m
D (4044) spi_master: Allocate RX buffer for DMA[0m
V (4044) cache: addr_end: 0x4ff344c0[0m
V (4044) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4044) spi_master: polling trans[0m
V (4044) cache: addr_end: 0x4ff344c0[0m
V (4044) cache: M2C DIR[0m
V (4044) spi_master: polling trans done[0m
V (4044) bus_lock: dev 5 released.[0m
D (4054) spi_master: Allocate RX buffer for DMA[0m
V (4054) cache: addr_end: 0x4ff344c0[0m
V (4054) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4054) spi_master: polling trans[0m
V (4054) cache: addr_end: 0x4ff344c0[0m
V (4054) cache: M2C DIR[0m
V (4054) spi_master: polling trans done[0m
V (4054) bus_lock: dev 5 released.[0m
D (4064) spi_master: Allocate RX buffer for DMA[0m
V (4064) cache: addr_end: 0x4ff344c0[0m
V (4064) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4064) spi_master: polling trans[0m
V (4064) cache: addr_end: 0x4ff344c0[0m
V (4064) cache: M2C DIR[0m
V (4064) spi_master: polling trans done[0m
V (4064) bus_lock: dev 5 released.[0m
D (4074) spi_master: Allocate RX buffer for DMA[0m
V (4074) cache: addr_end: 0x4ff344c0[0m
V (4074) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4074) spi_master: polling trans[0m
V (4074) cache: addr_end: 0x4ff344c0[0m
V (4074) cache: M2C DIR[0m
V (4074) spi_master: polling trans done[0m
V (4074) bus_lock: dev 5 released.[0m
D (4084) spi_master: Allocate RX buffer for DMA[0m
V (4084) cache: addr_end: 0x4ff344c0[0m
V (4084) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4084) spi_master: polling trans[0m
V (4084) cache: addr_end: 0x4ff344c0[0m
V (4084) cache: M2C DIR[0m
V (4084) spi_master: polling trans done[0m
V (4084) bus_lock: dev 5 released.[0m
D (4094) spi_master: Allocate RX buffer for DMA[0m
V (4094) cache: addr_end: 0x4ff344c0[0m
V (4094) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4094) spi_master: polling trans[0m
V (4094) cache: addr_end: 0x4ff344c0[0m
V (4094) cache: M2C DIR[0m
V (4094) spi_master: polling trans done[0m
V (4094) bus_lock: dev 5 released.[0m
D (4104) spi_master: Allocate RX buffer for DMA[0m
V (4104) cache: addr_end: 0x4ff344c0[0m
V (4104) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4104) spi_master: polling trans[0m
V (4104) cache: addr_end: 0x4ff344c0[0m
V (4104) cache: M2C DIR[0m
V (4104) spi_master: polling trans done[0m
V (4104) bus_lock: dev 5 released.[0m
D (4114) spi_master: Allocate RX buffer for DMA[0m
V (4114) cache: addr_end: 0x4ff344c0[0m
V (4114) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4114) spi_master: polling trans[0m
V (4114) cache: addr_end: 0x4ff344c0[0m
V (4114) cache: M2C DIR[0m
V (4114) spi_master: polling trans done[0m
V (4114) bus_lock: dev 5 released.[0m
D (4124) spi_master: Allocate RX buffer for DMA[0m
V (4124) cache: addr_end: 0x4ff344c0[0m
V (4124) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4124) spi_master: polling trans[0m
V (4124) cache: addr_end: 0x4ff344c0[0m
V (4124) cache: M2C DIR[0m
V (4124) spi_master: polling trans done[0m
V (4124) bus_lock: dev 5 released.[0m
D (4134) spi_master: Allocate RX buffer for DMA[0m
V (4134) cache: addr_end: 0x4ff344c0[0m
V (4134) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4134) spi_master: polling trans[0m
V (4134) cache: addr_end: 0x4ff344c0[0m
V (4134) cache: M2C DIR[0m
V (4134) spi_master: polling trans done[0m
V (4134) bus_lock: dev 5 released.[0m
D (4144) spi_master: Allocate RX buffer for DMA[0m
V (4144) cache: addr_end: 0x4ff344c0[0m
V (4144) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4144) spi_master: polling trans[0m
V (4144) cache: addr_end: 0x4ff344c0[0m
V (4144) cache: M2C DIR[0m
V (4144) spi_master: polling trans done[0m
V (4144) bus_lock: dev 5 released.[0m
D (4154) spi_master: Allocate RX buffer for DMA[0m
V (4154) cache: addr_end: 0x4ff344c0[0m
V (4154) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4154) spi_master: polling trans[0m
V (4154) cache: addr_end: 0x4ff344c0[0m
V (4154) cache: M2C DIR[0m
V (4154) spi_master: polling trans done[0m
V (4154) bus_lock: dev 5 released.[0m
D (4164) spi_master: Allocate RX buffer for DMA[0m
V (4164) cache: addr_end: 0x4ff344c0[0m
V (4164) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4164) spi_master: polling trans[0m
V (4164) cache: addr_end: 0x4ff344c0[0m
V (4164) cache: M2C DIR[0m
V (4164) spi_master: polling trans done[0m
V (4164) bus_lock: dev 5 released.[0m
D (4174) spi_master: Allocate RX buffer for DMA[0m
V (4174) cache: addr_end: 0x4ff344c0[0m
V (4174) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4174) spi_master: polling trans[0m
V (4174) cache: addr_end: 0x4ff344c0[0m
V (4174) cache: M2C DIR[0m
V (4174) spi_master: polling trans done[0m
V (4174) bus_lock: dev 5 released.[0m
D (4184) spi_master: Allocate RX buffer for DMA[0m
V (4184) cache: addr_end: 0x4ff344c0[0m
V (4184) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4184) spi_master: polling trans[0m
V (4184) cache: addr_end: 0x4ff344c0[0m
V (4184) cache: M2C DIR[0m
V (4184) spi_master: polling trans done[0m
V (4184) bus_lock: dev 5 released.[0m
D (4194) spi_master: Allocate RX buffer for DMA[0m
V (4194) cache: addr_end: 0x4ff344c0[0m
V (4194) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4194) spi_master: polling trans[0m
V (4194) cache: addr_end: 0x4ff344c0[0m
V (4194) cache: M2C DIR[0m
V (4194) spi_master: polling trans done[0m
V (4194) bus_lock: dev 5 released.[0m
D (4204) spi_master: Allocate RX buffer for DMA[0m
V (4204) cache: addr_end: 0x4ff344c0[0m
V (4204) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4204) spi_master: polling trans[0m
V (4204) cache: addr_end: 0x4ff344c0[0m
V (4204) cache: M2C DIR[0m
V (4204) spi_master: polling trans done[0m
V (4204) bus_lock: dev 5 released.[0m
D (4214) spi_master: Allocate RX buffer for DMA[0m
V (4214) cache: addr_end: 0x4ff344c0[0m
V (4214) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4214) spi_master: polling trans[0m
V (4214) cache: addr_end: 0x4ff344c0[0m
V (4214) cache: M2C DIR[0m
V (4214) spi_master: polling trans done[0m
V (4214) bus_lock: dev 5 released.[0m
D (4224) spi_master: Allocate RX buffer for DMA[0m
V (4224) cache: addr_end: 0x4ff344c0[0m
V (4224) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4224) spi_master: polling trans[0m
V (4224) cache: addr_end: 0x4ff344c0[0m
V (4224) cache: M2C DIR[0m
V (4224) spi_master: polling trans done[0m
V (4224) bus_lock: dev 5 released.[0m
D (4234) spi_master: Allocate RX buffer for DMA[0m
V (4234) cache: addr_end: 0x4ff344c0[0m
V (4234) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4234) spi_master: polling trans[0m
V (4234) cache: addr_end: 0x4ff344c0[0m
V (4234) cache: M2C DIR[0m
V (4234) spi_master: polling trans done[0m
V (4234) bus_lock: dev 5 released.[0m
D (4244) spi_master: Allocate RX buffer for DMA[0m
V (4244) cache: addr_end: 0x4ff344c0[0m
V (4244) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4244) spi_master: polling trans[0m
V (4244) cache: addr_end: 0x4ff344c0[0m
V (4244) cache: M2C DIR[0m
V (4244) spi_master: polling trans done[0m
V (4244) bus_lock: dev 5 released.[0m
D (4254) spi_master: Allocate RX buffer for DMA[0m
V (4254) cache: addr_end: 0x4ff344c0[0m
V (4254) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4254) spi_master: polling trans[0m
V (4254) cache: addr_end: 0x4ff344c0[0m
V (4254) cache: M2C DIR[0m
V (4254) spi_master: polling trans done[0m
V (4254) bus_lock: dev 5 released.[0m
D (4264) spi_master: Allocate RX buffer for DMA[0m
V (4264) cache: addr_end: 0x4ff344c0[0m
V (4264) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4264) spi_master: polling trans[0m
V (4264) cache: addr_end: 0x4ff344c0[0m
V (4264) cache: M2C DIR[0m
V (4264) spi_master: polling trans done[0m
V (4264) bus_lock: dev 5 released.[0m
D (4274) spi_master: Allocate RX buffer for DMA[0m
V (4274) cache: addr_end: 0x4ff344c0[0m
V (4274) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4274) spi_master: polling trans[0m
V (4274) cache: addr_end: 0x4ff344c0[0m
V (4274) cache: M2C DIR[0m
V (4274) spi_master: polling trans done[0m
V (4274) bus_lock: dev 5 released.[0m
D (4284) spi_master: Allocate RX buffer for DMA[0m
V (4284) cache: addr_end: 0x4ff344c0[0m
V (4284) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4284) spi_master: polling trans[0m
V (4284) cache: addr_end: 0x4ff344c0[0m
V (4284) cache: M2C DIR[0m
V (4284) spi_master: polling trans done[0m
V (4284) bus_lock: dev 5 released.[0m
D (4294) spi_master: Allocate RX buffer for DMA[0m
V (4294) cache: addr_end: 0x4ff344c0[0m
V (4294) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4294) spi_master: polling trans[0m
V (4294) cache: addr_end: 0x4ff344c0[0m
V (4294) cache: M2C DIR[0m
V (4294) spi_master: polling trans done[0m
V (4294) bus_lock: dev 5 released.[0m
D (4304) spi_master: Allocate RX buffer for DMA[0m
V (4304) cache: addr_end: 0x4ff344c0[0m
V (4304) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4304) spi_master: polling trans[0m
V (4304) cache: addr_end: 0x4ff344c0[0m
V (4304) cache: M2C DIR[0m
V (4304) spi_master: polling trans done[0m
V (4304) bus_lock: dev 5 released.[0m
D (4314) spi_master: Allocate RX buffer for DMA[0m
V (4314) cache: addr_end: 0x4ff344c0[0m
V (4314) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4314) spi_master: polling trans[0m
V (4314) cache: addr_end: 0x4ff344c0[0m
V (4314) cache: M2C DIR[0m
V (4314) spi_master: polling trans done[0m
V (4314) bus_lock: dev 5 released.[0m
D (4324) spi_master: Allocate RX buffer for DMA[0m
V (4324) cache: addr_end: 0x4ff344c0[0m
V (4324) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4324) spi_master: polling trans[0m
V (4324) cache: addr_end: 0x4ff344c0[0m
V (4324) cache: M2C DIR[0m
V (4324) spi_master: polling trans done[0m
V (4324) bus_lock: dev 5 released.[0m
D (4334) spi_master: Allocate RX buffer for DMA[0m
V (4334) cache: addr_end: 0x4ff344c0[0m
V (4334) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4334) spi_master: polling trans[0m
V (4334) cache: addr_end: 0x4ff344c0[0m
V (4334) cache: M2C DIR[0m
V (4334) spi_master: polling trans done[0m
V (4334) bus_lock: dev 5 released.[0m
D (4344) spi_master: Allocate RX buffer for DMA[0m
V (4344) cache: addr_end: 0x4ff344c0[0m
V (4344) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4344) spi_master: polling trans[0m
V (4344) cache: addr_end: 0x4ff344c0[0m
V (4344) cache: M2C DIR[0m
V (4344) spi_master: polling trans done[0m
V (4344) bus_lock: dev 5 released.[0m
D (4354) spi_master: Allocate RX buffer for DMA[0m
V (4354) cache: addr_end: 0x4ff344c0[0m
V (4354) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4354) spi_master: polling trans[0m
V (4354) cache: addr_end: 0x4ff344c0[0m
V (4354) cache: M2C DIR[0m
V (4354) spi_master: polling trans done[0m
V (4354) bus_lock: dev 5 released.[0m
D (4364) spi_master: Allocate RX buffer for DMA[0m
V (4364) cache: addr_end: 0x4ff344c0[0m
V (4364) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4364) spi_master: polling trans[0m
V (4364) cache: addr_end: 0x4ff344c0[0m
V (4364) cache: M2C DIR[0m
V (4364) spi_master: polling trans done[0m
V (4364) bus_lock: dev 5 released.[0m
💓 Heartbeat - Cards read: 0, Heap: 32541732 bytes
D (4474) spi_master: Allocate TX buffer for DMA[0m
V (4474) cache: addr_end: 0x4ff344c0[0m
V (4474) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (4474) spi_master: polling trans[0m
V (4474) spi_master: polling trans done[0m
V (4474) bus_lock: dev 5 released.[0m
D (4474) spi_master: Allocate RX buffer for DMA[0m
V (4474) cache: addr_end: 0x4ff344c0[0m
V (4474) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4474) spi_master: polling trans[0m
V (4474) cache: addr_end: 0x4ff344c0[0m
V (4474) cache: M2C DIR[0m
V (4474) spi_master: polling trans done[0m
V (4474) bus_lock: dev 5 released.[0m
D (4474) spi_master: Allocate RX buffer for DMA[0m
V (4474) cache: addr_end: 0x4ff344c0[0m
V (4474) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4474) spi_master: polling trans[0m
V (4474) cache: addr_end: 0x4ff344c0[0m
V (4474) cache: M2C DIR[0m
V (4474) spi_master: polling trans done[0m
V (4474) bus_lock: dev 5 released.[0m
D (4474) spi_master: Allocate RX buffer for DMA[0m
V (4474) cache: addr_end: 0x4ff344c0[0m
V (4474) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4474) spi_master: polling trans[0m
V (4474) cache: addr_end: 0x4ff344c0[0m
V (4474) cache: M2C DIR[0m
V (4474) spi_master: polling trans done[0m
V (4474) bus_lock: dev 5 released.[0m
D (4474) spi_master: Allocate RX buffer for DMA[0m
V (4474) cache: addr_end: 0x4ff344c0[0m
V (4474) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4474) spi_master: polling trans[0m
V (4474) cache: addr_end: 0x4ff344c0[0m
V (4474) cache: M2C DIR[0m
V (4474) spi_master: polling trans done[0m
V (4474) bus_lock: dev 5 released.[0m
D (4484) spi_master: Allocate RX buffer for DMA[0m
V (4484) cache: addr_end: 0x4ff344c0[0m
V (4484) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4484) spi_master: polling trans[0m
V (4484) cache: addr_end: 0x4ff344c0[0m
V (4484) cache: M2C DIR[0m
V (4484) spi_master: polling trans done[0m
V (4484) bus_lock: dev 5 released.[0m
D (4494) spi_master: Allocate RX buffer for DMA[0m
V (4494) cache: addr_end: 0x4ff344c0[0m
V (4494) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4494) spi_master: polling trans[0m
V (4494) cache: addr_end: 0x4ff344c0[0m
V (4494) cache: M2C DIR[0m
V (4494) spi_master: polling trans done[0m
V (4494) bus_lock: dev 5 released.[0m
D (4504) spi_master: Allocate RX buffer for DMA[0m
V (4504) cache: addr_end: 0x4ff344c0[0m
V (4504) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4504) spi_master: polling trans[0m
V (4504) cache: addr_end: 0x4ff344c0[0m
V (4504) cache: M2C DIR[0m
V (4504) spi_master: polling trans done[0m
V (4504) bus_lock: dev 5 released.[0m
D (4514) spi_master: Allocate RX buffer for DMA[0m
V (4514) cache: addr_end: 0x4ff344c0[0m
V (4514) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4514) spi_master: polling trans[0m
V (4514) cache: addr_end: 0x4ff344c0[0m
V (4514) cache: M2C DIR[0m
V (4514) spi_master: polling trans done[0m
V (4514) bus_lock: dev 5 released.[0m
D (4524) spi_master: Allocate RX buffer for DMA[0m
V (4524) cache: addr_end: 0x4ff344c0[0m
V (4524) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4524) spi_master: polling trans[0m
V (4524) cache: addr_end: 0x4ff344c0[0m
V (4524) cache: M2C DIR[0m
V (4524) spi_master: polling trans done[0m
V (4524) bus_lock: dev 5 released.[0m
D (4534) spi_master: Allocate RX buffer for DMA[0m
V (4534) cache: addr_end: 0x4ff344c0[0m
V (4534) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4534) spi_master: polling trans[0m
V (4534) cache: addr_end: 0x4ff344c0[0m
V (4534) cache: M2C DIR[0m
V (4534) spi_master: polling trans done[0m
V (4534) bus_lock: dev 5 released.[0m
D (4544) spi_master: Allocate RX buffer for DMA[0m
V (4544) cache: addr_end: 0x4ff344c0[0m
V (4544) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4544) spi_master: polling trans[0m
V (4544) cache: addr_end: 0x4ff344c0[0m
V (4544) cache: M2C DIR[0m
V (4544) spi_master: polling trans done[0m
V (4544) bus_lock: dev 5 released.[0m
D (4554) spi_master: Allocate RX buffer for DMA[0m
V (4554) cache: addr_end: 0x4ff344c0[0m
V (4554) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4554) spi_master: polling trans[0m
V (4554) cache: addr_end: 0x4ff344c0[0m
V (4554) cache: M2C DIR[0m
V (4554) spi_master: polling trans done[0m
V (4554) bus_lock: dev 5 released.[0m
D (4564) spi_master: Allocate RX buffer for DMA[0m
V (4564) cache: addr_end: 0x4ff344c0[0m
V (4564) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4564) spi_master: polling trans[0m
V (4564) cache: addr_end: 0x4ff344c0[0m
V (4564) cache: M2C DIR[0m
V (4564) spi_master: polling trans done[0m
V (4564) bus_lock: dev 5 released.[0m
D (4574) spi_master: Allocate RX buffer for DMA[0m
V (4574) cache: addr_end: 0x4ff344c0[0m
V (4574) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4574) spi_master: polling trans[0m
V (4574) cache: addr_end: 0x4ff344c0[0m
V (4574) cache: M2C DIR[0m
V (4574) spi_master: polling trans done[0m
V (4574) bus_lock: dev 5 released.[0m
D (4584) spi_master: Allocate RX buffer for DMA[0m
V (4584) cache: addr_end: 0x4ff344c0[0m
V (4584) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4584) spi_master: polling trans[0m
V (4584) cache: addr_end: 0x4ff344c0[0m
V (4584) cache: M2C DIR[0m
V (4584) spi_master: polling trans done[0m
V (4584) bus_lock: dev 5 released.[0m
D (4594) spi_master: Allocate RX buffer for DMA[0m
V (4594) cache: addr_end: 0x4ff344c0[0m
V (4594) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4594) spi_master: polling trans[0m
V (4594) cache: addr_end: 0x4ff344c0[0m
V (4594) cache: M2C DIR[0m
V (4594) spi_master: polling trans done[0m
V (4594) bus_lock: dev 5 released.[0m
D (4604) spi_master: Allocate RX buffer for DMA[0m
V (4604) cache: addr_end: 0x4ff344c0[0m
V (4604) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4604) spi_master: polling trans[0m
V (4604) cache: addr_end: 0x4ff344c0[0m
V (4604) cache: M2C DIR[0m
V (4604) spi_master: polling trans done[0m
V (4604) bus_lock: dev 5 released.[0m
D (4614) spi_master: Allocate RX buffer for DMA[0m
V (4614) cache: addr_end: 0x4ff344c0[0m
V (4614) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4614) spi_master: polling trans[0m
V (4614) cache: addr_end: 0x4ff344c0[0m
V (4614) cache: M2C DIR[0m
V (4614) spi_master: polling trans done[0m
V (4614) bus_lock: dev 5 released.[0m
D (4624) spi_master: Allocate RX buffer for DMA[0m
V (4624) cache: addr_end: 0x4ff344c0[0m
V (4624) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4624) spi_master: polling trans[0m
V (4624) cache: addr_end: 0x4ff344c0[0m
V (4624) cache: M2C DIR[0m
V (4624) spi_master: polling trans done[0m
V (4624) bus_lock: dev 5 released.[0m
D (4634) spi_master: Allocate RX buffer for DMA[0m
V (4634) cache: addr_end: 0x4ff344c0[0m
V (4634) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4634) spi_master: polling trans[0m
V (4634) cache: addr_end: 0x4ff344c0[0m
V (4634) cache: M2C DIR[0m
V (4634) spi_master: polling trans done[0m
V (4634) bus_lock: dev 5 released.[0m
D (4644) spi_master: Allocate RX buffer for DMA[0m
V (4644) cache: addr_end: 0x4ff344c0[0m
V (4644) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4644) spi_master: polling trans[0m
V (4644) cache: addr_end: 0x4ff344c0[0m
V (4644) cache: M2C DIR[0m
V (4644) spi_master: polling trans done[0m
V (4644) bus_lock: dev 5 released.[0m
D (4654) spi_master: Allocate RX buffer for DMA[0m
V (4654) cache: addr_end: 0x4ff344c0[0m
V (4654) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4654) spi_master: polling trans[0m
V (4654) cache: addr_end: 0x4ff344c0[0m
V (4654) cache: M2C DIR[0m
V (4654) spi_master: polling trans done[0m
V (4654) bus_lock: dev 5 released.[0m
D (4664) spi_master: Allocate RX buffer for DMA[0m
V (4664) cache: addr_end: 0x4ff344c0[0m
V (4664) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4664) spi_master: polling trans[0m
V (4664) cache: addr_end: 0x4ff344c0[0m
V (4664) cache: M2C DIR[0m
V (4664) spi_master: polling trans done[0m
V (4664) bus_lock: dev 5 released.[0m
D (4674) spi_master: Allocate RX buffer for DMA[0m
V (4674) cache: addr_end: 0x4ff344c0[0m
V (4674) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4674) spi_master: polling trans[0m
V (4674) cache: addr_end: 0x4ff344c0[0m
V (4674) cache: M2C DIR[0m
V (4674) spi_master: polling trans done[0m
V (4674) bus_lock: dev 5 released.[0m
D (4684) spi_master: Allocate RX buffer for DMA[0m
V (4684) cache: addr_end: 0x4ff344c0[0m
V (4684) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4684) spi_master: polling trans[0m
V (4684) cache: addr_end: 0x4ff344c0[0m
V (4684) cache: M2C DIR[0m
V (4684) spi_master: polling trans done[0m
V (4684) bus_lock: dev 5 released.[0m
D (4694) spi_master: Allocate RX buffer for DMA[0m
V (4694) cache: addr_end: 0x4ff344c0[0m
V (4694) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4694) spi_master: polling trans[0m
V (4694) cache: addr_end: 0x4ff344c0[0m
V (4694) cache: M2C DIR[0m
V (4694) spi_master: polling trans done[0m
V (4694) bus_lock: dev 5 released.[0m
D (4704) spi_master: Allocate RX buffer for DMA[0m
V (4704) cache: addr_end: 0x4ff344c0[0m
V (4704) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4704) spi_master: polling trans[0m
V (4704) cache: addr_end: 0x4ff344c0[0m
V (4704) cache: M2C DIR[0m
V (4704) spi_master: polling trans done[0m
V (4704) bus_lock: dev 5 released.[0m
D (4714) spi_master: Allocate RX buffer for DMA[0m
V (4714) cache: addr_end: 0x4ff344c0[0m
V (4714) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4714) spi_master: polling trans[0m
V (4714) cache: addr_end: 0x4ff344c0[0m
V (4714) cache: M2C DIR[0m
V (4714) spi_master: polling trans done[0m
V (4714) bus_lock: dev 5 released.[0m
D (4724) spi_master: Allocate RX buffer for DMA[0m
V (4724) cache: addr_end: 0x4ff344c0[0m
V (4724) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4724) spi_master: polling trans[0m
V (4724) cache: addr_end: 0x4ff344c0[0m
V (4724) cache: M2C DIR[0m
V (4724) spi_master: polling trans done[0m
V (4724) bus_lock: dev 5 released.[0m
D (4734) spi_master: Allocate RX buffer for DMA[0m
V (4734) cache: addr_end: 0x4ff344c0[0m
V (4734) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4734) spi_master: polling trans[0m
V (4734) cache: addr_end: 0x4ff344c0[0m
V (4734) cache: M2C DIR[0m
V (4734) spi_master: polling trans done[0m
V (4734) bus_lock: dev 5 released.[0m
D (4744) spi_master: Allocate RX buffer for DMA[0m
V (4744) cache: addr_end: 0x4ff344c0[0m
V (4744) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4744) spi_master: polling trans[0m
V (4744) cache: addr_end: 0x4ff344c0[0m
V (4744) cache: M2C DIR[0m
V (4744) spi_master: polling trans done[0m
V (4744) bus_lock: dev 5 released.[0m
D (4754) spi_master: Allocate RX buffer for DMA[0m
V (4754) cache: addr_end: 0x4ff344c0[0m
V (4754) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4754) spi_master: polling trans[0m
V (4754) cache: addr_end: 0x4ff344c0[0m
V (4754) cache: M2C DIR[0m
V (4754) spi_master: polling trans done[0m
V (4754) bus_lock: dev 5 released.[0m
D (4764) spi_master: Allocate RX buffer for DMA[0m
V (4764) cache: addr_end: 0x4ff344c0[0m
V (4764) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4764) spi_master: polling trans[0m
V (4764) cache: addr_end: 0x4ff344c0[0m
V (4764) cache: M2C DIR[0m
V (4764) spi_master: polling trans done[0m
V (4764) bus_lock: dev 5 released.[0m
D (4774) spi_master: Allocate RX buffer for DMA[0m
V (4774) cache: addr_end: 0x4ff344c0[0m
V (4774) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4774) spi_master: polling trans[0m
V (4774) cache: addr_end: 0x4ff344c0[0m
V (4774) cache: M2C DIR[0m
V (4774) spi_master: polling trans done[0m
V (4774) bus_lock: dev 5 released.[0m
D (4784) spi_master: Allocate RX buffer for DMA[0m
V (4784) cache: addr_end: 0x4ff344c0[0m
V (4784) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4784) spi_master: polling trans[0m
V (4784) cache: addr_end: 0x4ff344c0[0m
V (4784) cache: M2C DIR[0m
V (4784) spi_master: polling trans done[0m
V (4784) bus_lock: dev 5 released.[0m
D (4794) spi_master: Allocate RX buffer for DMA[0m
V (4794) cache: addr_end: 0x4ff344c0[0m
V (4794) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4794) spi_master: polling trans[0m
V (4794) cache: addr_end: 0x4ff344c0[0m
V (4794) cache: M2C DIR[0m
V (4794) spi_master: polling trans done[0m
V (4794) bus_lock: dev 5 released.[0m
D (4804) spi_master: Allocate RX buffer for DMA[0m
V (4804) cache: addr_end: 0x4ff344c0[0m
V (4804) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4804) spi_master: polling trans[0m
V (4804) cache: addr_end: 0x4ff344c0[0m
V (4804) cache: M2C DIR[0m
V (4804) spi_master: polling trans done[0m
V (4804) bus_lock: dev 5 released.[0m
D (4814) spi_master: Allocate RX buffer for DMA[0m
V (4814) cache: addr_end: 0x4ff344c0[0m
V (4814) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4814) spi_master: polling trans[0m
V (4814) cache: addr_end: 0x4ff344c0[0m
V (4814) cache: M2C DIR[0m
V (4814) spi_master: polling trans done[0m
V (4814) bus_lock: dev 5 released.[0m
D (4824) spi_master: Allocate RX buffer for DMA[0m
V (4824) cache: addr_end: 0x4ff344c0[0m
V (4824) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4824) spi_master: polling trans[0m
V (4824) cache: addr_end: 0x4ff344c0[0m
V (4824) cache: M2C DIR[0m
V (4824) spi_master: polling trans done[0m
V (4824) bus_lock: dev 5 released.[0m
D (4834) spi_master: Allocate RX buffer for DMA[0m
V (4834) cache: addr_end: 0x4ff344c0[0m
V (4834) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4834) spi_master: polling trans[0m
V (4834) cache: addr_end: 0x4ff344c0[0m
V (4834) cache: M2C DIR[0m
V (4834) spi_master: polling trans done[0m
V (4834) bus_lock: dev 5 released.[0m
D (4844) spi_master: Allocate RX buffer for DMA[0m
V (4844) cache: addr_end: 0x4ff344c0[0m
V (4844) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4844) spi_master: polling trans[0m
V (4844) cache: addr_end: 0x4ff344c0[0m
V (4844) cache: M2C DIR[0m
V (4844) spi_master: polling trans done[0m
V (4844) bus_lock: dev 5 released.[0m
D (4854) spi_master: Allocate RX buffer for DMA[0m
V (4854) cache: addr_end: 0x4ff344c0[0m
V (4854) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4854) spi_master: polling trans[0m
V (4854) cache: addr_end: 0x4ff344c0[0m
V (4854) cache: M2C DIR[0m
V (4854) spi_master: polling trans done[0m
V (4854) bus_lock: dev 5 released.[0m
D (4864) spi_master: Allocate RX buffer for DMA[0m
V (4864) cache: addr_end: 0x4ff344c0[0m
V (4864) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4864) spi_master: polling trans[0m
V (4864) cache: addr_end: 0x4ff344c0[0m
V (4864) cache: M2C DIR[0m
V (4864) spi_master: polling trans done[0m
V (4864) bus_lock: dev 5 released.[0m
D (4874) spi_master: Allocate RX buffer for DMA[0m
V (4874) cache: addr_end: 0x4ff344c0[0m
V (4874) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4874) spi_master: polling trans[0m
V (4874) cache: addr_end: 0x4ff344c0[0m
V (4874) cache: M2C DIR[0m
V (4874) spi_master: polling trans done[0m
V (4874) bus_lock: dev 5 released.[0m
D (4884) spi_master: Allocate RX buffer for DMA[0m
V (4884) cache: addr_end: 0x4ff344c0[0m
V (4884) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4884) spi_master: polling trans[0m
V (4884) cache: addr_end: 0x4ff344c0[0m
V (4884) cache: M2C DIR[0m
V (4884) spi_master: polling trans done[0m
V (4884) bus_lock: dev 5 released.[0m
D (4894) spi_master: Allocate RX buffer for DMA[0m
V (4894) cache: addr_end: 0x4ff344c0[0m
V (4894) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4894) spi_master: polling trans[0m
V (4894) cache: addr_end: 0x4ff344c0[0m
V (4894) cache: M2C DIR[0m
V (4894) spi_master: polling trans done[0m
V (4894) bus_lock: dev 5 released.[0m
D (4904) spi_master: Allocate RX buffer for DMA[0m
V (4904) cache: addr_end: 0x4ff3f880[0m
V (4904) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4904) spi_master: polling trans[0m
V (4904) cache: addr_end: 0x4ff3f880[0m
V (4904) cache: M2C DIR[0m
V (4904) spi_master: polling trans done[0m
V (4904) bus_lock: dev 5 released.[0m
D (4914) spi_master: Allocate RX buffer for DMA[0m
V (4914) cache: addr_end: 0x4ff3f880[0m
V (4914) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4914) spi_master: polling trans[0m
V (4914) cache: addr_end: 0x4ff3f880[0m
V (4914) cache: M2C DIR[0m
V (4914) spi_master: polling trans done[0m
V (4914) bus_lock: dev 5 released.[0m
D (4924) spi_master: Allocate RX buffer for DMA[0m
V (4924) cache: addr_end: 0x4ff3f880[0m
V (4924) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4924) spi_master: polling trans[0m
V (4924) cache: addr_end: 0x4ff3f880[0m
V (4924) cache: M2C DIR[0m
V (4924) spi_master: polling trans done[0m
V (4924) bus_lock: dev 5 released.[0m
D (4934) spi_master: Allocate RX buffer for DMA[0m
V (4934) cache: addr_end: 0x4ff3f880[0m
V (4934) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4934) spi_master: polling trans[0m
V (4934) cache: addr_end: 0x4ff3f880[0m
V (4934) cache: M2C DIR[0m
V (4934) spi_master: polling trans done[0m
V (4934) bus_lock: dev 5 released.[0m
D (4944) spi_master: Allocate RX buffer for DMA[0m
V (4944) cache: addr_end: 0x4ff3f880[0m
V (4944) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4944) spi_master: polling trans[0m
V (4944) cache: addr_end: 0x4ff3f880[0m
V (4944) cache: M2C DIR[0m
V (4944) spi_master: polling trans done[0m
V (4944) bus_lock: dev 5 released.[0m
D (4954) spi_master: Allocate RX buffer for DMA[0m
V (4954) cache: addr_end: 0x4ff3f880[0m
V (4954) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4954) spi_master: polling trans[0m
V (4954) cache: addr_end: 0x4ff3f880[0m
V (4954) cache: M2C DIR[0m
V (4954) spi_master: polling trans done[0m
V (4954) bus_lock: dev 5 released.[0m
D (4964) spi_master: Allocate RX buffer for DMA[0m
V (4964) cache: addr_end: 0x4ff3f880[0m
V (4964) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4964) spi_master: polling trans[0m
V (4964) cache: addr_end: 0x4ff3f880[0m
V (4964) cache: M2C DIR[0m
V (4964) spi_master: polling trans done[0m
V (4964) bus_lock: dev 5 released.[0m
D (4974) spi_master: Allocate RX buffer for DMA[0m
V (4974) cache: addr_end: 0x4ff3f880[0m
V (4974) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4974) spi_master: polling trans[0m
V (4974) cache: addr_end: 0x4ff3f880[0m
V (4974) cache: M2C DIR[0m
V (4974) spi_master: polling trans done[0m
V (4974) bus_lock: dev 5 released.[0m
D (4984) spi_master: Allocate RX buffer for DMA[0m
V (4984) cache: addr_end: 0x4ff3f880[0m
V (4984) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4984) spi_master: polling trans[0m
V (4984) cache: addr_end: 0x4ff3f880[0m
V (4984) cache: M2C DIR[0m
V (4984) spi_master: polling trans done[0m
V (4984) bus_lock: dev 5 released.[0m
D (4994) spi_master: Allocate RX buffer for DMA[0m
V (4994) cache: addr_end: 0x4ff3f880[0m
V (4994) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (4994) spi_master: polling trans[0m
V (4994) cache: addr_end: 0x4ff3f880[0m
V (4994) cache: M2C DIR[0m
V (4994) spi_master: polling trans done[0m
V (4994) bus_lock: dev 5 released.[0m
D (5004) spi_master: Allocate RX buffer for DMA[0m
V (5004) cache: addr_end: 0x4ff3f880[0m
V (5004) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5004) spi_master: polling trans[0m
V (5004) cache: addr_end: 0x4ff3f880[0m
V (5004) cache: M2C DIR[0m
V (5004) spi_master: polling trans done[0m
V (5004) bus_lock: dev 5 released.[0m
D (5014) spi_master: Allocate RX buffer for DMA[0m
V (5014) cache: addr_end: 0x4ff3f880[0m
V (5014) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5014) spi_master: polling trans[0m
V (5014) cache: addr_end: 0x4ff3f880[0m
V (5014) cache: M2C DIR[0m
V (5014) spi_master: polling trans done[0m
V (5014) bus_lock: dev 5 released.[0m
D (5024) spi_master: Allocate RX buffer for DMA[0m
V (5024) cache: addr_end: 0x4ff3f880[0m
V (5024) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5024) spi_master: polling trans[0m
V (5024) cache: addr_end: 0x4ff3f880[0m
V (5024) cache: M2C DIR[0m
V (5024) spi_master: polling trans done[0m
V (5024) bus_lock: dev 5 released.[0m
D (5034) spi_master: Allocate RX buffer for DMA[0m
V (5034) cache: addr_end: 0x4ff3f880[0m
V (5034) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5034) spi_master: polling trans[0m
V (5034) cache: addr_end: 0x4ff3f880[0m
V (5034) cache: M2C DIR[0m
V (5034) spi_master: polling trans done[0m
V (5034) bus_lock: dev 5 released.[0m
D (5044) spi_master: Allocate RX buffer for DMA[0m
V (5044) cache: addr_end: 0x4ff3f880[0m
V (5044) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5044) spi_master: polling trans[0m
V (5044) cache: addr_end: 0x4ff3f880[0m
V (5044) cache: M2C DIR[0m
V (5044) spi_master: polling trans done[0m
V (5044) bus_lock: dev 5 released.[0m
D (5054) spi_master: Allocate RX buffer for DMA[0m
V (5054) cache: addr_end: 0x4ff3f880[0m
V (5054) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5054) spi_master: polling trans[0m
V (5054) cache: addr_end: 0x4ff3f880[0m
V (5054) cache: M2C DIR[0m
V (5054) spi_master: polling trans done[0m
V (5054) bus_lock: dev 5 released.[0m
D (5064) spi_master: Allocate RX buffer for DMA[0m
V (5064) cache: addr_end: 0x4ff3f880[0m
V (5064) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5064) spi_master: polling trans[0m
V (5064) cache: addr_end: 0x4ff3f880[0m
V (5064) cache: M2C DIR[0m
V (5064) spi_master: polling trans done[0m
V (5064) bus_lock: dev 5 released.[0m
D (5074) spi_master: Allocate RX buffer for DMA[0m
V (5074) cache: addr_end: 0x4ff3f880[0m
V (5074) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5074) spi_master: polling trans[0m
V (5074) cache: addr_end: 0x4ff3f880[0m
V (5074) cache: M2C DIR[0m
V (5074) spi_master: polling trans done[0m
V (5074) bus_lock: dev 5 released.[0m
D (5084) spi_master: Allocate RX buffer for DMA[0m
V (5084) cache: addr_end: 0x4ff3f880[0m
V (5084) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5084) spi_master: polling trans[0m
V (5084) cache: addr_end: 0x4ff3f880[0m
V (5084) cache: M2C DIR[0m
V (5084) spi_master: polling trans done[0m
V (5084) bus_lock: dev 5 released.[0m
D (5094) spi_master: Allocate RX buffer for DMA[0m
V (5094) cache: addr_end: 0x4ff3f880[0m
V (5094) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5094) spi_master: polling trans[0m
V (5094) cache: addr_end: 0x4ff3f880[0m
V (5094) cache: M2C DIR[0m
V (5094) spi_master: polling trans done[0m
V (5094) bus_lock: dev 5 released.[0m
D (5104) spi_master: Allocate RX buffer for DMA[0m
V (5104) cache: addr_end: 0x4ff3f880[0m
V (5104) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5104) spi_master: polling trans[0m
V (5104) cache: addr_end: 0x4ff3f880[0m
V (5104) cache: M2C DIR[0m
V (5104) spi_master: polling trans done[0m
V (5104) bus_lock: dev 5 released.[0m
D (5114) spi_master: Allocate RX buffer for DMA[0m
V (5114) cache: addr_end: 0x4ff3f880[0m
V (5114) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5114) spi_master: polling trans[0m
V (5114) cache: addr_end: 0x4ff3f880[0m
V (5114) cache: M2C DIR[0m
V (5114) spi_master: polling trans done[0m
V (5114) bus_lock: dev 5 released.[0m
D (5124) spi_master: Allocate RX buffer for DMA[0m
V (5124) cache: addr_end: 0x4ff3f880[0m
V (5124) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5124) spi_master: polling trans[0m
V (5124) cache: addr_end: 0x4ff3f880[0m
V (5124) cache: M2C DIR[0m
V (5124) spi_master: polling trans done[0m
V (5124) bus_lock: dev 5 released.[0m
D (5134) spi_master: Allocate RX buffer for DMA[0m
V (5134) cache: addr_end: 0x4ff3f880[0m
V (5134) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5134) spi_master: polling trans[0m
V (5134) cache: addr_end: 0x4ff3f880[0m
V (5134) cache: M2C DIR[0m
V (5134) spi_master: polling trans done[0m
V (5134) bus_lock: dev 5 released.[0m
D (5144) spi_master: Allocate RX buffer for DMA[0m
V (5144) cache: addr_end: 0x4ff3f880[0m
V (5144) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5144) spi_master: polling trans[0m
V (5144) cache: addr_end: 0x4ff3f880[0m
V (5144) cache: M2C DIR[0m
V (5144) spi_master: polling trans done[0m
V (5144) bus_lock: dev 5 released.[0m
D (5154) spi_master: Allocate RX buffer for DMA[0m
V (5154) cache: addr_end: 0x4ff3f880[0m
V (5154) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5154) spi_master: polling trans[0m
V (5154) cache: addr_end: 0x4ff3f880[0m
V (5154) cache: M2C DIR[0m
V (5154) spi_master: polling trans done[0m
V (5154) bus_lock: dev 5 released.[0m
D (5164) spi_master: Allocate RX buffer for DMA[0m
V (5164) cache: addr_end: 0x4ff3f880[0m
V (5164) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5164) spi_master: polling trans[0m
V (5164) cache: addr_end: 0x4ff3f880[0m
V (5164) cache: M2C DIR[0m
V (5164) spi_master: polling trans done[0m
V (5164) bus_lock: dev 5 released.[0m
D (5174) spi_master: Allocate RX buffer for DMA[0m
V (5174) cache: addr_end: 0x4ff3f880[0m
V (5174) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5174) spi_master: polling trans[0m
V (5174) cache: addr_end: 0x4ff3f880[0m
V (5174) cache: M2C DIR[0m
V (5174) spi_master: polling trans done[0m
V (5174) bus_lock: dev 5 released.[0m
D (5184) spi_master: Allocate RX buffer for DMA[0m
V (5184) cache: addr_end: 0x4ff3f880[0m
V (5184) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5184) spi_master: polling trans[0m
V (5184) cache: addr_end: 0x4ff3f880[0m
V (5184) cache: M2C DIR[0m
V (5184) spi_master: polling trans done[0m
V (5184) bus_lock: dev 5 released.[0m
D (5194) spi_master: Allocate RX buffer for DMA[0m
V (5194) cache: addr_end: 0x4ff3f880[0m
V (5194) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5194) spi_master: polling trans[0m
V (5194) cache: addr_end: 0x4ff3f880[0m
V (5194) cache: M2C DIR[0m
V (5194) spi_master: polling trans done[0m
V (5194) bus_lock: dev 5 released.[0m
D (5204) spi_master: Allocate RX buffer for DMA[0m
V (5204) cache: addr_end: 0x4ff3f880[0m
V (5204) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5204) spi_master: polling trans[0m
V (5204) cache: addr_end: 0x4ff3f880[0m
V (5204) cache: M2C DIR[0m
V (5204) spi_master: polling trans done[0m
V (5204) bus_lock: dev 5 released.[0m
D (5214) spi_master: Allocate RX buffer for DMA[0m
V (5214) cache: addr_end: 0x4ff3f880[0m
V (5214) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5214) spi_master: polling trans[0m
V (5214) cache: addr_end: 0x4ff3f880[0m
V (5214) cache: M2C DIR[0m
V (5214) spi_master: polling trans done[0m
V (5214) bus_lock: dev 5 released.[0m
D (5224) spi_master: Allocate RX buffer for DMA[0m
V (5224) cache: addr_end: 0x4ff3f880[0m
V (5224) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5224) spi_master: polling trans[0m
V (5224) cache: addr_end: 0x4ff3f880[0m
V (5224) cache: M2C DIR[0m
V (5224) spi_master: polling trans done[0m
V (5224) bus_lock: dev 5 released.[0m
D (5234) spi_master: Allocate RX buffer for DMA[0m
V (5234) cache: addr_end: 0x4ff3f880[0m
V (5234) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5234) spi_master: polling trans[0m
V (5234) cache: addr_end: 0x4ff3f880[0m
V (5234) cache: M2C DIR[0m
V (5234) spi_master: polling trans done[0m
V (5234) bus_lock: dev 5 released.[0m
D (5244) spi_master: Allocate RX buffer for DMA[0m
V (5244) cache: addr_end: 0x4ff3f880[0m
V (5244) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5244) spi_master: polling trans[0m
V (5244) cache: addr_end: 0x4ff3f880[0m
V (5244) cache: M2C DIR[0m
V (5244) spi_master: polling trans done[0m
V (5244) bus_lock: dev 5 released.[0m
D (5254) spi_master: Allocate RX buffer for DMA[0m
V (5254) cache: addr_end: 0x4ff3f880[0m
V (5254) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5254) spi_master: polling trans[0m
V (5254) cache: addr_end: 0x4ff3f880[0m
V (5254) cache: M2C DIR[0m
V (5254) spi_master: polling trans done[0m
V (5254) bus_lock: dev 5 released.[0m
D (5264) spi_master: Allocate RX buffer for DMA[0m
V (5264) cache: addr_end: 0x4ff3f880[0m
V (5264) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5264) spi_master: polling trans[0m
V (5264) cache: addr_end: 0x4ff3f880[0m
V (5264) cache: M2C DIR[0m
V (5264) spi_master: polling trans done[0m
V (5264) bus_lock: dev 5 released.[0m
D (5274) spi_master: Allocate RX buffer for DMA[0m
V (5274) cache: addr_end: 0x4ff3f880[0m
V (5274) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5274) spi_master: polling trans[0m
V (5274) cache: addr_end: 0x4ff3f880[0m
V (5274) cache: M2C DIR[0m
V (5274) spi_master: polling trans done[0m
V (5274) bus_lock: dev 5 released.[0m
D (5284) spi_master: Allocate RX buffer for DMA[0m
V (5284) cache: addr_end: 0x4ff3f880[0m
V (5284) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5284) spi_master: polling trans[0m
V (5284) cache: addr_end: 0x4ff3f880[0m
V (5284) cache: M2C DIR[0m
V (5284) spi_master: polling trans done[0m
V (5284) bus_lock: dev 5 released.[0m
D (5294) spi_master: Allocate RX buffer for DMA[0m
V (5294) cache: addr_end: 0x4ff3f880[0m
V (5294) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5294) spi_master: polling trans[0m
V (5294) cache: addr_end: 0x4ff3f880[0m
V (5294) cache: M2C DIR[0m
V (5294) spi_master: polling trans done[0m
V (5294) bus_lock: dev 5 released.[0m
D (5304) spi_master: Allocate RX buffer for DMA[0m
V (5304) cache: addr_end: 0x4ff3f880[0m
V (5304) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5304) spi_master: polling trans[0m
V (5304) cache: addr_end: 0x4ff3f880[0m
V (5304) cache: M2C DIR[0m
V (5304) spi_master: polling trans done[0m
V (5304) bus_lock: dev 5 released.[0m
D (5314) spi_master: Allocate RX buffer for DMA[0m
V (5314) cache: addr_end: 0x4ff3f880[0m
V (5314) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5314) spi_master: polling trans[0m
V (5314) cache: addr_end: 0x4ff3f880[0m
V (5314) cache: M2C DIR[0m
V (5314) spi_master: polling trans done[0m
V (5314) bus_lock: dev 5 released.[0m
D (5324) spi_master: Allocate RX buffer for DMA[0m
V (5324) cache: addr_end: 0x4ff3f880[0m
V (5324) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5324) spi_master: polling trans[0m
V (5324) cache: addr_end: 0x4ff3f880[0m
V (5324) cache: M2C DIR[0m
V (5324) spi_master: polling trans done[0m
V (5324) bus_lock: dev 5 released.[0m
D (5334) spi_master: Allocate RX buffer for DMA[0m
V (5334) cache: addr_end: 0x4ff3f880[0m
V (5334) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5334) spi_master: polling trans[0m
V (5334) cache: addr_end: 0x4ff3f880[0m
V (5334) cache: M2C DIR[0m
V (5334) spi_master: polling trans done[0m
V (5334) bus_lock: dev 5 released.[0m
D (5344) spi_master: Allocate RX buffer for DMA[0m
V (5344) cache: addr_end: 0x4ff3f880[0m
V (5344) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5344) spi_master: polling trans[0m
V (5344) cache: addr_end: 0x4ff3f880[0m
V (5344) cache: M2C DIR[0m
V (5344) spi_master: polling trans done[0m
V (5344) bus_lock: dev 5 released.[0m
D (5354) spi_master: Allocate RX buffer for DMA[0m
V (5354) cache: addr_end: 0x4ff3f880[0m
V (5354) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5354) spi_master: polling trans[0m
V (5354) cache: addr_end: 0x4ff3f880[0m
V (5354) cache: M2C DIR[0m
V (5354) spi_master: polling trans done[0m
V (5354) bus_lock: dev 5 released.[0m
D (5364) spi_master: Allocate RX buffer for DMA[0m
V (5364) cache: addr_end: 0x4ff3f880[0m
V (5364) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5364) spi_master: polling trans[0m
V (5364) cache: addr_end: 0x4ff3f880[0m
V (5364) cache: M2C DIR[0m
V (5364) spi_master: polling trans done[0m
V (5364) bus_lock: dev 5 released.[0m
D (5374) spi_master: Allocate RX buffer for DMA[0m
V (5374) cache: addr_end: 0x4ff3f880[0m
V (5374) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5374) spi_master: polling trans[0m
V (5374) cache: addr_end: 0x4ff3f880[0m
V (5374) cache: M2C DIR[0m
V (5374) spi_master: polling trans done[0m
V (5374) bus_lock: dev 5 released.[0m
D (5384) spi_master: Allocate RX buffer for DMA[0m
V (5384) cache: addr_end: 0x4ff3f880[0m
V (5384) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5384) spi_master: polling trans[0m
V (5384) cache: addr_end: 0x4ff3f880[0m
V (5384) cache: M2C DIR[0m
V (5384) spi_master: polling trans done[0m
V (5384) bus_lock: dev 5 released.[0m
D (5394) spi_master: Allocate RX buffer for DMA[0m
V (5394) cache: addr_end: 0x4ff3f880[0m
V (5394) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5394) spi_master: polling trans[0m
V (5394) cache: addr_end: 0x4ff3f880[0m
V (5394) cache: M2C DIR[0m
V (5394) spi_master: polling trans done[0m
V (5394) bus_lock: dev 5 released.[0m
D (5404) spi_master: Allocate RX buffer for DMA[0m
V (5404) cache: addr_end: 0x4ff3f880[0m
V (5404) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5404) spi_master: polling trans[0m
V (5404) cache: addr_end: 0x4ff3f880[0m
V (5404) cache: M2C DIR[0m
V (5404) spi_master: polling trans done[0m
V (5404) bus_lock: dev 5 released.[0m
D (5414) spi_master: Allocate RX buffer for DMA[0m
V (5414) cache: addr_end: 0x4ff3f880[0m
V (5414) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5414) spi_master: polling trans[0m
V (5414) cache: addr_end: 0x4ff3f880[0m
V (5414) cache: M2C DIR[0m
V (5414) spi_master: polling trans done[0m
V (5414) bus_lock: dev 5 released.[0m
D (5424) spi_master: Allocate RX buffer for DMA[0m
V (5424) cache: addr_end: 0x4ff3f880[0m
V (5424) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5424) spi_master: polling trans[0m
V (5424) cache: addr_end: 0x4ff3f880[0m
V (5424) cache: M2C DIR[0m
V (5424) spi_master: polling trans done[0m
V (5424) bus_lock: dev 5 released.[0m
D (5434) spi_master: Allocate RX buffer for DMA[0m
V (5434) cache: addr_end: 0x4ff3f880[0m
V (5434) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5434) spi_master: polling trans[0m
V (5434) cache: addr_end: 0x4ff3f880[0m
V (5434) cache: M2C DIR[0m
V (5434) spi_master: polling trans done[0m
V (5434) bus_lock: dev 5 released.[0m
D (5444) spi_master: Allocate RX buffer for DMA[0m
V (5444) cache: addr_end: 0x4ff3f880[0m
V (5444) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5444) spi_master: polling trans[0m
V (5444) cache: addr_end: 0x4ff3f880[0m
V (5444) cache: M2C DIR[0m
V (5444) spi_master: polling trans done[0m
V (5444) bus_lock: dev 5 released.[0m
D (5454) spi_master: Allocate RX buffer for DMA[0m
V (5454) cache: addr_end: 0x4ff3f880[0m
V (5454) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5454) spi_master: polling trans[0m
V (5454) cache: addr_end: 0x4ff3f880[0m
V (5454) cache: M2C DIR[0m
V (5454) spi_master: polling trans done[0m
V (5454) bus_lock: dev 5 released.[0m
D (5464) spi_master: Allocate RX buffer for DMA[0m
V (5464) cache: addr_end: 0x4ff3f880[0m
V (5464) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5464) spi_master: polling trans[0m
V (5464) cache: addr_end: 0x4ff3f880[0m
V (5464) cache: M2C DIR[0m
V (5464) spi_master: polling trans done[0m
V (5464) bus_lock: dev 5 released.[0m
D (5474) spi_master: Allocate RX buffer for DMA[0m
V (5474) cache: addr_end: 0x4ff3f880[0m
V (5474) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5474) spi_master: polling trans[0m
V (5474) cache: addr_end: 0x4ff3f880[0m
V (5474) cache: M2C DIR[0m
V (5474) spi_master: polling trans done[0m
V (5474) bus_lock: dev 5 released.[0m
D (5584) spi_master: Allocate TX buffer for DMA[0m
V (5584) cache: addr_end: 0x4ff3f880[0m
V (5584) cache: C2M DIR[0m
V bus_lock: dev 5 acquired.
V (5584) spi_master: polling trans[0m
V (5584) spi_master: polling trans done[0m
V (5584) bus_lock: dev 5 released.[0m
D (5584) spi_master: Allocate RX buffer for DMA[0m
V (5584) cache: addr_end: 0x4ff3f880[0m
V (5584) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5584) spi_master: polling trans[0m
V (5584) cache: addr_end: 0x4ff3f880[0m
V (5584) cache: M2C DIR[0m
V (5584) spi_master: polling trans done[0m
V (5584) bus_lock: dev 5 released.[0m
D (5584) spi_master: Allocate RX buffer for DMA[0m
V (5584) cache: addr_end: 0x4ff3f880[0m
V (5584) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5584) spi_master: polling trans[0m
V (5584) cache: addr_end: 0x4ff3f880[0m
V (5584) cache: M2C DIR[0m
V (5584) spi_master: polling trans done[0m
V (5584) bus_lock: dev 5 released.[0m
D (5584) spi_master: Allocate RX buffer for DMA[0m
V (5584) cache: addr_end: 0x4ff3f880[0m
V (5584) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5584) spi_master: polling trans[0m
V (5584) cache: addr_end: 0x4ff3f880[0m
V (5584) cache: M2C DIR[0m
V (5584) spi_master: polling trans done[0m
V (5584) bus_lock: dev 5 released.[0m
D (5584) spi_master: Allocate RX buffer for DMA[0m
V (5584) cache: addr_end: 0x4ff3f880[0m
V (5584) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5584) spi_master: polling trans[0m
V (5584) cache: addr_end: 0x4ff3f880[0m
V (5584) cache: M2C DIR[0m
V (5584) spi_master: polling trans done[0m
V (5584) bus_lock: dev 5 released.[0m
D (5594) spi_master: Allocate RX buffer for DMA[0m
V (5594) cache: addr_end: 0x4ff3f880[0m
V (5594) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5594) spi_master: polling trans[0m
V (5594) cache: addr_end: 0x4ff3f880[0m
V (5594) cache: M2C DIR[0m
V (5594) spi_master: polling trans done[0m
V (5594) bus_lock: dev 5 released.[0m
D (5604) spi_master: Allocate RX buffer for DMA[0m
V (5604) cache: addr_end: 0x4ff3f880[0m
V (5604) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5604) spi_master: polling trans[0m
V (5604) cache: addr_end: 0x4ff3f880[0m
V (5604) cache: M2C DIR[0m
V (5604) spi_master: polling trans done[0m
V (5604) bus_lock: dev 5 released.[0m
D (5614) spi_master: Allocate RX buffer for DMA[0m
V (5614) cache: addr_end: 0x4ff3f880[0m
V (5614) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5614) spi_master: polling trans[0m
V (5614) cache: addr_end: 0x4ff3f880[0m
V (5614) cache: M2C DIR[0m
V (5614) spi_master: polling trans done[0m
V (5614) bus_lock: dev 5 released.[0m
D (5624) spi_master: Allocate RX buffer for DMA[0m
V (5624) cache: addr_end: 0x4ff3f880[0m
V (5624) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5624) spi_master: polling trans[0m
V (5624) cache: addr_end: 0x4ff3f880[0m
V (5624) cache: M2C DIR[0m
V (5624) spi_master: polling trans done[0m
V (5624) bus_lock: dev 5 released.[0m
D (5634) spi_master: Allocate RX buffer for DMA[0m
V (5634) cache: addr_end: 0x4ff3f880[0m
V (5634) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5634) spi_master: polling trans[0m
V (5634) cache: addr_end: 0x4ff3f880[0m
V (5634) cache: M2C DIR[0m
V (5634) spi_master: polling trans done[0m
V (5634) bus_lock: dev 5 released.[0m
D (5644) spi_master: Allocate RX buffer for DMA[0m
V (5644) cache: addr_end: 0x4ff3f880[0m
V (5644) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5644) spi_master: polling trans[0m
V (5644) cache: addr_end: 0x4ff3f880[0m
V (5644) cache: M2C DIR[0m
V (5644) spi_master: polling trans done[0m
V (5644) bus_lock: dev 5 released.[0m
D (5654) spi_master: Allocate RX buffer for DMA[0m
V (5654) cache: addr_end: 0x4ff3f880[0m
V (5654) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5654) spi_master: polling trans[0m
V (5654) cache: addr_end: 0x4ff3f880[0m
V (5654) cache: M2C DIR[0m
V (5654) spi_master: polling trans done[0m
V (5654) bus_lock: dev 5 released.[0m
D (5664) spi_master: Allocate RX buffer for DMA[0m
V (5664) cache: addr_end: 0x4ff3f880[0m
V (5664) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5664) spi_master: polling trans[0m
V (5664) cache: addr_end: 0x4ff3f880[0m
V (5664) cache: M2C DIR[0m
V (5664) spi_master: polling trans done[0m
V (5664) bus_lock: dev 5 released.[0m
D (5674) spi_master: Allocate RX buffer for DMA[0m
V (5674) cache: addr_end: 0x4ff3f880[0m
V (5674) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5674) spi_master: polling trans[0m
V (5674) cache: addr_end: 0x4ff3f880[0m
V (5674) cache: M2C DIR[0m
V (5674) spi_master: polling trans done[0m
V (5674) bus_lock: dev 5 released.[0m
D (5684) spi_master: Allocate RX buffer for DMA[0m
V (5684) cache: addr_end: 0x4ff3f880[0m
V (5684) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5684) spi_master: polling trans[0m
V (5684) cache: addr_end: 0x4ff3f880[0m
V (5684) cache: M2C DIR[0m
V (5684) spi_master: polling trans done[0m
V (5684) bus_lock: dev 5 released.[0m
D (5694) spi_master: Allocate RX buffer for DMA[0m
V (5694) cache: addr_end: 0x4ff3f880[0m
V (5694) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5694) spi_master: polling trans[0m
V (5694) cache: addr_end: 0x4ff3f880[0m
V (5694) cache: M2C DIR[0m
V (5694) spi_master: polling trans done[0m
V (5694) bus_lock: dev 5 released.[0m
D (5704) spi_master: Allocate RX buffer for DMA[0m
V (5704) cache: addr_end: 0x4ff3f880[0m
V (5704) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5704) spi_master: polling trans[0m
V (5704) cache: addr_end: 0x4ff3f880[0m
V (5704) cache: M2C DIR[0m
V (5704) spi_master: polling trans done[0m
V (5704) bus_lock: dev 5 released.[0m
D (5714) spi_master: Allocate RX buffer for DMA[0m
V (5714) cache: addr_end: 0x4ff3f880[0m
V (5714) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5714) spi_master: polling trans[0m
V (5714) cache: addr_end: 0x4ff3f880[0m
V (5714) cache: M2C DIR[0m
V (5714) spi_master: polling trans done[0m
V (5714) bus_lock: dev 5 released.[0m
D (5724) spi_master: Allocate RX buffer for DMA[0m
V (5724) cache: addr_end: 0x4ff3f880[0m
V (5724) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5724) spi_master: polling trans[0m
V (5724) cache: addr_end: 0x4ff3f880[0m
V (5724) cache: M2C DIR[0m
V (5724) spi_master: polling trans done[0m
V (5724) bus_lock: dev 5 released.[0m
D (5734) spi_master: Allocate RX buffer for DMA[0m
V (5734) cache: addr_end: 0x4ff3f880[0m
V (5734) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5734) spi_master: polling trans[0m
V (5734) cache: addr_end: 0x4ff3f880[0m
V (5734) cache: M2C DIR[0m
V (5734) spi_master: polling trans done[0m
V (5734) bus_lock: dev 5 released.[0m
D (5744) spi_master: Allocate RX buffer for DMA[0m
V (5744) cache: addr_end: 0x4ff3f880[0m
V (5744) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5744) spi_master: polling trans[0m
V (5744) cache: addr_end: 0x4ff3f880[0m
V (5744) cache: M2C DIR[0m
V (5744) spi_master: polling trans done[0m
V (5744) bus_lock: dev 5 released.[0m
D (5754) spi_master: Allocate RX buffer for DMA[0m
V (5754) cache: addr_end: 0x4ff3f880[0m
V (5754) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5754) spi_master: polling trans[0m
V (5754) cache: addr_end: 0x4ff3f880[0m
V (5754) cache: M2C DIR[0m
V (5754) spi_master: polling trans done[0m
V (5754) bus_lock: dev 5 released.[0m
D (5764) spi_master: Allocate RX buffer for DMA[0m
V (5764) cache: addr_end: 0x4ff3f880[0m
V (5764) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5764) spi_master: polling trans[0m
V (5764) cache: addr_end: 0x4ff3f880[0m
V (5764) cache: M2C DIR[0m
V (5764) spi_master: polling trans done[0m
V (5764) bus_lock: dev 5 released.[0m
D (5774) spi_master: Allocate RX buffer for DMA[0m
V (5774) cache: addr_end: 0x4ff3f880[0m
V (5774) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5774) spi_master: polling trans[0m
V (5774) cache: addr_end: 0x4ff3f880[0m
V (5774) cache: M2C DIR[0m
V (5774) spi_master: polling trans done[0m
V (5774) bus_lock: dev 5 released.[0m
D (5784) spi_master: Allocate RX buffer for DMA[0m
V (5784) cache: addr_end: 0x4ff3f880[0m
V (5784) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5784) spi_master: polling trans[0m
V (5784) cache: addr_end: 0x4ff3f880[0m
V (5784) cache: M2C DIR[0m
V (5784) spi_master: polling trans done[0m
V (5784) bus_lock: dev 5 released.[0m
D (5794) spi_master: Allocate RX buffer for DMA[0m
V (5794) cache: addr_end: 0x4ff3f880[0m
V (5794) cache: M2C DIR[0m
V bus_lock: dev 5 acquired.
V (5794) spi_master: polling trans[0m
V (5794) cache: addr_end: 0x4ff3f880[0m
V (5794) cache: M2C DIR[0m
V (5794) spi_master: polling trans done[0m
V (5794) bus_lock: dev 5 released.[0m
E BOD: Brownout detector was triggered
