<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 255 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_read.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_read.v</a>
defines: 
time_elapsed: 1.312s
ram usage: 42992 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpd07fkjhe/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_textio_read_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_read.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_read.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_read.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_read.v:22</a>: No timescale set for &#34;vhdl_textio_read_test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_read.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_read.v:22</a>: Compile module &#34;work@vhdl_textio_read_test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_read.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_read.v:22</a>: Top level module &#34;work@vhdl_textio_read_test&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_read.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_read.v:25</a>: Cannot find a module definition for &#34;work@vhdl_textio_read_test::vhdl_textio_read&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_textio_read_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@vhdl_textio_read_test), id:34
|vpiName:work@vhdl_textio_read_test
|uhdmallPackages:
\_package: builtin, id:35, parent:work@vhdl_textio_read_test
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:36
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:37
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:38
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:39
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@vhdl_textio_read_test, id:40, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_read.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_read.v</a>, line:22, parent:work@vhdl_textio_read_test
  |vpiDefName:work@vhdl_textio_read_test
  |vpiFullName:work@vhdl_textio_read_test
  |vpiProcess:
  \_always: , id:0, line:27
    |vpiAlwaysType:1
    |vpiStmt:
    \_delay_control: , id:1, line:27
      |#1
      |vpiStmt:
      \_assignment: , id:5, line:27
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (clk), id:2, line:27
          |vpiName:clk
          |vpiFullName:work@vhdl_textio_read_test.clk
        |vpiRhs:
        \_operation: , id:3, line:27
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (clk), id:4, line:27
            |vpiName:clk
            |vpiFullName:work@vhdl_textio_read_test.clk
  |vpiProcess:
  \_initial: , id:6
    |vpiStmt:
    \_begin: , id:7, line:29
      |vpiFullName:work@vhdl_textio_read_test
      |vpiStmt:
      \_assignment: , id:10, line:30
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (clk), id:8, line:30
          |vpiName:clk
          |vpiFullName:work@vhdl_textio_read_test.clk
        |vpiRhs:
        \_constant: , id:9, line:30
          |vpiConstType:7
          |vpiSize:32
          |INT:0
      |vpiStmt:
      \_assignment: , id:13, line:31
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (active), id:11, line:31
          |vpiName:active
          |vpiFullName:work@vhdl_textio_read_test.active
        |vpiRhs:
        \_constant: , id:12, line:31
          |vpiConstType:7
          |vpiSize:32
          |INT:1
      |vpiStmt:
      \_delay_control: , id:14, line:34
        |#14
        |vpiStmt:
        \_assignment: , id:17, line:34
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (active), id:15, line:34
            |vpiName:active
            |vpiFullName:work@vhdl_textio_read_test.active
          |vpiRhs:
          \_constant: , id:16, line:34
            |vpiConstType:7
            |vpiSize:32
            |INT:0
      |vpiStmt:
      \_if_stmt: , id:21, line:36
        |vpiCondition:
        \_operation: , id:19, line:36
          |vpiOperand:
          \_ref_obj: (ok), id:18, line:36
            |vpiName:ok
            |vpiFullName:work@vhdl_textio_read_test.ok
          |vpiOperand:
          \_constant: , id:20, line:36
            |vpiConstType:3
            |vpiSize:1
            |BIN:1
        |vpiStmt:
        \_begin: , id:22, line:36
          |vpiFullName:work@vhdl_textio_read_test
          |vpiStmt:
          \_sys_func_call: ($display), id:23, line:37
            |vpiName:$display
            |vpiArgument:
            \_constant: , id:24, line:37
              |vpiConstType:6
              |vpiSize:8
              |STRING:&#34;FAILED&#34;
          |vpiStmt:
          \_sys_func_call: ($finish), id:25, line:38
            |vpiName:$finish
      |vpiStmt:
      \_sys_func_call: ($display), id:26, line:41
        |vpiName:$display
        |vpiArgument:
        \_constant: , id:27, line:41
          |vpiConstType:6
          |vpiSize:8
          |STRING:&#34;PASSED&#34;
      |vpiStmt:
      \_delay_control: , id:28, line:42
        |#0
      |vpiStmt:
      \_sys_func_call: ($finish), id:29, line:43
        |vpiName:$finish
  |vpiNet:
  \_logic_net: (clk), id:41, line:23
    |vpiName:clk
    |vpiFullName:work@vhdl_textio_read_test.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (active), id:42, line:23
    |vpiName:active
    |vpiFullName:work@vhdl_textio_read_test.active
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (ok), id:43, line:23
    |vpiName:ok
    |vpiFullName:work@vhdl_textio_read_test.ok
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (line_counter), id:44, line:24
    |vpiName:line_counter
    |vpiFullName:work@vhdl_textio_read_test.line_counter
|uhdmtopModules:
\_module: work@vhdl_textio_read_test (work@vhdl_textio_read_test), id:45, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_read.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_read.v</a>, line:22
  |vpiDefName:work@vhdl_textio_read_test
  |vpiName:work@vhdl_textio_read_test
  |vpiModule:
  \_module: work@vhdl_textio_read_test::vhdl_textio_read (dut), id:46, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_read.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_read.v</a>, line:25, parent:work@vhdl_textio_read_test
    |vpiDefName:work@vhdl_textio_read_test::vhdl_textio_read
    |vpiName:dut
    |vpiFullName:work@vhdl_textio_read_test.dut
    |vpiInstance:
    \_module: work@vhdl_textio_read_test (work@vhdl_textio_read_test), id:45, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_read.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_read.v</a>, line:22
    |vpiModule:
    \_module: work@vhdl_textio_read_test (work@vhdl_textio_read_test), id:45, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_textio_read.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_textio_read.v</a>, line:22
  |vpiNet:
  \_logic_net: (clk), id:30, line:23, parent:work@vhdl_textio_read_test
    |vpiName:clk
    |vpiFullName:work@vhdl_textio_read_test.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (active), id:31, line:23, parent:work@vhdl_textio_read_test
    |vpiName:active
    |vpiFullName:work@vhdl_textio_read_test.active
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (ok), id:32, line:23, parent:work@vhdl_textio_read_test
    |vpiName:ok
    |vpiFullName:work@vhdl_textio_read_test.ok
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (line_counter), id:33, line:24, parent:work@vhdl_textio_read_test
    |vpiName:line_counter
    |vpiFullName:work@vhdl_textio_read_test.line_counter

Object: work_vhdl_textio_read_test of type 32 @ 22
Object:  of type 1 @ 27
VPI ERROR: Bad usage of vpi_handle
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_vhdl_textio_read_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>