Vivado Simulator 2020.2
Time resolution is 1 ps
Info: [XPM_MEMORY 20-3] XPM_MEMORY behaviorally models the port operation ordering of true dual port UltraRAM configurations by slightly delaying the common clock for port B operations only. Refer to UltraRAM documentation for details. uram_2w_2r_x4_tb.DUT.inst_4uram.uramx4_i.uram_2w_2r_0.inst.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /uram_2w_2r_x4_tb/DUT/inst_4uram/uramx4_i/uram_2w_2r_0/inst/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial294_3  Scope: uram_2w_2r_x4_tb.DUT.inst_4uram.uramx4_i.uram_2w_2r_0.inst.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 492
Info: [XPM_MEMORY 20-3] XPM_MEMORY behaviorally models the port operation ordering of true dual port UltraRAM configurations by slightly delaying the common clock for port B operations only. Refer to UltraRAM documentation for details. uram_2w_2r_x4_tb.DUT.inst_4uram.uramx4_i.uram_2w_2r_1.inst.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /uram_2w_2r_x4_tb/DUT/inst_4uram/uramx4_i/uram_2w_2r_1/inst/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial294_3  Scope: uram_2w_2r_x4_tb.DUT.inst_4uram.uramx4_i.uram_2w_2r_1.inst.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 492
Info: [XPM_MEMORY 20-3] XPM_MEMORY behaviorally models the port operation ordering of true dual port UltraRAM configurations by slightly delaying the common clock for port B operations only. Refer to UltraRAM documentation for details. uram_2w_2r_x4_tb.DUT.inst_4uram.uramx4_i.uram_2w_2r_2.inst.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /uram_2w_2r_x4_tb/DUT/inst_4uram/uramx4_i/uram_2w_2r_2/inst/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial294_3  Scope: uram_2w_2r_x4_tb.DUT.inst_4uram.uramx4_i.uram_2w_2r_2.inst.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 492
Info: [XPM_MEMORY 20-3] XPM_MEMORY behaviorally models the port operation ordering of true dual port UltraRAM configurations by slightly delaying the common clock for port B operations only. Refer to UltraRAM documentation for details. uram_2w_2r_x4_tb.DUT.inst_4uram.uramx4_i.uram_2w_2r_3.inst.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /uram_2w_2r_x4_tb/DUT/inst_4uram/uramx4_i/uram_2w_2r_3/inst/xpm_memory_tdpram_inst/xpm_memory_base_inst/Initial294_3  Scope: uram_2w_2r_x4_tb.DUT.inst_4uram.uramx4_i.uram_2w_2r_3.inst.xpm_memory_tdpram_inst.xpm_memory_base_inst.config_drc  File: /wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 492
