// Seed: 2156282624
module module_0 (
    input wand id_0,
    output tri0 id_1,
    output wire id_2,
    input wand id_3,
    input supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    output tri0 id_11,
    output tri1 id_12,
    output tri0 id_13,
    output uwire id_14,
    output tri1 id_15,
    input wire id_16,
    input wire id_17
);
  wire id_19;
  initial
    @(negedge 1 or posedge 1 or 1) begin
      {1, id_0, id_3, id_17, id_7} = id_0 && 1'h0 & ~1;
    end
  assign id_1  = 1;
  assign id_12 = 1;
  wand id_20 = 1;
  wire id_21;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output tri id_2,
    input tri id_3,
    input tri1 id_4
);
  always begin
    id_1 <= 1;
  end
  wire id_6;
  module_0(
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_4
  );
endmodule
