{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764924982796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764924982797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  5 02:56:22 2025 " "Processing started: Fri Dec  5 02:56:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764924982797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924982797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dsa_top_jtag -c dsa_top_jtag " "Command: quartus_map --read_settings_files=on --write_settings_files=off dsa_top_jtag -c dsa_top_jtag" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924982797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764924983055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764924983055 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bilinear_core_scalar.sv(81) " "Verilog HDL information at bilinear_core_scalar.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "../../../rtl/bilinear_core_scalar.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764924988425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bilinear_core_scalar " "Found entity 1: bilinear_core_scalar" {  } { { "../../../rtl/bilinear_core_scalar.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/dsa_jtag_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/dsa_jtag_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys " "Found entity 1: dsa_jtag_sys" {  } { { "dsa_jtag_sys/synthesis/dsa_jtag_sys.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/dsa_jtag_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys_mm_interconnect_0 " "Found entity 1: dsa_jtag_sys_mm_interconnect_0" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys_master_0 " "Found entity 1: dsa_jtag_sys_master_0" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys_master_0_p2b_adapter " "Found entity 1: dsa_jtag_sys_master_0_p2b_adapter" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_p2b_adapter.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys_master_0_b2p_adapter " "Found entity 1: dsa_jtag_sys_master_0_b2p_adapter" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988433 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988433 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988433 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988433 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988433 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988433 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys_master_0_timing_adt " "Found entity 1: dsa_jtag_sys_master_0_timing_adt" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_timing_adt.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988437 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988437 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_avalon_slave " "Found entity 1: dsa_avalon_slave" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_top_jtag.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_top_jtag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_top_jtag " "Found entity 1: dsa_top_jtag" {  } { { "dsa_top_jtag.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_jtag.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_avalon_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_avalon_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_avalon_slave " "Found entity 1: dsa_avalon_slave" {  } { { "dsa_avalon_slave.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_avalon_slave.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988442 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dsa_top_seq.sv(183) " "Verilog HDL information at dsa_top_seq.sv(183): always construct contains both blocking and non-blocking assignments" {  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 183 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764924988442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_top_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_top_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_top_seq " "Found entity 1: dsa_top_seq" {  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924988443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924988443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsa_top_jtag " "Elaborating entity \"dsa_top_jtag\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764924988484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_sys dsa_jtag_sys:u_sys " "Elaborating entity \"dsa_jtag_sys\" for hierarchy \"dsa_jtag_sys:u_sys\"" {  } { { "dsa_top_jtag.sv" "u_sys" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_jtag.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924988486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_avalon_slave dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0 " "Elaborating entity \"dsa_avalon_slave\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\"" {  } { { "dsa_jtag_sys/synthesis/dsa_jtag_sys.v" "dsa_avalon_slave_0" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/dsa_jtag_sys.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924988487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_top_seq dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq " "Elaborating entity \"dsa_top_seq\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" "u_dsa_top_seq" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924988499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dsa_top_seq.sv(300) " "Verilog HDL assignment warning at dsa_top_seq.sv(300): truncated value with size 32 to match size of target (16)" {  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764924988893 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_avalon_slave:dsa_avalon_slave_0|dsa_top_seq:u_dsa_top_seq"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i dsa_top_seq.sv(183) " "Verilog HDL Always Construct warning at dsa_top_seq.sv(183): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764924988945 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_avalon_slave:dsa_avalon_slave_0|dsa_top_seq:u_dsa_top_seq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bilinear_core_scalar dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq\|bilinear_core_scalar:core_scalar_u " "Elaborating entity \"bilinear_core_scalar\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq\|bilinear_core_scalar:core_scalar_u\"" {  } { { "dsa_top_seq.sv" "core_scalar_u" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924991678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bilinear_core_scalar.sv(202) " "Verilog HDL assignment warning at bilinear_core_scalar.sv(202): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/bilinear_core_scalar.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764924991682 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_avalon_slave:dsa_avalon_slave_0|dsa_top_seq:u_dsa_top_seq|bilinear_core_scalar:core_scalar_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bilinear_core_scalar.sv(207) " "Verilog HDL assignment warning at bilinear_core_scalar.sv(207): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/bilinear_core_scalar.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764924991682 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_avalon_slave:dsa_avalon_slave_0|dsa_top_seq:u_dsa_top_seq|bilinear_core_scalar:core_scalar_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bilinear_core_scalar.sv(314) " "Verilog HDL assignment warning at bilinear_core_scalar.sv(314): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/bilinear_core_scalar.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764924991688 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_avalon_slave:dsa_avalon_slave_0|dsa_top_seq:u_dsa_top_seq|bilinear_core_scalar:core_scalar_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bilinear_core_scalar.sv(319) " "Verilog HDL assignment warning at bilinear_core_scalar.sv(319): truncated value with size 32 to match size of target (16)" {  } { { "../../../rtl/bilinear_core_scalar.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764924991689 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_avalon_slave:dsa_avalon_slave_0|dsa_top_seq:u_dsa_top_seq|bilinear_core_scalar:core_scalar_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_sys_master_0 dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0 " "Elaborating entity \"dsa_jtag_sys_master_0\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\"" {  } { { "dsa_jtag_sys/synthesis/dsa_jtag_sys.v" "master_0" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/dsa_jtag_sys.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924991753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924991760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924991763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924991775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924991777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764924991778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764924991778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764924991778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764924991778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764924991778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764924991778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764924991778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764924991778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764924991778 ""}  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764924991778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/hack/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924991778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/hack/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924991780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/hack/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/hack/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764924992386 ""}  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764924992386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764924992423 ""}  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764924992423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_sys_master_0_timing_adt dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|dsa_jtag_sys_master_0_timing_adt:timing_adt " "Elaborating entity \"dsa_jtag_sys_master_0_timing_adt\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|dsa_jtag_sys_master_0_timing_adt:timing_adt\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" "timing_adt" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992450 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready dsa_jtag_sys_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at dsa_jtag_sys_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_timing_adt.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764924992450 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_jtag_sys_master_0:master_0|dsa_jtag_sys_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" "fifo" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" "b2p" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" "p2b" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" "transacto" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_sys_master_0_b2p_adapter dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|dsa_jtag_sys_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"dsa_jtag_sys_master_0_b2p_adapter\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|dsa_jtag_sys_master_0_b2p_adapter:b2p_adapter\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" "b2p_adapter" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992509 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel dsa_jtag_sys_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at dsa_jtag_sys_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764924992509 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_jtag_sys_master_0:master_0|dsa_jtag_sys_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 dsa_jtag_sys_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at dsa_jtag_sys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764924992509 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_jtag_sys_master_0:master_0|dsa_jtag_sys_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_sys_master_0_p2b_adapter dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|dsa_jtag_sys_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"dsa_jtag_sys_master_0_p2b_adapter\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|dsa_jtag_sys_master_0_p2b_adapter:p2b_adapter\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" "p2b_adapter" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" "rst_controller" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_sys_mm_interconnect_0 dsa_jtag_sys:u_sys\|dsa_jtag_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"dsa_jtag_sys_mm_interconnect_0\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "dsa_jtag_sys/synthesis/dsa_jtag_sys.v" "mm_interconnect_0" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/dsa_jtag_sys.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator dsa_jtag_sys:u_sys\|dsa_jtag_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v" "master_0_master_translator" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator dsa_jtag_sys:u_sys\|dsa_jtag_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dsa_avalon_slave_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dsa_avalon_slave_0_avalon_slave_0_translator\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v" "dsa_avalon_slave_0_avalon_slave_0_translator" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924992540 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764924994124 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.12.05.02:56:36 Progress: Loading slde0e5bae3/alt_sld_fab_wrapper_hw.tcl " "2025.12.05.02:56:36 Progress: Loading slde0e5bae3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924996054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924997206 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924997287 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924998030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924998154 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924998275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924998414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924998427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924998427 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764924999119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0e5bae3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0e5bae3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde0e5bae3/alt_sld_fab.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/db/ip/slde0e5bae3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924999329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924999329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924999411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924999411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924999411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924999411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924999485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924999485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924999572 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924999572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924999572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/db/ip/slde0e5bae3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924999647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924999647 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764925009463 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764925009463 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764925009463 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq\|Div0\"" {  } { { "dsa_top_seq.sv" "Div0" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 300 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764925009470 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764925009470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764925009565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dsa_jtag_sys:u_sys\|dsa_jtag_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009565 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764925009565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764925009592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764925009592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq\|lpm_divide:Div0\"" {  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 300 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764925009665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq\|lpm_divide:Div0 " "Instantiated megafunction \"dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764925009665 ""}  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 300 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764925009665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8dm " "Found entity 1: lpm_divide_8dm" {  } { { "db/lpm_divide_8dm.tdf" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/db/lpm_divide_8dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764925009688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764925009688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/db/sign_div_unsign_enh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764925009692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764925009692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_23f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_23f " "Found entity 1: alt_u_div_23f" {  } { { "db/alt_u_div_23f.tdf" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/db/alt_u_div_23f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764925009705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764925009705 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764925010029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764925016794 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764925022465 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/output_files/dsa_top_jtag.map.smsg " "Generated suppressed messages file /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/output_files/dsa_top_jtag.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764925023117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764925025160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764925025160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33781 " "Implemented 33781 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764925026737 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764925026737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33741 " "Implemented 33741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764925026737 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764925026737 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "25 " "Implemented 25 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1764925026737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764925026737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "809 " "Peak virtual memory: 809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764925026767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  5 02:57:06 2025 " "Processing ended: Fri Dec  5 02:57:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764925026767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764925026767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764925026767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764925026767 ""}
