TRACE::2021-03-10.11:42:13::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:13::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:13::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:16::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:16::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-10.11:42:19::SCWPlatform::Opened new HwDB with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:19::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-10.11:42:19::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq"
		}]
}
TRACE::2021-03-10.11:42:19::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-10.11:42:19::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.11:42:19::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.11:42:19::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.11:42:19::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:19::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:19::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:19::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:19::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:19::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:19::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:19::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:19::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-10.11:42:19::SCWPlatform::Generating the sources  .
TRACE::2021-03-10.11:42:19::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-10.11:42:19::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-10.11:42:19::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:19::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:19::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:19::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:19::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-10.11:42:19::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:19::SCWMssOS::mss does not exists at E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:19::SCWMssOS::Creating sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:19::SCWMssOS::Adding the swdes entry, created swdb E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:19::SCWMssOS::updating the scw layer changes to swdes at   E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:19::SCWMssOS::Writing mss at E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:19::SCWMssOS::Completed writing the mss file at E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-10.11:42:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-10.11:42:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-10.11:42:19::SCWBDomain::Completed writing the mss file at E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-10.11:42:28::SCWPlatform::Generating sources Done.
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-10.11:42:28::SCWMssOS::Could not open the swdb for E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-10.11:42:28::SCWMssOS::Could not open the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-10.11:42:28::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-10.11:42:28::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-10.11:42:28::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.11:42:28::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:28::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:28::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:28::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-10.11:42:28::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.11:42:28::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.11:42:28::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:28::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::mss does not exists at E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::Creating sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::Adding the swdes entry, created swdb E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::updating the scw layer changes to swdes at   E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::Writing mss at E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::Completed writing the mss file at E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-10.11:42:28::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-10.11:42:28::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:28::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:28::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:28::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:28::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:28::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:28::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:28::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:28::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:28::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:28::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:28::SCWMssOS::Completed writing the mss file at E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-10.11:42:28::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2021-03-10.11:42:29::SCWPlatform::Started generating the artifacts platform myzynq
TRACE::2021-03-10.11:42:29::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-10.11:42:29::SCWPlatform::Started generating the artifacts for system configuration myzynq
LOG::2021-03-10.11:42:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-10.11:42:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-10.11:42:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-10.11:42:29::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-10.11:42:29::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-10.11:42:29::SCWSystem::Not a boot domain 
LOG::2021-03-10.11:42:29::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-10.11:42:29::SCWDomain::Generating domain artifcats
TRACE::2021-03-10.11:42:29::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-10.11:42:29::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/qemu/
TRACE::2021-03-10.11:42:29::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/standalone_domain/qemu/
TRACE::2021-03-10.11:42:29::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:29::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:29::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-10.11:42:29::SCWMssOS::Could not open the swdb for E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-03-10.11:42:29::SCWMssOS::Could not open the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-03-10.11:42:29::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-10.11:42:29::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.11:42:29::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.11:42:29::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::Completed writing the mss file at E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-10.11:42:29::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-10.11:42:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-10.11:42:29::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-10.11:42:29::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-10.11:42:29::SCWMssOS::Copying to export directory.
TRACE::2021-03-10.11:42:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-10.11:42:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-10.11:42:29::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-10.11:42:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-10.11:42:29::SCWSystem::Completed Processing the sysconfig myzynq
LOG::2021-03-10.11:42:29::SCWPlatform::Completed generating the artifacts for system configuration myzynq
TRACE::2021-03-10.11:42:29::SCWPlatform::Started preparing the platform 
TRACE::2021-03-10.11:42:29::SCWSystem::Writing the bif file for system config myzynq
TRACE::2021-03-10.11:42:29::SCWSystem::dir created 
TRACE::2021-03-10.11:42:29::SCWSystem::Writing the bif 
TRACE::2021-03-10.11:42:29::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-10.11:42:29::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-10.11:42:29::SCWPlatform::Completed generating the platform
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:29::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:29::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:29::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:29::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:29::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:29::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:29::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:29::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:29::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:29::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:29::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:29::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:29::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:29::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:29::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:29::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:29::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:29::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:29::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-10.11:42:29::SCWPlatform::updated the xpfm file.
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:29::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:29::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:29::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.11:42:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:30::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:30::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-10.11:42:30::SCWPlatform::Clearing the existing platform
TRACE::2021-03-10.11:42:30::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-10.11:42:30::SCWBDomain::clearing the fsbl build
TRACE::2021-03-10.11:42:30::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:30::SCWSystem::Clearing the domains completed.
TRACE::2021-03-10.11:42:30::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform location is E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Removing the HwDB with name E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:30::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened new HwDB with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWReader::Active system found as  myzynq
TRACE::2021-03-10.11:42:33::SCWReader::Handling sysconfig myzynq
TRACE::2021-03-10.11:42:33::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.11:42:33::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.11:42:33::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-10.11:42:33::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-10.11:42:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.11:42:33::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:33::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:33::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-03-10.11:42:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.11:42:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:33::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWReader::No isolation master present  
TRACE::2021-03-10.11:42:33::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.11:42:33::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.11:42:33::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:33::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.11:42:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.11:42:33::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.11:42:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:33::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWReader::No isolation master present  
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:33::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:33::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::In reload Mss file.
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-10.11:42:33::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-10.11:42:33::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-10.11:42:33::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-10.11:42:33::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.11:42:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.11:42:33::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:33::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:33::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:33::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:33::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:33::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:34::SCWMssOS::In reload Mss file.
TRACE::2021-03-10.11:42:34::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:34::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:34::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:34::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:34::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:34::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:34::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:34::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:34::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:34::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:34::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:34::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:34::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.11:42:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.11:42:34::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:34::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:34::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:34::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:34::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:42:34::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:42:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:42:34::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:42:34::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:42:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:42:34::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:34::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:42:34::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:42:34::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:44:04::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:04::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:04::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:04::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:44:04::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:44:04::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:44:04::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:44:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:44:04::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:04::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:44:04::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWMssOS::In reload Mss file.
TRACE::2021-03-10.11:44:25::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:44:25::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:44:25::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:44:25::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:44:25::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-10.11:44:25::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-03-10.11:44:25::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-03-10.11:44:25::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-10.11:44:25::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-10.11:44:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.11:44:25::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:44:25::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:44:25::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:44:25::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:44:25::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:44:25::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-03-10.11:44:25::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:44:25::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:44:25::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:44:25::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:44:25::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:44:25::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-03-10.11:44:25::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:44:25::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:44:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:44:25::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:44:25::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:44:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:44:25::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:44:25::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:44:25::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2021-03-10.11:45:21::SCWPlatform::Started generating the artifacts platform myzynq
TRACE::2021-03-10.11:45:21::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-10.11:45:21::SCWPlatform::Started generating the artifacts for system configuration myzynq
LOG::2021-03-10.11:45:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-10.11:45:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-10.11:45:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-10.11:45:21::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-10.11:45:21::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:45:21::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:45:21::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:45:21::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:45:21::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:45:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:45:21::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:45:21::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:45:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:45:21::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:45:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-10.11:45:21::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:45:21::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:45:21::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:45:21::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-10.11:45:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.11:45:21::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:45:21::SCWBDomain::Completed writing the mss file at E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-10.11:45:21::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-10.11:45:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-10.11:45:21::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA/visit/myzynq/zynq_fsbl & make 
TRACE::2021-03-10.11:45:22::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-10.11:45:22::SCWBDomain::make[1]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-10.11:45:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-03-10.11:45:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.11:45:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.11:45:23::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:23::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-03-10.11:45:28::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-03-10.11:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_3/src"

TRACE::2021-03-10.11:45:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.11:45:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.11:45:29::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:29::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/canps_v3_3/src'

TRACE::2021-03-10.11:45:29::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/canps_v3_3/src'

TRACE::2021-03-10.11:45:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-03-10.11:45:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-10.11:45:30::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-10.11:45:30::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:30::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-03-10.11:45:30::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-03-10.11:45:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-03-10.11:45:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-10.11:45:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-10.11:45:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-03-10.11:45:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-03-10.11:45:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-03-10.11:45:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.11:45:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.11:45:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:32::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-03-10.11:45:32::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-03-10.11:45:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-03-10.11:45:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:45:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:45:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:33::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-03-10.11:45:33::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-03-10.11:45:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-03-10.11:45:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.11:45:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.11:45:33::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:34::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-03-10.11:45:34::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-03-10.11:45:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-03-10.11:45:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.11:45:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.11:45:34::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:35::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-03-10.11:45:35::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-03-10.11:45:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/example_v1_0/src"

TRACE::2021-03-10.11:45:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/example_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.11:45:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.11:45:35::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:35::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/example_v1_0/src'

TRACE::2021-03-10.11:45:36::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/example_v1_0/src'

TRACE::2021-03-10.11:45:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-03-10.11:45:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:45:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:45:36::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:36::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-03-10.11:45:37::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-03-10.11:45:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2021-03-10.11:45:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.11:45:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.11:45:37::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:37::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2021-03-10.11:45:37::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2021-03-10.11:45:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2021-03-10.11:45:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:45:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:45:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:38::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2021-03-10.11:45:38::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2021-03-10.11:45:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-03-10.11:45:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:45:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:45:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:39::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-03-10.11:45:39::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-03-10.11:45:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-03-10.11:45:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:45:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:45:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:40::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-03-10.11:45:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-03-10.11:45:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-03-10.11:45:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-10.11:45:41::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-10.11:45:41::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:41::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-03-10.11:45:41::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-03-10.11:45:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-03-10.11:45:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:45:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:45:42::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:42::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-03-10.11:45:43::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-03-10.11:45:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-03-10.11:45:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.11:45:43::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.11:45:43::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:43::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-03-10.11:45:44::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-03-10.11:45:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-03-10.11:45:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-10.11:45:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-10.11:45:44::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:44::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-03-10.11:45:45::SCWBDomain::make[3]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-03-10.11:45:45::SCWBDomain::make[3]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2021-03-10.11:45:45::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-03-10.11:45:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-03-10.11:45:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:45:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:45:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:46::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-03-10.11:45:46::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-03-10.11:45:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-03-10.11:45:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:45:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:45:46::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:47::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-03-10.11:45:47::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-03-10.11:45:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-03-10.11:45:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.11:45:47::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.11:45:47::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:48::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-03-10.11:45:48::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-03-10.11:45:48::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-03-10.11:45:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:45:48::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:45:48::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:48::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-03-10.11:45:49::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-03-10.11:45:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2021-03-10.11:45:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:45:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:45:49::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:50::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-03-10.11:45:50::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-03-10.11:45:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2021-03-10.11:45:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:45:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:45:50::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:51::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-03-10.11:45:51::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-03-10.11:45:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-03-10.11:45:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.11:45:52::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.11:45:52::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-10.11:45:52::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-03-10.11:45:52::SCWBDomain::"Compiling bram"

TRACE::2021-03-10.11:45:57::SCWBDomain::make[3]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-03-10.11:45:57::SCWBDomain::make[3]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-03-10.11:45:57::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/bram_v4_3/src'

TRACE::2021-03-10.11:45:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_3/src"

TRACE::2021-03-10.11:45:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/canps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.11:45:57::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.11:45:57::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-10.11:45:58::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/canps_v3_3/src'

TRACE::2021-03-10.11:45:58::SCWBDomain::"Compiling canps"

TRACE::2021-03-10.11:46:03::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/canps_v3_3/src'

TRACE::2021-03-10.11:46:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-03-10.11:46:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-10.11:46:03::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-10.11:46:03::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:46:04::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-03-10.11:46:04::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-10.11:46:05::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2021-03-10.11:46:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-03-10.11:46:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-10.11:46:06::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-10.11:46:06::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:46:06::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-03-10.11:46:06::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-10.11:46:06::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2021-03-10.11:46:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-03-10.11:46:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.11:46:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.11:46:06::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-10.11:46:06::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-03-10.11:46:07::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-10.11:46:07::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2021-03-10.11:46:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-03-10.11:46:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:46:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:46:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-10.11:46:08::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-03-10.11:46:08::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-10.11:46:13::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2021-03-10.11:46:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-03-10.11:46:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.11:46:14::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.11:46:14::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-10.11:46:14::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-03-10.11:46:14::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-10.11:46:19::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2021-03-10.11:46:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-03-10.11:46:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.11:46:19::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.11:46:19::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:46:19::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-03-10.11:46:19::SCWBDomain::"Compiling emacps"

TRACE::2021-03-10.11:46:25::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2021-03-10.11:46:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/example_v1_0/src"

TRACE::2021-03-10.11:46:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/example_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.11:46:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.11:46:25::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:46:26::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/example_v1_0/src'

TRACE::2021-03-10.11:46:26::SCWBDomain::"Compiling example"

TRACE::2021-03-10.11:46:29::SCWBDomain::make[3]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/example_v1_0/src'

TRACE::2021-03-10.11:46:29::SCWBDomain::make[3]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/example_v1_0/src'

TRACE::2021-03-10.11:46:29::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/example_v1_0/src'

TRACE::2021-03-10.11:46:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-03-10.11:46:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:46:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:46:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-10.11:46:30::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-03-10.11:46:30::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-10.11:46:36::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2021-03-10.11:46:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2021-03-10.11:46:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.11:46:36::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.11:46:36::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-10.11:46:36::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2021-03-10.11:46:36::SCWBDomain::"Compiling gpio"

TRACE::2021-03-10.11:46:41::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2021-03-10.11:46:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2021-03-10.11:46:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:46:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:46:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-10.11:46:41::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2021-03-10.11:46:42::SCWBDomain::"Compiling iicps"

TRACE::2021-03-10.11:46:49::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2021-03-10.11:46:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-03-10.11:46:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:46:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:46:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-10.11:46:50::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-03-10.11:46:50::SCWBDomain::"Compiling qspips"

TRACE::2021-03-10.11:46:55::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2021-03-10.11:46:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-03-10.11:46:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:46:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:46:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-10.11:46:56::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-03-10.11:46:56::SCWBDomain::"Compiling scugic"

TRACE::2021-03-10.11:47:01::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2021-03-10.11:47:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-03-10.11:47:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.11:47:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.11:47:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:47:02::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-03-10.11:47:02::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-10.11:47:05::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2021-03-10.11:47:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-03-10.11:47:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:47:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:47:06::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-10.11:47:06::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-03-10.11:47:06::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-10.11:47:09::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2021-03-10.11:47:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-03-10.11:47:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.11:47:10::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.11:47:10::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-10.11:47:10::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-03-10.11:47:10::SCWBDomain::"Compiling sdps"

TRACE::2021-03-10.11:47:14::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2021-03-10.11:47:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-03-10.11:47:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.11:47:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.11:47:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:47:15::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-03-10.11:47:15::SCWBDomain::"Compiling standalone"

TRACE::2021-03-10.11:47:40::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2021-03-10.11:47:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-03-10.11:47:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:47:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:47:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-10.11:47:41::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-03-10.11:47:41::SCWBDomain::"Compiling ttcps"

TRACE::2021-03-10.11:47:45::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2021-03-10.11:47:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-03-10.11:47:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:47:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:47:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-10.11:47:46::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-03-10.11:47:46::SCWBDomain::"Compiling uartps"

TRACE::2021-03-10.11:47:53::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2021-03-10.11:47:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-03-10.11:47:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.11:47:53::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.11:47:53::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-10.11:47:53::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-03-10.11:47:54::SCWBDomain::"Compiling usbps"

TRACE::2021-03-10.11:47:59::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2021-03-10.11:47:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-03-10.11:47:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:47:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:47:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-10.11:47:59::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-03-10.11:47:59::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-10.11:48:04::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2021-03-10.11:48:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2021-03-10.11:48:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:48:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:48:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-10.11:48:05::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-03-10.11:48:05::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-10.11:48:11::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2021-03-10.11:48:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2021-03-10.11:48:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:48:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:48:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-10.11:48:11::SCWBDomain::make[2]: Entering directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-03-10.11:48:12::SCWBDomain::make[2]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2021-03-10.11:48:12::SCWBDomain::'Finished building libraries'

TRACE::2021-03-10.11:48:12::SCWBDomain::make[1]: Leaving directory 'E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-10.11:48:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-10.11:48:12::SCWBDomain::include -I.

TRACE::2021-03-10.11:48:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-10.11:48:13::SCWBDomain::9_0/include -I.

TRACE::2021-03-10.11:48:14::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-03-10.11:48:14::SCWBDomain::0/include -I.

TRACE::2021-03-10.11:48:14::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2021-03-10.11:48:14::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2021-03-10.11:48:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-03-10.11:48:15::SCWBDomain::0/include -I.

TRACE::2021-03-10.11:48:15::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2021-03-10.11:48:15::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2021-03-10.11:48:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-10.11:48:16::SCWBDomain::9_0/include -I.

TRACE::2021-03-10.11:48:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2021-03-10.11:48:17::SCWBDomain::0/include -I.

TRACE::2021-03-10.11:48:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-10.11:48:18::SCWBDomain::9_0/include -I.

TRACE::2021-03-10.11:48:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2021-03-10.11:48:19::SCWBDomain::_cortexa9_0/include -I.

TRACE::2021-03-10.11:48:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-10.11:48:20::SCWBDomain::9_0/include -I.

TRACE::2021-03-10.11:48:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2021-03-10.11:48:20::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-10.11:48:21::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-03-10.11:48:21::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-10.11:48:21::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-10.11:48:21::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                         -Wl,--gc-se
TRACE::2021-03-10.11:48:21::SCWBDomain::ctions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-10.11:48:23::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-10.11:48:23::SCWSystem::Not a boot domain 
LOG::2021-03-10.11:48:23::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-10.11:48:23::SCWDomain::Generating domain artifcats
TRACE::2021-03-10.11:48:23::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-10.11:48:23::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/qemu/
TRACE::2021-03-10.11:48:23::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/standalone_domain/qemu/
TRACE::2021-03-10.11:48:23::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-10.11:48:23::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:48:23::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:48:23::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:48:23::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:48:23::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:48:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:48:23::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:48:23::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:48:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:48:23::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:48:23::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:48:23::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:48:23::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:48:23::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:48:23::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.11:48:23::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.11:48:23::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:48:23::SCWMssOS::Completed writing the mss file at E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-10.11:48:23::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:48:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-10.11:48:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-10.11:48:23::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-10.11:48:23::SCWMssOS::doing bsp build ... 
TRACE::2021-03-10.11:48:23::SCWMssOS::System Command Ran  E: & cd  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-10.11:48:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-03-10.11:48:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.11:48:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.11:48:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_3/src"

TRACE::2021-03-10.11:48:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.11:48:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.11:48:25::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-03-10.11:48:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-10.11:48:26::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-10.11:48:26::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-03-10.11:48:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-10.11:48:27::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-10.11:48:27::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-03-10.11:48:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.11:48:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.11:48:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-03-10.11:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:48:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:48:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-03-10.11:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.11:48:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.11:48:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-03-10.11:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.11:48:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.11:48:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/example_v1_0/src"

TRACE::2021-03-10.11:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/example_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.11:48:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.11:48:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-03-10.11:48:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:48:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:48:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2021-03-10.11:48:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.11:48:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.11:48:34::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2021-03-10.11:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:48:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:48:35::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-03-10.11:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:48:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:48:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:37::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-03-10.11:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:48:37::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:48:37::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-03-10.11:48:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-10.11:48:38::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-10.11:48:38::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-03-10.11:48:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:48:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:48:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-03-10.11:48:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.11:48:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.11:48:39::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-03-10.11:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-10.11:48:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-10.11:48:40::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-03-10.11:48:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:48:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:48:42::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-03-10.11:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:48:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:48:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-03-10.11:48:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.11:48:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.11:48:44::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-03-10.11:48:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.11:48:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.11:48:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-03-10.11:48:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.11:48:46::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.11:48:46::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-10.11:48:46::SCWMssOS::"Compiling bram"

TRACE::2021-03-10.11:48:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_3/src"

TRACE::2021-03-10.11:48:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.11:48:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.11:48:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:50::SCWMssOS::"Compiling canps"

TRACE::2021-03-10.11:48:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-03-10.11:48:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-10.11:48:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-10.11:48:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:58::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-10.11:48:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-03-10.11:48:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-10.11:48:59::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-10.11:48:59::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:48:59::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-10.11:49:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-03-10.11:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.11:49:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.11:49:00::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.11:49:00::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-10.11:49:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-03-10.11:49:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:49:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:49:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.11:49:02::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-10.11:49:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-03-10.11:49:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.11:49:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.11:49:07::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.11:49:07::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-10.11:49:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-03-10.11:49:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.11:49:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.11:49:13::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:49:13::SCWMssOS::"Compiling emacps"

TRACE::2021-03-10.11:49:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/example_v1_0/src"

TRACE::2021-03-10.11:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/example_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.11:49:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.11:49:20::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:49:21::SCWMssOS::"Compiling example"

TRACE::2021-03-10.11:49:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-03-10.11:49:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:49:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:49:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.11:49:25::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-10.11:49:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2021-03-10.11:49:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.11:49:30::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.11:49:30::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-10.11:49:31::SCWMssOS::"Compiling gpio"

TRACE::2021-03-10.11:49:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2021-03-10.11:49:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:49:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:49:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.11:49:38::SCWMssOS::"Compiling iicps"

TRACE::2021-03-10.11:49:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-03-10.11:49:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:49:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:49:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.11:49:46::SCWMssOS::"Compiling qspips"

TRACE::2021-03-10.11:49:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-03-10.11:49:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:49:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:49:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.11:49:55::SCWMssOS::"Compiling scugic"

TRACE::2021-03-10.11:50:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-03-10.11:50:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.11:50:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.11:50:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:50:01::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-10.11:50:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-03-10.11:50:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:50:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:50:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.11:50:05::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-10.11:50:10::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-03-10.11:50:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.11:50:10::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.11:50:10::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-10.11:50:11::SCWMssOS::"Compiling sdps"

TRACE::2021-03-10.11:50:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-03-10.11:50:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.11:50:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.11:50:16::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.11:50:17::SCWMssOS::"Compiling standalone"

TRACE::2021-03-10.11:50:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-03-10.11:50:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:50:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:50:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.11:50:45::SCWMssOS::"Compiling ttcps"

TRACE::2021-03-10.11:50:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-03-10.11:50:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:50:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:50:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.11:50:51::SCWMssOS::"Compiling uartps"

TRACE::2021-03-10.11:50:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-03-10.11:50:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.11:50:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.11:50:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.11:50:59::SCWMssOS::"Compiling usbps"

TRACE::2021-03-10.11:51:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-03-10.11:51:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.11:51:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.11:51:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.11:51:05::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-10.11:51:12::SCWMssOS::'Finished building libraries'

TRACE::2021-03-10.11:51:12::SCWMssOS::Copying to export directory.
TRACE::2021-03-10.11:51:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-10.11:51:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-10.11:51:12::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-10.11:51:12::SCWSystem::Completed Processing the sysconfig myzynq
LOG::2021-03-10.11:51:12::SCWPlatform::Completed generating the artifacts for system configuration myzynq
TRACE::2021-03-10.11:51:12::SCWPlatform::Started preparing the platform 
TRACE::2021-03-10.11:51:12::SCWSystem::Writing the bif file for system config myzynq
TRACE::2021-03-10.11:51:12::SCWSystem::dir created 
TRACE::2021-03-10.11:51:12::SCWSystem::Writing the bif 
TRACE::2021-03-10.11:51:12::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-10.11:51:12::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-10.11:51:12::SCWPlatform::Completed generating the platform
TRACE::2021-03-10.11:51:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:51:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:51:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:51:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:51:12::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:51:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:51:12::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.11:51:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:51:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:51:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:51:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:51:12::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:51:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:51:12::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:51:12::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-10.11:51:12::SCWPlatform::updated the xpfm file.
TRACE::2021-03-10.11:51:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.11:51:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.11:51:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.11:51:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.11:51:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.11:51:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.11:51:12::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.11:51:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.11:51:12::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:04::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:04::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:04::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened new HwDB with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWReader::Active system found as  myzynq
TRACE::2021-03-10.13:46:07::SCWReader::Handling sysconfig myzynq
TRACE::2021-03-10.13:46:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.13:46:07::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.13:46:07::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:07::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-10.13:46:07::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-10.13:46:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.13:46:07::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:07::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:46:07::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:07::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:46:07::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-03-10.13:46:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.13:46:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:07::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:46:07::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWReader::No isolation master present  
TRACE::2021-03-10.13:46:07::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.13:46:07::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.13:46:07::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:07::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:46:07::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.13:46:07::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.13:46:07::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.13:46:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:07::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:46:07::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWReader::No isolation master present  
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:07::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:46:07::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:07::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:07::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:07::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:07::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:46:07::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::In reload Mss file.
TRACE::2021-03-10.13:46:08::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:08::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:08::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:08::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:08::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-10.13:46:08::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-10.13:46:08::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-10.13:46:08::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-10.13:46:08::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.13:46:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.13:46:08::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:08::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:08::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:08::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:08::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:46:08::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::In reload Mss file.
TRACE::2021-03-10.13:46:08::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:08::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:08::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:08::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:08::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:46:08::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.13:46:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.13:46:08::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:46:08::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:46:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:46:08::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:46:08::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:46:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:46:08::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:46:08::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:46:08::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-03-10.13:48:15::SCWPlatform::Started generating the artifacts platform myzynq
TRACE::2021-03-10.13:48:15::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-10.13:48:15::SCWPlatform::Started generating the artifacts for system configuration myzynq
LOG::2021-03-10.13:48:15::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-10.13:48:15::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-10.13:48:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-10.13:48:15::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-10.13:48:15::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:48:15::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:48:15::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:48:15::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:48:15::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:48:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:48:15::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:48:15::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:48:15::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:48:15::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:48:15::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:48:15::SCWBDomain::Completed writing the mss file at E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-10.13:48:15::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-10.13:48:15::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-10.13:48:15::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA/visit/myzynq/zynq_fsbl & make 
TRACE::2021-03-10.13:48:15::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2021-03-10.13:48:15::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-10.13:48:15::SCWSystem::Not a boot domain 
LOG::2021-03-10.13:48:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-10.13:48:15::SCWDomain::Generating domain artifcats
TRACE::2021-03-10.13:48:15::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-10.13:48:15::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/qemu/
TRACE::2021-03-10.13:48:15::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/standalone_domain/qemu/
TRACE::2021-03-10.13:48:15::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-10.13:48:15::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:48:15::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:48:15::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:48:15::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:48:16::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:48:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:48:16::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:48:16::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:48:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:48:16::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:48:16::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:48:16::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:48:16::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:48:16::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:48:16::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.13:48:16::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.13:48:16::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:48:16::SCWMssOS::Completed writing the mss file at E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-10.13:48:16::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:48:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-10.13:48:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-10.13:48:16::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-10.13:48:16::SCWMssOS::doing bsp build ... 
TRACE::2021-03-10.13:48:16::SCWMssOS::System Command Ran  E: & cd  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-10.13:48:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-03-10.13:48:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.13:48:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.13:48:16::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_3/src"

TRACE::2021-03-10.13:48:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.13:48:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.13:48:17::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-03-10.13:48:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-10.13:48:18::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-10.13:48:18::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-03-10.13:48:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-10.13:48:19::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-10.13:48:19::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-03-10.13:48:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.13:48:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.13:48:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-03-10.13:48:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.13:48:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.13:48:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-03-10.13:48:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.13:48:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.13:48:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-03-10.13:48:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.13:48:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.13:48:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:23::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/example_v1_0/src"

TRACE::2021-03-10.13:48:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/example_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.13:48:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.13:48:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-03-10.13:48:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.13:48:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.13:48:24::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2021-03-10.13:48:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.13:48:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.13:48:26::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2021-03-10.13:48:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.13:48:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.13:48:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-03-10.13:48:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.13:48:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.13:48:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-03-10.13:48:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.13:48:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.13:48:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-03-10.13:48:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-10.13:48:29::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-10.13:48:29::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-03-10.13:48:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.13:48:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.13:48:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-03-10.13:48:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.13:48:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.13:48:31::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-03-10.13:48:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-10.13:48:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-10.13:48:32::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-03-10.13:48:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.13:48:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.13:48:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-03-10.13:48:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.13:48:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.13:48:34::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-03-10.13:48:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.13:48:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.13:48:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-03-10.13:48:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.13:48:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.13:48:36::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-03-10.13:48:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.13:48:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.13:48:37::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-10.13:48:38::SCWMssOS::"Compiling bram"

TRACE::2021-03-10.13:48:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_3/src"

TRACE::2021-03-10.13:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.13:48:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.13:48:43::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:43::SCWMssOS::"Compiling canps"

TRACE::2021-03-10.13:48:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-03-10.13:48:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-10.13:48:50::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-10.13:48:50::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:50::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-10.13:48:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-03-10.13:48:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-10.13:48:52::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-10.13:48:52::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:52::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-10.13:48:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-03-10.13:48:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.13:48:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.13:48:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.13:48:53::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-10.13:48:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-03-10.13:48:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.13:48:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.13:48:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.13:48:55::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-10.13:49:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-03-10.13:49:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.13:49:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.13:49:00::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.13:49:01::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-10.13:49:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-03-10.13:49:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.13:49:08::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.13:49:08::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:49:09::SCWMssOS::"Compiling emacps"

TRACE::2021-03-10.13:49:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/example_v1_0/src"

TRACE::2021-03-10.13:49:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/example_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.13:49:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.13:49:16::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:49:16::SCWMssOS::"Compiling example"

TRACE::2021-03-10.13:49:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-03-10.13:49:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.13:49:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.13:49:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.13:49:20::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-10.13:49:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2021-03-10.13:49:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.13:49:28::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.13:49:28::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-10.13:49:28::SCWMssOS::"Compiling gpio"

TRACE::2021-03-10.13:49:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2021-03-10.13:49:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.13:49:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.13:49:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.13:49:35::SCWMssOS::"Compiling iicps"

TRACE::2021-03-10.13:49:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-03-10.13:49:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.13:49:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.13:49:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.13:49:44::SCWMssOS::"Compiling qspips"

TRACE::2021-03-10.13:49:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-03-10.13:49:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.13:49:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.13:49:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.13:49:51::SCWMssOS::"Compiling scugic"

TRACE::2021-03-10.13:49:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-03-10.13:49:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.13:49:57::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.13:49:57::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:49:58::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-10.13:50:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-03-10.13:50:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.13:50:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.13:50:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.13:50:02::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-10.13:50:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-03-10.13:50:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.13:50:08::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.13:50:08::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-10.13:50:09::SCWMssOS::"Compiling sdps"

TRACE::2021-03-10.13:50:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-03-10.13:50:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.13:50:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.13:50:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.13:50:14::SCWMssOS::"Compiling standalone"

TRACE::2021-03-10.13:50:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-03-10.13:50:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.13:50:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.13:50:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.13:50:44::SCWMssOS::"Compiling ttcps"

TRACE::2021-03-10.13:50:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-03-10.13:50:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.13:50:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.13:50:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.13:50:54::SCWMssOS::"Compiling uartps"

TRACE::2021-03-10.13:51:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-03-10.13:51:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.13:51:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.13:51:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.13:51:01::SCWMssOS::"Compiling usbps"

TRACE::2021-03-10.13:51:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-03-10.13:51:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.13:51:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.13:51:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.13:51:10::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-10.13:51:17::SCWMssOS::'Finished building libraries'

TRACE::2021-03-10.13:51:17::SCWMssOS::Copying to export directory.
TRACE::2021-03-10.13:51:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-10.13:51:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-10.13:51:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-10.13:51:18::SCWSystem::Completed Processing the sysconfig myzynq
LOG::2021-03-10.13:51:18::SCWPlatform::Completed generating the artifacts for system configuration myzynq
TRACE::2021-03-10.13:51:18::SCWPlatform::Started preparing the platform 
TRACE::2021-03-10.13:51:18::SCWSystem::Writing the bif file for system config myzynq
TRACE::2021-03-10.13:51:18::SCWSystem::dir created 
TRACE::2021-03-10.13:51:18::SCWSystem::Writing the bif 
TRACE::2021-03-10.13:51:18::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-10.13:51:18::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-10.13:51:18::SCWPlatform::Completed generating the platform
TRACE::2021-03-10.13:51:18::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:51:18::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:51:18::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:51:18::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:51:18::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:51:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:51:18::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.13:51:18::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:51:18::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:51:18::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:51:18::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:51:18::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:51:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:51:18::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:51:18::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-10.13:51:18::SCWPlatform::updated the xpfm file.
TRACE::2021-03-10.13:51:18::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.13:51:18::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.13:51:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.13:51:18::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.13:51:18::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.13:51:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.13:51:18::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.13:51:18::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.13:51:18::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:40::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:40::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:40::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:40::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:40::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:40::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:40::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:40::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:40::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-10.14:06:40::SCWMssOS::Writing the mss file completed E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:40::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:40::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:40::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:40::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:40::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:40::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:40::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:40::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:40::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:40::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:40::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.14:06:55::SCWMssOS::Writing the mss file completed E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:55::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:55::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:55::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:55::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:55::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:55::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:55::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:55::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:55::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-10.14:06:55::SCWMssOS::Writing the mss file completed E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:55::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:55::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:55::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:55::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:55::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:55::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:06:55::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:06:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:06:55::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:06:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:06:55::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:06:55::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:06:55::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:37:40::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:40::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:40::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:42::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:42::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-10.14:37:45::SCWPlatform::Opened new HwDB with name base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWReader::Active system found as  myzynq
TRACE::2021-03-10.14:37:45::SCWReader::Handling sysconfig myzynq
TRACE::2021-03-10.14:37:45::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.14:37:45::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.14:37:45::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:45::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:45::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:37:45::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:45::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:37:45::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-10.14:37:45::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-10.14:37:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.14:37:45::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:45::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:37:45::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:37:45::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:45::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:37:45::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:37:45::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-03-10.14:37:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.14:37:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:45::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:37:45::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:37:45::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWReader::No isolation master present  
TRACE::2021-03-10.14:37:45::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.14:37:45::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.14:37:45::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:45::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:45::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:37:45::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:37:45::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.14:37:45::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.14:37:45::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.14:37:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:45::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:37:45::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:37:45::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWReader::No isolation master present  
LOG::2021-03-10.14:37:45::SCWPlatform::Started generating the artifacts platform myzynq
TRACE::2021-03-10.14:37:45::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-10.14:37:45::SCWPlatform::Started generating the artifacts for system configuration myzynq
LOG::2021-03-10.14:37:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-10.14:37:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-10.14:37:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-10.14:37:45::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:45::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:45::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:37:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:37:45::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:37:45::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:37:45::SCWBDomain::Completed writing the mss file at E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-10.14:37:45::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-10.14:37:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-10.14:37:45::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA/visit/myzynq/zynq_fsbl & make 
TRACE::2021-03-10.14:37:46::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2021-03-10.14:37:46::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-10.14:37:46::SCWSystem::Not a boot domain 
LOG::2021-03-10.14:37:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-10.14:37:46::SCWDomain::Generating domain artifcats
TRACE::2021-03-10.14:37:46::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-10.14:37:46::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/qemu/
TRACE::2021-03-10.14:37:46::SCWMssOS::Copying the qemu file from  F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/standalone_domain/qemu/
TRACE::2021-03-10.14:37:46::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-10.14:37:46::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:46::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:46::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:46::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:37:46::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:37:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:37:46::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:37:46::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:37:46::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:37:46::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:37:46::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:37:46::SCWMssOS::Completed writing the mss file at E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-10.14:37:46::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:37:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-10.14:37:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-10.14:37:46::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-10.14:37:46::SCWMssOS::doing bsp build ... 
TRACE::2021-03-10.14:37:46::SCWMssOS::System Command Ran  E: & cd  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-10.14:37:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-03-10.14:37:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.14:37:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.14:37:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:37:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/canps_v3_3/src"

TRACE::2021-03-10.14:37:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.14:37:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.14:37:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:37:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-03-10.14:37:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-10.14:37:50::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-10.14:37:50::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:37:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-03-10.14:37:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-10.14:37:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-10.14:37:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:37:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-03-10.14:37:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.14:37:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.14:37:52::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:37:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-03-10.14:37:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.14:37:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.14:37:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:37:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-03-10.14:37:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.14:37:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.14:37:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:37:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-03-10.14:37:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.14:37:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.14:37:55::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:37:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/example_v1_0/src"

TRACE::2021-03-10.14:37:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/example_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.14:37:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.14:37:56::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:37:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-03-10.14:37:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.14:37:57::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.14:37:57::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:37:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2021-03-10.14:37:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.14:37:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.14:37:58::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:37:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2021-03-10.14:37:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.14:37:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.14:37:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-03-10.14:38:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.14:38:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.14:38:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-03-10.14:38:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.14:38:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.14:38:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-03-10.14:38:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-10.14:38:02::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-10.14:38:02::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-03-10.14:38:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.14:38:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.14:38:03::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-03-10.14:38:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.14:38:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.14:38:04::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-03-10.14:38:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-10.14:38:05::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-10.14:38:05::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:08::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-03-10.14:38:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.14:38:08::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.14:38:08::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-03-10.14:38:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.14:38:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.14:38:09::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:10::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-03-10.14:38:10::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.14:38:10::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.14:38:10::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-03-10.14:38:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-10.14:38:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-10.14:38:12::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2021-03-10.14:38:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.14:38:13::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.14:38:13::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-10.14:38:13::SCWMssOS::"Compiling bram"

TRACE::2021-03-10.14:38:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/canps_v3_3/src"

TRACE::2021-03-10.14:38:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/canps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.14:38:20::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.14:38:20::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:20::SCWMssOS::"Compiling canps"

TRACE::2021-03-10.14:38:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2021-03-10.14:38:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-10.14:38:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-10.14:38:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:29::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-10.14:38:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2021-03-10.14:38:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-10.14:38:31::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-10.14:38:31::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:32::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-10.14:38:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2021-03-10.14:38:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.14:38:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.14:38:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:34::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-10.14:38:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2021-03-10.14:38:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.14:38:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.14:38:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.14:38:35::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-10.14:38:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2021-03-10.14:38:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.14:38:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.14:38:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:45::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-10.14:38:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2021-03-10.14:38:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.14:38:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.14:38:51::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:38:52::SCWMssOS::"Compiling emacps"

TRACE::2021-03-10.14:39:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/example_v1_0/src"

TRACE::2021-03-10.14:39:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/example_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-10.14:39:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-10.14:39:00::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:39:01::SCWMssOS::"Compiling example"

TRACE::2021-03-10.14:39:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2021-03-10.14:39:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.14:39:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.14:39:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.14:39:08::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-10.14:39:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2021-03-10.14:39:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.14:39:16::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.14:39:16::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-10.14:39:17::SCWMssOS::"Compiling gpio"

TRACE::2021-03-10.14:39:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2021-03-10.14:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.14:39:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.14:39:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.14:39:26::SCWMssOS::"Compiling iicps"

TRACE::2021-03-10.14:39:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2021-03-10.14:39:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.14:39:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.14:39:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.14:39:38::SCWMssOS::"Compiling qspips"

TRACE::2021-03-10.14:39:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2021-03-10.14:39:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.14:39:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.14:39:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.14:39:45::SCWMssOS::"Compiling scugic"

TRACE::2021-03-10.14:39:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2021-03-10.14:39:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-10.14:39:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-10.14:39:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:39:55::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-10.14:40:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2021-03-10.14:40:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.14:40:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.14:40:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.14:40:03::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-10.14:40:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2021-03-10.14:40:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-10.14:40:07::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-10.14:40:07::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-10.14:40:08::SCWMssOS::"Compiling sdps"

TRACE::2021-03-10.14:40:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2021-03-10.14:40:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-10.14:40:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-10.14:40:14::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-10.14:40:15::SCWMssOS::"Compiling standalone"

TRACE::2021-03-10.14:40:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2021-03-10.14:40:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.14:40:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.14:40:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.14:40:51::SCWMssOS::"Compiling ttcps"

TRACE::2021-03-10.14:40:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2021-03-10.14:40:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.14:40:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.14:40:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.14:40:58::SCWMssOS::"Compiling uartps"

TRACE::2021-03-10.14:41:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2021-03-10.14:41:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-10.14:41:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-10.14:41:08::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-10.14:41:09::SCWMssOS::"Compiling usbps"

TRACE::2021-03-10.14:41:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2021-03-10.14:41:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-10.14:41:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-10.14:41:18::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-10.14:41:19::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-10.14:41:25::SCWMssOS::'Finished building libraries'

TRACE::2021-03-10.14:41:25::SCWMssOS::Copying to export directory.
TRACE::2021-03-10.14:41:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-10.14:41:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-10.14:41:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-10.14:41:25::SCWSystem::Completed Processing the sysconfig myzynq
LOG::2021-03-10.14:41:25::SCWPlatform::Completed generating the artifacts for system configuration myzynq
TRACE::2021-03-10.14:41:25::SCWPlatform::Started preparing the platform 
TRACE::2021-03-10.14:41:25::SCWSystem::Writing the bif file for system config myzynq
TRACE::2021-03-10.14:41:25::SCWSystem::dir created 
TRACE::2021-03-10.14:41:25::SCWSystem::Writing the bif 
TRACE::2021-03-10.14:41:25::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-10.14:41:25::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-10.14:41:25::SCWPlatform::Completed generating the platform
TRACE::2021-03-10.14:41:25::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:41:25::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:41:25::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:41:25::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:41:25::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:41:25::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:41:25::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:41:25::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:41:25::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:41:25::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:41:25::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:41:25::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:41:25::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:41:25::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:41:25::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"E:/FPGA/secure_zynq/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-10.14:41:25::SCWPlatform::updated the xpfm file.
TRACE::2021-03-10.14:41:25::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:41:25::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:41:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:41:25::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper
TRACE::2021-03-10.14:41:25::SCWPlatform::Opened existing hwdb base_zynq_wrapper
TRACE::2021-03-10.14:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:41:25::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:41:25::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:41:25::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:10::SCWPlatform::Clearing the existing platform
TRACE::2021-03-10.14:42:10::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-10.14:42:10::SCWBDomain::clearing the fsbl build
TRACE::2021-03-10.14:42:10::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:10::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:10::SCWSystem::Clearing the domains completed.
TRACE::2021-03-10.14:42:10::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-10.14:42:10::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:10::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:10::SCWPlatform:: Platform location is E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:10::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:10::SCWPlatform::Removing the HwDB with name E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:10::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:10::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:10::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:10::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:10::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-10.14:42:12::SCWPlatform::Opened new HwDB with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWReader::Active system found as  myzynq
TRACE::2021-03-10.14:42:12::SCWReader::Handling sysconfig myzynq
TRACE::2021-03-10.14:42:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.14:42:12::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.14:42:12::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:12::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:12::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-10.14:42:12::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-10.14:42:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.14:42:12::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:12::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:12::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:12::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:12::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-03-10.14:42:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.14:42:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:12::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:12::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWReader::No isolation master present  
TRACE::2021-03-10.14:42:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.14:42:12::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.14:42:12::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:12::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:12::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.14:42:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.14:42:12::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.14:42:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:12::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:12::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:12::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:12::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:12::SCWReader::No isolation master present  
TRACE::2021-03-10.14:42:13::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2021-03-10.14:42:13::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:13::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:13::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:13::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:13::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:13::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:13::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:13::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:13::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:13::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:13::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:13::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:13::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:13::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:13::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:13::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:13::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_0
TRACE::2021-03-10.14:42:13::SCWPlatform::Opened existing hwdb base_zynq_wrapper_0
TRACE::2021-03-10.14:42:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:13::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:13::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:13::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:13::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"<platformDir>/resources/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/myzynq/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/myzynq/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-10.14:42:38::SCWPlatform::Clearing the existing platform
TRACE::2021-03-10.14:42:38::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-10.14:42:38::SCWBDomain::clearing the fsbl build
TRACE::2021-03-10.14:42:38::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:38::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:38::SCWSystem::Clearing the domains completed.
TRACE::2021-03-10.14:42:38::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-10.14:42:38::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:38::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:38::SCWPlatform:: Platform location is E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:38::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:38::SCWPlatform::Removing the HwDB with name E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:38::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:38::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:38::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:38::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:38::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened new HwDB with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWReader::Active system found as  myzynq
TRACE::2021-03-10.14:42:41::SCWReader::Handling sysconfig myzynq
TRACE::2021-03-10.14:42:41::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.14:42:41::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.14:42:41::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-10.14:42:41::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-10.14:42:41::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.14:42:41::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:41::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:41::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-03-10.14:42:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.14:42:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:41::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWReader::No isolation master present  
TRACE::2021-03-10.14:42:41::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.14:42:41::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.14:42:41::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:41::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.14:42:41::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.14:42:41::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.14:42:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:41::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWReader::No isolation master present  
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:41::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:41::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:42:41::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:42:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:42:41::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:42:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:42:41::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:42:41::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:42:41::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"<platformDir>/resources/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/myzynq/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/myzynq/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-10.14:48:37::SCWPlatform::Started generating the artifacts platform myzynq
TRACE::2021-03-10.14:48:37::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-10.14:48:37::SCWPlatform::Started generating the artifacts for system configuration myzynq
LOG::2021-03-10.14:48:37::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-10.14:48:37::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-10.14:48:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-10.14:48:37::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-10.14:48:37::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-10.14:48:37::SCWSystem::Not a boot domain 
LOG::2021-03-10.14:48:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-10.14:48:37::SCWDomain::Generating domain artifcats
TRACE::2021-03-10.14:48:37::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-10.14:48:37::SCWMssOS::Copying the qemu file from  E:/FPGA/visit/myzynq/resources/myzynq/standalone_domain/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/qemu/
TRACE::2021-03-10.14:48:37::SCWMssOS::Copying the qemu file from  E:/FPGA/visit/myzynq/resources/myzynq/standalone_domain/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/standalone_domain/qemu/
TRACE::2021-03-10.14:48:37::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-10.14:48:37::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:37::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:37::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:37::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:48:37::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:48:37::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:48:37::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:48:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:48:37::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:48:37::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:48:37::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:48:37::SCWMssOS::Completed writing the mss file at E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-10.14:48:37::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:48:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-10.14:48:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-10.14:48:37::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-10.14:48:37::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-10.14:48:37::SCWMssOS::Copying to export directory.
TRACE::2021-03-10.14:48:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-10.14:48:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-10.14:48:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-10.14:48:38::SCWSystem::Completed Processing the sysconfig myzynq
LOG::2021-03-10.14:48:38::SCWPlatform::Completed generating the artifacts for system configuration myzynq
TRACE::2021-03-10.14:48:38::SCWPlatform::Started preparing the platform 
TRACE::2021-03-10.14:48:38::SCWSystem::Writing the bif file for system config myzynq
TRACE::2021-03-10.14:48:38::SCWSystem::dir created 
TRACE::2021-03-10.14:48:38::SCWSystem::Writing the bif 
TRACE::2021-03-10.14:48:38::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-10.14:48:38::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-10.14:48:38::SCWPlatform::Completed generating the platform
TRACE::2021-03-10.14:48:38::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:48:38::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:48:38::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:48:38::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:48:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:48:38::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:48:38::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:48:38::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:48:38::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:48:38::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:48:38::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:48:38::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:48:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:48:38::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:48:38::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:48:38::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:48:38::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"<platformDir>/resources/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/myzynq/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/myzynq/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-10.14:48:38::SCWPlatform::updated the xpfm file.
TRACE::2021-03-10.14:48:38::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:48:38::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:48:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:48:38::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_1
TRACE::2021-03-10.14:48:38::SCWPlatform::Opened existing hwdb base_zynq_wrapper_1
TRACE::2021-03-10.14:48:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:48:38::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:48:38::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:48:38::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:48::SCWPlatform::Clearing the existing platform
TRACE::2021-03-10.14:51:48::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-10.14:51:48::SCWBDomain::clearing the fsbl build
TRACE::2021-03-10.14:51:48::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:48::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:48::SCWSystem::Clearing the domains completed.
TRACE::2021-03-10.14:51:48::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-10.14:51:48::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:48::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:48::SCWPlatform:: Platform location is E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:48::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:48::SCWPlatform::Removing the HwDB with name E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:48::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:48::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:48::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:48::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:48::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened new HwDB with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWReader::Active system found as  myzynq
TRACE::2021-03-10.14:51:51::SCWReader::Handling sysconfig myzynq
TRACE::2021-03-10.14:51:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.14:51:51::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.14:51:51::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:51::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:51::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:51::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:51::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-10.14:51:51::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-10.14:51:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.14:51:51::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:51::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:51::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:51:51::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:51::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:51::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:51:51::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2021-03-10.14:51:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.14:51:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:51::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:51::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:51:51::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWReader::No isolation master present  
TRACE::2021-03-10.14:51:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-10.14:51:51::SCWDomain:: Using the QEMU Data from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-10.14:51:51::SCWDomain:: Using the QEMU args  from install at  : F:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:51::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:51::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:51::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:51:51::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.14:51:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.14:51:51::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-10.14:51:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:51::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:51::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:51:51::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWReader::No isolation master present  
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:51::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:51::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:51:51::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:51::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:51::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:51::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:51::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:51:51::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::In reload Mss file.
TRACE::2021-03-10.14:51:52::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:52::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:52::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:52::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:52::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-10.14:51:52::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-10.14:51:52::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-10.14:51:52::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-10.14:51:52::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.14:51:52::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.14:51:52::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:52::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:52::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:52::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:52::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:51:52::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::In reload Mss file.
TRACE::2021-03-10.14:51:52::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:52::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:52::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:52::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:52::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:51:52::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.14:51:52::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.14:51:52::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.14:51:52::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.14:51:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.14:51:52::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.14:51:52::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.14:51:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.14:51:52::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.14:51:52::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.14:51:52::SCWMssOS::Removing the swdes entry for  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-03-10.15:25:54::SCWPlatform::Started generating the artifacts platform myzynq
TRACE::2021-03-10.15:25:54::SCWPlatform::Sanity checking of platform is completed
TRACE::2021-03-10.15:25:55::SCWPlatform::Removing directory failed. Attepting second time.
LOG::2021-03-10.15:25:55::SCWPlatform::Started generating the artifacts for system configuration myzynq
LOG::2021-03-10.15:25:55::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-10.15:25:55::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-10.15:25:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-10.15:25:55::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-10.15:25:55::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-10.15:25:55::SCWSystem::Not a boot domain 
LOG::2021-03-10.15:25:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-10.15:25:55::SCWDomain::Generating domain artifcats
TRACE::2021-03-10.15:25:55::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-10.15:25:55::SCWMssOS::Copying the qemu file from  E:/FPGA/visit/myzynq/resources/myzynq/standalone_domain/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/qemu/
TRACE::2021-03-10.15:25:55::SCWMssOS::Copying the qemu file from  E:/FPGA/visit/myzynq/resources/myzynq/standalone_domain/qemu_args.txt To E:/FPGA/visit/myzynq/export/myzynq/sw/myzynq/standalone_domain/qemu/
TRACE::2021-03-10.15:25:55::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-10.15:25:55::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.15:25:55::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.15:25:55::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.15:25:55::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.15:25:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.15:25:55::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.15:25:55::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.15:25:55::SCWMssOS::No sw design opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.15:25:55::SCWMssOS::mss exists loading the mss file  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.15:25:55::SCWMssOS::Opened the sw design from mss  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.15:25:55::SCWMssOS::Adding the swdes entry E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-10.15:25:55::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-10.15:25:55::SCWMssOS::Opened the sw design.  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.15:25:55::SCWMssOS::Completed writing the mss file at E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-10.15:25:55::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.15:25:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-10.15:25:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-10.15:25:55::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-10.15:25:55::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-10.15:25:55::SCWMssOS::Copying to export directory.
TRACE::2021-03-10.15:25:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-10.15:25:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-10.15:25:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-10.15:25:55::SCWSystem::Completed Processing the sysconfig myzynq
LOG::2021-03-10.15:25:55::SCWPlatform::Completed generating the artifacts for system configuration myzynq
TRACE::2021-03-10.15:25:55::SCWPlatform::Started preparing the platform 
TRACE::2021-03-10.15:25:55::SCWSystem::Writing the bif file for system config myzynq
TRACE::2021-03-10.15:25:55::SCWSystem::dir created 
TRACE::2021-03-10.15:25:55::SCWSystem::Writing the bif 
TRACE::2021-03-10.15:25:55::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-10.15:25:55::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-10.15:25:55::SCWPlatform::Completed generating the platform
TRACE::2021-03-10.15:25:55::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.15:25:55::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.15:25:55::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.15:25:55::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.15:25:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.15:25:55::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.15:25:55::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.15:25:55::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-10.15:25:55::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.15:25:55::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.15:25:55::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.15:25:55::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.15:25:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.15:25:55::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.15:25:55::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.15:25:55::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.15:25:55::SCWWriter::formatted JSON is {
	"platformName":	"myzynq",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"myzynq",
	"platHandOff":	"<platformDir>/resources/base_zynq_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/base_zynq_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"myzynq",
	"systems":	[{
			"systemName":	"myzynq",
			"systemDesc":	"myzynq",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"myzynq",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"8b1b64577f024b4977abf507ad468ce8",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/myzynq/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/myzynq/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2a0c8346ba1fd62759a0e615588a544c",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-10.15:25:55::SCWPlatform::updated the xpfm file.
TRACE::2021-03-10.15:25:55::SCWPlatform::Trying to open the hw design at E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA given E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA absoulate path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform::DSA directory E:/FPGA/visit/myzynq/hw
TRACE::2021-03-10.15:25:55::SCWPlatform:: Platform Path E:/FPGA/visit/myzynq/hw/base_zynq_wrapper.xsa
TRACE::2021-03-10.15:25:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2021-03-10.15:25:55::SCWPlatform::Trying to set the existing hwdb with name base_zynq_wrapper_6
TRACE::2021-03-10.15:25:55::SCWPlatform::Opened existing hwdb base_zynq_wrapper_6
TRACE::2021-03-10.15:25:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-10.15:25:55::SCWMssOS::Checking the sw design at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-10.15:25:55::SCWMssOS::DEBUG:  swdes dump  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA/visit/myzynq/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-10.15:25:55::SCWMssOS::Sw design exists and opened at  E:/FPGA/visit/myzynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss
