#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Apr 29 12:04:48 2019
# Process ID: 11836
# Current directory: C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.runs/synth_1
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.runs/synth_1/ALU.vds
# Journal file: C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.668 ; gain = 98.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/ALU.vhd:24]
	Parameter width bound to: 16 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ShiftLeft' declared at 'C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/left_shifter.vhd:13' bound to instance 'shifter_l' of component 'ShiftLeft' [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/ALU.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft' [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/left_shifter.vhd:20]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft' (1#1) [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/left_shifter.vhd:20]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ShiftRight' declared at 'C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/right_shifter.vhd:13' bound to instance 'shifter_r' of component 'ShiftRight' [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/ALU.vhd:58]
INFO: [Synth 8-638] synthesizing module 'ShiftRight' [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/right_shifter.vhd:20]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftRight' (2#1) [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/right_shifter.vhd:20]
WARNING: [Synth 8-3848] Net slt in module/entity ALU does not have driver. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/ALU.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/ALU.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.270 ; gain = 154.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.270 ; gain = 154.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 412.270 ; gain = 154.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLKM'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[6]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[5]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[4]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[3]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[2]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[1]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A_TO_G[0]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 757.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/ALU.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/left_shifter.vhd:26]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.srcs/sources_1/imports/new/right_shifter.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
Module ShiftLeft 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module ShiftRight 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[15]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[14]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[13]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[12]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[11]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[10]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[9]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[8]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[7]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[6]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[5]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[4]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[2]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[1]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_l/c_reg[0]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[15]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[14]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[13]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[12]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[11]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[10]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[9]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[8]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[7]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[6]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[5]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[4]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[2]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[1]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (shifter_r/c_reg[0]) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT2   |     4|
|3     |LUT3   |     7|
|4     |LUT4   |    99|
|5     |LUT5   |    34|
|6     |LUT6   |    74|
|7     |MUXF7  |    17|
|8     |IBUF   |    40|
|9     |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   306|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 757.574 ; gain = 154.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 58 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 773.164 ; gain = 528.156
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mgamlem19/Desktop/super-octo-train/MP3/DPU/DPU.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 773.164 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 12:05:22 2019...
