<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>GPTBR_EL3</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GPTBR_EL3, Granule Protection Table Base Register</h1><p>The GPTBR_EL3 characteristics are:</p><h2>Purpose</h2>
        <p>The control register for Granule Protection Table base address.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_RME is implemented. Otherwise, direct accesses to GPTBR_EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>GPTBR_EL3 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="24"><a href="#fieldset_0-63_40">RES0</a></td><td class="lr" colspan="8"><a href="#fieldset_0-39_0">BADDR</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-39_0">BADDR</a></td></tr></tbody></table><h4 id="fieldset_0-63_40">Bits [63:40]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-39_0">BADDR, bits [39:0]</h4><div class="field"><p>Base address for the level 0 GPT.</p>
<p>This field represents bits [51:12] of the level 0 GPT base address.</p><p>The level 0 GPT is aligned in memory to the greater of:</p>
<ul>
<li>The size of the level 0 GPT in bytes.
</li><li>4KB.
</li></ul>
<p>Bits [x:0] of the base address are treated as zero, where:</p>
<ul>
<li>x = Max(pps - l0gptsz + 2, 11)
</li><li>pps is derived from <a href="AArch64-gpccr_el3.html">GPCCR_EL3</a>.PPS as follows:
</li></ul>
<table class="valuetable"><thead><tr><th>GPCCR_EL3.PPS</th><th>pps</th></tr></thead><tbody><tr><td><span class="binarynumber">0b000</span></td><td>32</td></tr><tr><td><span class="binarynumber">0b001</span></td><td>36</td></tr><tr><td><span class="binarynumber">0b010</span></td><td>40</td></tr><tr><td><span class="binarynumber">0b011</span></td><td>42</td></tr><tr><td><span class="binarynumber">0b100</span></td><td>44</td></tr><tr><td><span class="binarynumber">0b101</span></td><td>48</td></tr><tr><td><span class="binarynumber">0b110</span></td><td>52</td></tr></tbody></table>
<ul>
<li>l0gptsz is derived from <a href="AArch64-gpccr_el3.html">GPCCR_EL3</a>.L0GPTSZ as follows:
</li></ul>
<table class="valuetable"><thead><tr><th>GPCCR_EL3.L0GPTSZ</th><th>l0gptsz</th></tr></thead><tbody><tr><td><span class="binarynumber">0b0000</span></td><td>30</td></tr><tr><td><span class="binarynumber">0b0100</span></td><td>34</td></tr><tr><td><span class="binarynumber">0b0110</span></td><td>36</td></tr><tr><td><span class="binarynumber">0b1001</span></td><td>39</td></tr></tbody></table>
<p>If x is greater than 11, then BADDR[x - 12:0] are <span class="arm-defined-word">RES0</span>.</p><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing GPTBR_EL3</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, GPTBR_EL3</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0010</td><td>0b0001</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    X[t, 64] = GPTBR_EL3;
                </p><h4 class="assembler">MSR GPTBR_EL3, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b110</td><td>0b0010</td><td>0b0001</td><td>0b100</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    GPTBR_EL3 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
