IBANK,CBANK,OBANK,INPINP,INPINN,CLKPIN,OUTPIN,OUTPINB,IOSTANDARD,DESIGN,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_HSTL_I_12,IBUFDS_IOSTANDARD_DIFF_HSTL_I_12,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_HSTL_I_18,IBUFDS_IOSTANDARD_DIFF_HSTL_I_18,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_HSTL_I_DCI_12,IBUFDS_IOSTANDARD_DIFF_HSTL_I_DCI_12,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_HSTL_I_DCI_18,IBUFDS_IOSTANDARD_DIFF_HSTL_I_DCI_18,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_HSTL_I_DCI,IBUFDS_IOSTANDARD_DIFF_HSTL_I_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_HSTL_I,IBUFDS_IOSTANDARD_DIFF_HSTL_I,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_HSUL_12_DCI,IBUFDS_IOSTANDARD_DIFF_HSUL_12_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_HSUL_12,IBUFDS_IOSTANDARD_DIFF_HSUL_12,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_POD10_DCI,IBUFDS_IOSTANDARD_DIFF_POD10_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_POD10,IBUFDS_IOSTANDARD_DIFF_POD10,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_POD12_DCI,IBUFDS_IOSTANDARD_DIFF_POD12_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_POD12,IBUFDS_IOSTANDARD_DIFF_POD12,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_SSTL12_DCI,IBUFDS_IOSTANDARD_DIFF_SSTL12_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_SSTL12,IBUFDS_IOSTANDARD_DIFF_SSTL12,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_SSTL135_DCI,IBUFDS_IOSTANDARD_DIFF_SSTL135_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_SSTL135,IBUFDS_IOSTANDARD_DIFF_SSTL135,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_SSTL15_DCI,IBUFDS_IOSTANDARD_DIFF_SSTL15_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_SSTL15,IBUFDS_IOSTANDARD_DIFF_SSTL15,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_SSTL18_I_DCI,IBUFDS_IOSTANDARD_DIFF_SSTL18_I_DCI,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,DIFF_SSTL18_I,IBUFDS_IOSTANDARD_DIFF_SSTL18_I,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,LVDS,IBUFDS_IOSTANDARD_LVDS,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,SUB_LVDS,IBUFDS_IOSTANDARD_SUB_LVDS,
64,65,65,IO_L1P_T0L_N0_DBC_64,IO_L1N_T0L_N1_DBC_64,IO_L13P_T2L_N0_GC_QBC_65,IO_L14P_T2L_N2_GC_65,IO_L14N_T2L_N3_GC_65,SLVS_400_18,IBUFDS_IOSTANDARD_SLVS_400_18,
