;buildInfoPackage: chisel3, version: 3.3-SNAPSHOT, scalaVersion: 2.12.10, sbtVersion: 1.3.2
circuit ProcessingElement : 
  module ProcessingElementControl : 
    input clock : Clock
    input reset : Reset
    output io : {ctrlPad : {doMACEn : UInt<1>, flip fromTopIO : {flip pSumEnqOrProduct : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<1>}, flip doLoadEn : UInt<1>, writeFinish : UInt<1>, calFinish : UInt<1>}}, ctrlTop : {flip pSumEnqOrProduct : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<1>}, flip doLoadEn : UInt<1>, writeFinish : UInt<1>, calFinish : UInt<1>}}
    
    io.ctrlTop.writeFinish <= io.ctrlPad.fromTopIO.writeFinish @[ProcessingElement.scala 40:26]
    io.ctrlTop.calFinish <= io.ctrlPad.fromTopIO.calFinish @[ProcessingElement.scala 41:24]
    reg stateMac : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[ProcessingElement.scala 49:31]
    node _T = eq(stateMac, UInt<2>("h02")) @[ProcessingElement.scala 50:53]
    node _T_1 = mux(_T, io.ctrlPad.fromTopIO.pSumEnqOrProduct.ready, UInt<1>("h00")) @[ProcessingElement.scala 50:43]
    io.ctrlTop.pSumEnqOrProduct.ready <= _T_1 @[ProcessingElement.scala 50:37]
    node _T_2 = eq(stateMac, UInt<2>("h02")) @[ProcessingElement.scala 51:63]
    node _T_3 = mux(_T_2, io.ctrlTop.pSumEnqOrProduct.valid, UInt<1>("h00")) @[ProcessingElement.scala 51:53]
    io.ctrlPad.fromTopIO.pSumEnqOrProduct.valid <= _T_3 @[ProcessingElement.scala 51:47]
    io.ctrlPad.fromTopIO.pSumEnqOrProduct.bits <= io.ctrlTop.pSumEnqOrProduct.bits @[ProcessingElement.scala 52:46]
    io.ctrlPad.fromTopIO.doLoadEn <= io.ctrlTop.doLoadEn @[ProcessingElement.scala 53:33]
    node _T_4 = eq(stateMac, UInt<2>("h02")) @[ProcessingElement.scala 54:34]
    io.ctrlPad.doMACEn <= _T_4 @[ProcessingElement.scala 54:22]
    node _T_5 = eq(UInt<2>("h00"), stateMac) @[Conditional.scala 37:30]
    when _T_5 : @[Conditional.scala 40:58]
      when io.ctrlTop.doLoadEn : @[ProcessingElement.scala 57:34]
        stateMac <= UInt<2>("h01") @[ProcessingElement.scala 58:18]
        skip @[ProcessingElement.scala 57:34]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_6 = eq(UInt<2>("h01"), stateMac) @[Conditional.scala 37:30]
      when _T_6 : @[Conditional.scala 39:67]
        when io.ctrlPad.fromTopIO.writeFinish : @[ProcessingElement.scala 62:47]
          stateMac <= UInt<2>("h02") @[ProcessingElement.scala 63:18]
          skip @[ProcessingElement.scala 62:47]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_7 = eq(UInt<2>("h02"), stateMac) @[Conditional.scala 37:30]
        when _T_7 : @[Conditional.scala 39:67]
          when io.ctrlPad.fromTopIO.calFinish : @[ProcessingElement.scala 67:45]
            stateMac <= UInt<2>("h00") @[ProcessingElement.scala 68:18]
            skip @[ProcessingElement.scala 67:45]
          skip @[Conditional.scala 39:67]
    
  module SPadAddrModule : 
    input clock : Clock
    input reset : Reset
    output io : {commonIO : {columnNum : UInt<4>, readOutData : UInt<4>, flip readEn : UInt<1>, flip writeEn : UInt<1>, writeIdx : UInt<4>, dataLenFinIO : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<4>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}, addrIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}, dataIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}}
    
    reg dataLenReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h09"))) @[SPadModule.scala 79:33]
    wire dataWire : UInt<4> @[SPadModule.scala 80:28]
    dataLenReg <= io.commonIO.dataLenFinIO.streamLen @[SPadModule.scala 81:14]
    reg padWriteIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPadModule.scala 82:39]
    reg padReadIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPadModule.scala 83:38]
    wire writeWrapWire : UInt<1> @[SPadModule.scala 85:33]
    wire readWrapWire : UInt<1> @[SPadModule.scala 86:32]
    wire readIndexInc : UInt<1> @[SPadModule.scala 87:32]
    node _T = sub(dataLenReg, UInt<1>("h01")) @[SPadModule.scala 88:53]
    node _T_1 = tail(_T, 1) @[SPadModule.scala 88:53]
    node _T_2 = eq(padWriteIndexReg, _T_1) @[SPadModule.scala 88:37]
    writeWrapWire <= _T_2 @[SPadModule.scala 88:17]
    node _T_3 = sub(dataLenReg, UInt<1>("h01")) @[SPadModule.scala 89:51]
    node _T_4 = tail(_T_3, 1) @[SPadModule.scala 89:51]
    node _T_5 = eq(padReadIndexReg, _T_4) @[SPadModule.scala 89:35]
    readWrapWire <= _T_5 @[SPadModule.scala 89:16]
    node _T_6 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, io.commonIO.writeEn) @[SPadModule.scala 91:31]
    when _T_6 : @[SPadModule.scala 91:55]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h01") @[SPadModule.scala 92:27]
      node _T_7 = add(padWriteIndexReg, UInt<1>("h01")) @[SPadModule.scala 93:42]
      node _T_8 = tail(_T_7, 1) @[SPadModule.scala 93:42]
      padWriteIndexReg <= _T_8 @[SPadModule.scala 93:22]
      when writeWrapWire : @[SPadModule.scala 94:26]
        padWriteIndexReg <= UInt<1>("h00") @[SPadModule.scala 95:24]
        skip @[SPadModule.scala 94:26]
      skip @[SPadModule.scala 91:55]
    else : @[SPadModule.scala 97:15]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h00") @[SPadModule.scala 98:27]
      skip @[SPadModule.scala 97:15]
    io.commonIO.writeIdx <= padWriteIndexReg @[SPadModule.scala 101:24]
    node _T_9 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, writeWrapWire) @[SPadModule.scala 102:62]
    io.commonIO.dataLenFinIO.writeFin <= _T_9 @[SPadModule.scala 102:37]
    io.commonIO.columnNum <= padReadIndexReg @[SPadModule.scala 103:25]
    wire _T_10 : UInt<4>[9] @[SPadModule.scala 14:44]
    _T_10[0] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_10[1] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_10[2] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_10[3] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_10[4] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_10[5] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_10[6] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_10[7] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    _T_10[8] <= UInt<4>("h00") @[SPadModule.scala 14:44]
    reg addrSPad : UInt<4>[9], clock with : (reset => (reset, _T_10)) @[SPadModule.scala 14:36]
    node _T_11 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, io.commonIO.writeEn) @[SPadModule.scala 16:31]
    when _T_11 : @[SPadModule.scala 16:55]
      addrSPad[padWriteIndexReg] <= io.commonIO.dataLenFinIO.writeInDataIO.bits.data @[SPadModule.scala 17:32]
      skip @[SPadModule.scala 16:55]
    when readIndexInc : @[SPadModule.scala 20:23]
      node _T_12 = add(padReadIndexReg, UInt<1>("h01")) @[SPadModule.scala 21:40]
      node _T_13 = tail(_T_12, 1) @[SPadModule.scala 21:40]
      padReadIndexReg <= _T_13 @[SPadModule.scala 21:21]
      when readWrapWire : @[SPadModule.scala 22:25]
        padReadIndexReg <= UInt<1>("h00") @[SPadModule.scala 23:23]
        skip @[SPadModule.scala 22:25]
      skip @[SPadModule.scala 20:23]
    dataWire <= addrSPad[padReadIndexReg] @[SPadModule.scala 27:12]
    io.commonIO.readOutData <= dataWire @[SPadModule.scala 28:27]
    readIndexInc <= io.addrIO.indexInc @[SPadModule.scala 29:16]
    
  module SPadDataModule : 
    input clock : Clock
    input reset : Reset
    output io : {commonIO : {columnNum : UInt<4>, readOutData : UInt<12>, flip readEn : UInt<1>, flip writeEn : UInt<1>, writeIdx : UInt<4>, dataLenFinIO : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}, addrIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}, dataIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}}
    
    reg dataLenReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h09"))) @[SPadModule.scala 79:33]
    wire dataWire : UInt<12> @[SPadModule.scala 80:28]
    dataLenReg <= io.commonIO.dataLenFinIO.streamLen @[SPadModule.scala 81:14]
    reg padWriteIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPadModule.scala 82:39]
    reg padReadIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPadModule.scala 83:38]
    wire writeWrapWire : UInt<1> @[SPadModule.scala 85:33]
    wire readWrapWire : UInt<1> @[SPadModule.scala 86:32]
    wire readIndexInc : UInt<1> @[SPadModule.scala 87:32]
    node _T = sub(dataLenReg, UInt<1>("h01")) @[SPadModule.scala 88:53]
    node _T_1 = tail(_T, 1) @[SPadModule.scala 88:53]
    node _T_2 = eq(padWriteIndexReg, _T_1) @[SPadModule.scala 88:37]
    writeWrapWire <= _T_2 @[SPadModule.scala 88:17]
    node _T_3 = sub(dataLenReg, UInt<1>("h01")) @[SPadModule.scala 89:51]
    node _T_4 = tail(_T_3, 1) @[SPadModule.scala 89:51]
    node _T_5 = eq(padReadIndexReg, _T_4) @[SPadModule.scala 89:35]
    readWrapWire <= _T_5 @[SPadModule.scala 89:16]
    node _T_6 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, io.commonIO.writeEn) @[SPadModule.scala 91:31]
    when _T_6 : @[SPadModule.scala 91:55]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h01") @[SPadModule.scala 92:27]
      node _T_7 = add(padWriteIndexReg, UInt<1>("h01")) @[SPadModule.scala 93:42]
      node _T_8 = tail(_T_7, 1) @[SPadModule.scala 93:42]
      padWriteIndexReg <= _T_8 @[SPadModule.scala 93:22]
      when writeWrapWire : @[SPadModule.scala 94:26]
        padWriteIndexReg <= UInt<1>("h00") @[SPadModule.scala 95:24]
        skip @[SPadModule.scala 94:26]
      skip @[SPadModule.scala 91:55]
    else : @[SPadModule.scala 97:15]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h00") @[SPadModule.scala 98:27]
      skip @[SPadModule.scala 97:15]
    io.commonIO.writeIdx <= padWriteIndexReg @[SPadModule.scala 101:24]
    node _T_9 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, writeWrapWire) @[SPadModule.scala 102:62]
    io.commonIO.dataLenFinIO.writeFin <= _T_9 @[SPadModule.scala 102:37]
    io.commonIO.columnNum <= padReadIndexReg @[SPadModule.scala 103:25]
    wire _T_10 : UInt<12>[16] @[SPadModule.scala 54:46]
    _T_10[0] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[1] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[2] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[3] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[4] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[5] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[6] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[7] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[8] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[9] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[10] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[11] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[12] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[13] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[14] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    _T_10[15] <= UInt<12>("h00") @[SPadModule.scala 54:46]
    reg _T_11 : UInt<12>[16], clock with : (reset => (reset, _T_10)) @[SPadModule.scala 54:38]
    node _T_12 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, io.commonIO.writeEn) @[SPadModule.scala 55:33]
    when _T_12 : @[SPadModule.scala 55:57]
      _T_11[padWriteIndexReg] <= io.commonIO.dataLenFinIO.writeInDataIO.bits.data @[SPadModule.scala 56:34]
      skip @[SPadModule.scala 55:57]
    when readIndexInc : @[SPadModule.scala 59:25]
      node _T_13 = add(padReadIndexReg, UInt<1>("h01")) @[SPadModule.scala 60:42]
      node _T_14 = tail(_T_13, 1) @[SPadModule.scala 60:42]
      padReadIndexReg <= _T_14 @[SPadModule.scala 60:23]
      when readWrapWire : @[SPadModule.scala 61:27]
        padReadIndexReg <= UInt<1>("h00") @[SPadModule.scala 62:25]
        skip @[SPadModule.scala 61:27]
      skip @[SPadModule.scala 59:25]
    dataWire <= _T_11[padReadIndexReg] @[SPadModule.scala 66:14]
    readIndexInc <= io.dataIO.indexInc @[SPadModule.scala 68:16]
    io.commonIO.readOutData <= dataWire @[SPadModule.scala 69:27]
    
  module WeightSPadAddrModule : 
    input clock : Clock
    input reset : Reset
    output io : {commonIO : {columnNum : UInt<4>, readOutData : UInt<7>, flip readEn : UInt<1>, flip writeEn : UInt<1>, writeIdx : UInt<4>, dataLenFinIO : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<7>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}, addrIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}, dataIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}}
    
    reg dataLenReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h09"))) @[SPadModule.scala 79:33]
    wire dataWire : UInt<7> @[SPadModule.scala 80:28]
    dataLenReg <= io.commonIO.dataLenFinIO.streamLen @[SPadModule.scala 81:14]
    reg padWriteIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPadModule.scala 82:39]
    reg padReadIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[SPadModule.scala 83:38]
    wire writeWrapWire : UInt<1> @[SPadModule.scala 85:33]
    wire readWrapWire : UInt<1> @[SPadModule.scala 86:32]
    wire readIndexInc : UInt<1> @[SPadModule.scala 87:32]
    node _T = sub(dataLenReg, UInt<1>("h01")) @[SPadModule.scala 88:53]
    node _T_1 = tail(_T, 1) @[SPadModule.scala 88:53]
    node _T_2 = eq(padWriteIndexReg, _T_1) @[SPadModule.scala 88:37]
    writeWrapWire <= _T_2 @[SPadModule.scala 88:17]
    node _T_3 = sub(dataLenReg, UInt<1>("h01")) @[SPadModule.scala 89:51]
    node _T_4 = tail(_T_3, 1) @[SPadModule.scala 89:51]
    node _T_5 = eq(padReadIndexReg, _T_4) @[SPadModule.scala 89:35]
    readWrapWire <= _T_5 @[SPadModule.scala 89:16]
    node _T_6 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, io.commonIO.writeEn) @[SPadModule.scala 91:31]
    when _T_6 : @[SPadModule.scala 91:55]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h01") @[SPadModule.scala 92:27]
      node _T_7 = add(padWriteIndexReg, UInt<1>("h01")) @[SPadModule.scala 93:42]
      node _T_8 = tail(_T_7, 1) @[SPadModule.scala 93:42]
      padWriteIndexReg <= _T_8 @[SPadModule.scala 93:22]
      when writeWrapWire : @[SPadModule.scala 94:26]
        padWriteIndexReg <= UInt<1>("h00") @[SPadModule.scala 95:24]
        skip @[SPadModule.scala 94:26]
      skip @[SPadModule.scala 91:55]
    else : @[SPadModule.scala 97:15]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h00") @[SPadModule.scala 98:27]
      skip @[SPadModule.scala 97:15]
    io.commonIO.writeIdx <= padWriteIndexReg @[SPadModule.scala 101:24]
    node _T_9 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, writeWrapWire) @[SPadModule.scala 102:62]
    io.commonIO.dataLenFinIO.writeFin <= _T_9 @[SPadModule.scala 102:37]
    io.commonIO.columnNum <= padReadIndexReg @[SPadModule.scala 103:25]
    wire _T_10 : UInt<7>[16] @[SPadModule.scala 14:44]
    _T_10[0] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[1] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[2] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[3] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[4] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[5] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[6] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[7] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[8] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[9] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[10] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[11] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[12] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[13] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[14] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    _T_10[15] <= UInt<7>("h00") @[SPadModule.scala 14:44]
    reg addrSPad : UInt<7>[16], clock with : (reset => (reset, _T_10)) @[SPadModule.scala 14:36]
    node _T_11 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, io.commonIO.writeEn) @[SPadModule.scala 16:31]
    when _T_11 : @[SPadModule.scala 16:55]
      addrSPad[padWriteIndexReg] <= io.commonIO.dataLenFinIO.writeInDataIO.bits.data @[SPadModule.scala 17:32]
      skip @[SPadModule.scala 16:55]
    when readIndexInc : @[SPadModule.scala 20:23]
      node _T_12 = add(padReadIndexReg, UInt<1>("h01")) @[SPadModule.scala 21:40]
      node _T_13 = tail(_T_12, 1) @[SPadModule.scala 21:40]
      padReadIndexReg <= _T_13 @[SPadModule.scala 21:21]
      when readWrapWire : @[SPadModule.scala 22:25]
        padReadIndexReg <= UInt<1>("h00") @[SPadModule.scala 23:23]
        skip @[SPadModule.scala 22:25]
      skip @[SPadModule.scala 20:23]
    dataWire <= addrSPad[padReadIndexReg] @[SPadModule.scala 27:12]
    io.commonIO.readOutData <= dataWire @[SPadModule.scala 28:27]
    readIndexInc <= io.addrIO.indexInc @[SPadModule.scala 29:16]
    when io.addrIO.readInIdxEn : @[SPadModule.scala 7:32]
      padReadIndexReg <= io.addrIO.readInIdx @[SPadModule.scala 8:21]
      skip @[SPadModule.scala 7:32]
    
  module SPadDataModule_1 : 
    input clock : Clock
    input reset : Reset
    output io : {commonIO : {columnNum : UInt<8>, readOutData : UInt<12>, flip readEn : UInt<1>, flip writeEn : UInt<1>, writeIdx : UInt<8>, dataLenFinIO : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<8>, writeFin : UInt<1>}}, addrIO : {flip readInIdx : UInt<8>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}, dataIO : {flip readInIdx : UInt<8>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}}
    
    reg dataLenReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h09"))) @[SPadModule.scala 79:33]
    wire dataWire : UInt<12> @[SPadModule.scala 80:28]
    dataLenReg <= io.commonIO.dataLenFinIO.streamLen @[SPadModule.scala 81:14]
    reg padWriteIndexReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[SPadModule.scala 82:39]
    reg padReadIndexReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[SPadModule.scala 83:38]
    wire writeWrapWire : UInt<1> @[SPadModule.scala 85:33]
    wire readWrapWire : UInt<1> @[SPadModule.scala 86:32]
    wire readIndexInc : UInt<1> @[SPadModule.scala 87:32]
    node _T = sub(dataLenReg, UInt<1>("h01")) @[SPadModule.scala 88:53]
    node _T_1 = tail(_T, 1) @[SPadModule.scala 88:53]
    node _T_2 = eq(padWriteIndexReg, _T_1) @[SPadModule.scala 88:37]
    writeWrapWire <= _T_2 @[SPadModule.scala 88:17]
    node _T_3 = sub(dataLenReg, UInt<1>("h01")) @[SPadModule.scala 89:51]
    node _T_4 = tail(_T_3, 1) @[SPadModule.scala 89:51]
    node _T_5 = eq(padReadIndexReg, _T_4) @[SPadModule.scala 89:35]
    readWrapWire <= _T_5 @[SPadModule.scala 89:16]
    node _T_6 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, io.commonIO.writeEn) @[SPadModule.scala 91:31]
    when _T_6 : @[SPadModule.scala 91:55]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h01") @[SPadModule.scala 92:27]
      node _T_7 = add(padWriteIndexReg, UInt<1>("h01")) @[SPadModule.scala 93:42]
      node _T_8 = tail(_T_7, 1) @[SPadModule.scala 93:42]
      padWriteIndexReg <= _T_8 @[SPadModule.scala 93:22]
      when writeWrapWire : @[SPadModule.scala 94:26]
        padWriteIndexReg <= UInt<1>("h00") @[SPadModule.scala 95:24]
        skip @[SPadModule.scala 94:26]
      skip @[SPadModule.scala 91:55]
    else : @[SPadModule.scala 97:15]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h00") @[SPadModule.scala 98:27]
      skip @[SPadModule.scala 97:15]
    io.commonIO.writeIdx <= padWriteIndexReg @[SPadModule.scala 101:24]
    node _T_9 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, writeWrapWire) @[SPadModule.scala 102:62]
    io.commonIO.dataLenFinIO.writeFin <= _T_9 @[SPadModule.scala 102:37]
    io.commonIO.columnNum <= padReadIndexReg @[SPadModule.scala 103:25]
    smem _T_10 : UInt<12>[192] @[SPadModule.scala 35:50]
    node _T_11 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, io.commonIO.writeEn) @[SPadModule.scala 37:33]
    when _T_11 : @[SPadModule.scala 37:57]
      write mport _T_12 = _T_10[padWriteIndexReg], clock
      _T_12 <= io.commonIO.dataLenFinIO.writeInDataIO.bits.data
      skip @[SPadModule.scala 37:57]
    when io.dataIO.readInIdxEn : @[SPadModule.scala 41:34]
      padReadIndexReg <= io.dataIO.readInIdx @[SPadModule.scala 42:23]
      skip @[SPadModule.scala 41:34]
    else : @[SPadModule.scala 43:18]
      when readIndexInc : @[SPadModule.scala 44:27]
        node _T_13 = add(padReadIndexReg, UInt<1>("h01")) @[SPadModule.scala 45:44]
        node _T_14 = tail(_T_13, 1) @[SPadModule.scala 45:44]
        padReadIndexReg <= _T_14 @[SPadModule.scala 45:25]
        when readWrapWire : @[SPadModule.scala 46:29]
          padReadIndexReg <= UInt<1>("h00") @[SPadModule.scala 47:27]
          skip @[SPadModule.scala 46:29]
        skip @[SPadModule.scala 44:27]
      skip @[SPadModule.scala 43:18]
    wire _T_15 : UInt @[SPadModule.scala 52:30]
    _T_15 is invalid @[SPadModule.scala 52:30]
    when io.commonIO.readEn : @[SPadModule.scala 52:30]
      _T_15 <= padReadIndexReg @[SPadModule.scala 52:30]
      node _T_16 = or(_T_15, UInt<8>("h00")) @[SPadModule.scala 52:30]
      node _T_17 = bits(_T_16, 7, 0) @[SPadModule.scala 52:30]
      read mport _T_18 = _T_10[_T_17], clock @[SPadModule.scala 52:30]
      skip @[SPadModule.scala 52:30]
    dataWire <= _T_18 @[SPadModule.scala 52:14]
    readIndexInc <= io.dataIO.indexInc @[SPadModule.scala 68:16]
    io.commonIO.readOutData <= dataWire @[SPadModule.scala 69:27]
    
  module ProcessingElementPad : 
    input clock : Clock
    input reset : Reset
    output io : {flip padCtrl : {doMACEn : UInt<1>, flip fromTopIO : {flip pSumEnqOrProduct : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<1>}, flip doLoadEn : UInt<1>, writeFinish : UInt<1>, calFinish : UInt<1>}}, dataStream : {flip ipsIO : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, opsIO : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, iactIOs : {dataIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}, addrIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<4>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}, weightIOs : {dataIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<8>, writeFin : UInt<1>}, addrIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<7>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}}, debugIO : {iactMatrixData : UInt<8>, iactMatrixRow : UInt<4>, iactMatrixColumn : UInt<4>, iactAddrInc : UInt<1>, iactDataInc : UInt<1>, iactAddrIdx : UInt<4>, weightAddrSPadReadOut : UInt<7>, weightMatrixData : UInt<8>, weightMatrixRow : UInt<4>, productResult : UInt<20>, pSumResult : UInt<20>, pSumLoad : UInt<20>, weightAddrInIdx : UInt<4>, sPadState : UInt<3>}}
    
    wire _T : UInt<20>[32] @[ProcessingElement.scala 122:46]
    _T[0] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[1] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[2] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[3] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[4] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[5] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[6] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[7] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[8] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[9] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[10] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[11] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[12] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[13] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[14] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[15] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[16] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[17] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[18] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[19] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[20] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[21] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[22] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[23] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[24] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[25] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[26] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[27] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[28] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[29] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[30] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    _T[31] <= UInt<20>("h00") @[ProcessingElement.scala 122:46]
    reg psDataSPad : UInt<20>[32], clock with : (reset => (reset, _T)) @[ProcessingElement.scala 122:38]
    inst SPadSeq_0 of SPadAddrModule @[ProcessingElement.scala 123:44]
    SPadSeq_0.clock <= clock
    SPadSeq_0.reset <= reset
    inst SPadSeq_1 of SPadDataModule @[ProcessingElement.scala 124:44]
    SPadSeq_1.clock <= clock
    SPadSeq_1.reset <= reset
    inst SPadSeq_2 of WeightSPadAddrModule @[ProcessingElement.scala 125:46]
    SPadSeq_2.clock <= clock
    SPadSeq_2.reset <= reset
    inst SPadSeq_3 of SPadDataModule_1 @[ProcessingElement.scala 126:46]
    SPadSeq_3.clock <= clock
    SPadSeq_3.reset <= reset
    wire iactAddrIndexWire : UInt<4> @[ProcessingElement.scala 128:37]
    wire iactAddrDataWire : UInt<4> @[ProcessingElement.scala 129:36]
    wire iactDataIndexWire : UInt<4> @[ProcessingElement.scala 130:37]
    reg iactAddrSPadReadEnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ProcessingElement.scala 131:44]
    reg iactDataSPadReadEnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ProcessingElement.scala 132:44]
    wire iactAddrSPadIdxIncWire : UInt<1> @[ProcessingElement.scala 133:42]
    wire iactDataSPadIdxIncWire : UInt<1> @[ProcessingElement.scala 134:42]
    reg iactMatrixColumnReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 135:42]
    reg iactZeroColumnNumber : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 136:43]
    reg iactDataSPadFirstReadReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[ProcessingElement.scala 137:47]
    wire iactMatrixRowWire : UInt<4> @[ProcessingElement.scala 138:37]
    wire iactMatrixDataWire : UInt<8> @[ProcessingElement.scala 139:38]
    wire weightAddrIndexWire : UInt<4> @[ProcessingElement.scala 141:39]
    wire weightAddrDataWire : UInt<7> @[ProcessingElement.scala 142:38]
    wire weightDataIndexWire : UInt<4> @[ProcessingElement.scala 143:39]
    reg weightAddrSPadReadEnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ProcessingElement.scala 144:46]
    reg weightDataSPadReadEnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ProcessingElement.scala 145:46]
    wire weightAddrSPadIdxIncWire : UInt<1> @[ProcessingElement.scala 146:44]
    wire weightDataSPadIdxIncWire : UInt<1> @[ProcessingElement.scala 147:44]
    wire weightMatrixDataReg : UInt<8> @[ProcessingElement.scala 148:39]
    reg weightDataSPadFirstRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[ProcessingElement.scala 150:46]
    wire weightDataIdxMuxWire : UInt<1> @[ProcessingElement.scala 151:40]
    wire weightAddrSPadReadIdxWire : UInt<4> @[ProcessingElement.scala 152:45]
    wire weightDataIdxEnWire : UInt<1> @[ProcessingElement.scala 153:39]
    wire weightAddrIdxEnWire : UInt<1> @[ProcessingElement.scala 154:39]
    wire weightMatrixReadFirstColumn : UInt<1> @[ProcessingElement.scala 155:47]
    reg productReg : UInt<20>, clock with : (reset => (reset, UInt<20>("h00"))) @[ProcessingElement.scala 157:33]
    reg pSumSPadLoadReg : UInt<20>, clock with : (reset => (reset, UInt<20>("h00"))) @[ProcessingElement.scala 158:38]
    wire pSumResultWire : UInt<20> @[ProcessingElement.scala 159:34]
    reg sPad : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[ProcessingElement.scala 170:27]
    wire padEqIA : UInt<1> @[ProcessingElement.scala 171:27]
    wire padEqID : UInt<1> @[ProcessingElement.scala 172:27]
    wire padEqWA : UInt<1> @[ProcessingElement.scala 173:27]
    wire padEqMpy : UInt<1> @[ProcessingElement.scala 174:28]
    wire padEqWB : UInt<1> @[ProcessingElement.scala 175:27]
    node _T_1 = eq(sPad, UInt<3>("h01")) @[ProcessingElement.scala 176:19]
    padEqIA <= _T_1 @[ProcessingElement.scala 176:11]
    node _T_2 = eq(sPad, UInt<3>("h06")) @[ProcessingElement.scala 177:20]
    padEqMpy <= _T_2 @[ProcessingElement.scala 177:12]
    node _T_3 = eq(sPad, UInt<3>("h07")) @[ProcessingElement.scala 178:19]
    padEqWB <= _T_3 @[ProcessingElement.scala 178:11]
    node _T_4 = eq(sPad, UInt<3>("h03")) @[ProcessingElement.scala 179:19]
    padEqWA <= _T_4 @[ProcessingElement.scala 179:11]
    node _T_5 = eq(sPad, UInt<3>("h02")) @[ProcessingElement.scala 180:19]
    padEqID <= _T_5 @[ProcessingElement.scala 180:11]
    node _T_6 = eq(iactMatrixRowWire, UInt<1>("h00")) @[ProcessingElement.scala 181:52]
    weightMatrixReadFirstColumn <= _T_6 @[ProcessingElement.scala 181:31]
    wire weightMatrixRowReg : UInt<4> @[ProcessingElement.scala 182:38]
    SPadSeq_0.io.commonIO.writeEn <= io.padCtrl.fromTopIO.doLoadEn @[ProcessingElement.scala 185:37]
    SPadSeq_1.io.commonIO.writeEn <= io.padCtrl.fromTopIO.doLoadEn @[ProcessingElement.scala 185:37]
    SPadSeq_2.io.commonIO.writeEn <= io.padCtrl.fromTopIO.doLoadEn @[ProcessingElement.scala 185:37]
    SPadSeq_3.io.commonIO.writeEn <= io.padCtrl.fromTopIO.doLoadEn @[ProcessingElement.scala 185:37]
    io.dataStream.iactIOs.addrIOs.writeFin <= SPadSeq_0.io.commonIO.dataLenFinIO.writeFin @[ProcessingElement.scala 187:41]
    SPadSeq_0.io.commonIO.dataLenFinIO.streamLen <= io.dataStream.iactIOs.addrIOs.streamLen @[ProcessingElement.scala 187:41]
    SPadSeq_0.io.commonIO.dataLenFinIO.writeInDataIO.bits.data <= io.dataStream.iactIOs.addrIOs.writeInDataIO.bits.data @[ProcessingElement.scala 187:41]
    SPadSeq_0.io.commonIO.dataLenFinIO.writeInDataIO.valid <= io.dataStream.iactIOs.addrIOs.writeInDataIO.valid @[ProcessingElement.scala 187:41]
    io.dataStream.iactIOs.addrIOs.writeInDataIO.ready <= SPadSeq_0.io.commonIO.dataLenFinIO.writeInDataIO.ready @[ProcessingElement.scala 187:41]
    iactAddrIndexWire <= SPadSeq_0.io.commonIO.columnNum @[ProcessingElement.scala 188:21]
    iactAddrDataWire <= SPadSeq_0.io.commonIO.readOutData @[ProcessingElement.scala 189:20]
    SPadSeq_0.io.commonIO.readEn <= iactAddrSPadReadEnReg @[ProcessingElement.scala 190:35]
    SPadSeq_0.io.addrIO.indexInc <= iactAddrSPadIdxIncWire @[ProcessingElement.scala 191:35]
    SPadSeq_0.io.addrIO.readInIdx is invalid @[ProcessingElement.scala 192:36]
    SPadSeq_0.io.addrIO.readInIdxEn is invalid @[ProcessingElement.scala 193:38]
    SPadSeq_0.io.dataIO.readInIdxEn is invalid @[ProcessingElement.scala 194:26]
    SPadSeq_0.io.dataIO.indexInc is invalid @[ProcessingElement.scala 194:26]
    SPadSeq_0.io.dataIO.readInIdx is invalid @[ProcessingElement.scala 194:26]
    io.dataStream.iactIOs.dataIOs.writeFin <= SPadSeq_1.io.commonIO.dataLenFinIO.writeFin @[ProcessingElement.scala 196:41]
    SPadSeq_1.io.commonIO.dataLenFinIO.streamLen <= io.dataStream.iactIOs.dataIOs.streamLen @[ProcessingElement.scala 196:41]
    SPadSeq_1.io.commonIO.dataLenFinIO.writeInDataIO.bits.data <= io.dataStream.iactIOs.dataIOs.writeInDataIO.bits.data @[ProcessingElement.scala 196:41]
    SPadSeq_1.io.commonIO.dataLenFinIO.writeInDataIO.valid <= io.dataStream.iactIOs.dataIOs.writeInDataIO.valid @[ProcessingElement.scala 196:41]
    io.dataStream.iactIOs.dataIOs.writeInDataIO.ready <= SPadSeq_1.io.commonIO.dataLenFinIO.writeInDataIO.ready @[ProcessingElement.scala 196:41]
    iactDataIndexWire <= SPadSeq_1.io.commonIO.columnNum @[ProcessingElement.scala 197:21]
    node iactDataCountVec_0 = bits(SPadSeq_1.io.commonIO.readOutData, 0, 0) @[ProcessingElement.scala 198:74]
    node iactDataCountVec_1 = bits(SPadSeq_1.io.commonIO.readOutData, 1, 1) @[ProcessingElement.scala 198:74]
    node iactDataCountVec_2 = bits(SPadSeq_1.io.commonIO.readOutData, 2, 2) @[ProcessingElement.scala 198:74]
    node iactDataCountVec_3 = bits(SPadSeq_1.io.commonIO.readOutData, 3, 3) @[ProcessingElement.scala 198:74]
    node iactDataCountVec_4 = bits(SPadSeq_1.io.commonIO.readOutData, 4, 4) @[ProcessingElement.scala 198:74]
    node iactDataCountVec_5 = bits(SPadSeq_1.io.commonIO.readOutData, 5, 5) @[ProcessingElement.scala 198:74]
    node iactDataCountVec_6 = bits(SPadSeq_1.io.commonIO.readOutData, 6, 6) @[ProcessingElement.scala 198:74]
    node iactDataCountVec_7 = bits(SPadSeq_1.io.commonIO.readOutData, 7, 7) @[ProcessingElement.scala 198:74]
    node iactDataCountVec_8 = bits(SPadSeq_1.io.commonIO.readOutData, 8, 8) @[ProcessingElement.scala 198:74]
    node iactDataCountVec_9 = bits(SPadSeq_1.io.commonIO.readOutData, 9, 9) @[ProcessingElement.scala 198:74]
    node iactDataCountVec_10 = bits(SPadSeq_1.io.commonIO.readOutData, 10, 10) @[ProcessingElement.scala 198:74]
    node iactDataCountVec_11 = bits(SPadSeq_1.io.commonIO.readOutData, 11, 11) @[ProcessingElement.scala 198:74]
    node _T_7 = cat(iactDataCountVec_5, iactDataCountVec_4) @[Cat.scala 29:58]
    node _T_8 = cat(iactDataCountVec_7, iactDataCountVec_6) @[Cat.scala 29:58]
    node _T_9 = cat(_T_8, _T_7) @[Cat.scala 29:58]
    node _T_10 = cat(iactDataCountVec_9, iactDataCountVec_8) @[Cat.scala 29:58]
    node _T_11 = cat(iactDataCountVec_11, iactDataCountVec_10) @[Cat.scala 29:58]
    node _T_12 = cat(_T_11, _T_10) @[Cat.scala 29:58]
    node _T_13 = cat(_T_12, _T_9) @[Cat.scala 29:58]
    iactMatrixDataWire <= _T_13 @[ProcessingElement.scala 199:22]
    node _T_14 = cat(iactDataCountVec_1, iactDataCountVec_0) @[Cat.scala 29:58]
    node _T_15 = cat(iactDataCountVec_3, iactDataCountVec_2) @[Cat.scala 29:58]
    node _T_16 = cat(_T_15, _T_14) @[Cat.scala 29:58]
    iactMatrixRowWire <= _T_16 @[ProcessingElement.scala 200:21]
    SPadSeq_1.io.commonIO.readEn <= iactDataSPadReadEnReg @[ProcessingElement.scala 201:35]
    SPadSeq_1.io.dataIO.indexInc <= iactDataSPadIdxIncWire @[ProcessingElement.scala 202:35]
    SPadSeq_1.io.dataIO.readInIdx <= iactAddrDataWire @[ProcessingElement.scala 203:36]
    SPadSeq_1.io.dataIO.readInIdxEn is invalid @[ProcessingElement.scala 204:38]
    SPadSeq_1.io.addrIO.readInIdxEn is invalid @[ProcessingElement.scala 205:26]
    SPadSeq_1.io.addrIO.indexInc is invalid @[ProcessingElement.scala 205:26]
    SPadSeq_1.io.addrIO.readInIdx is invalid @[ProcessingElement.scala 205:26]
    io.dataStream.weightIOs.addrIOs.writeFin <= SPadSeq_2.io.commonIO.dataLenFinIO.writeFin @[ProcessingElement.scala 207:43]
    SPadSeq_2.io.commonIO.dataLenFinIO.streamLen <= io.dataStream.weightIOs.addrIOs.streamLen @[ProcessingElement.scala 207:43]
    SPadSeq_2.io.commonIO.dataLenFinIO.writeInDataIO.bits.data <= io.dataStream.weightIOs.addrIOs.writeInDataIO.bits.data @[ProcessingElement.scala 207:43]
    SPadSeq_2.io.commonIO.dataLenFinIO.writeInDataIO.valid <= io.dataStream.weightIOs.addrIOs.writeInDataIO.valid @[ProcessingElement.scala 207:43]
    io.dataStream.weightIOs.addrIOs.writeInDataIO.ready <= SPadSeq_2.io.commonIO.dataLenFinIO.writeInDataIO.ready @[ProcessingElement.scala 207:43]
    weightAddrIndexWire <= SPadSeq_2.io.commonIO.columnNum @[ProcessingElement.scala 208:23]
    weightAddrDataWire <= SPadSeq_2.io.commonIO.readOutData @[ProcessingElement.scala 209:22]
    SPadSeq_2.io.commonIO.readEn <= weightAddrSPadReadEnReg @[ProcessingElement.scala 210:37]
    SPadSeq_2.io.addrIO.readInIdx <= weightAddrSPadReadIdxWire @[ProcessingElement.scala 211:38]
    SPadSeq_2.io.addrIO.indexInc <= weightAddrSPadIdxIncWire @[ProcessingElement.scala 214:37]
    SPadSeq_2.io.addrIO.readInIdxEn <= weightAddrIdxEnWire @[ProcessingElement.scala 215:40]
    SPadSeq_2.io.dataIO.readInIdxEn is invalid @[ProcessingElement.scala 216:28]
    SPadSeq_2.io.dataIO.indexInc is invalid @[ProcessingElement.scala 216:28]
    SPadSeq_2.io.dataIO.readInIdx is invalid @[ProcessingElement.scala 216:28]
    io.dataStream.weightIOs.dataIOs.writeFin <= SPadSeq_3.io.commonIO.dataLenFinIO.writeFin @[ProcessingElement.scala 218:43]
    SPadSeq_3.io.commonIO.dataLenFinIO.streamLen <= io.dataStream.weightIOs.dataIOs.streamLen @[ProcessingElement.scala 218:43]
    SPadSeq_3.io.commonIO.dataLenFinIO.writeInDataIO.bits.data <= io.dataStream.weightIOs.dataIOs.writeInDataIO.bits.data @[ProcessingElement.scala 218:43]
    SPadSeq_3.io.commonIO.dataLenFinIO.writeInDataIO.valid <= io.dataStream.weightIOs.dataIOs.writeInDataIO.valid @[ProcessingElement.scala 218:43]
    io.dataStream.weightIOs.dataIOs.writeInDataIO.ready <= SPadSeq_3.io.commonIO.dataLenFinIO.writeInDataIO.ready @[ProcessingElement.scala 218:43]
    weightDataIndexWire <= SPadSeq_3.io.commonIO.columnNum @[ProcessingElement.scala 219:23]
    node weightDataCountVec_0 = bits(SPadSeq_3.io.commonIO.readOutData, 0, 0) @[ProcessingElement.scala 220:78]
    node weightDataCountVec_1 = bits(SPadSeq_3.io.commonIO.readOutData, 1, 1) @[ProcessingElement.scala 220:78]
    node weightDataCountVec_2 = bits(SPadSeq_3.io.commonIO.readOutData, 2, 2) @[ProcessingElement.scala 220:78]
    node weightDataCountVec_3 = bits(SPadSeq_3.io.commonIO.readOutData, 3, 3) @[ProcessingElement.scala 220:78]
    node weightDataCountVec_4 = bits(SPadSeq_3.io.commonIO.readOutData, 4, 4) @[ProcessingElement.scala 220:78]
    node weightDataCountVec_5 = bits(SPadSeq_3.io.commonIO.readOutData, 5, 5) @[ProcessingElement.scala 220:78]
    node weightDataCountVec_6 = bits(SPadSeq_3.io.commonIO.readOutData, 6, 6) @[ProcessingElement.scala 220:78]
    node weightDataCountVec_7 = bits(SPadSeq_3.io.commonIO.readOutData, 7, 7) @[ProcessingElement.scala 220:78]
    node weightDataCountVec_8 = bits(SPadSeq_3.io.commonIO.readOutData, 8, 8) @[ProcessingElement.scala 220:78]
    node weightDataCountVec_9 = bits(SPadSeq_3.io.commonIO.readOutData, 9, 9) @[ProcessingElement.scala 220:78]
    node weightDataCountVec_10 = bits(SPadSeq_3.io.commonIO.readOutData, 10, 10) @[ProcessingElement.scala 220:78]
    node weightDataCountVec_11 = bits(SPadSeq_3.io.commonIO.readOutData, 11, 11) @[ProcessingElement.scala 220:78]
    node _T_17 = cat(weightDataCountVec_5, weightDataCountVec_4) @[Cat.scala 29:58]
    node _T_18 = cat(weightDataCountVec_7, weightDataCountVec_6) @[Cat.scala 29:58]
    node _T_19 = cat(_T_18, _T_17) @[Cat.scala 29:58]
    node _T_20 = cat(weightDataCountVec_9, weightDataCountVec_8) @[Cat.scala 29:58]
    node _T_21 = cat(weightDataCountVec_11, weightDataCountVec_10) @[Cat.scala 29:58]
    node _T_22 = cat(_T_21, _T_20) @[Cat.scala 29:58]
    node _T_23 = cat(_T_22, _T_19) @[Cat.scala 29:58]
    weightMatrixDataReg <= _T_23 @[ProcessingElement.scala 221:23]
    node _T_24 = cat(weightDataCountVec_1, weightDataCountVec_0) @[Cat.scala 29:58]
    node _T_25 = cat(weightDataCountVec_3, weightDataCountVec_2) @[Cat.scala 29:58]
    node _T_26 = cat(_T_25, _T_24) @[Cat.scala 29:58]
    weightMatrixRowReg <= _T_26 @[ProcessingElement.scala 222:22]
    SPadSeq_3.io.commonIO.readEn <= iactDataSPadReadEnReg @[ProcessingElement.scala 223:37]
    node _T_27 = mux(weightMatrixReadFirstColumn, UInt<1>("h00"), weightAddrDataWire) @[ProcessingElement.scala 224:44]
    SPadSeq_3.io.dataIO.readInIdx <= _T_27 @[ProcessingElement.scala 224:38]
    SPadSeq_3.io.dataIO.indexInc <= weightDataSPadIdxIncWire @[ProcessingElement.scala 225:37]
    SPadSeq_3.io.dataIO.readInIdxEn <= weightDataIdxEnWire @[ProcessingElement.scala 226:40]
    SPadSeq_3.io.addrIO.readInIdxEn is invalid @[ProcessingElement.scala 227:28]
    SPadSeq_3.io.addrIO.indexInc is invalid @[ProcessingElement.scala 227:28]
    SPadSeq_3.io.addrIO.readInIdx is invalid @[ProcessingElement.scala 227:28]
    node _T_28 = and(padEqMpy, io.padCtrl.fromTopIO.pSumEnqOrProduct.bits) @[ProcessingElement.scala 229:41]
    io.dataStream.ipsIO.ready <= _T_28 @[ProcessingElement.scala 229:29]
    reg value : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[Counter.scala 29:33]
    node _T_29 = and(io.padCtrl.fromTopIO.doLoadEn, io.dataStream.opsIO.ready) @[ProcessingElement.scala 231:39]
    when _T_29 : @[ProcessingElement.scala 231:69]
      io.dataStream.opsIO.bits <= psDataSPad[value] @[ProcessingElement.scala 232:30]
      io.dataStream.opsIO.valid <= UInt<1>("h01") @[ProcessingElement.scala 233:31]
      node _T_30 = eq(value, UInt<5>("h018")) @[Counter.scala 37:24]
      node _T_31 = add(value, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_32 = tail(_T_31, 1) @[Counter.scala 38:22]
      value <= _T_32 @[Counter.scala 38:13]
      when _T_30 : @[Counter.scala 40:21]
        value <= UInt<1>("h00") @[Counter.scala 40:29]
        skip @[Counter.scala 40:21]
      skip @[ProcessingElement.scala 231:69]
    else : @[ProcessingElement.scala 235:16]
      io.dataStream.opsIO.valid <= UInt<1>("h00") @[ProcessingElement.scala 236:31]
      io.dataStream.opsIO.bits is invalid @[ProcessingElement.scala 237:30]
      skip @[ProcessingElement.scala 235:16]
    io.padCtrl.fromTopIO.pSumEnqOrProduct.ready <= padEqMpy @[ProcessingElement.scala 240:47]
    wire SPadWriteFinReg : UInt<1>[4] @[ProcessingElement.scala 241:43]
    SPadWriteFinReg[0] <= UInt<1>("h00") @[ProcessingElement.scala 241:43]
    SPadWriteFinReg[1] <= UInt<1>("h00") @[ProcessingElement.scala 241:43]
    SPadWriteFinReg[2] <= UInt<1>("h00") @[ProcessingElement.scala 241:43]
    SPadWriteFinReg[3] <= UInt<1>("h00") @[ProcessingElement.scala 241:43]
    when SPadSeq_0.io.commonIO.dataLenFinIO.writeFin : @[ProcessingElement.scala 243:57]
      SPadWriteFinReg[0] <= UInt<1>("h01") @[ProcessingElement.scala 244:26]
      skip @[ProcessingElement.scala 243:57]
    when io.padCtrl.doMACEn : @[ProcessingElement.scala 246:31]
      SPadWriteFinReg[0] <= UInt<1>("h00") @[ProcessingElement.scala 247:26]
      skip @[ProcessingElement.scala 246:31]
    when SPadSeq_1.io.commonIO.dataLenFinIO.writeFin : @[ProcessingElement.scala 243:57]
      SPadWriteFinReg[1] <= UInt<1>("h01") @[ProcessingElement.scala 244:26]
      skip @[ProcessingElement.scala 243:57]
    when io.padCtrl.doMACEn : @[ProcessingElement.scala 246:31]
      SPadWriteFinReg[1] <= UInt<1>("h00") @[ProcessingElement.scala 247:26]
      skip @[ProcessingElement.scala 246:31]
    when SPadSeq_2.io.commonIO.dataLenFinIO.writeFin : @[ProcessingElement.scala 243:57]
      SPadWriteFinReg[2] <= UInt<1>("h01") @[ProcessingElement.scala 244:26]
      skip @[ProcessingElement.scala 243:57]
    when io.padCtrl.doMACEn : @[ProcessingElement.scala 246:31]
      SPadWriteFinReg[2] <= UInt<1>("h00") @[ProcessingElement.scala 247:26]
      skip @[ProcessingElement.scala 246:31]
    when SPadSeq_3.io.commonIO.dataLenFinIO.writeFin : @[ProcessingElement.scala 243:57]
      SPadWriteFinReg[3] <= UInt<1>("h01") @[ProcessingElement.scala 244:26]
      skip @[ProcessingElement.scala 243:57]
    when io.padCtrl.doMACEn : @[ProcessingElement.scala 246:31]
      SPadWriteFinReg[3] <= UInt<1>("h00") @[ProcessingElement.scala 247:26]
      skip @[ProcessingElement.scala 246:31]
    node _T_33 = and(SPadWriteFinReg[0], SPadWriteFinReg[1]) @[ProcessingElement.scala 250:64]
    node _T_34 = and(_T_33, SPadWriteFinReg[2]) @[ProcessingElement.scala 250:64]
    node _T_35 = and(_T_34, SPadWriteFinReg[3]) @[ProcessingElement.scala 250:64]
    io.padCtrl.fromTopIO.writeFinish <= _T_35 @[ProcessingElement.scala 250:36]
    node _T_36 = add(pSumSPadLoadReg, productReg) @[ProcessingElement.scala 251:50]
    node _T_37 = tail(_T_36, 1) @[ProcessingElement.scala 251:50]
    node _T_38 = mux(padEqWB, _T_37, UInt<1>("h00")) @[ProcessingElement.scala 251:24]
    pSumResultWire <= _T_38 @[ProcessingElement.scala 251:18]
    reg pSumResultIdxReg : UInt<20>, clock with : (reset => (reset, UInt<20>("h00"))) @[ProcessingElement.scala 257:39]
    wire mightIactZeroColumnWire : UInt<1> @[ProcessingElement.scala 259:43]
    reg iactSPadZeroColumnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ProcessingElement.scala 260:44]
    wire mightIactIdxIncWire : UInt<1> @[ProcessingElement.scala 261:39]
    wire mightWeightZeroColumnWire : UInt<1> @[ProcessingElement.scala 262:45]
    wire mightWeightIdxIncWire : UInt<1> @[ProcessingElement.scala 263:41]
    wire mightIactReadFinish : UInt<1> @[ProcessingElement.scala 264:39]
    wire mightWeightReadFinish : UInt<1> @[ProcessingElement.scala 265:41]
    wire psDataSpadIdxWire : UInt<5> @[ProcessingElement.scala 266:37]
    node _T_39 = eq(iactAddrDataWire, UInt<4>("h0f")) @[ProcessingElement.scala 267:47]
    mightIactZeroColumnWire <= _T_39 @[ProcessingElement.scala 267:27]
    node _T_40 = eq(weightAddrDataWire, UInt<7>("h07f")) @[ProcessingElement.scala 268:51]
    mightWeightZeroColumnWire <= _T_40 @[ProcessingElement.scala 268:29]
    node _T_41 = add(iactDataIndexWire, UInt<1>("h01")) @[ProcessingElement.scala 269:66]
    node _T_42 = tail(_T_41, 1) @[ProcessingElement.scala 269:66]
    node _T_43 = eq(iactAddrDataWire, _T_42) @[ProcessingElement.scala 269:43]
    mightIactIdxIncWire <= _T_43 @[ProcessingElement.scala 269:23]
    node _T_44 = add(weightDataIndexWire, UInt<1>("h01")) @[ProcessingElement.scala 270:72]
    node _T_45 = tail(_T_44, 1) @[ProcessingElement.scala 270:72]
    node _T_46 = eq(weightAddrDataWire, _T_45) @[ProcessingElement.scala 270:47]
    mightWeightIdxIncWire <= _T_46 @[ProcessingElement.scala 270:25]
    node _T_47 = add(iactDataIndexWire, UInt<1>("h01")) @[ProcessingElement.scala 271:45]
    node _T_48 = tail(_T_47, 1) @[ProcessingElement.scala 271:45]
    node _T_49 = eq(_T_48, io.dataStream.iactIOs.dataIOs.streamLen) @[ProcessingElement.scala 271:52]
    mightIactReadFinish <= _T_49 @[ProcessingElement.scala 271:23]
    node _T_50 = add(weightDataIndexWire, UInt<1>("h01")) @[ProcessingElement.scala 272:49]
    node _T_51 = tail(_T_50, 1) @[ProcessingElement.scala 272:49]
    node _T_52 = eq(_T_51, io.dataStream.weightIOs.dataIOs.streamLen) @[ProcessingElement.scala 272:56]
    mightWeightReadFinish <= _T_52 @[ProcessingElement.scala 272:25]
    node _T_53 = and(padEqIA, mightIactZeroColumnWire) @[ProcessingElement.scala 273:38]
    node _T_54 = and(padEqWA, mightWeightZeroColumnWire) @[ProcessingElement.scala 273:80]
    node _T_55 = and(padEqWB, mightWeightIdxIncWire) @[ProcessingElement.scala 273:122]
    node _T_56 = or(_T_54, _T_55) @[ProcessingElement.scala 273:110]
    node _T_57 = and(_T_56, mightIactIdxIncWire) @[ProcessingElement.scala 273:149]
    node _T_58 = or(_T_53, _T_57) @[ProcessingElement.scala 273:66]
    iactAddrSPadIdxIncWire <= _T_58 @[ProcessingElement.scala 273:26]
    node _T_59 = eq(sPad, UInt<3>("h04")) @[ProcessingElement.scala 274:49]
    node _T_60 = or(padEqMpy, _T_59) @[ProcessingElement.scala 274:41]
    node _T_61 = and(_T_60, mightWeightZeroColumnWire) @[ProcessingElement.scala 274:69]
    weightAddrSPadIdxIncWire <= _T_61 @[ProcessingElement.scala 274:28]
    node _T_62 = eq(mightIactZeroColumnWire, UInt<1>("h00")) @[ProcessingElement.scala 275:41]
    node _T_63 = and(padEqIA, _T_62) @[ProcessingElement.scala 275:38]
    node _T_64 = eq(iactDataSPadFirstReadReg, UInt<1>("h00")) @[ProcessingElement.scala 275:69]
    node _T_65 = and(_T_63, _T_64) @[ProcessingElement.scala 275:66]
    node _T_66 = and(padEqWA, mightWeightZeroColumnWire) @[ProcessingElement.scala 275:110]
    node _T_67 = and(padEqWB, mightWeightIdxIncWire) @[ProcessingElement.scala 275:152]
    node _T_68 = or(_T_66, _T_67) @[ProcessingElement.scala 275:140]
    node _T_69 = eq(mightIactIdxIncWire, UInt<1>("h00")) @[ProcessingElement.scala 275:182]
    node _T_70 = and(_T_68, _T_69) @[ProcessingElement.scala 275:179]
    node _T_71 = or(_T_65, _T_70) @[ProcessingElement.scala 275:96]
    iactDataSPadIdxIncWire <= _T_71 @[ProcessingElement.scala 275:26]
    node _T_72 = eq(mightWeightZeroColumnWire, UInt<1>("h00")) @[ProcessingElement.scala 276:43]
    node _T_73 = and(padEqWA, _T_72) @[ProcessingElement.scala 276:40]
    node _T_74 = eq(weightDataSPadFirstRead, UInt<1>("h00")) @[ProcessingElement.scala 276:73]
    node _T_75 = and(_T_73, _T_74) @[ProcessingElement.scala 276:70]
    node _T_76 = eq(mightWeightIdxIncWire, UInt<1>("h00")) @[ProcessingElement.scala 276:114]
    node _T_77 = and(padEqWB, _T_76) @[ProcessingElement.scala 276:111]
    node _T_78 = or(_T_75, _T_77) @[ProcessingElement.scala 276:99]
    weightDataSPadIdxIncWire <= _T_78 @[ProcessingElement.scala 276:28]
    node _T_79 = or(padEqID, padEqWA) @[ProcessingElement.scala 277:35]
    node _T_80 = and(_T_79, weightDataSPadFirstRead) @[ProcessingElement.scala 277:47]
    weightAddrIdxEnWire <= _T_80 @[ProcessingElement.scala 277:23]
    node _T_81 = and(padEqID, weightDataSPadFirstRead) @[ProcessingElement.scala 278:35]
    node _T_82 = eq(weightMatrixReadFirstColumn, UInt<1>("h00")) @[ProcessingElement.scala 278:65]
    node _T_83 = and(_T_81, _T_82) @[ProcessingElement.scala 278:62]
    weightDataIdxMuxWire <= _T_83 @[ProcessingElement.scala 278:24]
    node _T_84 = sub(iactMatrixRowWire, UInt<1>("h01")) @[ProcessingElement.scala 279:76]
    node _T_85 = tail(_T_84, 1) @[ProcessingElement.scala 279:76]
    node _T_86 = mux(weightDataIdxMuxWire, _T_85, iactMatrixRowWire) @[ProcessingElement.scala 279:35]
    weightAddrSPadReadIdxWire <= _T_86 @[ProcessingElement.scala 279:29]
    node _T_87 = and(padEqWA, weightDataSPadFirstRead) @[ProcessingElement.scala 280:34]
    node _T_88 = eq(mightWeightZeroColumnWire, UInt<1>("h00")) @[ProcessingElement.scala 280:64]
    node _T_89 = and(_T_87, _T_88) @[ProcessingElement.scala 280:61]
    weightDataIdxEnWire <= _T_89 @[ProcessingElement.scala 280:23]
    node _T_90 = and(padEqWB, mightIactReadFinish) @[ProcessingElement.scala 281:45]
    node _T_91 = and(_T_90, mightWeightReadFinish) @[ProcessingElement.scala 281:68]
    io.padCtrl.fromTopIO.calFinish <= _T_91 @[ProcessingElement.scala 281:34]
    node _T_92 = mul(iactMatrixColumnReg, UInt<3>("h04")) @[ProcessingElement.scala 282:64]
    node _T_93 = add(weightMatrixRowReg, _T_92) @[ProcessingElement.scala 282:43]
    node _T_94 = tail(_T_93, 1) @[ProcessingElement.scala 282:43]
    psDataSpadIdxWire <= _T_94 @[ProcessingElement.scala 282:21]
    node _T_95 = eq(UInt<3>("h00"), sPad) @[Conditional.scala 37:30]
    when _T_95 : @[Conditional.scala 40:58]
      when io.padCtrl.doMACEn : @[ProcessingElement.scala 285:32]
        sPad <= UInt<3>("h01") @[ProcessingElement.scala 87:10]
        iactAddrSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 88:27]
        iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 89:27]
        weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 90:29]
        weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 91:29]
        weightDataSPadFirstRead <= UInt<1>("h01") @[ProcessingElement.scala 92:29]
        iactDataSPadFirstReadReg <= UInt<1>("h01") @[ProcessingElement.scala 287:34]
        skip @[ProcessingElement.scala 285:32]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_96 = eq(UInt<3>("h01"), sPad) @[Conditional.scala 37:30]
      when _T_96 : @[Conditional.scala 39:67]
        when mightIactZeroColumnWire : @[ProcessingElement.scala 291:38]
          sPad <= UInt<3>("h01") @[ProcessingElement.scala 87:10]
          iactAddrSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 88:27]
          iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 89:27]
          weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 90:29]
          weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 91:29]
          weightDataSPadFirstRead <= UInt<1>("h01") @[ProcessingElement.scala 92:29]
          iactSPadZeroColumnReg <= UInt<1>("h01") @[ProcessingElement.scala 293:31]
          node _T_97 = add(iactZeroColumnNumber, UInt<1>("h01")) @[ProcessingElement.scala 294:54]
          node _T_98 = tail(_T_97, 1) @[ProcessingElement.scala 294:54]
          iactZeroColumnNumber <= _T_98 @[ProcessingElement.scala 294:30]
          skip @[ProcessingElement.scala 291:38]
        else : @[ProcessingElement.scala 295:20]
          sPad <= UInt<3>("h02") @[ProcessingElement.scala 95:10]
          iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 96:27]
          iactDataSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 97:27]
          weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 98:29]
          weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 99:29]
          weightDataSPadFirstRead <= UInt<1>("h01") @[ProcessingElement.scala 100:29]
          skip @[ProcessingElement.scala 295:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_99 = eq(UInt<3>("h02"), sPad) @[Conditional.scala 37:30]
        when _T_99 : @[Conditional.scala 39:67]
          sPad <= UInt<3>("h03") @[ProcessingElement.scala 103:10]
          iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 104:27]
          iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 105:27]
          weightAddrSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 106:29]
          weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 107:29]
          iactDataSPadFirstReadReg <= UInt<1>("h00") @[ProcessingElement.scala 301:32]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_100 = eq(UInt<3>("h03"), sPad) @[Conditional.scala 37:30]
          when _T_100 : @[Conditional.scala 39:67]
            when mightWeightZeroColumnWire : @[ProcessingElement.scala 304:40]
              when mightIactIdxIncWire : @[ProcessingElement.scala 305:36]
                sPad <= UInt<3>("h01") @[ProcessingElement.scala 87:10]
                iactAddrSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 88:27]
                iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 89:27]
                weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 90:29]
                weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 91:29]
                weightDataSPadFirstRead <= UInt<1>("h01") @[ProcessingElement.scala 92:29]
                when iactSPadZeroColumnReg : @[ProcessingElement.scala 307:40]
                  iactSPadZeroColumnReg <= UInt<1>("h00") @[ProcessingElement.scala 308:35]
                  node _T_101 = add(iactMatrixColumnReg, UInt<1>("h01")) @[ProcessingElement.scala 309:56]
                  node _T_102 = tail(_T_101, 1) @[ProcessingElement.scala 309:56]
                  node _T_103 = add(_T_102, iactZeroColumnNumber) @[ProcessingElement.scala 309:62]
                  node _T_104 = tail(_T_103, 1) @[ProcessingElement.scala 309:62]
                  iactMatrixColumnReg <= _T_104 @[ProcessingElement.scala 309:33]
                  iactZeroColumnNumber <= UInt<1>("h00") @[ProcessingElement.scala 310:34]
                  skip @[ProcessingElement.scala 307:40]
                else : @[ProcessingElement.scala 311:24]
                  node _T_105 = add(iactMatrixColumnReg, UInt<1>("h01")) @[ProcessingElement.scala 312:56]
                  node _T_106 = tail(_T_105, 1) @[ProcessingElement.scala 312:56]
                  iactMatrixColumnReg <= _T_106 @[ProcessingElement.scala 312:33]
                  skip @[ProcessingElement.scala 311:24]
                skip @[ProcessingElement.scala 305:36]
              else : @[ProcessingElement.scala 314:22]
                sPad <= UInt<3>("h02") @[ProcessingElement.scala 95:10]
                iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 96:27]
                iactDataSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 97:27]
                weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 98:29]
                weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 99:29]
                weightDataSPadFirstRead <= UInt<1>("h01") @[ProcessingElement.scala 100:29]
                skip @[ProcessingElement.scala 314:22]
              skip @[ProcessingElement.scala 304:40]
            else : @[ProcessingElement.scala 317:20]
              sPad <= UInt<3>("h04") @[ProcessingElement.scala 110:10]
              iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 111:27]
              iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 112:27]
              weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 113:29]
              weightDataSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 114:29]
              skip @[ProcessingElement.scala 317:20]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_107 = eq(UInt<3>("h04"), sPad) @[Conditional.scala 37:30]
            when _T_107 : @[Conditional.scala 39:67]
              sPad <= UInt<3>("h05") @[ProcessingElement.scala 322:12]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_108 = eq(UInt<3>("h05"), sPad) @[Conditional.scala 37:30]
              when _T_108 : @[Conditional.scala 39:67]
                sPad <= UInt<3>("h06") @[ProcessingElement.scala 325:12]
                value <= psDataSpadIdxWire @[ProcessingElement.scala 326:33]
                iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 117:27]
                iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 118:27]
                weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 119:29]
                weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 120:29]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_109 = eq(UInt<3>("h06"), sPad) @[Conditional.scala 37:30]
                when _T_109 : @[Conditional.scala 39:67]
                  when io.padCtrl.fromTopIO.pSumEnqOrProduct.bits : @[ProcessingElement.scala 330:57]
                    when io.dataStream.ipsIO.valid : @[ProcessingElement.scala 331:42]
                      sPad <= UInt<3>("h07") @[ProcessingElement.scala 332:16]
                      productReg <= io.dataStream.ipsIO.bits @[ProcessingElement.scala 333:22]
                      io.dataStream.ipsIO.ready <= UInt<1>("h01") @[ProcessingElement.scala 334:37]
                      pSumSPadLoadReg <= psDataSPad[value] @[ProcessingElement.scala 335:27]
                      skip @[ProcessingElement.scala 331:42]
                    skip @[ProcessingElement.scala 330:57]
                  else : @[ProcessingElement.scala 337:20]
                    sPad <= UInt<3>("h07") @[ProcessingElement.scala 338:14]
                    node _T_110 = mul(weightMatrixDataReg, iactMatrixDataWire) @[ProcessingElement.scala 339:44]
                    productReg <= _T_110 @[ProcessingElement.scala 339:20]
                    pSumSPadLoadReg <= psDataSPad[value] @[ProcessingElement.scala 340:25]
                    skip @[ProcessingElement.scala 337:20]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_111 = eq(UInt<3>("h07"), sPad) @[Conditional.scala 37:30]
                  when _T_111 : @[Conditional.scala 39:67]
                    psDataSPad[psDataSpadIdxWire] <= pSumResultWire @[ProcessingElement.scala 344:37]
                    node _T_112 = and(mightIactReadFinish, mightWeightReadFinish) @[ProcessingElement.scala 345:33]
                    when _T_112 : @[ProcessingElement.scala 345:59]
                      sPad <= UInt<3>("h00") @[ProcessingElement.scala 346:14]
                      iactMatrixColumnReg <= UInt<1>("h00") @[ProcessingElement.scala 347:29]
                      value <= UInt<1>("h00") @[ProcessingElement.scala 348:35]
                      skip @[ProcessingElement.scala 345:59]
                    else : @[ProcessingElement.scala 349:20]
                      when mightWeightIdxIncWire : @[ProcessingElement.scala 350:38]
                        when mightIactIdxIncWire : @[ProcessingElement.scala 351:38]
                          sPad <= UInt<3>("h01") @[ProcessingElement.scala 87:10]
                          iactAddrSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 88:27]
                          iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 89:27]
                          weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 90:29]
                          weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 91:29]
                          weightDataSPadFirstRead <= UInt<1>("h01") @[ProcessingElement.scala 92:29]
                          when iactSPadZeroColumnReg : @[ProcessingElement.scala 353:42]
                            iactSPadZeroColumnReg <= UInt<1>("h00") @[ProcessingElement.scala 354:37]
                            node _T_113 = add(iactMatrixColumnReg, UInt<1>("h01")) @[ProcessingElement.scala 355:58]
                            node _T_114 = tail(_T_113, 1) @[ProcessingElement.scala 355:58]
                            node _T_115 = add(_T_114, iactZeroColumnNumber) @[ProcessingElement.scala 355:64]
                            node _T_116 = tail(_T_115, 1) @[ProcessingElement.scala 355:64]
                            iactMatrixColumnReg <= _T_116 @[ProcessingElement.scala 355:35]
                            iactZeroColumnNumber <= UInt<1>("h00") @[ProcessingElement.scala 356:36]
                            skip @[ProcessingElement.scala 353:42]
                          else : @[ProcessingElement.scala 357:26]
                            node _T_117 = add(iactMatrixColumnReg, UInt<1>("h01")) @[ProcessingElement.scala 358:58]
                            node _T_118 = tail(_T_117, 1) @[ProcessingElement.scala 358:58]
                            iactMatrixColumnReg <= _T_118 @[ProcessingElement.scala 358:35]
                            skip @[ProcessingElement.scala 357:26]
                          skip @[ProcessingElement.scala 351:38]
                        else : @[ProcessingElement.scala 360:24]
                          sPad <= UInt<3>("h02") @[ProcessingElement.scala 95:10]
                          iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 96:27]
                          iactDataSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 97:27]
                          weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 98:29]
                          weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 99:29]
                          weightDataSPadFirstRead <= UInt<1>("h01") @[ProcessingElement.scala 100:29]
                          skip @[ProcessingElement.scala 360:24]
                        skip @[ProcessingElement.scala 350:38]
                      else : @[ProcessingElement.scala 363:22]
                        sPad <= UInt<3>("h04") @[ProcessingElement.scala 110:10]
                        iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 111:27]
                        iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 112:27]
                        weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 113:29]
                        weightDataSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 114:29]
                        weightDataSPadFirstRead <= UInt<1>("h00") @[ProcessingElement.scala 365:35]
                        skip @[ProcessingElement.scala 363:22]
                      skip @[ProcessingElement.scala 349:20]
                    skip @[Conditional.scala 39:67]
    io.debugIO.sPadState is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.weightAddrInIdx is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.pSumLoad is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.pSumResult is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.productResult is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.weightMatrixRow is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.weightMatrixData is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.weightAddrSPadReadOut is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.iactAddrIdx is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.iactDataInc is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.iactAddrInc is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.iactMatrixColumn is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.iactMatrixRow is invalid @[ProcessingElement.scala 386:16]
    io.debugIO.iactMatrixData is invalid @[ProcessingElement.scala 386:16]
    
  module Queue : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<4>}}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<4>}}, count : UInt<3>}
    
    cmem _T : {data : UInt<4>}[4] @[Decoupled.scala 209:24]
    reg _T_1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_2 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_3 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 212:35]
    node _T_4 = eq(_T_1, _T_2) @[Decoupled.scala 214:41]
    node _T_5 = eq(_T_3, UInt<1>("h00")) @[Decoupled.scala 215:36]
    node _T_6 = and(_T_4, _T_5) @[Decoupled.scala 215:33]
    node _T_7 = and(_T_4, _T_3) @[Decoupled.scala 216:32]
    node _T_8 = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire _T_9 : UInt<1>
    _T_9 <= _T_8
    node _T_10 = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire _T_11 : UInt<1>
    _T_11 <= _T_10
    when _T_9 : @[Decoupled.scala 220:17]
      infer mport _T_12 = _T[_T_1], clock @[Decoupled.scala 221:8]
      _T_12.data <= io.enq.bits.data @[Decoupled.scala 221:24]
      node _T_13 = eq(_T_1, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_14 = add(_T_1, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_15 = tail(_T_14, 1) @[Counter.scala 38:22]
      _T_1 <= _T_15 @[Counter.scala 38:13]
      skip @[Decoupled.scala 220:17]
    when _T_11 : @[Decoupled.scala 224:17]
      node _T_16 = eq(_T_2, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_17 = add(_T_2, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_18 = tail(_T_17, 1) @[Counter.scala 38:22]
      _T_2 <= _T_18 @[Counter.scala 38:13]
      skip @[Decoupled.scala 224:17]
    node _T_19 = neq(_T_9, _T_11) @[Decoupled.scala 227:16]
    when _T_19 : @[Decoupled.scala 227:28]
      _T_3 <= _T_9 @[Decoupled.scala 228:16]
      skip @[Decoupled.scala 227:28]
    node _T_20 = eq(_T_6, UInt<1>("h00")) @[Decoupled.scala 231:19]
    io.deq.valid <= _T_20 @[Decoupled.scala 231:16]
    node _T_21 = eq(_T_7, UInt<1>("h00")) @[Decoupled.scala 232:19]
    io.enq.ready <= _T_21 @[Decoupled.scala 232:16]
    infer mport _T_22 = _T[_T_2], clock @[Decoupled.scala 233:21]
    io.deq.bits.data <= _T_22.data @[Decoupled.scala 233:15]
    when io.enq.valid : @[Decoupled.scala 236:25]
      io.deq.valid <= UInt<1>("h01") @[Decoupled.scala 236:40]
      skip @[Decoupled.scala 236:25]
    when _T_6 : @[Decoupled.scala 237:18]
      io.deq.bits.data <= io.enq.bits.data @[Decoupled.scala 238:19]
      _T_11 <= UInt<1>("h00") @[Decoupled.scala 239:14]
      when io.deq.ready : @[Decoupled.scala 240:27]
        _T_9 <= UInt<1>("h00") @[Decoupled.scala 240:36]
        skip @[Decoupled.scala 240:27]
      skip @[Decoupled.scala 237:18]
    node _T_23 = sub(_T_1, _T_2) @[Decoupled.scala 248:40]
    node _T_24 = tail(_T_23, 1) @[Decoupled.scala 248:40]
    node _T_25 = and(_T_3, _T_4) @[Decoupled.scala 250:32]
    node _T_26 = mux(_T_25, UInt<3>("h04"), UInt<1>("h00")) @[Decoupled.scala 250:20]
    node _T_27 = or(_T_26, _T_24) @[Decoupled.scala 250:62]
    io.count <= _T_27 @[Decoupled.scala 250:14]
    
  module Queue_1 : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, count : UInt<3>}
    
    cmem _T : {data : UInt<12>}[4] @[Decoupled.scala 209:24]
    reg _T_1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_2 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_3 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 212:35]
    node _T_4 = eq(_T_1, _T_2) @[Decoupled.scala 214:41]
    node _T_5 = eq(_T_3, UInt<1>("h00")) @[Decoupled.scala 215:36]
    node _T_6 = and(_T_4, _T_5) @[Decoupled.scala 215:33]
    node _T_7 = and(_T_4, _T_3) @[Decoupled.scala 216:32]
    node _T_8 = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire _T_9 : UInt<1>
    _T_9 <= _T_8
    node _T_10 = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire _T_11 : UInt<1>
    _T_11 <= _T_10
    when _T_9 : @[Decoupled.scala 220:17]
      infer mport _T_12 = _T[_T_1], clock @[Decoupled.scala 221:8]
      _T_12.data <= io.enq.bits.data @[Decoupled.scala 221:24]
      node _T_13 = eq(_T_1, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_14 = add(_T_1, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_15 = tail(_T_14, 1) @[Counter.scala 38:22]
      _T_1 <= _T_15 @[Counter.scala 38:13]
      skip @[Decoupled.scala 220:17]
    when _T_11 : @[Decoupled.scala 224:17]
      node _T_16 = eq(_T_2, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_17 = add(_T_2, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_18 = tail(_T_17, 1) @[Counter.scala 38:22]
      _T_2 <= _T_18 @[Counter.scala 38:13]
      skip @[Decoupled.scala 224:17]
    node _T_19 = neq(_T_9, _T_11) @[Decoupled.scala 227:16]
    when _T_19 : @[Decoupled.scala 227:28]
      _T_3 <= _T_9 @[Decoupled.scala 228:16]
      skip @[Decoupled.scala 227:28]
    node _T_20 = eq(_T_6, UInt<1>("h00")) @[Decoupled.scala 231:19]
    io.deq.valid <= _T_20 @[Decoupled.scala 231:16]
    node _T_21 = eq(_T_7, UInt<1>("h00")) @[Decoupled.scala 232:19]
    io.enq.ready <= _T_21 @[Decoupled.scala 232:16]
    infer mport _T_22 = _T[_T_2], clock @[Decoupled.scala 233:21]
    io.deq.bits.data <= _T_22.data @[Decoupled.scala 233:15]
    when io.enq.valid : @[Decoupled.scala 236:25]
      io.deq.valid <= UInt<1>("h01") @[Decoupled.scala 236:40]
      skip @[Decoupled.scala 236:25]
    when _T_6 : @[Decoupled.scala 237:18]
      io.deq.bits.data <= io.enq.bits.data @[Decoupled.scala 238:19]
      _T_11 <= UInt<1>("h00") @[Decoupled.scala 239:14]
      when io.deq.ready : @[Decoupled.scala 240:27]
        _T_9 <= UInt<1>("h00") @[Decoupled.scala 240:36]
        skip @[Decoupled.scala 240:27]
      skip @[Decoupled.scala 237:18]
    node _T_23 = sub(_T_1, _T_2) @[Decoupled.scala 248:40]
    node _T_24 = tail(_T_23, 1) @[Decoupled.scala 248:40]
    node _T_25 = and(_T_3, _T_4) @[Decoupled.scala 250:32]
    node _T_26 = mux(_T_25, UInt<3>("h04"), UInt<1>("h00")) @[Decoupled.scala 250:20]
    node _T_27 = or(_T_26, _T_24) @[Decoupled.scala 250:62]
    io.count <= _T_27 @[Decoupled.scala 250:14]
    
  module Queue_2 : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<7>}}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<7>}}, count : UInt<3>}
    
    cmem _T : {data : UInt<7>}[4] @[Decoupled.scala 209:24]
    reg _T_1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_2 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_3 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 212:35]
    node _T_4 = eq(_T_1, _T_2) @[Decoupled.scala 214:41]
    node _T_5 = eq(_T_3, UInt<1>("h00")) @[Decoupled.scala 215:36]
    node _T_6 = and(_T_4, _T_5) @[Decoupled.scala 215:33]
    node _T_7 = and(_T_4, _T_3) @[Decoupled.scala 216:32]
    node _T_8 = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire _T_9 : UInt<1>
    _T_9 <= _T_8
    node _T_10 = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire _T_11 : UInt<1>
    _T_11 <= _T_10
    when _T_9 : @[Decoupled.scala 220:17]
      infer mport _T_12 = _T[_T_1], clock @[Decoupled.scala 221:8]
      _T_12.data <= io.enq.bits.data @[Decoupled.scala 221:24]
      node _T_13 = eq(_T_1, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_14 = add(_T_1, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_15 = tail(_T_14, 1) @[Counter.scala 38:22]
      _T_1 <= _T_15 @[Counter.scala 38:13]
      skip @[Decoupled.scala 220:17]
    when _T_11 : @[Decoupled.scala 224:17]
      node _T_16 = eq(_T_2, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_17 = add(_T_2, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_18 = tail(_T_17, 1) @[Counter.scala 38:22]
      _T_2 <= _T_18 @[Counter.scala 38:13]
      skip @[Decoupled.scala 224:17]
    node _T_19 = neq(_T_9, _T_11) @[Decoupled.scala 227:16]
    when _T_19 : @[Decoupled.scala 227:28]
      _T_3 <= _T_9 @[Decoupled.scala 228:16]
      skip @[Decoupled.scala 227:28]
    node _T_20 = eq(_T_6, UInt<1>("h00")) @[Decoupled.scala 231:19]
    io.deq.valid <= _T_20 @[Decoupled.scala 231:16]
    node _T_21 = eq(_T_7, UInt<1>("h00")) @[Decoupled.scala 232:19]
    io.enq.ready <= _T_21 @[Decoupled.scala 232:16]
    infer mport _T_22 = _T[_T_2], clock @[Decoupled.scala 233:21]
    io.deq.bits.data <= _T_22.data @[Decoupled.scala 233:15]
    when io.enq.valid : @[Decoupled.scala 236:25]
      io.deq.valid <= UInt<1>("h01") @[Decoupled.scala 236:40]
      skip @[Decoupled.scala 236:25]
    when _T_6 : @[Decoupled.scala 237:18]
      io.deq.bits.data <= io.enq.bits.data @[Decoupled.scala 238:19]
      _T_11 <= UInt<1>("h00") @[Decoupled.scala 239:14]
      when io.deq.ready : @[Decoupled.scala 240:27]
        _T_9 <= UInt<1>("h00") @[Decoupled.scala 240:36]
        skip @[Decoupled.scala 240:27]
      skip @[Decoupled.scala 237:18]
    node _T_23 = sub(_T_1, _T_2) @[Decoupled.scala 248:40]
    node _T_24 = tail(_T_23, 1) @[Decoupled.scala 248:40]
    node _T_25 = and(_T_3, _T_4) @[Decoupled.scala 250:32]
    node _T_26 = mux(_T_25, UInt<3>("h04"), UInt<1>("h00")) @[Decoupled.scala 250:20]
    node _T_27 = or(_T_26, _T_24) @[Decoupled.scala 250:62]
    io.count <= _T_27 @[Decoupled.scala 250:14]
    
  module Queue_3 : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, count : UInt<3>}
    
    cmem _T : {data : UInt<12>}[4] @[Decoupled.scala 209:24]
    reg _T_1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_2 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_3 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 212:35]
    node _T_4 = eq(_T_1, _T_2) @[Decoupled.scala 214:41]
    node _T_5 = eq(_T_3, UInt<1>("h00")) @[Decoupled.scala 215:36]
    node _T_6 = and(_T_4, _T_5) @[Decoupled.scala 215:33]
    node _T_7 = and(_T_4, _T_3) @[Decoupled.scala 216:32]
    node _T_8 = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire _T_9 : UInt<1>
    _T_9 <= _T_8
    node _T_10 = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire _T_11 : UInt<1>
    _T_11 <= _T_10
    when _T_9 : @[Decoupled.scala 220:17]
      infer mport _T_12 = _T[_T_1], clock @[Decoupled.scala 221:8]
      _T_12.data <= io.enq.bits.data @[Decoupled.scala 221:24]
      node _T_13 = eq(_T_1, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_14 = add(_T_1, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_15 = tail(_T_14, 1) @[Counter.scala 38:22]
      _T_1 <= _T_15 @[Counter.scala 38:13]
      skip @[Decoupled.scala 220:17]
    when _T_11 : @[Decoupled.scala 224:17]
      node _T_16 = eq(_T_2, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_17 = add(_T_2, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_18 = tail(_T_17, 1) @[Counter.scala 38:22]
      _T_2 <= _T_18 @[Counter.scala 38:13]
      skip @[Decoupled.scala 224:17]
    node _T_19 = neq(_T_9, _T_11) @[Decoupled.scala 227:16]
    when _T_19 : @[Decoupled.scala 227:28]
      _T_3 <= _T_9 @[Decoupled.scala 228:16]
      skip @[Decoupled.scala 227:28]
    node _T_20 = eq(_T_6, UInt<1>("h00")) @[Decoupled.scala 231:19]
    io.deq.valid <= _T_20 @[Decoupled.scala 231:16]
    node _T_21 = eq(_T_7, UInt<1>("h00")) @[Decoupled.scala 232:19]
    io.enq.ready <= _T_21 @[Decoupled.scala 232:16]
    infer mport _T_22 = _T[_T_2], clock @[Decoupled.scala 233:21]
    io.deq.bits.data <= _T_22.data @[Decoupled.scala 233:15]
    when io.enq.valid : @[Decoupled.scala 236:25]
      io.deq.valid <= UInt<1>("h01") @[Decoupled.scala 236:40]
      skip @[Decoupled.scala 236:25]
    when _T_6 : @[Decoupled.scala 237:18]
      io.deq.bits.data <= io.enq.bits.data @[Decoupled.scala 238:19]
      _T_11 <= UInt<1>("h00") @[Decoupled.scala 239:14]
      when io.deq.ready : @[Decoupled.scala 240:27]
        _T_9 <= UInt<1>("h00") @[Decoupled.scala 240:36]
        skip @[Decoupled.scala 240:27]
      skip @[Decoupled.scala 237:18]
    node _T_23 = sub(_T_1, _T_2) @[Decoupled.scala 248:40]
    node _T_24 = tail(_T_23, 1) @[Decoupled.scala 248:40]
    node _T_25 = and(_T_3, _T_4) @[Decoupled.scala 250:32]
    node _T_26 = mux(_T_25, UInt<3>("h04"), UInt<1>("h00")) @[Decoupled.scala 250:20]
    node _T_27 = or(_T_26, _T_24) @[Decoupled.scala 250:62]
    io.count <= _T_27 @[Decoupled.scala 250:14]
    
  module Queue_4 : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, count : UInt<3>}
    
    cmem _T : UInt<20>[4] @[Decoupled.scala 209:24]
    reg _T_1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_2 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_3 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 212:35]
    node _T_4 = eq(_T_1, _T_2) @[Decoupled.scala 214:41]
    node _T_5 = eq(_T_3, UInt<1>("h00")) @[Decoupled.scala 215:36]
    node _T_6 = and(_T_4, _T_5) @[Decoupled.scala 215:33]
    node _T_7 = and(_T_4, _T_3) @[Decoupled.scala 216:32]
    node _T_8 = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire _T_9 : UInt<1>
    _T_9 <= _T_8
    node _T_10 = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire _T_11 : UInt<1>
    _T_11 <= _T_10
    when _T_9 : @[Decoupled.scala 220:17]
      infer mport _T_12 = _T[_T_1], clock @[Decoupled.scala 221:8]
      _T_12 <= io.enq.bits @[Decoupled.scala 221:24]
      node _T_13 = eq(_T_1, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_14 = add(_T_1, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_15 = tail(_T_14, 1) @[Counter.scala 38:22]
      _T_1 <= _T_15 @[Counter.scala 38:13]
      skip @[Decoupled.scala 220:17]
    when _T_11 : @[Decoupled.scala 224:17]
      node _T_16 = eq(_T_2, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_17 = add(_T_2, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_18 = tail(_T_17, 1) @[Counter.scala 38:22]
      _T_2 <= _T_18 @[Counter.scala 38:13]
      skip @[Decoupled.scala 224:17]
    node _T_19 = neq(_T_9, _T_11) @[Decoupled.scala 227:16]
    when _T_19 : @[Decoupled.scala 227:28]
      _T_3 <= _T_9 @[Decoupled.scala 228:16]
      skip @[Decoupled.scala 227:28]
    node _T_20 = eq(_T_6, UInt<1>("h00")) @[Decoupled.scala 231:19]
    io.deq.valid <= _T_20 @[Decoupled.scala 231:16]
    node _T_21 = eq(_T_7, UInt<1>("h00")) @[Decoupled.scala 232:19]
    io.enq.ready <= _T_21 @[Decoupled.scala 232:16]
    infer mport _T_22 = _T[_T_2], clock @[Decoupled.scala 233:21]
    io.deq.bits <= _T_22 @[Decoupled.scala 233:15]
    when io.enq.valid : @[Decoupled.scala 236:25]
      io.deq.valid <= UInt<1>("h01") @[Decoupled.scala 236:40]
      skip @[Decoupled.scala 236:25]
    when _T_6 : @[Decoupled.scala 237:18]
      io.deq.bits <= io.enq.bits @[Decoupled.scala 238:19]
      _T_11 <= UInt<1>("h00") @[Decoupled.scala 239:14]
      when io.deq.ready : @[Decoupled.scala 240:27]
        _T_9 <= UInt<1>("h00") @[Decoupled.scala 240:36]
        skip @[Decoupled.scala 240:27]
      skip @[Decoupled.scala 237:18]
    node _T_23 = sub(_T_1, _T_2) @[Decoupled.scala 248:40]
    node _T_24 = tail(_T_23, 1) @[Decoupled.scala 248:40]
    node _T_25 = and(_T_3, _T_4) @[Decoupled.scala 250:32]
    node _T_26 = mux(_T_25, UInt<3>("h04"), UInt<1>("h00")) @[Decoupled.scala 250:20]
    node _T_27 = or(_T_26, _T_24) @[Decoupled.scala 250:62]
    io.count <= _T_27 @[Decoupled.scala 250:14]
    
  module Queue_5 : 
    input clock : Clock
    input reset : Reset
    output io : {flip enq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, deq : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, count : UInt<3>}
    
    cmem _T : UInt<20>[4] @[Decoupled.scala 209:24]
    reg _T_1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_2 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    reg _T_3 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Decoupled.scala 212:35]
    node _T_4 = eq(_T_1, _T_2) @[Decoupled.scala 214:41]
    node _T_5 = eq(_T_3, UInt<1>("h00")) @[Decoupled.scala 215:36]
    node _T_6 = and(_T_4, _T_5) @[Decoupled.scala 215:33]
    node _T_7 = and(_T_4, _T_3) @[Decoupled.scala 216:32]
    node _T_8 = and(io.enq.ready, io.enq.valid) @[Decoupled.scala 40:37]
    wire _T_9 : UInt<1>
    _T_9 <= _T_8
    node _T_10 = and(io.deq.ready, io.deq.valid) @[Decoupled.scala 40:37]
    wire _T_11 : UInt<1>
    _T_11 <= _T_10
    when _T_9 : @[Decoupled.scala 220:17]
      infer mport _T_12 = _T[_T_1], clock @[Decoupled.scala 221:8]
      _T_12 <= io.enq.bits @[Decoupled.scala 221:24]
      node _T_13 = eq(_T_1, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_14 = add(_T_1, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_15 = tail(_T_14, 1) @[Counter.scala 38:22]
      _T_1 <= _T_15 @[Counter.scala 38:13]
      skip @[Decoupled.scala 220:17]
    when _T_11 : @[Decoupled.scala 224:17]
      node _T_16 = eq(_T_2, UInt<2>("h03")) @[Counter.scala 37:24]
      node _T_17 = add(_T_2, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_18 = tail(_T_17, 1) @[Counter.scala 38:22]
      _T_2 <= _T_18 @[Counter.scala 38:13]
      skip @[Decoupled.scala 224:17]
    node _T_19 = neq(_T_9, _T_11) @[Decoupled.scala 227:16]
    when _T_19 : @[Decoupled.scala 227:28]
      _T_3 <= _T_9 @[Decoupled.scala 228:16]
      skip @[Decoupled.scala 227:28]
    node _T_20 = eq(_T_6, UInt<1>("h00")) @[Decoupled.scala 231:19]
    io.deq.valid <= _T_20 @[Decoupled.scala 231:16]
    node _T_21 = eq(_T_7, UInt<1>("h00")) @[Decoupled.scala 232:19]
    io.enq.ready <= _T_21 @[Decoupled.scala 232:16]
    infer mport _T_22 = _T[_T_2], clock @[Decoupled.scala 233:21]
    io.deq.bits <= _T_22 @[Decoupled.scala 233:15]
    when io.enq.valid : @[Decoupled.scala 236:25]
      io.deq.valid <= UInt<1>("h01") @[Decoupled.scala 236:40]
      skip @[Decoupled.scala 236:25]
    when _T_6 : @[Decoupled.scala 237:18]
      io.deq.bits <= io.enq.bits @[Decoupled.scala 238:19]
      _T_11 <= UInt<1>("h00") @[Decoupled.scala 239:14]
      when io.deq.ready : @[Decoupled.scala 240:27]
        _T_9 <= UInt<1>("h00") @[Decoupled.scala 240:36]
        skip @[Decoupled.scala 240:27]
      skip @[Decoupled.scala 237:18]
    node _T_23 = sub(_T_1, _T_2) @[Decoupled.scala 248:40]
    node _T_24 = tail(_T_23, 1) @[Decoupled.scala 248:40]
    node _T_25 = and(_T_3, _T_4) @[Decoupled.scala 250:32]
    node _T_26 = mux(_T_25, UInt<3>("h04"), UInt<1>("h00")) @[Decoupled.scala 250:20]
    node _T_27 = or(_T_26, _T_24) @[Decoupled.scala 250:62]
    io.count <= _T_27 @[Decoupled.scala 250:14]
    
  module ProcessingElement : 
    input clock : Clock
    input reset : UInt<1>
    output io : {dataStream : {flip ipsIO : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, opsIO : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, iactIOs : {dataIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}, addrIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<4>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}, weightIOs : {dataIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<8>, writeFin : UInt<1>}, addrIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<7>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}}, topCtrl : {flip pSumEnqOrProduct : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<1>}, flip doLoadEn : UInt<1>, writeFinish : UInt<1>, calFinish : UInt<1>}}
    
    inst peCtrl of ProcessingElementControl @[ProcessingElement.scala 11:48]
    peCtrl.clock <= clock
    peCtrl.reset <= reset
    inst pePad of ProcessingElementPad @[ProcessingElement.scala 12:43]
    pePad.clock <= clock
    pePad.reset <= reset
    inst Queue of Queue @[Decoupled.scala 287:21]
    Queue.clock <= clock
    Queue.reset <= reset
    Queue.io.enq.valid <= io.dataStream.iactIOs.addrIOs.writeInDataIO.valid @[Decoupled.scala 288:22]
    Queue.io.enq.bits.data <= io.dataStream.iactIOs.addrIOs.writeInDataIO.bits.data @[Decoupled.scala 289:21]
    io.dataStream.iactIOs.addrIOs.writeInDataIO.ready <= Queue.io.enq.ready @[Decoupled.scala 290:17]
    pePad.io.dataStream.iactIOs.addrIOs.writeInDataIO.bits.data <= Queue.io.deq.bits.data @[ProcessingElement.scala 14:55]
    pePad.io.dataStream.iactIOs.addrIOs.writeInDataIO.valid <= Queue.io.deq.valid @[ProcessingElement.scala 14:55]
    Queue.io.deq.ready <= pePad.io.dataStream.iactIOs.addrIOs.writeInDataIO.ready @[ProcessingElement.scala 14:55]
    inst Queue_1 of Queue_1 @[Decoupled.scala 287:21]
    Queue_1.clock <= clock
    Queue_1.reset <= reset
    Queue_1.io.enq.valid <= io.dataStream.iactIOs.dataIOs.writeInDataIO.valid @[Decoupled.scala 288:22]
    Queue_1.io.enq.bits.data <= io.dataStream.iactIOs.dataIOs.writeInDataIO.bits.data @[Decoupled.scala 289:21]
    io.dataStream.iactIOs.dataIOs.writeInDataIO.ready <= Queue_1.io.enq.ready @[Decoupled.scala 290:17]
    pePad.io.dataStream.iactIOs.dataIOs.writeInDataIO.bits.data <= Queue_1.io.deq.bits.data @[ProcessingElement.scala 15:55]
    pePad.io.dataStream.iactIOs.dataIOs.writeInDataIO.valid <= Queue_1.io.deq.valid @[ProcessingElement.scala 15:55]
    Queue_1.io.deq.ready <= pePad.io.dataStream.iactIOs.dataIOs.writeInDataIO.ready @[ProcessingElement.scala 15:55]
    inst Queue_2 of Queue_2 @[Decoupled.scala 287:21]
    Queue_2.clock <= clock
    Queue_2.reset <= reset
    Queue_2.io.enq.valid <= io.dataStream.weightIOs.addrIOs.writeInDataIO.valid @[Decoupled.scala 288:22]
    Queue_2.io.enq.bits.data <= io.dataStream.weightIOs.addrIOs.writeInDataIO.bits.data @[Decoupled.scala 289:21]
    io.dataStream.weightIOs.addrIOs.writeInDataIO.ready <= Queue_2.io.enq.ready @[Decoupled.scala 290:17]
    pePad.io.dataStream.weightIOs.addrIOs.writeInDataIO.bits.data <= Queue_2.io.deq.bits.data @[ProcessingElement.scala 16:57]
    pePad.io.dataStream.weightIOs.addrIOs.writeInDataIO.valid <= Queue_2.io.deq.valid @[ProcessingElement.scala 16:57]
    Queue_2.io.deq.ready <= pePad.io.dataStream.weightIOs.addrIOs.writeInDataIO.ready @[ProcessingElement.scala 16:57]
    inst Queue_3 of Queue_3 @[Decoupled.scala 287:21]
    Queue_3.clock <= clock
    Queue_3.reset <= reset
    Queue_3.io.enq.valid <= io.dataStream.weightIOs.dataIOs.writeInDataIO.valid @[Decoupled.scala 288:22]
    Queue_3.io.enq.bits.data <= io.dataStream.weightIOs.dataIOs.writeInDataIO.bits.data @[Decoupled.scala 289:21]
    io.dataStream.weightIOs.dataIOs.writeInDataIO.ready <= Queue_3.io.enq.ready @[Decoupled.scala 290:17]
    pePad.io.dataStream.weightIOs.dataIOs.writeInDataIO.bits.data <= Queue_3.io.deq.bits.data @[ProcessingElement.scala 17:57]
    pePad.io.dataStream.weightIOs.dataIOs.writeInDataIO.valid <= Queue_3.io.deq.valid @[ProcessingElement.scala 17:57]
    Queue_3.io.deq.ready <= pePad.io.dataStream.weightIOs.dataIOs.writeInDataIO.ready @[ProcessingElement.scala 17:57]
    pePad.io.dataStream.iactIOs.addrIOs.streamLen <= io.dataStream.iactIOs.addrIOs.streamLen @[ProcessingElement.scala 21:56]
    pePad.io.dataStream.weightIOs.addrIOs.streamLen <= io.dataStream.weightIOs.addrIOs.streamLen @[ProcessingElement.scala 21:56]
    pePad.io.dataStream.iactIOs.dataIOs.streamLen <= io.dataStream.iactIOs.dataIOs.streamLen @[ProcessingElement.scala 22:56]
    pePad.io.dataStream.weightIOs.dataIOs.streamLen <= io.dataStream.weightIOs.dataIOs.streamLen @[ProcessingElement.scala 22:56]
    io.dataStream.iactIOs.addrIOs.writeFin <= pePad.io.dataStream.iactIOs.addrIOs.writeFin @[ProcessingElement.scala 23:55]
    io.dataStream.weightIOs.addrIOs.writeFin <= pePad.io.dataStream.weightIOs.addrIOs.writeFin @[ProcessingElement.scala 23:55]
    io.dataStream.iactIOs.dataIOs.writeFin <= pePad.io.dataStream.iactIOs.dataIOs.writeFin @[ProcessingElement.scala 24:55]
    io.dataStream.weightIOs.dataIOs.writeFin <= pePad.io.dataStream.weightIOs.dataIOs.writeFin @[ProcessingElement.scala 24:55]
    peCtrl.io.ctrlPad.fromTopIO.calFinish <= pePad.io.padCtrl.fromTopIO.calFinish @[ProcessingElement.scala 29:21]
    peCtrl.io.ctrlPad.fromTopIO.writeFinish <= pePad.io.padCtrl.fromTopIO.writeFinish @[ProcessingElement.scala 29:21]
    pePad.io.padCtrl.fromTopIO.doLoadEn <= peCtrl.io.ctrlPad.fromTopIO.doLoadEn @[ProcessingElement.scala 29:21]
    pePad.io.padCtrl.fromTopIO.pSumEnqOrProduct.bits <= peCtrl.io.ctrlPad.fromTopIO.pSumEnqOrProduct.bits @[ProcessingElement.scala 29:21]
    pePad.io.padCtrl.fromTopIO.pSumEnqOrProduct.valid <= peCtrl.io.ctrlPad.fromTopIO.pSumEnqOrProduct.valid @[ProcessingElement.scala 29:21]
    peCtrl.io.ctrlPad.fromTopIO.pSumEnqOrProduct.ready <= pePad.io.padCtrl.fromTopIO.pSumEnqOrProduct.ready @[ProcessingElement.scala 29:21]
    pePad.io.padCtrl.doMACEn <= peCtrl.io.ctrlPad.doMACEn @[ProcessingElement.scala 29:21]
    io.topCtrl.calFinish <= peCtrl.io.ctrlTop.calFinish @[ProcessingElement.scala 30:14]
    io.topCtrl.writeFinish <= peCtrl.io.ctrlTop.writeFinish @[ProcessingElement.scala 30:14]
    peCtrl.io.ctrlTop.doLoadEn <= io.topCtrl.doLoadEn @[ProcessingElement.scala 30:14]
    peCtrl.io.ctrlTop.pSumEnqOrProduct.bits <= io.topCtrl.pSumEnqOrProduct.bits @[ProcessingElement.scala 30:14]
    peCtrl.io.ctrlTop.pSumEnqOrProduct.valid <= io.topCtrl.pSumEnqOrProduct.valid @[ProcessingElement.scala 30:14]
    io.topCtrl.pSumEnqOrProduct.ready <= peCtrl.io.ctrlTop.pSumEnqOrProduct.ready @[ProcessingElement.scala 30:14]
    inst Queue_4 of Queue_4 @[Decoupled.scala 287:21]
    Queue_4.clock <= clock
    Queue_4.reset <= reset
    Queue_4.io.enq.valid <= io.dataStream.ipsIO.valid @[Decoupled.scala 288:22]
    Queue_4.io.enq.bits <= io.dataStream.ipsIO.bits @[Decoupled.scala 289:21]
    io.dataStream.ipsIO.ready <= Queue_4.io.enq.ready @[Decoupled.scala 290:17]
    pePad.io.dataStream.ipsIO.bits <= Queue_4.io.deq.bits @[ProcessingElement.scala 31:29]
    pePad.io.dataStream.ipsIO.valid <= Queue_4.io.deq.valid @[ProcessingElement.scala 31:29]
    Queue_4.io.deq.ready <= pePad.io.dataStream.ipsIO.ready @[ProcessingElement.scala 31:29]
    inst Queue_5 of Queue_5 @[Decoupled.scala 287:21]
    Queue_5.clock <= clock
    Queue_5.reset <= reset
    Queue_5.io.enq.valid <= pePad.io.dataStream.opsIO.valid @[Decoupled.scala 288:22]
    Queue_5.io.enq.bits <= pePad.io.dataStream.opsIO.bits @[Decoupled.scala 289:21]
    pePad.io.dataStream.opsIO.ready <= Queue_5.io.enq.ready @[Decoupled.scala 290:17]
    io.dataStream.opsIO.bits <= Queue_5.io.deq.bits @[ProcessingElement.scala 32:23]
    io.dataStream.opsIO.valid <= Queue_5.io.deq.valid @[ProcessingElement.scala 32:23]
    Queue_5.io.deq.ready <= io.dataStream.opsIO.ready @[ProcessingElement.scala 32:23]
    
