{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713977016778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 11:43:36 2024 " "Processing started: Wed Apr 24 11:43:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713977016779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977016779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977016780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713977018376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713977018377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_types " "Found design unit 1: MIPS_types" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038414 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MIPS_types-body " "Found design unit 2: MIPS_types-body" {  } { { "../../proj/src/MIPS_types.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fivebit_dffg-mixed " "Found design unit 1: Fivebit_dffg-mixed" {  } { { "../../proj/src/TopLevel/5bit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038421 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fivebit_dffg " "Found entity 1: Fivebit_dffg" {  } { { "../../proj/src/TopLevel/5bit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Barrel_Shifter-structural " "Found design unit 1: Barrel_Shifter-structural" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038423 ""} { "Info" "ISGN_ENTITY_NAME" "1 Barrel_Shifter " "Found entity 1: Barrel_Shifter" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavioral " "Found design unit 1: control-behavioral" {  } { { "../../proj/src/TopLevel/Control.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038425 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/TopLevel/Control.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode_Execute_Reg-structure " "Found design unit 1: Decode_Execute_Reg-structure" {  } { { "../../proj/src/TopLevel/Decode_Execute_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode_Execute_Reg " "Found entity 1: Decode_Execute_Reg" {  } { { "../../proj/src/TopLevel/Decode_Execute_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute_Memory_Reg-structure " "Found design unit 1: Execute_Memory_Reg-structure" {  } { { "../../proj/src/TopLevel/Execute_Memory_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038428 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute_Memory_Reg " "Found entity 1: Execute_Memory_Reg" {  } { { "../../proj/src/TopLevel/Execute_Memory_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-behavior " "Found design unit 1: Extender-behavior" {  } { { "../../proj/src/TopLevel/Extender.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038429 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "../../proj/src/TopLevel/Extender.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FOURbit_dffg-mixed " "Found design unit 1: FOURbit_dffg-mixed" {  } { { "../../proj/src/TopLevel/FOURbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038430 ""} { "Info" "ISGN_ENTITY_NAME" "1 FOURbit_dffg " "Found entity 1: FOURbit_dffg" {  } { { "../../proj/src/TopLevel/FOURbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch_Decode_Reg-structure " "Found design unit 1: Fetch_Decode_Reg-structure" {  } { { "../../proj/src/TopLevel/Fetch_Decode_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Decode_Reg " "Found entity 1: Fetch_Decode_Reg" {  } { { "../../proj/src/TopLevel/Fetch_Decode_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-structure " "Found design unit 1: ForwardingUnit-structure" {  } { { "../../proj/src/TopLevel/ForwardingUnit.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038431 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "../../proj/src/TopLevel/ForwardingUnit.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038434 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSregister-structural " "Found design unit 1: MIPSregister-structural" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038436 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSregister " "Found entity 1: MIPSregister" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_WriteBack_Reg-structure " "Found design unit 1: Memory_WriteBack_Reg-structure" {  } { { "../../proj/src/TopLevel/Memory_WriteBack_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038437 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_WriteBack_Reg " "Found entity 1: Memory_WriteBack_Reg" {  } { { "../../proj/src/TopLevel/Memory_WriteBack_Reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_dffg-mixed " "Found design unit 1: Nbit_dffg-mixed" {  } { { "../../proj/src/TopLevel/Nbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_dffg " "Found entity 1: Nbit_dffg" {  } { { "../../proj/src/TopLevel/Nbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_reg-structural " "Found design unit 1: Nbit_reg-structural" {  } { { "../../proj/src/TopLevel/Nbit_reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038440 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_reg " "Found entity 1: Nbit_reg" {  } { { "../../proj/src/TopLevel/Nbit_reg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nbit_reg_PC-structural " "Found design unit 1: Nbit_reg_PC-structural" {  } { { "../../proj/src/TopLevel/Nbit_reg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038441 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nbit_reg_PC " "Found entity 1: Nbit_reg_PC" {  } { { "../../proj/src/TopLevel/Nbit_reg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addToEnd-behavioral " "Found design unit 1: addToEnd-behavioral" {  } { { "../../proj/src/TopLevel/addToEnd.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038441 ""} { "Info" "ISGN_ENTITY_NAME" "1 addToEnd " "Found entity 1: addToEnd" {  } { { "../../proj/src/TopLevel/addToEnd.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addToStart-behavioral " "Found design unit 1: addToStart-behavioral" {  } { { "../../proj/src/TopLevel/addToStart.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038442 ""} { "Info" "ISGN_ENTITY_NAME" "1 addToStart " "Found entity 1: addToStart" {  } { { "../../proj/src/TopLevel/addToStart.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structure " "Found design unit 1: alu-structure" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038443 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038445 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/TopLevel/andg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2N-structural " "Found design unit 1: andg2N-structural" {  } { { "../../proj/src/TopLevel/andg2N.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038445 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2N " "Found entity 1: andg2N" {  } { { "../../proj/src/TopLevel/andg2N.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-structural " "Found design unit 1: branch-structural" {  } { { "../../proj/src/TopLevel/branch.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038446 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "../../proj/src/TopLevel/branch.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branchALU-dataflow " "Found design unit 1: branchALU-dataflow" {  } { { "../../proj/src/TopLevel/branchALU.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038448 ""} { "Info" "ISGN_ENTITY_NAME" "1 branchALU " "Found entity 1: branchALU" {  } { { "../../proj/src/TopLevel/branchALU.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-decode " "Found design unit 1: decoder-decode" {  } { { "../../proj/src/TopLevel/decoder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038449 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../proj/src/TopLevel/decoder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038450 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_PC-mixed " "Found design unit 1: dffg_PC-mixed" {  } { { "../../proj/src/TopLevel/dffg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038451 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_PC " "Found entity 1: dffg_PC" {  } { { "../../proj/src/TopLevel/dffg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_set-mixed " "Found design unit 1: dffg_set-mixed" {  } { { "../../proj/src/TopLevel/dffg_set.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038452 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_set " "Found entity 1: dffg_set" {  } { { "../../proj/src/TopLevel/dffg_set.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extendSign-behavioral " "Found design unit 1: extendSign-behavioral" {  } { { "../../proj/src/TopLevel/extendSign.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038454 ""} { "Info" "ISGN_ENTITY_NAME" "1 extendSign " "Found entity 1: extendSign" {  } { { "../../proj/src/TopLevel/extendSign.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchLogic-structural " "Found design unit 1: fetchLogic-structural" {  } { { "../../proj/src/TopLevel/fetchLogic.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038455 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchLogic " "Found entity 1: fetchLogic" {  } { { "../../proj/src/TopLevel/fetchLogic.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-structure " "Found design unit 1: fullAdder-structure" {  } { { "../../proj/src/TopLevel/fullAdder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038455 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../../proj/src/TopLevel/fullAdder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038457 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/TopLevel/invg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jump-structural " "Found design unit 1: jump-structural" {  } { { "../../proj/src/TopLevel/jump.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038458 ""} { "Info" "ISGN_ENTITY_NAME" "1 jump " "Found entity 1: jump" {  } { { "../../proj/src/TopLevel/jump.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038459 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-structural " "Found design unit 1: mux2t1-structural" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038461 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_5bit-structural " "Found design unit 1: mux2t1_5bit-structural" {  } { { "../../proj/src/TopLevel/mux2t1_5bit.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038462 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_5bit " "Found entity 1: mux2t1_5bit" {  } { { "../../proj/src/TopLevel/mux2t1_5bit.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038463 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/TopLevel/mux2t1_N.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_dataflow-dataflow " "Found design unit 1: mux2t1_dataflow-dataflow" {  } { { "../../proj/src/TopLevel/mux2t1_dataflow.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038465 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_dataflow " "Found entity 1: mux2t1_dataflow" {  } { { "../../proj/src/TopLevel/mux2t1_dataflow.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_32t1_mux-mux32t1 " "Found design unit 1: my_32t1_mux-mux32t1" {  } { { "../../proj/src/TopLevel/my_32t1_mux.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038465 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_32t1_mux " "Found entity 1: my_32t1_mux" {  } { { "../../proj/src/TopLevel/my_32t1_mux.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAddSub-structure " "Found design unit 1: nBitAddSub-structure" {  } { { "../../proj/src/TopLevel/nBitAddSub.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038467 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAddSub " "Found entity 1: nBitAddSub" {  } { { "../../proj/src/TopLevel/nBitAddSub.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAdder-structure " "Found design unit 1: nBitAdder-structure" {  } { { "../../proj/src/TopLevel/nBitAdder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038468 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAdder " "Found entity 1: nBitAdder" {  } { { "../../proj/src/TopLevel/nBitAdder.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAnd-structure " "Found design unit 1: nBitAnd-structure" {  } { { "../../proj/src/TopLevel/nBitAnd.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038469 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAnd " "Found entity 1: nBitAnd" {  } { { "../../proj/src/TopLevel/nBitAnd.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitNor-dataflow " "Found design unit 1: nBitNor-dataflow" {  } { { "../../proj/src/TopLevel/nBitNor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038470 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitNor " "Found entity 1: nBitNor" {  } { { "../../proj/src/TopLevel/nBitNor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitOr-structure " "Found design unit 1: nBitOr-structure" {  } { { "../../proj/src/TopLevel/nBitOr.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038471 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitOr " "Found entity 1: nBitOr" {  } { { "../../proj/src/TopLevel/nBitOr.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitXor-structure " "Found design unit 1: nBitXor-structure" {  } { { "../../proj/src/TopLevel/nBitXor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038472 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitXor " "Found entity 1: nBitXor" {  } { { "../../proj/src/TopLevel/nBitXor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComp-structure " "Found design unit 1: onesComp-structure" {  } { { "../../proj/src/TopLevel/onesComp.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038473 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComp " "Found entity 1: onesComp" {  } { { "../../proj/src/TopLevel/onesComp.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038473 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/TopLevel/org2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcRegister-structure " "Found design unit 1: pcRegister-structure" {  } { { "../../proj/src/TopLevel/pcRegister.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038474 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcRegister " "Found entity 1: pcRegister" {  } { { "../../proj/src/TopLevel/pcRegister.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prediction-structure " "Found design unit 1: prediction-structure" {  } { { "../../proj/src/TopLevel/prediction.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038475 ""} { "Info" "ISGN_ENTITY_NAME" "1 prediction " "Found entity 1: prediction" {  } { { "../../proj/src/TopLevel/prediction.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectOperation-dataflow " "Found design unit 1: selectOperation-dataflow" {  } { { "../../proj/src/TopLevel/selectOperation.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038476 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectOperation " "Found entity 1: selectOperation" {  } { { "../../proj/src/TopLevel/selectOperation.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setLessThan-dataflow " "Found design unit 1: setLessThan-dataflow" {  } { { "../../proj/src/TopLevel/setLessThan.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038476 ""} { "Info" "ISGN_ENTITY_NAME" "1 setLessThan " "Found entity 1: setLessThan" {  } { { "../../proj/src/TopLevel/setLessThan.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-behavioral " "Found design unit 1: shift-behavioral" {  } { { "../../proj/src/TopLevel/shift.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038477 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "../../proj/src/TopLevel/shift.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038478 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/TopLevel/xorg2.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977038478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977038478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713977039155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(363) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(363): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977039157 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(366) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(366): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977039157 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_j MIPS_Processor.vhd(379) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(379): object \"s_j\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977039157 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ctlExt MIPS_Processor.vhd(394) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(394): object \"s_ctlExt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977039157 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rsEx MIPS_Processor.vhd(427) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(427): object \"s_rsEx\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977039157 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rtMem MIPS_Processor.vhd(446) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(446): object \"s_rtMem\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 446 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977039158 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rdMem MIPS_Processor.vhd(447) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(447): object \"s_rdMem\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 447 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977039158 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IMem" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcRegister pcRegister:PC_REG " "Elaborating entity \"pcRegister\" for hierarchy \"pcRegister:PC_REG\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "PC_REG" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_two pcRegister.vhd(41) " "Verilog HDL or VHDL warning at pcRegister.vhd(41): object \"s_two\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/pcRegister.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977039279 "|MIPS_Processor|pcRegister:PC_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_reg_PC pcRegister:PC_REG\|Nbit_reg_PC:REG " "Elaborating entity \"Nbit_reg_PC\" for hierarchy \"pcRegister:PC_REG\|Nbit_reg_PC:REG\"" {  } { { "../../proj/src/TopLevel/pcRegister.vhd" "REG" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039287 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_R Nbit_reg_PC.vhd(28) " "VHDL Signal Declaration warning at Nbit_reg_PC.vhd(28): used explicit default value for signal \"s_R\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/Nbit_reg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713977039287 "|MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_PC pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG " "Elaborating entity \"dffg_PC\" for hierarchy \"pcRegister:PC_REG\|Nbit_reg_PC:REG\|dffg_PC:\\G_NBit_Reg:0:REG\"" {  } { { "../../proj/src/TopLevel/Nbit_reg_PC.vhd" "\\G_NBit_Reg:0:REG" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039297 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST dffg_PC.vhd(44) " "VHDL Process Statement warning at dffg_PC.vhd(44): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/dffg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713977039297 "|MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_D dffg_PC.vhd(45) " "VHDL Process Statement warning at dffg_PC.vhd(45): signal \"r_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/dffg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713977039297 "|MIPS_Processor|pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdder nBitAdder:INCREMENT_PC " "Elaborating entity \"nBitAdder\" for hierarchy \"nBitAdder:INCREMENT_PC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "INCREMENT_PC" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder nBitAdder:INCREMENT_PC\|fullAdder:ADDI " "Elaborating entity \"fullAdder\" for hierarchy \"nBitAdder:INCREMENT_PC\|fullAdder:ADDI\"" {  } { { "../../proj/src/TopLevel/nBitAdder.vhd" "ADDI" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 nBitAdder:INCREMENT_PC\|fullAdder:ADDI\|xorg2:XOR1 " "Elaborating entity \"xorg2\" for hierarchy \"nBitAdder:INCREMENT_PC\|fullAdder:ADDI\|xorg2:XOR1\"" {  } { { "../../proj/src/TopLevel/fullAdder.vhd" "XOR1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 nBitAdder:INCREMENT_PC\|fullAdder:ADDI\|andg2:AND1 " "Elaborating entity \"andg2\" for hierarchy \"nBitAdder:INCREMENT_PC\|fullAdder:ADDI\|andg2:AND1\"" {  } { { "../../proj/src/TopLevel/fullAdder.vhd" "AND1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 nBitAdder:INCREMENT_PC\|fullAdder:ADDI\|org2:OR1 " "Elaborating entity \"org2\" for hierarchy \"nBitAdder:INCREMENT_PC\|fullAdder:ADDI\|org2:OR1\"" {  } { { "../../proj/src/TopLevel/fullAdder.vhd" "OR1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_Decode_Reg Fetch_Decode_Reg:IF_D " "Elaborating entity \"Fetch_Decode_Reg\" for hierarchy \"Fetch_Decode_Reg:IF_D\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "IF_D" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fivebit_dffg Fetch_Decode_Reg:IF_D\|Fivebit_dffg:REG_INST1 " "Elaborating entity \"Fivebit_dffg\" for hierarchy \"Fetch_Decode_Reg:IF_D\|Fivebit_dffg:REG_INST1\"" {  } { { "../../proj/src/TopLevel/Fetch_Decode_Reg.vhd" "REG_INST1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039453 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST 5bit_dffg.vhd(37) " "VHDL Process Statement warning at 5bit_dffg.vhd(37): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/5bit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713977039453 "|MIPS_Processor|Fetch_Decode_Reg:IF_D|Fivebit_dffg:REG_INST1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_dffg Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG1 " "Elaborating entity \"Nbit_dffg\" for hierarchy \"Fetch_Decode_Reg:IF_D\|Nbit_dffg:REG1\"" {  } { { "../../proj/src/TopLevel/Fetch_Decode_Reg.vhd" "REG1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039459 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST Nbit_dffg.vhd(35) " "VHDL Process Statement warning at Nbit_dffg.vhd(35): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/Nbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713977039459 "|MIPS_Processor|Fetch_Decode_Reg:IF_D|Nbit_dffg:REG1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_5bit mux2t1_5bit:G_MUX_REGDST " "Elaborating entity \"mux2t1_5bit\" for hierarchy \"mux2t1_5bit:G_MUX_REGDST\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_MUX_REGDST" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_dataflow mux2t1_5bit:G_MUX_REGDST\|mux2t1_dataflow:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1_dataflow\" for hierarchy \"mux2t1_5bit:G_MUX_REGDST\|mux2t1_dataflow:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/TopLevel/mux2t1_5bit.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSregister MIPSregister:G_REG " "Elaborating entity \"MIPSregister\" for hierarchy \"MIPSregister:G_REG\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_REG" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder MIPSregister:G_REG\|decoder:dec1 " "Elaborating entity \"decoder\" for hierarchy \"MIPSregister:G_REG\|decoder:dec1\"" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "dec1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2N MIPSregister:G_REG\|andg2N:and1 " "Elaborating entity \"andg2N\" for hierarchy \"MIPSregister:G_REG\|andg2N:and1\"" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "and1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nbit_reg MIPSregister:G_REG\|Nbit_reg:reg0 " "Elaborating entity \"Nbit_reg\" for hierarchy \"MIPSregister:G_REG\|Nbit_reg:reg0\"" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "reg0" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg MIPSregister:G_REG\|Nbit_reg:reg0\|dffg:\\G_NBit_Reg:0:REG " "Elaborating entity \"dffg\" for hierarchy \"MIPSregister:G_REG\|Nbit_reg:reg0\|dffg:\\G_NBit_Reg:0:REG\"" {  } { { "../../proj/src/TopLevel/Nbit_reg.vhd" "\\G_NBit_Reg:0:REG" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977039595 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST dffg.vhd(34) " "VHDL Process Statement warning at dffg.vhd(34): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713977039595 "|MIPS_Processor|MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:0:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_32t1_mux MIPSregister:G_REG\|my_32t1_mux:mux1 " "Elaborating entity \"my_32t1_mux\" for hierarchy \"MIPSregister:G_REG\|my_32t1_mux:mux1\"" {  } { { "../../proj/src/TopLevel/MIPSregister.vhd" "mux1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977040039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:EXTEND " "Elaborating entity \"Extender\" for hierarchy \"Extender:EXTEND\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EXTEND" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977040073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:G_CTL " "Elaborating entity \"control\" for hierarchy \"control:G_CTL\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_CTL" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977040079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Execute_Reg Decode_Execute_Reg:D_EX " "Elaborating entity \"Decode_Execute_Reg\" for hierarchy \"Decode_Execute_Reg:D_EX\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "D_EX" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977040090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOURbit_dffg Decode_Execute_Reg:D_EX\|FOURbit_dffg:REG_Op " "Elaborating entity \"FOURbit_dffg\" for hierarchy \"Decode_Execute_Reg:D_EX\|FOURbit_dffg:REG_Op\"" {  } { { "../../proj/src/TopLevel/Decode_Execute_Reg.vhd" "REG_Op" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977040110 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_RST FOURbit_dffg.vhd(37) " "VHDL Process Statement warning at FOURbit_dffg.vhd(37): signal \"i_RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../proj/src/TopLevel/FOURbit_dffg.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713977040110 "|MIPS_Processor|Decode_Execute_Reg:D_EX|FOURbit_dffg:REG_Op"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchLogic fetchLogic:G_FETCHLOGIC " "Elaborating entity \"fetchLogic\" for hierarchy \"fetchLogic:G_FETCHLOGIC\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_FETCHLOGIC" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977040121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump fetchLogic:G_FETCHLOGIC\|jump:JUMP1 " "Elaborating entity \"jump\" for hierarchy \"fetchLogic:G_FETCHLOGIC\|jump:JUMP1\"" {  } { { "../../proj/src/TopLevel/fetchLogic.vhd" "JUMP1" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977040140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrel_Shifter fetchLogic:G_FETCHLOGIC\|jump:JUMP1\|Barrel_Shifter:G_LEFT_SHIFT " "Elaborating entity \"Barrel_Shifter\" for hierarchy \"fetchLogic:G_FETCHLOGIC\|jump:JUMP1\|Barrel_Shifter:G_LEFT_SHIFT\"" {  } { { "../../proj/src/TopLevel/jump.vhd" "G_LEFT_SHIFT" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977040154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N fetchLogic:G_FETCHLOGIC\|jump:JUMP1\|Barrel_Shifter:G_LEFT_SHIFT\|mux2t1_N:G_INPUT_MUX " "Elaborating entity \"mux2t1_N\" for hierarchy \"fetchLogic:G_FETCHLOGIC\|jump:JUMP1\|Barrel_Shifter:G_LEFT_SHIFT\|mux2t1_N:G_INPUT_MUX\"" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "G_INPUT_MUX" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977040190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 fetchLogic:G_FETCHLOGIC\|jump:JUMP1\|Barrel_Shifter:G_LEFT_SHIFT\|mux2t1:\\G_MUX_1_SHIFT:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"fetchLogic:G_FETCHLOGIC\|jump:JUMP1\|Barrel_Shifter:G_LEFT_SHIFT\|mux2t1:\\G_MUX_1_SHIFT:0:MUXI\"" {  } { { "../../proj/src/TopLevel/Barrel_Shifter.vhd" "\\G_MUX_1_SHIFT:0:MUXI" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977040219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg fetchLogic:G_FETCHLOGIC\|jump:JUMP1\|Barrel_Shifter:G_LEFT_SHIFT\|mux2t1:\\G_MUX_1_SHIFT:0:MUXI\|invg:g_Not " "Elaborating entity \"invg\" for hierarchy \"fetchLogic:G_FETCHLOGIC\|jump:JUMP1\|Barrel_Shifter:G_LEFT_SHIFT\|mux2t1:\\G_MUX_1_SHIFT:0:MUXI\|invg:g_Not\"" {  } { { "../../proj/src/TopLevel/mux2t1.vhd" "g_Not" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977040225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N fetchLogic:G_FETCHLOGIC\|jump:JUMP1\|mux2t1_N:G_MUX " "Elaborating entity \"mux2t1_N\" for hierarchy \"fetchLogic:G_FETCHLOGIC\|jump:JUMP1\|mux2t1_N:G_MUX\"" {  } { { "../../proj/src/TopLevel/jump.vhd" "G_MUX" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977042506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch fetchLogic:G_FETCHLOGIC\|branch:G_BRANCH " "Elaborating entity \"branch\" for hierarchy \"fetchLogic:G_FETCHLOGIC\|branch:G_BRANCH\"" {  } { { "../../proj/src/TopLevel/fetchLogic.vhd" "G_BRANCH" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977042627 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry1 branch.vhd(59) " "Verilog HDL or VHDL warning at branch.vhd(59): object \"carry1\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/branch.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977042627 "|MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry2 branch.vhd(60) " "Verilog HDL or VHDL warning at branch.vhd(60): object \"carry2\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/branch.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977042627 "|MIPS_Processor|fetchLogic:G_FETCHLOGIC|branch:G_BRANCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift fetchLogic:G_FETCHLOGIC\|branch:G_BRANCH\|shift:G_SHIFT " "Elaborating entity \"shift\" for hierarchy \"fetchLogic:G_FETCHLOGIC\|branch:G_BRANCH\|shift:G_SHIFT\"" {  } { { "../../proj/src/TopLevel/branch.vhd" "G_SHIFT" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977042748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:G_ALU " "Elaborating entity \"alu\" for hierarchy \"alu:G_ALU\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "G_ALU" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_addSubCarry alu.vhd(145) " "Verilog HDL or VHDL warning at alu.vhd(145): object \"s_addSubCarry\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977043043 "|MIPS_Processor|alu:G_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_MSB alu.vhd(149) " "Verilog HDL or VHDL warning at alu.vhd(149): object \"s_MSB\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713977043043 "|MIPS_Processor|alu:G_ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_constShamt alu.vhd(151) " "VHDL Signal Declaration warning at alu.vhd(151): used explicit default value for signal \"s_constShamt\" because signal was never assigned a value" {  } { { "../../proj/src/TopLevel/alu.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 151 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713977043043 "|MIPS_Processor|alu:G_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitOr alu:G_ALU\|nBitOr:G_OR " "Elaborating entity \"nBitOr\" for hierarchy \"alu:G_ALU\|nBitOr:G_OR\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_OR" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAnd alu:G_ALU\|nBitAnd:G_AND " "Elaborating entity \"nBitAnd\" for hierarchy \"alu:G_ALU\|nBitAnd:G_AND\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_AND" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitXor alu:G_ALU\|nBitXor:G_XOR " "Elaborating entity \"nBitXor\" for hierarchy \"alu:G_ALU\|nBitXor:G_XOR\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_XOR" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitNor alu:G_ALU\|nBitNor:G_NOR " "Elaborating entity \"nBitNor\" for hierarchy \"alu:G_ALU\|nBitNor:G_NOR\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_NOR" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setLessThan alu:G_ALU\|setLessThan:G_SLT " "Elaborating entity \"setLessThan\" for hierarchy \"alu:G_ALU\|setLessThan:G_SLT\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_SLT" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAddSub alu:G_ALU\|nBitAddSub:G_ADDSUB " "Elaborating entity \"nBitAddSub\" for hierarchy \"alu:G_ALU\|nBitAddSub:G_ADDSUB\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_ADDSUB" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesComp alu:G_ALU\|nBitAddSub:G_ADDSUB\|onesComp:N_Bit_Inv " "Elaborating entity \"onesComp\" for hierarchy \"alu:G_ALU\|nBitAddSub:G_ADDSUB\|onesComp:N_Bit_Inv\"" {  } { { "../../proj/src/TopLevel/nBitAddSub.vhd" "N_Bit_Inv" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdder alu:G_ALU\|nBitAddSub:G_ADDSUB\|nBitAdder:N_Bit_Adder " "Elaborating entity \"nBitAdder\" for hierarchy \"alu:G_ALU\|nBitAddSub:G_ADDSUB\|nBitAdder:N_Bit_Adder\"" {  } { { "../../proj/src/TopLevel/nBitAddSub.vhd" "N_Bit_Adder" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchALU alu:G_ALU\|branchALU:G_BRANCH " "Elaborating entity \"branchALU\" for hierarchy \"alu:G_ALU\|branchALU:G_BRANCH\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_BRANCH" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selectOperation alu:G_ALU\|selectOperation:G_SELECT " "Elaborating entity \"selectOperation\" for hierarchy \"alu:G_ALU\|selectOperation:G_SELECT\"" {  } { { "../../proj/src/TopLevel/alu.vhd" "G_SELECT" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_Memory_Reg Execute_Memory_Reg:EX_MEM " "Elaborating entity \"Execute_Memory_Reg\" for hierarchy \"Execute_Memory_Reg:EX_MEM\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "EX_MEM" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_WriteBack_Reg Memory_WriteBack_Reg:MEM_WB " "Elaborating entity \"Memory_WriteBack_Reg\" for hierarchy \"Memory_WriteBack_Reg:MEM_WB\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "MEM_WB" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977043856 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1713977048436 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1713977048436 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713977048436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977049117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713977049117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713977049117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713977049117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713977049117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713977049117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713977049117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713977049117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713977049117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713977049117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713977049117 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713977049117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713977049311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977049311 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713977049919 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/TopLevel/dffg_PC.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713977050038 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713977050038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713977051787 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713977060865 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713977062129 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713977062129 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/MIPS_Processor.vhd" "" { Text "/home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713977062865 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713977062865 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3938 " "Implemented 3938 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713977062869 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713977062869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3775 " "Implemented 3775 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713977062869 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713977062869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713977062869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "756 " "Peak virtual memory: 756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713977062924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 11:44:22 2024 " "Processing ended: Wed Apr 24 11:44:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713977062924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713977062924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713977062924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713977062924 ""}
