
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fallocate_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012c8 <.init>:
  4012c8:	stp	x29, x30, [sp, #-16]!
  4012cc:	mov	x29, sp
  4012d0:	bl	4016d0 <ferror@plt+0x60>
  4012d4:	ldp	x29, x30, [sp], #16
  4012d8:	ret

Disassembly of section .plt:

00000000004012e0 <memcpy@plt-0x20>:
  4012e0:	stp	x16, x30, [sp, #-16]!
  4012e4:	adrp	x16, 414000 <ferror@plt+0x12990>
  4012e8:	ldr	x17, [x16, #4088]
  4012ec:	add	x16, x16, #0xff8
  4012f0:	br	x17
  4012f4:	nop
  4012f8:	nop
  4012fc:	nop

0000000000401300 <memcpy@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x13990>
  401304:	ldr	x17, [x16]
  401308:	add	x16, x16, #0x0
  40130c:	br	x17

0000000000401310 <_exit@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x13990>
  401314:	ldr	x17, [x16, #8]
  401318:	add	x16, x16, #0x8
  40131c:	br	x17

0000000000401320 <strtoul@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x13990>
  401324:	ldr	x17, [x16, #16]
  401328:	add	x16, x16, #0x10
  40132c:	br	x17

0000000000401330 <strlen@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13990>
  401334:	ldr	x17, [x16, #24]
  401338:	add	x16, x16, #0x18
  40133c:	br	x17

0000000000401340 <fputs@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13990>
  401344:	ldr	x17, [x16, #32]
  401348:	add	x16, x16, #0x20
  40134c:	br	x17

0000000000401350 <exit@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13990>
  401354:	ldr	x17, [x16, #40]
  401358:	add	x16, x16, #0x28
  40135c:	br	x17

0000000000401360 <dup@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13990>
  401364:	ldr	x17, [x16, #48]
  401368:	add	x16, x16, #0x30
  40136c:	br	x17

0000000000401370 <posix_fallocate@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13990>
  401374:	ldr	x17, [x16, #56]
  401378:	add	x16, x16, #0x38
  40137c:	br	x17

0000000000401380 <strtod@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13990>
  401384:	ldr	x17, [x16, #64]
  401388:	add	x16, x16, #0x40
  40138c:	br	x17

0000000000401390 <__cxa_atexit@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13990>
  401394:	ldr	x17, [x16, #72]
  401398:	add	x16, x16, #0x48
  40139c:	br	x17

00000000004013a0 <fputc@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4013a4:	ldr	x17, [x16, #80]
  4013a8:	add	x16, x16, #0x50
  4013ac:	br	x17

00000000004013b0 <lseek@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4013b4:	ldr	x17, [x16, #88]
  4013b8:	add	x16, x16, #0x58
  4013bc:	br	x17

00000000004013c0 <snprintf@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4013c4:	ldr	x17, [x16, #96]
  4013c8:	add	x16, x16, #0x60
  4013cc:	br	x17

00000000004013d0 <localeconv@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4013d4:	ldr	x17, [x16, #104]
  4013d8:	add	x16, x16, #0x68
  4013dc:	br	x17

00000000004013e0 <fileno@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4013e4:	ldr	x17, [x16, #112]
  4013e8:	add	x16, x16, #0x70
  4013ec:	br	x17

00000000004013f0 <fsync@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4013f4:	ldr	x17, [x16, #120]
  4013f8:	add	x16, x16, #0x78
  4013fc:	br	x17

0000000000401400 <malloc@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13990>
  401404:	ldr	x17, [x16, #128]
  401408:	add	x16, x16, #0x80
  40140c:	br	x17

0000000000401410 <open@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x13990>
  401414:	ldr	x17, [x16, #136]
  401418:	add	x16, x16, #0x88
  40141c:	br	x17

0000000000401420 <__strtol_internal@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x13990>
  401424:	ldr	x17, [x16, #144]
  401428:	add	x16, x16, #0x90
  40142c:	br	x17

0000000000401430 <strncmp@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x13990>
  401434:	ldr	x17, [x16, #152]
  401438:	add	x16, x16, #0x98
  40143c:	br	x17

0000000000401440 <bindtextdomain@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x13990>
  401444:	ldr	x17, [x16, #160]
  401448:	add	x16, x16, #0xa0
  40144c:	br	x17

0000000000401450 <__libc_start_main@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x13990>
  401454:	ldr	x17, [x16, #168]
  401458:	add	x16, x16, #0xa8
  40145c:	br	x17

0000000000401460 <fgetc@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x13990>
  401464:	ldr	x17, [x16, #176]
  401468:	add	x16, x16, #0xb0
  40146c:	br	x17

0000000000401470 <__strtoul_internal@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x13990>
  401474:	ldr	x17, [x16, #184]
  401478:	add	x16, x16, #0xb8
  40147c:	br	x17

0000000000401480 <getpagesize@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x13990>
  401484:	ldr	x17, [x16, #192]
  401488:	add	x16, x16, #0xc0
  40148c:	br	x17

0000000000401490 <strdup@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x13990>
  401494:	ldr	x17, [x16, #200]
  401498:	add	x16, x16, #0xc8
  40149c:	br	x17

00000000004014a0 <close@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4014a4:	ldr	x17, [x16, #208]
  4014a8:	add	x16, x16, #0xd0
  4014ac:	br	x17

00000000004014b0 <__gmon_start__@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4014b4:	ldr	x17, [x16, #216]
  4014b8:	add	x16, x16, #0xd8
  4014bc:	br	x17

00000000004014c0 <abort@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4014c4:	ldr	x17, [x16, #224]
  4014c8:	add	x16, x16, #0xe0
  4014cc:	br	x17

00000000004014d0 <posix_fadvise@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4014d4:	ldr	x17, [x16, #232]
  4014d8:	add	x16, x16, #0xe8
  4014dc:	br	x17

00000000004014e0 <textdomain@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4014e4:	ldr	x17, [x16, #240]
  4014e8:	add	x16, x16, #0xf0
  4014ec:	br	x17

00000000004014f0 <getopt_long@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4014f4:	ldr	x17, [x16, #248]
  4014f8:	add	x16, x16, #0xf8
  4014fc:	br	x17

0000000000401500 <strcmp@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x13990>
  401504:	ldr	x17, [x16, #256]
  401508:	add	x16, x16, #0x100
  40150c:	br	x17

0000000000401510 <warn@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x13990>
  401514:	ldr	x17, [x16, #264]
  401518:	add	x16, x16, #0x108
  40151c:	br	x17

0000000000401520 <__ctype_b_loc@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13990>
  401524:	ldr	x17, [x16, #272]
  401528:	add	x16, x16, #0x110
  40152c:	br	x17

0000000000401530 <strtol@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13990>
  401534:	ldr	x17, [x16, #280]
  401538:	add	x16, x16, #0x118
  40153c:	br	x17

0000000000401540 <free@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13990>
  401544:	ldr	x17, [x16, #288]
  401548:	add	x16, x16, #0x120
  40154c:	br	x17

0000000000401550 <vasprintf@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13990>
  401554:	ldr	x17, [x16, #296]
  401558:	add	x16, x16, #0x128
  40155c:	br	x17

0000000000401560 <strndup@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13990>
  401564:	ldr	x17, [x16, #304]
  401568:	add	x16, x16, #0x130
  40156c:	br	x17

0000000000401570 <strspn@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13990>
  401574:	ldr	x17, [x16, #312]
  401578:	add	x16, x16, #0x138
  40157c:	br	x17

0000000000401580 <strchr@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13990>
  401584:	ldr	x17, [x16, #320]
  401588:	add	x16, x16, #0x140
  40158c:	br	x17

0000000000401590 <pread@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13990>
  401594:	ldr	x17, [x16, #328]
  401598:	add	x16, x16, #0x148
  40159c:	br	x17

00000000004015a0 <fflush@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4015a4:	ldr	x17, [x16, #336]
  4015a8:	add	x16, x16, #0x150
  4015ac:	br	x17

00000000004015b0 <warnx@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4015b4:	ldr	x17, [x16, #344]
  4015b8:	add	x16, x16, #0x158
  4015bc:	br	x17

00000000004015c0 <memchr@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4015c4:	ldr	x17, [x16, #352]
  4015c8:	add	x16, x16, #0x160
  4015cc:	br	x17

00000000004015d0 <__fxstat@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4015d4:	ldr	x17, [x16, #360]
  4015d8:	add	x16, x16, #0x168
  4015dc:	br	x17

00000000004015e0 <dcgettext@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4015e4:	ldr	x17, [x16, #368]
  4015e8:	add	x16, x16, #0x170
  4015ec:	br	x17

00000000004015f0 <errx@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13990>
  4015f4:	ldr	x17, [x16, #376]
  4015f8:	add	x16, x16, #0x178
  4015fc:	br	x17

0000000000401600 <fallocate@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13990>
  401604:	ldr	x17, [x16, #384]
  401608:	add	x16, x16, #0x180
  40160c:	br	x17

0000000000401610 <strcspn@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13990>
  401614:	ldr	x17, [x16, #392]
  401618:	add	x16, x16, #0x188
  40161c:	br	x17

0000000000401620 <printf@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13990>
  401624:	ldr	x17, [x16, #400]
  401628:	add	x16, x16, #0x190
  40162c:	br	x17

0000000000401630 <__errno_location@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13990>
  401634:	ldr	x17, [x16, #408]
  401638:	add	x16, x16, #0x198
  40163c:	br	x17

0000000000401640 <fprintf@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13990>
  401644:	ldr	x17, [x16, #416]
  401648:	add	x16, x16, #0x1a0
  40164c:	br	x17

0000000000401650 <err@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13990>
  401654:	ldr	x17, [x16, #424]
  401658:	add	x16, x16, #0x1a8
  40165c:	br	x17

0000000000401660 <setlocale@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13990>
  401664:	ldr	x17, [x16, #432]
  401668:	add	x16, x16, #0x1b0
  40166c:	br	x17

0000000000401670 <ferror@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13990>
  401674:	ldr	x17, [x16, #440]
  401678:	add	x16, x16, #0x1b8
  40167c:	br	x17

Disassembly of section .text:

0000000000401680 <.text>:
  401680:	mov	x29, #0x0                   	// #0
  401684:	mov	x30, #0x0                   	// #0
  401688:	mov	x5, x0
  40168c:	ldr	x1, [sp]
  401690:	add	x2, sp, #0x8
  401694:	mov	x6, sp
  401698:	movz	x0, #0x0, lsl #48
  40169c:	movk	x0, #0x0, lsl #32
  4016a0:	movk	x0, #0x40, lsl #16
  4016a4:	movk	x0, #0x178c
  4016a8:	movz	x3, #0x0, lsl #48
  4016ac:	movk	x3, #0x0, lsl #32
  4016b0:	movk	x3, #0x40, lsl #16
  4016b4:	movk	x3, #0x4078
  4016b8:	movz	x4, #0x0, lsl #48
  4016bc:	movk	x4, #0x0, lsl #32
  4016c0:	movk	x4, #0x40, lsl #16
  4016c4:	movk	x4, #0x40f8
  4016c8:	bl	401450 <__libc_start_main@plt>
  4016cc:	bl	4014c0 <abort@plt>
  4016d0:	adrp	x0, 414000 <ferror@plt+0x12990>
  4016d4:	ldr	x0, [x0, #4064]
  4016d8:	cbz	x0, 4016e0 <ferror@plt+0x70>
  4016dc:	b	4014b0 <__gmon_start__@plt>
  4016e0:	ret
  4016e4:	nop
  4016e8:	adrp	x0, 415000 <ferror@plt+0x13990>
  4016ec:	add	x0, x0, #0x1d8
  4016f0:	adrp	x1, 415000 <ferror@plt+0x13990>
  4016f4:	add	x1, x1, #0x1d8
  4016f8:	cmp	x1, x0
  4016fc:	b.eq	401714 <ferror@plt+0xa4>  // b.none
  401700:	adrp	x1, 404000 <ferror@plt+0x2990>
  401704:	ldr	x1, [x1, #296]
  401708:	cbz	x1, 401714 <ferror@plt+0xa4>
  40170c:	mov	x16, x1
  401710:	br	x16
  401714:	ret
  401718:	adrp	x0, 415000 <ferror@plt+0x13990>
  40171c:	add	x0, x0, #0x1d8
  401720:	adrp	x1, 415000 <ferror@plt+0x13990>
  401724:	add	x1, x1, #0x1d8
  401728:	sub	x1, x1, x0
  40172c:	lsr	x2, x1, #63
  401730:	add	x1, x2, x1, asr #3
  401734:	cmp	xzr, x1, asr #1
  401738:	asr	x1, x1, #1
  40173c:	b.eq	401754 <ferror@plt+0xe4>  // b.none
  401740:	adrp	x2, 404000 <ferror@plt+0x2990>
  401744:	ldr	x2, [x2, #304]
  401748:	cbz	x2, 401754 <ferror@plt+0xe4>
  40174c:	mov	x16, x2
  401750:	br	x16
  401754:	ret
  401758:	stp	x29, x30, [sp, #-32]!
  40175c:	mov	x29, sp
  401760:	str	x19, [sp, #16]
  401764:	adrp	x19, 415000 <ferror@plt+0x13990>
  401768:	ldrb	w0, [x19, #512]
  40176c:	cbnz	w0, 40177c <ferror@plt+0x10c>
  401770:	bl	4016e8 <ferror@plt+0x78>
  401774:	mov	w0, #0x1                   	// #1
  401778:	strb	w0, [x19, #512]
  40177c:	ldr	x19, [sp, #16]
  401780:	ldp	x29, x30, [sp], #32
  401784:	ret
  401788:	b	401718 <ferror@plt+0xa8>
  40178c:	sub	sp, sp, #0x120
  401790:	stp	x24, x23, [sp, #240]
  401794:	mov	x23, x1
  401798:	adrp	x1, 404000 <ferror@plt+0x2990>
  40179c:	stp	x20, x19, [sp, #272]
  4017a0:	mov	w20, w0
  4017a4:	add	x1, x1, #0x8f2
  4017a8:	mov	w0, #0x6                   	// #6
  4017ac:	stp	x29, x30, [sp, #192]
  4017b0:	stp	x28, x27, [sp, #208]
  4017b4:	stp	x26, x25, [sp, #224]
  4017b8:	stp	x22, x21, [sp, #256]
  4017bc:	add	x29, sp, #0xc0
  4017c0:	stp	xzr, xzr, [sp, #40]
  4017c4:	bl	401660 <setlocale@plt>
  4017c8:	adrp	x19, 404000 <ferror@plt+0x2990>
  4017cc:	add	x19, x19, #0x502
  4017d0:	adrp	x1, 404000 <ferror@plt+0x2990>
  4017d4:	add	x1, x1, #0x50d
  4017d8:	mov	x0, x19
  4017dc:	bl	401440 <bindtextdomain@plt>
  4017e0:	mov	x0, x19
  4017e4:	bl	4014e0 <textdomain@plt>
  4017e8:	adrp	x0, 402000 <ferror@plt+0x990>
  4017ec:	add	x0, x0, #0x370
  4017f0:	bl	404100 <ferror@plt+0x2a90>
  4017f4:	adrp	x2, 404000 <ferror@plt+0x2990>
  4017f8:	adrp	x3, 404000 <ferror@plt+0x2990>
  4017fc:	add	x2, x2, #0x51f
  401800:	add	x3, x3, #0x200
  401804:	mov	w0, w20
  401808:	mov	x1, x23
  40180c:	mov	x4, xzr
  401810:	bl	4014f0 <getopt_long@plt>
  401814:	cmn	w0, #0x1
  401818:	b.eq	4019b8 <ferror@plt+0x348>  // b.none
  40181c:	adrp	x24, 404000 <ferror@plt+0x2990>
  401820:	adrp	x25, 404000 <ferror@plt+0x2990>
  401824:	adrp	x22, 404000 <ferror@plt+0x2990>
  401828:	mov	x19, xzr
  40182c:	mov	w27, wzr
  401830:	mov	w21, wzr
  401834:	mov	x8, #0xfffffffffffffffe    	// #-2
  401838:	add	x24, x24, #0x51f
  40183c:	add	x25, x25, #0x200
  401840:	add	x22, x22, #0x3a0
  401844:	add	x26, sp, #0x28
  401848:	str	wzr, [sp, #24]
  40184c:	str	x8, [sp, #32]
  401850:	b	401880 <ferror@plt+0x210>
  401854:	orr	w21, w21, #0x10
  401858:	mov	w28, w27
  40185c:	mov	w0, w20
  401860:	mov	x1, x23
  401864:	mov	x2, x24
  401868:	mov	x3, x25
  40186c:	mov	x4, xzr
  401870:	bl	4014f0 <getopt_long@plt>
  401874:	cmn	w0, #0x1
  401878:	mov	w27, w28
  40187c:	b.eq	4019d0 <ferror@plt+0x360>  // b.none
  401880:	cmp	w0, #0x63
  401884:	b.ge	4018b8 <ferror@plt+0x248>  // b.tcont
  401888:	sub	w8, w0, #0x56
  40188c:	cmp	w8, #0x24
  401890:	b.hi	401fcc <ferror@plt+0x95c>  // b.pmore
  401894:	adrp	x11, 404000 <ferror@plt+0x2990>
  401898:	add	x11, x11, #0x1b4
  40189c:	adr	x9, 401854 <ferror@plt+0x1e4>
  4018a0:	ldrh	w10, [x11, x8, lsl #1]
  4018a4:	add	x9, x9, x10, lsl #2
  4018a8:	mov	w28, #0x1                   	// #1
  4018ac:	br	x9
  4018b0:	orr	w21, w21, #0x8
  4018b4:	b	401858 <ferror@plt+0x1e8>
  4018b8:	mov	x8, xzr
  4018bc:	mov	w9, #0x63                  	// #99
  4018c0:	mov	x28, x22
  4018c4:	cbz	w9, 401904 <ferror@plt+0x294>
  4018c8:	cmp	w9, w0
  4018cc:	b.gt	401904 <ferror@plt+0x294>
  4018d0:	mov	w10, #0x4                   	// #4
  4018d4:	cmp	w9, w0
  4018d8:	b.eq	4018f4 <ferror@plt+0x284>  // b.none
  4018dc:	ldr	w9, [x28, x10]
  4018e0:	cbz	w9, 401904 <ferror@plt+0x294>
  4018e4:	cmp	w9, w0
  4018e8:	add	x10, x10, #0x4
  4018ec:	b.le	4018d4 <ferror@plt+0x264>
  4018f0:	b	401904 <ferror@plt+0x294>
  4018f4:	ldr	w9, [x26, x8, lsl #2]
  4018f8:	cbz	w9, 401924 <ferror@plt+0x2b4>
  4018fc:	cmp	w9, w0
  401900:	b.ne	401e80 <ferror@plt+0x810>  // b.any
  401904:	add	x8, x8, #0x1
  401908:	lsl	x9, x8, #6
  40190c:	ldr	w9, [x22, x9]
  401910:	cbz	w9, 401888 <ferror@plt+0x218>
  401914:	cmp	w9, w0
  401918:	add	x28, x28, #0x40
  40191c:	b.le	4018c4 <ferror@plt+0x254>
  401920:	b	401888 <ferror@plt+0x218>
  401924:	str	w0, [x26, x8, lsl #2]
  401928:	add	x8, x8, #0x1
  40192c:	lsl	x9, x8, #6
  401930:	ldr	w9, [x22, x9]
  401934:	cbnz	w9, 401914 <ferror@plt+0x2a4>
  401938:	b	401888 <ferror@plt+0x218>
  40193c:	adrp	x9, 415000 <ferror@plt+0x13990>
  401940:	ldr	w8, [x9, #520]
  401944:	add	w8, w8, #0x1
  401948:	str	w8, [x9, #520]
  40194c:	b	401858 <ferror@plt+0x1e8>
  401950:	adrp	x8, 415000 <ferror@plt+0x13990>
  401954:	ldr	x0, [x8, #480]
  401958:	add	x1, sp, #0x38
  40195c:	bl	4028c8 <ferror@plt+0x1258>
  401960:	ldr	x8, [sp, #56]
  401964:	cmp	w0, #0x0
  401968:	csinv	x19, x8, xzr, eq  // eq = none
  40196c:	b	401858 <ferror@plt+0x1e8>
  401970:	orr	w21, w21, #0x3
  401974:	b	401858 <ferror@plt+0x1e8>
  401978:	mov	w8, #0x1                   	// #1
  40197c:	str	w8, [sp, #24]
  401980:	b	401858 <ferror@plt+0x1e8>
  401984:	adrp	x8, 415000 <ferror@plt+0x13990>
  401988:	ldr	x0, [x8, #480]
  40198c:	add	x1, sp, #0x38
  401990:	bl	4028c8 <ferror@plt+0x1258>
  401994:	ldr	x8, [sp, #56]
  401998:	cmp	w0, #0x0
  40199c:	csinv	x8, x8, xzr, eq  // eq = none
  4019a0:	str	x8, [sp, #32]
  4019a4:	b	401858 <ferror@plt+0x1e8>
  4019a8:	orr	w21, w21, #0x20
  4019ac:	b	401858 <ferror@plt+0x1e8>
  4019b0:	orr	w21, w21, #0x1
  4019b4:	b	401858 <ferror@plt+0x1e8>
  4019b8:	mov	x8, #0xfffffffffffffffe    	// #-2
  4019bc:	mov	w21, wzr
  4019c0:	mov	w28, wzr
  4019c4:	str	wzr, [sp, #24]
  4019c8:	mov	x19, xzr
  4019cc:	str	x8, [sp, #32]
  4019d0:	adrp	x8, 415000 <ferror@plt+0x13990>
  4019d4:	ldrsw	x9, [x8, #488]
  4019d8:	cmp	w9, w20
  4019dc:	b.eq	402058 <ferror@plt+0x9e8>  // b.none
  4019e0:	add	w10, w9, #0x1
  4019e4:	str	w10, [x8, #488]
  4019e8:	ldr	x0, [x23, x9, lsl #3]
  4019ec:	ldr	x22, [sp, #32]
  4019f0:	adrp	x23, 415000 <ferror@plt+0x13990>
  4019f4:	cmp	w10, w20
  4019f8:	str	x0, [x23, #528]
  4019fc:	b.ne	402064 <ferror@plt+0x9f4>  // b.any
  401a00:	cmn	x22, #0x2
  401a04:	cbz	w28, 401aac <ferror@plt+0x43c>
  401a08:	csel	x22, xzr, x22, eq  // eq = none
  401a0c:	tbnz	x22, #63, 401ab8 <ferror@plt+0x448>
  401a10:	tbnz	x19, #63, 402070 <ferror@plt+0xa00>
  401a14:	orr	w8, w21, w28
  401a18:	mov	w9, #0x2                   	// #2
  401a1c:	cmp	w8, #0x0
  401a20:	mov	w8, #0x42                  	// #66
  401a24:	csel	w1, w8, w9, eq  // eq = none
  401a28:	mov	w2, #0x1b6                 	// #438
  401a2c:	bl	401410 <open@plt>
  401a30:	tbnz	w0, #31, 40207c <ferror@plt+0xa0c>
  401a34:	mov	w20, w0
  401a38:	cbz	w28, 401ac4 <ferror@plt+0x454>
  401a3c:	add	x8, x22, x19
  401a40:	cmp	x22, #0x0
  401a44:	csel	x28, xzr, x8, eq  // eq = none
  401a48:	bl	401480 <getpagesize@plt>
  401a4c:	mov	w25, w0
  401a50:	add	x2, sp, #0x38
  401a54:	mov	w0, wzr
  401a58:	mov	w1, w20
  401a5c:	bl	4015d0 <__fxstat@plt>
  401a60:	cbnz	w0, 402094 <ferror@plt+0xa24>
  401a64:	ldrsw	x24, [sp, #112]
  401a68:	mov	w0, w20
  401a6c:	mov	x1, x19
  401a70:	mov	w2, wzr
  401a74:	bl	4013b0 <lseek@plt>
  401a78:	tbnz	x0, #63, 4020a0 <ferror@plt+0xa30>
  401a7c:	add	x21, x24, #0x8
  401a80:	mov	x0, x21
  401a84:	bl	401400 <malloc@plt>
  401a88:	mov	x22, x0
  401a8c:	mov	x23, x24
  401a90:	cbz	x21, 401a98 <ferror@plt+0x428>
  401a94:	cbz	x22, 4020c4 <ferror@plt+0xa54>
  401a98:	cbz	x28, 401ae4 <ferror@plt+0x474>
  401a9c:	cmp	x28, x19
  401aa0:	b.gt	401ae4 <ferror@plt+0x474>
  401aa4:	str	xzr, [sp, #24]
  401aa8:	b	401dbc <ferror@plt+0x74c>
  401aac:	b.eq	4020d8 <ferror@plt+0xa68>  // b.none
  401ab0:	cmp	x22, #0x0
  401ab4:	b.gt	401a10 <ferror@plt+0x3a0>
  401ab8:	adrp	x1, 404000 <ferror@plt+0x2990>
  401abc:	add	x1, x1, #0x5a8
  401ac0:	b	402100 <ferror@plt+0xa90>
  401ac4:	ldr	w8, [sp, #24]
  401ac8:	cbz	w8, 401e28 <ferror@plt+0x7b8>
  401acc:	mov	w0, w20
  401ad0:	mov	x1, x19
  401ad4:	mov	x2, x22
  401ad8:	bl	401370 <posix_fallocate@plt>
  401adc:	tbz	w0, #31, 401e40 <ferror@plt+0x7d0>
  401ae0:	b	402118 <ferror@plt+0xaa8>
  401ae4:	lsl	w8, w25, #8
  401ae8:	cmp	x28, #0x0
  401aec:	sxtw	x21, w8
  401af0:	cset	w8, eq  // eq = none
  401af4:	mov	x24, xzr
  401af8:	mov	x26, xzr
  401afc:	sub	x9, x22, #0x7
  401b00:	eor	w8, w8, #0x1
  401b04:	mov	x25, x19
  401b08:	stp	xzr, x9, [sp, #24]
  401b0c:	str	w8, [sp, #12]
  401b10:	str	x23, [sp, #16]
  401b14:	str	x28, [sp]
  401b18:	mov	w2, #0x3                   	// #3
  401b1c:	mov	w0, w20
  401b20:	mov	x1, x19
  401b24:	bl	4013b0 <lseek@plt>
  401b28:	mov	x19, x0
  401b2c:	cmn	x0, #0x1
  401b30:	b.ne	401b44 <ferror@plt+0x4d4>  // b.any
  401b34:	bl	401630 <__errno_location@plt>
  401b38:	ldr	w8, [x0]
  401b3c:	cmp	w8, #0x6
  401b40:	b.eq	401dbc <ferror@plt+0x74c>  // b.none
  401b44:	ldr	w9, [sp, #12]
  401b48:	cmp	x19, x28
  401b4c:	cset	w8, ge  // ge = tcont
  401b50:	and	w8, w8, w9
  401b54:	tbnz	w8, #0, 401dbc <ferror@plt+0x74c>
  401b58:	mov	w2, #0x4                   	// #4
  401b5c:	mov	w0, w20
  401b60:	mov	x1, x19
  401b64:	bl	4013b0 <lseek@plt>
  401b68:	cmp	x0, x28
  401b6c:	ccmp	x28, #0x0, #0x4, gt
  401b70:	csel	x27, x28, x0, ne  // ne = any
  401b74:	orr	x8, x27, x19
  401b78:	tbnz	x8, #63, 401dbc <ferror@plt+0x74c>
  401b7c:	mov	w3, #0x2                   	// #2
  401b80:	mov	w0, w20
  401b84:	mov	x1, x19
  401b88:	mov	x2, x27
  401b8c:	bl	4014d0 <posix_fadvise@plt>
  401b90:	cmp	x27, x19
  401b94:	b.le	401d78 <ferror@plt+0x708>
  401b98:	cbnz	x27, 401bb0 <ferror@plt+0x540>
  401b9c:	b	401ca0 <ferror@plt+0x630>
  401ba0:	add	x19, x23, x19
  401ba4:	ldr	x23, [sp, #16]
  401ba8:	cmp	x27, x19
  401bac:	b.le	401d78 <ferror@plt+0x708>
  401bb0:	mov	w0, w20
  401bb4:	mov	x1, x22
  401bb8:	mov	x2, x23
  401bbc:	mov	x3, x19
  401bc0:	bl	401590 <pread@plt>
  401bc4:	mov	x28, x0
  401bc8:	tbz	x0, #63, 401bd8 <ferror@plt+0x568>
  401bcc:	bl	401630 <__errno_location@plt>
  401bd0:	ldr	w8, [x0]
  401bd4:	cbnz	w8, 402038 <ferror@plt+0x9c8>
  401bd8:	sub	x8, x27, x28
  401bdc:	cmp	x19, x8
  401be0:	sub	x9, x27, x19
  401be4:	ccmp	x28, #0x0, #0x4, gt
  401be8:	csel	x23, x9, x28, gt
  401bec:	cmp	x23, #0x1
  401bf0:	b.lt	401d64 <ferror@plt+0x6f4>  // b.tstop
  401bf4:	add	x8, x22, x23
  401bf8:	mov	x9, #0x101010101010101     	// #72340172838076673
  401bfc:	str	x9, [x8]
  401c00:	ldr	x9, [sp, #32]
  401c04:	ldur	x10, [x9, #7]
  401c08:	add	x9, x9, #0x8
  401c0c:	cbz	x10, 401c04 <ferror@plt+0x594>
  401c10:	tst	w10, #0xff
  401c14:	b.ne	401c20 <ferror@plt+0x5b0>  // b.any
  401c18:	ldrb	w10, [x9], #1
  401c1c:	cbz	w10, 401c18 <ferror@plt+0x5a8>
  401c20:	cmp	x8, x9
  401c24:	b.cs	401c38 <ferror@plt+0x5c8>  // b.hs, b.nlast
  401c28:	cmp	x26, #0x0
  401c2c:	csel	x24, x24, x19, ne  // ne = any
  401c30:	add	x26, x23, x26
  401c34:	b	401c68 <ferror@plt+0x5f8>
  401c38:	cbz	x26, 401c68 <ferror@plt+0x5f8>
  401c3c:	mov	w1, #0x3                   	// #3
  401c40:	mov	w0, w20
  401c44:	mov	x2, x24
  401c48:	mov	x3, x26
  401c4c:	bl	401600 <fallocate@plt>
  401c50:	tbnz	w0, #31, 4020e8 <ferror@plt+0xa78>
  401c54:	ldr	x8, [sp, #24]
  401c58:	mov	x24, xzr
  401c5c:	add	x8, x8, x26
  401c60:	str	x8, [sp, #24]
  401c64:	mov	x26, xzr
  401c68:	sub	x8, x19, x25
  401c6c:	cmp	x8, x21
  401c70:	b.le	401ba0 <ferror@plt+0x530>
  401c74:	udiv	x8, x8, x21
  401c78:	mul	x28, x8, x21
  401c7c:	mov	w3, #0x4                   	// #4
  401c80:	mov	w0, w20
  401c84:	mov	x1, x25
  401c88:	mov	x2, x28
  401c8c:	bl	4014d0 <posix_fadvise@plt>
  401c90:	add	x25, x28, x25
  401c94:	b	401ba0 <ferror@plt+0x530>
  401c98:	adds	x19, x27, x19
  401c9c:	b.pl	401d78 <ferror@plt+0x708>  // b.nfrst
  401ca0:	mov	w0, w20
  401ca4:	mov	x1, x22
  401ca8:	mov	x2, x23
  401cac:	mov	x3, x19
  401cb0:	bl	401590 <pread@plt>
  401cb4:	tbnz	x0, #63, 401d6c <ferror@plt+0x6fc>
  401cb8:	mov	x27, x0
  401cbc:	cbz	x0, 401d78 <ferror@plt+0x708>
  401cc0:	add	x8, x22, x27
  401cc4:	mov	x9, #0x101010101010101     	// #72340172838076673
  401cc8:	str	x9, [x8]
  401ccc:	ldr	x9, [sp, #32]
  401cd0:	ldur	x10, [x9, #7]
  401cd4:	add	x9, x9, #0x8
  401cd8:	cbz	x10, 401cd0 <ferror@plt+0x660>
  401cdc:	tst	w10, #0xff
  401ce0:	b.ne	401cec <ferror@plt+0x67c>  // b.any
  401ce4:	ldrb	w10, [x9], #1
  401ce8:	cbz	w10, 401ce4 <ferror@plt+0x674>
  401cec:	cmp	x8, x9
  401cf0:	b.cs	401d04 <ferror@plt+0x694>  // b.hs, b.nlast
  401cf4:	cmp	x26, #0x0
  401cf8:	csel	x24, x24, x19, ne  // ne = any
  401cfc:	add	x26, x27, x26
  401d00:	b	401d34 <ferror@plt+0x6c4>
  401d04:	cbz	x26, 401d34 <ferror@plt+0x6c4>
  401d08:	mov	w1, #0x3                   	// #3
  401d0c:	mov	w0, w20
  401d10:	mov	x2, x24
  401d14:	mov	x3, x26
  401d18:	bl	401600 <fallocate@plt>
  401d1c:	tbnz	w0, #31, 4020e8 <ferror@plt+0xa78>
  401d20:	ldp	x23, x8, [sp, #16]
  401d24:	mov	x24, xzr
  401d28:	add	x8, x8, x26
  401d2c:	mov	x26, xzr
  401d30:	str	x8, [sp, #24]
  401d34:	sub	x8, x19, x25
  401d38:	cmp	x8, x21
  401d3c:	b.le	401c98 <ferror@plt+0x628>
  401d40:	udiv	x8, x8, x21
  401d44:	mul	x28, x8, x21
  401d48:	mov	w3, #0x4                   	// #4
  401d4c:	mov	w0, w20
  401d50:	mov	x1, x25
  401d54:	mov	x2, x28
  401d58:	bl	4014d0 <posix_fadvise@plt>
  401d5c:	add	x25, x28, x25
  401d60:	b	401c98 <ferror@plt+0x628>
  401d64:	ldr	x23, [sp, #16]
  401d68:	b	401d78 <ferror@plt+0x708>
  401d6c:	bl	401630 <__errno_location@plt>
  401d70:	ldr	w8, [x0]
  401d74:	cbnz	w8, 402038 <ferror@plt+0x9c8>
  401d78:	cbz	x26, 401dac <ferror@plt+0x73c>
  401d7c:	mov	w1, #0x3                   	// #3
  401d80:	mov	w0, w20
  401d84:	mov	x2, x24
  401d88:	mov	x3, x26
  401d8c:	bl	401600 <fallocate@plt>
  401d90:	ldr	x28, [sp]
  401d94:	tbnz	w0, #31, 4020e8 <ferror@plt+0xa78>
  401d98:	ldr	x8, [sp, #24]
  401d9c:	add	x8, x26, x8
  401da0:	str	x8, [sp, #24]
  401da4:	cbnz	x28, 401db4 <ferror@plt+0x744>
  401da8:	b	401b18 <ferror@plt+0x4a8>
  401dac:	ldr	x28, [sp]
  401db0:	cbz	x28, 401b18 <ferror@plt+0x4a8>
  401db4:	cmp	x19, x28
  401db8:	b.lt	401b18 <ferror@plt+0x4a8>  // b.tstop
  401dbc:	mov	x0, x22
  401dc0:	bl	401540 <free@plt>
  401dc4:	adrp	x8, 415000 <ferror@plt+0x13990>
  401dc8:	ldr	w8, [x8, #520]
  401dcc:	adrp	x23, 415000 <ferror@plt+0x13990>
  401dd0:	cbz	w8, 401e40 <ferror@plt+0x7d0>
  401dd4:	ldr	x21, [sp, #24]
  401dd8:	mov	w0, #0x3                   	// #3
  401ddc:	mov	x1, x21
  401de0:	bl	4032f8 <ferror@plt+0x1c88>
  401de4:	adrp	x8, 415000 <ferror@plt+0x13990>
  401de8:	ldr	x19, [x8, #496]
  401dec:	adrp	x1, 404000 <ferror@plt+0x2990>
  401df0:	mov	x22, x0
  401df4:	add	x1, x1, #0x9c1
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	mov	x0, xzr
  401e00:	bl	4015e0 <dcgettext@plt>
  401e04:	ldr	x2, [x23, #528]
  401e08:	mov	x1, x0
  401e0c:	mov	x0, x19
  401e10:	mov	x3, x22
  401e14:	mov	x4, x21
  401e18:	bl	401640 <fprintf@plt>
  401e1c:	mov	x0, x22
  401e20:	bl	401540 <free@plt>
  401e24:	b	401e40 <ferror@plt+0x7d0>
  401e28:	mov	w0, w20
  401e2c:	mov	w1, w21
  401e30:	mov	x2, x19
  401e34:	mov	x3, x22
  401e38:	bl	401600 <fallocate@plt>
  401e3c:	tbnz	w0, #31, 4020e4 <ferror@plt+0xa74>
  401e40:	mov	w0, w20
  401e44:	bl	4013f0 <fsync@plt>
  401e48:	mov	w19, w0
  401e4c:	mov	w0, w20
  401e50:	bl	4014a0 <close@plt>
  401e54:	orr	w8, w0, w19
  401e58:	cbnz	w8, 402088 <ferror@plt+0xa18>
  401e5c:	ldp	x20, x19, [sp, #272]
  401e60:	ldp	x22, x21, [sp, #256]
  401e64:	ldp	x24, x23, [sp, #240]
  401e68:	ldp	x26, x25, [sp, #224]
  401e6c:	ldp	x28, x27, [sp, #208]
  401e70:	ldp	x29, x30, [sp, #192]
  401e74:	mov	w0, wzr
  401e78:	add	sp, sp, #0x120
  401e7c:	ret
  401e80:	adrp	x21, 415000 <ferror@plt+0x13990>
  401e84:	ldr	x19, [x21, #472]
  401e88:	adrp	x1, 404000 <ferror@plt+0x2990>
  401e8c:	add	x1, x1, #0x62f
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	mov	x0, xzr
  401e98:	bl	4015e0 <dcgettext@plt>
  401e9c:	adrp	x8, 415000 <ferror@plt+0x13990>
  401ea0:	ldr	x2, [x8, #504]
  401ea4:	mov	x1, x0
  401ea8:	mov	x0, x19
  401eac:	bl	401640 <fprintf@plt>
  401eb0:	adrp	x23, 404000 <ferror@plt+0x2990>
  401eb4:	adrp	x24, 404000 <ferror@plt+0x2990>
  401eb8:	adrp	x20, 404000 <ferror@plt+0x2990>
  401ebc:	adrp	x19, 404000 <ferror@plt+0x2990>
  401ec0:	adrp	x25, 404000 <ferror@plt+0x2990>
  401ec4:	adrp	x26, 404000 <ferror@plt+0x2990>
  401ec8:	adrp	x27, 404000 <ferror@plt+0x2990>
  401ecc:	mov	x22, xzr
  401ed0:	add	x23, x23, #0x941
  401ed4:	add	x24, x24, #0x138
  401ed8:	add	x20, x20, #0x651
  401edc:	add	x19, x19, #0x4aa
  401ee0:	add	x25, x25, #0x4fa
  401ee4:	add	x26, x26, #0x4f4
  401ee8:	add	x27, x27, #0x4db
  401eec:	ldr	w8, [x28, x22]
  401ef0:	cmp	w8, #0x7a
  401ef4:	b.hi	401f18 <ferror@plt+0x8a8>  // b.pmore
  401ef8:	adr	x9, 401f0c <ferror@plt+0x89c>
  401efc:	ldrb	w10, [x24, x8]
  401f00:	add	x9, x9, x10, lsl #2
  401f04:	mov	x2, x23
  401f08:	br	x9
  401f0c:	adrp	x2, 404000 <ferror@plt+0x2990>
  401f10:	add	x2, x2, #0x95d
  401f14:	b	401fa0 <ferror@plt+0x930>
  401f18:	sub	w9, w8, #0x21
  401f1c:	cmp	w9, #0x5d
  401f20:	b.hi	401fac <ferror@plt+0x93c>  // b.pmore
  401f24:	ldr	x0, [x21, #472]
  401f28:	adrp	x1, 404000 <ferror@plt+0x2990>
  401f2c:	add	x1, x1, #0x657
  401f30:	mov	w2, w8
  401f34:	bl	401640 <fprintf@plt>
  401f38:	b	401fac <ferror@plt+0x93c>
  401f3c:	adrp	x2, 404000 <ferror@plt+0x2990>
  401f40:	add	x2, x2, #0x4b5
  401f44:	b	401fa0 <ferror@plt+0x930>
  401f48:	adrp	x2, 404000 <ferror@plt+0x2990>
  401f4c:	add	x2, x2, #0x4c4
  401f50:	b	401fa0 <ferror@plt+0x930>
  401f54:	adrp	x2, 404000 <ferror@plt+0x2990>
  401f58:	add	x2, x2, #0x4ce
  401f5c:	b	401fa0 <ferror@plt+0x930>
  401f60:	adrp	x2, 404000 <ferror@plt+0x2990>
  401f64:	add	x2, x2, #0x4ed
  401f68:	b	401fa0 <ferror@plt+0x930>
  401f6c:	adrp	x2, 404000 <ferror@plt+0x2990>
  401f70:	add	x2, x2, #0x4a0
  401f74:	b	401fa0 <ferror@plt+0x930>
  401f78:	adrp	x2, 404000 <ferror@plt+0x2990>
  401f7c:	add	x2, x2, #0x4e6
  401f80:	b	401fa0 <ferror@plt+0x930>
  401f84:	mov	x2, x19
  401f88:	b	401fa0 <ferror@plt+0x930>
  401f8c:	mov	x2, x25
  401f90:	b	401fa0 <ferror@plt+0x930>
  401f94:	mov	x2, x26
  401f98:	b	401fa0 <ferror@plt+0x930>
  401f9c:	mov	x2, x27
  401fa0:	ldr	x0, [x21, #472]
  401fa4:	mov	x1, x20
  401fa8:	bl	401640 <fprintf@plt>
  401fac:	add	x22, x22, #0x4
  401fb0:	cmp	x22, #0x3c
  401fb4:	b.ne	401eec <ferror@plt+0x87c>  // b.any
  401fb8:	ldr	x1, [x21, #472]
  401fbc:	mov	w0, #0xa                   	// #10
  401fc0:	bl	4013a0 <fputc@plt>
  401fc4:	mov	w0, #0x1                   	// #1
  401fc8:	bl	401350 <exit@plt>
  401fcc:	adrp	x8, 415000 <ferror@plt+0x13990>
  401fd0:	ldr	x19, [x8, #472]
  401fd4:	adrp	x1, 404000 <ferror@plt+0x2990>
  401fd8:	add	x1, x1, #0x54c
  401fdc:	mov	w2, #0x5                   	// #5
  401fe0:	mov	x0, xzr
  401fe4:	bl	4015e0 <dcgettext@plt>
  401fe8:	adrp	x8, 415000 <ferror@plt+0x13990>
  401fec:	ldr	x2, [x8, #504]
  401ff0:	mov	x1, x0
  401ff4:	mov	x0, x19
  401ff8:	bl	401640 <fprintf@plt>
  401ffc:	mov	w0, #0x1                   	// #1
  402000:	bl	401350 <exit@plt>
  402004:	adrp	x1, 404000 <ferror@plt+0x2990>
  402008:	add	x1, x1, #0x52e
  40200c:	mov	w2, #0x5                   	// #5
  402010:	mov	x0, xzr
  402014:	bl	4015e0 <dcgettext@plt>
  402018:	adrp	x8, 415000 <ferror@plt+0x13990>
  40201c:	ldr	x1, [x8, #504]
  402020:	adrp	x2, 404000 <ferror@plt+0x2990>
  402024:	add	x2, x2, #0x53a
  402028:	bl	401620 <printf@plt>
  40202c:	mov	w0, wzr
  402030:	bl	401350 <exit@plt>
  402034:	bl	402138 <ferror@plt+0xac8>
  402038:	adrp	x1, 404000 <ferror@plt+0x2990>
  40203c:	add	x1, x1, #0x9b1
  402040:	mov	w2, #0x5                   	// #5
  402044:	mov	x0, xzr
  402048:	bl	4015e0 <dcgettext@plt>
  40204c:	adrp	x8, 415000 <ferror@plt+0x13990>
  402050:	ldr	x2, [x8, #528]
  402054:	b	4020b8 <ferror@plt+0xa48>
  402058:	adrp	x1, 404000 <ferror@plt+0x2990>
  40205c:	add	x1, x1, #0x573
  402060:	b	402100 <ferror@plt+0xa90>
  402064:	adrp	x1, 404000 <ferror@plt+0x2990>
  402068:	add	x1, x1, #0x589
  40206c:	b	402100 <ferror@plt+0xa90>
  402070:	adrp	x1, 404000 <ferror@plt+0x2990>
  402074:	add	x1, x1, #0x5e4
  402078:	b	402100 <ferror@plt+0xa90>
  40207c:	adrp	x1, 404000 <ferror@plt+0x2990>
  402080:	add	x1, x1, #0x603
  402084:	b	4020a8 <ferror@plt+0xa38>
  402088:	adrp	x1, 404000 <ferror@plt+0x2990>
  40208c:	add	x1, x1, #0x612
  402090:	b	4020a8 <ferror@plt+0xa38>
  402094:	adrp	x1, 404000 <ferror@plt+0x2990>
  402098:	add	x1, x1, #0x98d
  40209c:	b	4020a8 <ferror@plt+0xa38>
  4020a0:	adrp	x1, 404000 <ferror@plt+0x2990>
  4020a4:	add	x1, x1, #0x99f
  4020a8:	mov	w2, #0x5                   	// #5
  4020ac:	mov	x0, xzr
  4020b0:	bl	4015e0 <dcgettext@plt>
  4020b4:	ldr	x2, [x23, #528]
  4020b8:	mov	x1, x0
  4020bc:	mov	w0, #0x1                   	// #1
  4020c0:	bl	401650 <err@plt>
  4020c4:	adrp	x1, 404000 <ferror@plt+0x2990>
  4020c8:	add	x1, x1, #0x9f0
  4020cc:	mov	w0, #0x1                   	// #1
  4020d0:	mov	x2, x21
  4020d4:	bl	401650 <err@plt>
  4020d8:	adrp	x1, 404000 <ferror@plt+0x2990>
  4020dc:	add	x1, x1, #0x5c7
  4020e0:	b	402100 <ferror@plt+0xa90>
  4020e4:	tbz	w21, #0, 402118 <ferror@plt+0xaa8>
  4020e8:	bl	401630 <__errno_location@plt>
  4020ec:	ldr	w8, [x0]
  4020f0:	cmp	w8, #0x5f
  4020f4:	b.ne	402118 <ferror@plt+0xaa8>  // b.any
  4020f8:	adrp	x1, 404000 <ferror@plt+0x2990>
  4020fc:	add	x1, x1, #0xa1b
  402100:	mov	w2, #0x5                   	// #5
  402104:	mov	x0, xzr
  402108:	bl	4015e0 <dcgettext@plt>
  40210c:	mov	x1, x0
  402110:	mov	w0, #0x1                   	// #1
  402114:	bl	4015f0 <errx@plt>
  402118:	adrp	x1, 404000 <ferror@plt+0x2990>
  40211c:	add	x1, x1, #0xa0a
  402120:	mov	w2, #0x5                   	// #5
  402124:	mov	x0, xzr
  402128:	bl	4015e0 <dcgettext@plt>
  40212c:	mov	x1, x0
  402130:	mov	w0, #0x1                   	// #1
  402134:	bl	401650 <err@plt>
  402138:	stp	x29, x30, [sp, #-32]!
  40213c:	adrp	x8, 415000 <ferror@plt+0x13990>
  402140:	str	x19, [sp, #16]
  402144:	ldr	x19, [x8, #496]
  402148:	adrp	x1, 404000 <ferror@plt+0x2990>
  40214c:	add	x1, x1, #0x65c
  402150:	mov	w2, #0x5                   	// #5
  402154:	mov	x0, xzr
  402158:	mov	x29, sp
  40215c:	bl	4015e0 <dcgettext@plt>
  402160:	mov	x1, x19
  402164:	bl	401340 <fputs@plt>
  402168:	adrp	x1, 404000 <ferror@plt+0x2990>
  40216c:	add	x1, x1, #0x665
  402170:	mov	w2, #0x5                   	// #5
  402174:	mov	x0, xzr
  402178:	bl	4015e0 <dcgettext@plt>
  40217c:	adrp	x8, 415000 <ferror@plt+0x13990>
  402180:	ldr	x2, [x8, #504]
  402184:	mov	x1, x0
  402188:	mov	x0, x19
  40218c:	bl	401640 <fprintf@plt>
  402190:	mov	w0, #0xa                   	// #10
  402194:	mov	x1, x19
  402198:	bl	4013a0 <fputc@plt>
  40219c:	adrp	x1, 404000 <ferror@plt+0x2990>
  4021a0:	add	x1, x1, #0x67f
  4021a4:	mov	w2, #0x5                   	// #5
  4021a8:	mov	x0, xzr
  4021ac:	bl	4015e0 <dcgettext@plt>
  4021b0:	mov	x1, x19
  4021b4:	bl	401340 <fputs@plt>
  4021b8:	adrp	x1, 404000 <ferror@plt+0x2990>
  4021bc:	add	x1, x1, #0x6b7
  4021c0:	mov	w2, #0x5                   	// #5
  4021c4:	mov	x0, xzr
  4021c8:	bl	4015e0 <dcgettext@plt>
  4021cc:	mov	x1, x19
  4021d0:	bl	401340 <fputs@plt>
  4021d4:	adrp	x1, 404000 <ferror@plt+0x2990>
  4021d8:	add	x1, x1, #0x6c2
  4021dc:	mov	w2, #0x5                   	// #5
  4021e0:	mov	x0, xzr
  4021e4:	bl	4015e0 <dcgettext@plt>
  4021e8:	mov	x1, x19
  4021ec:	bl	401340 <fputs@plt>
  4021f0:	adrp	x1, 404000 <ferror@plt+0x2990>
  4021f4:	add	x1, x1, #0x6f6
  4021f8:	mov	w2, #0x5                   	// #5
  4021fc:	mov	x0, xzr
  402200:	bl	4015e0 <dcgettext@plt>
  402204:	mov	x1, x19
  402208:	bl	401340 <fputs@plt>
  40220c:	adrp	x1, 404000 <ferror@plt+0x2990>
  402210:	add	x1, x1, #0x732
  402214:	mov	w2, #0x5                   	// #5
  402218:	mov	x0, xzr
  40221c:	bl	4015e0 <dcgettext@plt>
  402220:	mov	x1, x19
  402224:	bl	401340 <fputs@plt>
  402228:	adrp	x1, 404000 <ferror@plt+0x2990>
  40222c:	add	x1, x1, #0x778
  402230:	mov	w2, #0x5                   	// #5
  402234:	mov	x0, xzr
  402238:	bl	4015e0 <dcgettext@plt>
  40223c:	mov	x1, x19
  402240:	bl	401340 <fputs@plt>
  402244:	adrp	x1, 404000 <ferror@plt+0x2990>
  402248:	add	x1, x1, #0x7b5
  40224c:	mov	w2, #0x5                   	// #5
  402250:	mov	x0, xzr
  402254:	bl	4015e0 <dcgettext@plt>
  402258:	mov	x1, x19
  40225c:	bl	401340 <fputs@plt>
  402260:	adrp	x1, 404000 <ferror@plt+0x2990>
  402264:	add	x1, x1, #0x7f3
  402268:	mov	w2, #0x5                   	// #5
  40226c:	mov	x0, xzr
  402270:	bl	4015e0 <dcgettext@plt>
  402274:	mov	x1, x19
  402278:	bl	401340 <fputs@plt>
  40227c:	adrp	x1, 404000 <ferror@plt+0x2990>
  402280:	add	x1, x1, #0x830
  402284:	mov	w2, #0x5                   	// #5
  402288:	mov	x0, xzr
  40228c:	bl	4015e0 <dcgettext@plt>
  402290:	mov	x1, x19
  402294:	bl	401340 <fputs@plt>
  402298:	adrp	x1, 404000 <ferror@plt+0x2990>
  40229c:	add	x1, x1, #0x870
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	mov	x0, xzr
  4022a8:	bl	4015e0 <dcgettext@plt>
  4022ac:	mov	x1, x19
  4022b0:	bl	401340 <fputs@plt>
  4022b4:	adrp	x1, 404000 <ferror@plt+0x2990>
  4022b8:	add	x1, x1, #0x8ad
  4022bc:	mov	w2, #0x5                   	// #5
  4022c0:	mov	x0, xzr
  4022c4:	bl	4015e0 <dcgettext@plt>
  4022c8:	mov	x1, x19
  4022cc:	bl	401340 <fputs@plt>
  4022d0:	adrp	x1, 404000 <ferror@plt+0x2990>
  4022d4:	add	x1, x1, #0x8f3
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	mov	x0, xzr
  4022e0:	bl	4015e0 <dcgettext@plt>
  4022e4:	mov	x1, x19
  4022e8:	bl	401340 <fputs@plt>
  4022ec:	mov	w0, #0xa                   	// #10
  4022f0:	mov	x1, x19
  4022f4:	bl	4013a0 <fputc@plt>
  4022f8:	adrp	x1, 404000 <ferror@plt+0x2990>
  4022fc:	add	x1, x1, #0x934
  402300:	mov	w2, #0x5                   	// #5
  402304:	mov	x0, xzr
  402308:	bl	4015e0 <dcgettext@plt>
  40230c:	adrp	x1, 404000 <ferror@plt+0x2990>
  402310:	mov	x19, x0
  402314:	add	x1, x1, #0x955
  402318:	mov	w2, #0x5                   	// #5
  40231c:	mov	x0, xzr
  402320:	bl	4015e0 <dcgettext@plt>
  402324:	mov	x4, x0
  402328:	adrp	x0, 404000 <ferror@plt+0x2990>
  40232c:	adrp	x1, 404000 <ferror@plt+0x2990>
  402330:	adrp	x3, 404000 <ferror@plt+0x2990>
  402334:	add	x0, x0, #0x917
  402338:	add	x1, x1, #0x928
  40233c:	add	x3, x3, #0x946
  402340:	mov	x2, x19
  402344:	bl	401620 <printf@plt>
  402348:	adrp	x1, 404000 <ferror@plt+0x2990>
  40234c:	add	x1, x1, #0x965
  402350:	mov	w2, #0x5                   	// #5
  402354:	mov	x0, xzr
  402358:	bl	4015e0 <dcgettext@plt>
  40235c:	adrp	x1, 404000 <ferror@plt+0x2990>
  402360:	add	x1, x1, #0x980
  402364:	bl	401620 <printf@plt>
  402368:	mov	w0, wzr
  40236c:	bl	401350 <exit@plt>
  402370:	stp	x29, x30, [sp, #-32]!
  402374:	adrp	x8, 415000 <ferror@plt+0x13990>
  402378:	stp	x20, x19, [sp, #16]
  40237c:	ldr	x20, [x8, #496]
  402380:	mov	x29, sp
  402384:	bl	401630 <__errno_location@plt>
  402388:	mov	x19, x0
  40238c:	str	wzr, [x0]
  402390:	mov	x0, x20
  402394:	bl	401670 <ferror@plt>
  402398:	cbnz	w0, 402438 <ferror@plt+0xdc8>
  40239c:	mov	x0, x20
  4023a0:	bl	4015a0 <fflush@plt>
  4023a4:	cbz	w0, 4023f8 <ferror@plt+0xd88>
  4023a8:	ldr	w20, [x19]
  4023ac:	cmp	w20, #0x9
  4023b0:	b.eq	4023bc <ferror@plt+0xd4c>  // b.none
  4023b4:	cmp	w20, #0x20
  4023b8:	b.ne	402450 <ferror@plt+0xde0>  // b.any
  4023bc:	adrp	x8, 415000 <ferror@plt+0x13990>
  4023c0:	ldr	x20, [x8, #472]
  4023c4:	str	wzr, [x19]
  4023c8:	mov	x0, x20
  4023cc:	bl	401670 <ferror@plt>
  4023d0:	cbnz	w0, 402478 <ferror@plt+0xe08>
  4023d4:	mov	x0, x20
  4023d8:	bl	4015a0 <fflush@plt>
  4023dc:	cbz	w0, 402418 <ferror@plt+0xda8>
  4023e0:	ldr	w8, [x19]
  4023e4:	cmp	w8, #0x9
  4023e8:	b.ne	402478 <ferror@plt+0xe08>  // b.any
  4023ec:	ldp	x20, x19, [sp, #16]
  4023f0:	ldp	x29, x30, [sp], #32
  4023f4:	ret
  4023f8:	mov	x0, x20
  4023fc:	bl	4013e0 <fileno@plt>
  402400:	tbnz	w0, #31, 4023a8 <ferror@plt+0xd38>
  402404:	bl	401360 <dup@plt>
  402408:	tbnz	w0, #31, 4023a8 <ferror@plt+0xd38>
  40240c:	bl	4014a0 <close@plt>
  402410:	cbnz	w0, 4023a8 <ferror@plt+0xd38>
  402414:	b	4023bc <ferror@plt+0xd4c>
  402418:	mov	x0, x20
  40241c:	bl	4013e0 <fileno@plt>
  402420:	tbnz	w0, #31, 4023e0 <ferror@plt+0xd70>
  402424:	bl	401360 <dup@plt>
  402428:	tbnz	w0, #31, 4023e0 <ferror@plt+0xd70>
  40242c:	bl	4014a0 <close@plt>
  402430:	cbnz	w0, 4023e0 <ferror@plt+0xd70>
  402434:	b	4023ec <ferror@plt+0xd7c>
  402438:	adrp	x1, 404000 <ferror@plt+0x2990>
  40243c:	add	x1, x1, #0x623
  402440:	mov	w2, #0x5                   	// #5
  402444:	mov	x0, xzr
  402448:	bl	4015e0 <dcgettext@plt>
  40244c:	b	402468 <ferror@plt+0xdf8>
  402450:	adrp	x1, 404000 <ferror@plt+0x2990>
  402454:	add	x1, x1, #0x623
  402458:	mov	w2, #0x5                   	// #5
  40245c:	mov	x0, xzr
  402460:	bl	4015e0 <dcgettext@plt>
  402464:	cbnz	w20, 402474 <ferror@plt+0xe04>
  402468:	bl	4015b0 <warnx@plt>
  40246c:	mov	w0, #0x1                   	// #1
  402470:	bl	401310 <_exit@plt>
  402474:	bl	401510 <warn@plt>
  402478:	mov	w0, #0x1                   	// #1
  40247c:	bl	401310 <_exit@plt>
  402480:	adrp	x8, 415000 <ferror@plt+0x13990>
  402484:	str	w0, [x8, #464]
  402488:	ret
  40248c:	sub	sp, sp, #0x70
  402490:	stp	x29, x30, [sp, #16]
  402494:	stp	x28, x27, [sp, #32]
  402498:	stp	x26, x25, [sp, #48]
  40249c:	stp	x24, x23, [sp, #64]
  4024a0:	stp	x22, x21, [sp, #80]
  4024a4:	stp	x20, x19, [sp, #96]
  4024a8:	add	x29, sp, #0x10
  4024ac:	str	xzr, [x1]
  4024b0:	cbz	x0, 4024f4 <ferror@plt+0xe84>
  4024b4:	ldrb	w22, [x0]
  4024b8:	mov	x20, x0
  4024bc:	cbz	x22, 4024f4 <ferror@plt+0xe84>
  4024c0:	mov	x21, x2
  4024c4:	mov	x19, x1
  4024c8:	bl	401520 <__ctype_b_loc@plt>
  4024cc:	ldr	x8, [x0]
  4024d0:	mov	x23, x0
  4024d4:	ldrh	w9, [x8, x22, lsl #1]
  4024d8:	tbz	w9, #13, 4024ec <ferror@plt+0xe7c>
  4024dc:	add	x9, x20, #0x1
  4024e0:	ldrb	w22, [x9], #1
  4024e4:	ldrh	w10, [x8, x22, lsl #1]
  4024e8:	tbnz	w10, #13, 4024e0 <ferror@plt+0xe70>
  4024ec:	cmp	w22, #0x2d
  4024f0:	b.ne	402528 <ferror@plt+0xeb8>  // b.any
  4024f4:	mov	w22, #0xffffffea            	// #-22
  4024f8:	neg	w19, w22
  4024fc:	bl	401630 <__errno_location@plt>
  402500:	str	w19, [x0]
  402504:	mov	w0, w22
  402508:	ldp	x20, x19, [sp, #96]
  40250c:	ldp	x22, x21, [sp, #80]
  402510:	ldp	x24, x23, [sp, #64]
  402514:	ldp	x26, x25, [sp, #48]
  402518:	ldp	x28, x27, [sp, #32]
  40251c:	ldp	x29, x30, [sp, #16]
  402520:	add	sp, sp, #0x70
  402524:	ret
  402528:	bl	401630 <__errno_location@plt>
  40252c:	mov	x24, x0
  402530:	str	wzr, [x0]
  402534:	add	x1, sp, #0x8
  402538:	mov	x0, x20
  40253c:	mov	w2, wzr
  402540:	mov	w3, wzr
  402544:	str	xzr, [sp, #8]
  402548:	bl	401470 <__strtoul_internal@plt>
  40254c:	ldr	x25, [sp, #8]
  402550:	ldr	w8, [x24]
  402554:	cmp	x25, x20
  402558:	b.eq	4026d8 <ferror@plt+0x1068>  // b.none
  40255c:	add	x9, x0, #0x1
  402560:	mov	x20, x0
  402564:	cmp	x9, #0x1
  402568:	b.hi	402570 <ferror@plt+0xf00>  // b.pmore
  40256c:	cbnz	w8, 4026dc <ferror@plt+0x106c>
  402570:	cbz	x25, 4026e8 <ferror@plt+0x1078>
  402574:	ldrb	w8, [x25]
  402578:	cbz	w8, 4026e8 <ferror@plt+0x1078>
  40257c:	mov	w27, wzr
  402580:	mov	x28, xzr
  402584:	b	402594 <ferror@plt+0xf24>
  402588:	mov	x28, xzr
  40258c:	str	x22, [sp, #8]
  402590:	mov	x25, x22
  402594:	ldrb	w8, [x25, #1]
  402598:	cmp	w8, #0x61
  40259c:	b.le	4025cc <ferror@plt+0xf5c>
  4025a0:	cmp	w8, #0x62
  4025a4:	b.eq	4025d4 <ferror@plt+0xf64>  // b.none
  4025a8:	cmp	w8, #0x69
  4025ac:	b.ne	4025e4 <ferror@plt+0xf74>  // b.any
  4025b0:	ldrb	w8, [x25, #2]
  4025b4:	orr	w8, w8, #0x20
  4025b8:	cmp	w8, #0x62
  4025bc:	b.ne	4025e4 <ferror@plt+0xf74>  // b.any
  4025c0:	ldrb	w8, [x25, #3]
  4025c4:	cbnz	w8, 4025e4 <ferror@plt+0xf74>
  4025c8:	b	4026f8 <ferror@plt+0x1088>
  4025cc:	cmp	w8, #0x42
  4025d0:	b.ne	4025e0 <ferror@plt+0xf70>  // b.any
  4025d4:	ldrb	w8, [x25, #2]
  4025d8:	cbnz	w8, 4025e4 <ferror@plt+0xf74>
  4025dc:	b	402700 <ferror@plt+0x1090>
  4025e0:	cbz	w8, 4026f8 <ferror@plt+0x1088>
  4025e4:	bl	4013d0 <localeconv@plt>
  4025e8:	cbz	x0, 402608 <ferror@plt+0xf98>
  4025ec:	ldr	x22, [x0]
  4025f0:	cbz	x22, 402614 <ferror@plt+0xfa4>
  4025f4:	mov	x0, x22
  4025f8:	bl	401330 <strlen@plt>
  4025fc:	mov	x26, x0
  402600:	mov	w8, #0x1                   	// #1
  402604:	b	40261c <ferror@plt+0xfac>
  402608:	mov	w8, wzr
  40260c:	mov	x22, xzr
  402610:	b	402618 <ferror@plt+0xfa8>
  402614:	mov	w8, wzr
  402618:	mov	x26, xzr
  40261c:	cbnz	x28, 4024f4 <ferror@plt+0xe84>
  402620:	ldrb	w9, [x25]
  402624:	eor	w8, w8, #0x1
  402628:	cmp	w9, #0x0
  40262c:	cset	w9, eq  // eq = none
  402630:	orr	w8, w8, w9
  402634:	tbnz	w8, #0, 4024f4 <ferror@plt+0xe84>
  402638:	mov	x0, x22
  40263c:	mov	x1, x25
  402640:	mov	x2, x26
  402644:	bl	401430 <strncmp@plt>
  402648:	cbnz	w0, 4024f4 <ferror@plt+0xe84>
  40264c:	add	x22, x25, x26
  402650:	ldrb	w8, [x22]
  402654:	cmp	w8, #0x30
  402658:	b.ne	40266c <ferror@plt+0xffc>  // b.any
  40265c:	ldrb	w8, [x22, #1]!
  402660:	add	w27, w27, #0x1
  402664:	cmp	w8, #0x30
  402668:	b.eq	40265c <ferror@plt+0xfec>  // b.none
  40266c:	ldr	x9, [x23]
  402670:	sxtb	x8, w8
  402674:	ldrh	w8, [x9, x8, lsl #1]
  402678:	tbz	w8, #11, 402588 <ferror@plt+0xf18>
  40267c:	add	x1, sp, #0x8
  402680:	mov	x0, x22
  402684:	mov	w2, wzr
  402688:	mov	w3, wzr
  40268c:	str	wzr, [x24]
  402690:	str	xzr, [sp, #8]
  402694:	bl	401470 <__strtoul_internal@plt>
  402698:	ldr	x25, [sp, #8]
  40269c:	ldr	w8, [x24]
  4026a0:	cmp	x25, x22
  4026a4:	b.eq	4026d8 <ferror@plt+0x1068>  // b.none
  4026a8:	add	x9, x0, #0x1
  4026ac:	cmp	x9, #0x1
  4026b0:	b.hi	4026b8 <ferror@plt+0x1048>  // b.pmore
  4026b4:	cbnz	w8, 4026dc <ferror@plt+0x106c>
  4026b8:	mov	x28, xzr
  4026bc:	cbz	x0, 402594 <ferror@plt+0xf24>
  4026c0:	cbz	x25, 4024f4 <ferror@plt+0xe84>
  4026c4:	ldrb	w8, [x25]
  4026c8:	mov	w22, #0xffffffea            	// #-22
  4026cc:	mov	x28, x0
  4026d0:	cbnz	w8, 402594 <ferror@plt+0xf24>
  4026d4:	b	4024f8 <ferror@plt+0xe88>
  4026d8:	cbz	w8, 4024f4 <ferror@plt+0xe84>
  4026dc:	neg	w22, w8
  4026e0:	tbz	w22, #31, 402504 <ferror@plt+0xe94>
  4026e4:	b	4024f8 <ferror@plt+0xe88>
  4026e8:	mov	w22, wzr
  4026ec:	str	x20, [x19]
  4026f0:	tbz	w22, #31, 402504 <ferror@plt+0xe94>
  4026f4:	b	4024f8 <ferror@plt+0xe88>
  4026f8:	mov	w24, #0x400                 	// #1024
  4026fc:	b	402704 <ferror@plt+0x1094>
  402700:	mov	w24, #0x3e8                 	// #1000
  402704:	ldrsb	w22, [x25]
  402708:	adrp	x23, 404000 <ferror@plt+0x2990>
  40270c:	add	x23, x23, #0xa57
  402710:	mov	w2, #0x9                   	// #9
  402714:	mov	x0, x23
  402718:	mov	w1, w22
  40271c:	bl	4015c0 <memchr@plt>
  402720:	cbnz	x0, 402740 <ferror@plt+0x10d0>
  402724:	adrp	x23, 404000 <ferror@plt+0x2990>
  402728:	add	x23, x23, #0xa60
  40272c:	mov	w2, #0x9                   	// #9
  402730:	mov	x0, x23
  402734:	mov	w1, w22
  402738:	bl	4015c0 <memchr@plt>
  40273c:	cbz	x0, 4024f4 <ferror@plt+0xe84>
  402740:	sub	w8, w0, w23
  402744:	adds	w8, w8, #0x1
  402748:	b.cs	40276c <ferror@plt+0x10fc>  // b.hs, b.nlast
  40274c:	mvn	w9, w0
  402750:	add	w9, w9, w23
  402754:	umulh	x10, x24, x20
  402758:	cmp	xzr, x10
  40275c:	b.ne	402774 <ferror@plt+0x1104>  // b.any
  402760:	adds	w9, w9, #0x1
  402764:	mul	x20, x20, x24
  402768:	b.cc	402754 <ferror@plt+0x10e4>  // b.lo, b.ul, b.last
  40276c:	mov	w22, wzr
  402770:	b	402778 <ferror@plt+0x1108>
  402774:	mov	w22, #0xffffffde            	// #-34
  402778:	cbz	x21, 402780 <ferror@plt+0x1110>
  40277c:	str	w8, [x21]
  402780:	cbz	x28, 4026ec <ferror@plt+0x107c>
  402784:	cbz	w8, 4026ec <ferror@plt+0x107c>
  402788:	mvn	w8, w0
  40278c:	add	w9, w8, w23
  402790:	mov	w8, #0x1                   	// #1
  402794:	umulh	x10, x24, x8
  402798:	cmp	xzr, x10
  40279c:	b.ne	4027ac <ferror@plt+0x113c>  // b.any
  4027a0:	adds	w9, w9, #0x1
  4027a4:	mul	x8, x8, x24
  4027a8:	b.cc	402794 <ferror@plt+0x1124>  // b.lo, b.ul, b.last
  4027ac:	mov	w9, #0xa                   	// #10
  4027b0:	cmp	x28, #0xb
  4027b4:	b.cc	4027c8 <ferror@plt+0x1158>  // b.lo, b.ul, b.last
  4027b8:	add	x9, x9, x9, lsl #2
  4027bc:	lsl	x9, x9, #1
  4027c0:	cmp	x9, x28
  4027c4:	b.cc	4027b8 <ferror@plt+0x1148>  // b.lo, b.ul, b.last
  4027c8:	cmp	w27, #0x1
  4027cc:	b.lt	402878 <ferror@plt+0x1208>  // b.tstop
  4027d0:	cmp	w27, #0x3
  4027d4:	b.hi	4027e0 <ferror@plt+0x1170>  // b.pmore
  4027d8:	mov	w10, wzr
  4027dc:	b	402864 <ferror@plt+0x11f4>
  4027e0:	mov	w10, #0x1                   	// #1
  4027e4:	dup	v0.2d, x10
  4027e8:	and	w10, w27, #0xfffffffc
  4027ec:	mov	v1.16b, v0.16b
  4027f0:	mov	v1.d[0], x9
  4027f4:	mov	w9, w10
  4027f8:	fmov	x12, d1
  4027fc:	mov	x11, v1.d[1]
  402800:	add	x12, x12, x12, lsl #2
  402804:	fmov	x13, d0
  402808:	lsl	x12, x12, #1
  40280c:	add	x11, x11, x11, lsl #2
  402810:	add	x13, x13, x13, lsl #2
  402814:	mov	x14, v0.d[1]
  402818:	fmov	d1, x12
  40281c:	lsl	x11, x11, #1
  402820:	lsl	x13, x13, #1
  402824:	mov	v1.d[1], x11
  402828:	add	x11, x14, x14, lsl #2
  40282c:	fmov	d0, x13
  402830:	lsl	x11, x11, #1
  402834:	subs	w9, w9, #0x4
  402838:	mov	v0.d[1], x11
  40283c:	b.ne	4027f8 <ferror@plt+0x1188>  // b.any
  402840:	mov	x9, v1.d[1]
  402844:	mov	x11, v0.d[1]
  402848:	fmov	x12, d1
  40284c:	fmov	x13, d0
  402850:	mul	x12, x13, x12
  402854:	mul	x9, x11, x9
  402858:	cmp	w27, w10
  40285c:	mul	x9, x12, x9
  402860:	b.eq	402878 <ferror@plt+0x1208>  // b.none
  402864:	sub	w10, w27, w10
  402868:	add	x9, x9, x9, lsl #2
  40286c:	subs	w10, w10, #0x1
  402870:	lsl	x9, x9, #1
  402874:	b.ne	402868 <ferror@plt+0x11f8>  // b.any
  402878:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  40287c:	mov	w12, #0x1                   	// #1
  402880:	movk	x10, #0xcccd
  402884:	mov	w11, #0xa                   	// #10
  402888:	b	40289c <ferror@plt+0x122c>
  40288c:	cmp	x28, #0x9
  402890:	mov	x28, x13
  402894:	mov	x12, x14
  402898:	b.ls	4026ec <ferror@plt+0x107c>  // b.plast
  40289c:	umulh	x13, x28, x10
  4028a0:	lsr	x13, x13, #3
  4028a4:	add	x14, x12, x12, lsl #2
  4028a8:	msub	x15, x13, x11, x28
  4028ac:	lsl	x14, x14, #1
  4028b0:	cbz	x15, 40288c <ferror@plt+0x121c>
  4028b4:	udiv	x12, x9, x12
  4028b8:	udiv	x12, x12, x15
  4028bc:	udiv	x12, x8, x12
  4028c0:	add	x20, x12, x20
  4028c4:	b	40288c <ferror@plt+0x121c>
  4028c8:	mov	x2, xzr
  4028cc:	b	40248c <ferror@plt+0xe1c>
  4028d0:	stp	x29, x30, [sp, #-48]!
  4028d4:	stp	x20, x19, [sp, #32]
  4028d8:	mov	x20, x1
  4028dc:	mov	x19, x0
  4028e0:	str	x21, [sp, #16]
  4028e4:	mov	x29, sp
  4028e8:	cbz	x0, 40291c <ferror@plt+0x12ac>
  4028ec:	ldrb	w21, [x19]
  4028f0:	mov	x8, x19
  4028f4:	cbz	w21, 402920 <ferror@plt+0x12b0>
  4028f8:	bl	401520 <__ctype_b_loc@plt>
  4028fc:	ldr	x9, [x0]
  402900:	mov	x8, x19
  402904:	and	x10, x21, #0xff
  402908:	ldrh	w10, [x9, x10, lsl #1]
  40290c:	tbz	w10, #11, 402920 <ferror@plt+0x12b0>
  402910:	ldrb	w21, [x8, #1]!
  402914:	cbnz	w21, 402904 <ferror@plt+0x1294>
  402918:	b	402920 <ferror@plt+0x12b0>
  40291c:	mov	x8, xzr
  402920:	cbz	x20, 402928 <ferror@plt+0x12b8>
  402924:	str	x8, [x20]
  402928:	cmp	x8, x19
  40292c:	b.ls	40294c <ferror@plt+0x12dc>  // b.plast
  402930:	ldrb	w8, [x8]
  402934:	cmp	w8, #0x0
  402938:	cset	w0, eq  // eq = none
  40293c:	ldp	x20, x19, [sp, #32]
  402940:	ldr	x21, [sp, #16]
  402944:	ldp	x29, x30, [sp], #48
  402948:	ret
  40294c:	mov	w0, wzr
  402950:	ldp	x20, x19, [sp, #32]
  402954:	ldr	x21, [sp, #16]
  402958:	ldp	x29, x30, [sp], #48
  40295c:	ret
  402960:	stp	x29, x30, [sp, #-48]!
  402964:	stp	x20, x19, [sp, #32]
  402968:	mov	x20, x1
  40296c:	mov	x19, x0
  402970:	str	x21, [sp, #16]
  402974:	mov	x29, sp
  402978:	cbz	x0, 4029ac <ferror@plt+0x133c>
  40297c:	ldrb	w21, [x19]
  402980:	mov	x8, x19
  402984:	cbz	w21, 4029b0 <ferror@plt+0x1340>
  402988:	bl	401520 <__ctype_b_loc@plt>
  40298c:	ldr	x9, [x0]
  402990:	mov	x8, x19
  402994:	and	x10, x21, #0xff
  402998:	ldrh	w10, [x9, x10, lsl #1]
  40299c:	tbz	w10, #12, 4029b0 <ferror@plt+0x1340>
  4029a0:	ldrb	w21, [x8, #1]!
  4029a4:	cbnz	w21, 402994 <ferror@plt+0x1324>
  4029a8:	b	4029b0 <ferror@plt+0x1340>
  4029ac:	mov	x8, xzr
  4029b0:	cbz	x20, 4029b8 <ferror@plt+0x1348>
  4029b4:	str	x8, [x20]
  4029b8:	cmp	x8, x19
  4029bc:	b.ls	4029dc <ferror@plt+0x136c>  // b.plast
  4029c0:	ldrb	w8, [x8]
  4029c4:	cmp	w8, #0x0
  4029c8:	cset	w0, eq  // eq = none
  4029cc:	ldp	x20, x19, [sp, #32]
  4029d0:	ldr	x21, [sp, #16]
  4029d4:	ldp	x29, x30, [sp], #48
  4029d8:	ret
  4029dc:	mov	w0, wzr
  4029e0:	ldp	x20, x19, [sp, #32]
  4029e4:	ldr	x21, [sp, #16]
  4029e8:	ldp	x29, x30, [sp], #48
  4029ec:	ret
  4029f0:	sub	sp, sp, #0x110
  4029f4:	stp	x29, x30, [sp, #208]
  4029f8:	add	x29, sp, #0xd0
  4029fc:	mov	x8, #0xffffffffffffffd0    	// #-48
  402a00:	mov	x9, sp
  402a04:	sub	x10, x29, #0x50
  402a08:	stp	x28, x23, [sp, #224]
  402a0c:	stp	x22, x21, [sp, #240]
  402a10:	stp	x20, x19, [sp, #256]
  402a14:	mov	x20, x1
  402a18:	mov	x19, x0
  402a1c:	movk	x8, #0xff80, lsl #32
  402a20:	add	x11, x29, #0x40
  402a24:	add	x9, x9, #0x80
  402a28:	add	x22, x10, #0x30
  402a2c:	mov	w23, #0xffffffd0            	// #-48
  402a30:	stp	x2, x3, [x29, #-80]
  402a34:	stp	x4, x5, [x29, #-64]
  402a38:	stp	x6, x7, [x29, #-48]
  402a3c:	stp	q1, q2, [sp, #16]
  402a40:	stp	q3, q4, [sp, #48]
  402a44:	str	q0, [sp]
  402a48:	stp	q5, q6, [sp, #80]
  402a4c:	str	q7, [sp, #112]
  402a50:	stp	x9, x8, [x29, #-16]
  402a54:	stp	x11, x22, [x29, #-32]
  402a58:	tbnz	w23, #31, 402a64 <ferror@plt+0x13f4>
  402a5c:	mov	w8, w23
  402a60:	b	402a7c <ferror@plt+0x140c>
  402a64:	add	w8, w23, #0x8
  402a68:	cmn	w23, #0x8
  402a6c:	stur	w8, [x29, #-8]
  402a70:	b.gt	402a7c <ferror@plt+0x140c>
  402a74:	add	x9, x22, w23, sxtw
  402a78:	b	402a88 <ferror@plt+0x1418>
  402a7c:	ldur	x9, [x29, #-32]
  402a80:	add	x10, x9, #0x8
  402a84:	stur	x10, [x29, #-32]
  402a88:	ldr	x1, [x9]
  402a8c:	cbz	x1, 402b04 <ferror@plt+0x1494>
  402a90:	tbnz	w8, #31, 402a9c <ferror@plt+0x142c>
  402a94:	mov	w23, w8
  402a98:	b	402ab4 <ferror@plt+0x1444>
  402a9c:	add	w23, w8, #0x8
  402aa0:	cmn	w8, #0x8
  402aa4:	stur	w23, [x29, #-8]
  402aa8:	b.gt	402ab4 <ferror@plt+0x1444>
  402aac:	add	x8, x22, w8, sxtw
  402ab0:	b	402ac0 <ferror@plt+0x1450>
  402ab4:	ldur	x8, [x29, #-32]
  402ab8:	add	x9, x8, #0x8
  402abc:	stur	x9, [x29, #-32]
  402ac0:	ldr	x21, [x8]
  402ac4:	cbz	x21, 402b04 <ferror@plt+0x1494>
  402ac8:	mov	x0, x19
  402acc:	bl	401500 <strcmp@plt>
  402ad0:	cbz	w0, 402ae8 <ferror@plt+0x1478>
  402ad4:	mov	x0, x19
  402ad8:	mov	x1, x21
  402adc:	bl	401500 <strcmp@plt>
  402ae0:	cbnz	w0, 402a58 <ferror@plt+0x13e8>
  402ae4:	b	402aec <ferror@plt+0x147c>
  402ae8:	mov	w0, #0x1                   	// #1
  402aec:	ldp	x20, x19, [sp, #256]
  402af0:	ldp	x22, x21, [sp, #240]
  402af4:	ldp	x28, x23, [sp, #224]
  402af8:	ldp	x29, x30, [sp, #208]
  402afc:	add	sp, sp, #0x110
  402b00:	ret
  402b04:	adrp	x8, 415000 <ferror@plt+0x13990>
  402b08:	ldr	w0, [x8, #464]
  402b0c:	adrp	x1, 404000 <ferror@plt+0x2990>
  402b10:	add	x1, x1, #0xa69
  402b14:	mov	x2, x20
  402b18:	mov	x3, x19
  402b1c:	bl	4015f0 <errx@plt>
  402b20:	cbz	x1, 402b44 <ferror@plt+0x14d4>
  402b24:	sxtb	w8, w2
  402b28:	ldrsb	w9, [x0]
  402b2c:	cbz	w9, 402b44 <ferror@plt+0x14d4>
  402b30:	cmp	w8, w9
  402b34:	b.eq	402b48 <ferror@plt+0x14d8>  // b.none
  402b38:	sub	x1, x1, #0x1
  402b3c:	add	x0, x0, #0x1
  402b40:	cbnz	x1, 402b28 <ferror@plt+0x14b8>
  402b44:	mov	x0, xzr
  402b48:	ret
  402b4c:	stp	x29, x30, [sp, #-32]!
  402b50:	stp	x20, x19, [sp, #16]
  402b54:	mov	x29, sp
  402b58:	mov	x20, x1
  402b5c:	mov	x19, x0
  402b60:	bl	402cbc <ferror@plt+0x164c>
  402b64:	cmp	x0, w0, sxtw
  402b68:	b.ne	402b80 <ferror@plt+0x1510>  // b.any
  402b6c:	cmp	w0, w0, sxth
  402b70:	b.ne	402b80 <ferror@plt+0x1510>  // b.any
  402b74:	ldp	x20, x19, [sp, #16]
  402b78:	ldp	x29, x30, [sp], #32
  402b7c:	ret
  402b80:	bl	401630 <__errno_location@plt>
  402b84:	mov	w8, #0x22                  	// #34
  402b88:	str	w8, [x0]
  402b8c:	adrp	x8, 415000 <ferror@plt+0x13990>
  402b90:	ldr	w0, [x8, #464]
  402b94:	adrp	x1, 404000 <ferror@plt+0x2990>
  402b98:	add	x1, x1, #0xa69
  402b9c:	mov	x2, x20
  402ba0:	mov	x3, x19
  402ba4:	bl	401650 <err@plt>
  402ba8:	stp	x29, x30, [sp, #-32]!
  402bac:	stp	x20, x19, [sp, #16]
  402bb0:	mov	x29, sp
  402bb4:	mov	x20, x1
  402bb8:	mov	x19, x0
  402bbc:	bl	402cbc <ferror@plt+0x164c>
  402bc0:	cmp	x0, w0, sxtw
  402bc4:	b.ne	402bd4 <ferror@plt+0x1564>  // b.any
  402bc8:	ldp	x20, x19, [sp, #16]
  402bcc:	ldp	x29, x30, [sp], #32
  402bd0:	ret
  402bd4:	bl	401630 <__errno_location@plt>
  402bd8:	mov	w8, #0x22                  	// #34
  402bdc:	str	w8, [x0]
  402be0:	adrp	x8, 415000 <ferror@plt+0x13990>
  402be4:	ldr	w0, [x8, #464]
  402be8:	adrp	x1, 404000 <ferror@plt+0x2990>
  402bec:	add	x1, x1, #0xa69
  402bf0:	mov	x2, x20
  402bf4:	mov	x3, x19
  402bf8:	bl	401650 <err@plt>
  402bfc:	stp	x29, x30, [sp, #-32]!
  402c00:	mov	w2, #0xa                   	// #10
  402c04:	stp	x20, x19, [sp, #16]
  402c08:	mov	x29, sp
  402c0c:	mov	x20, x1
  402c10:	mov	x19, x0
  402c14:	bl	402e2c <ferror@plt+0x17bc>
  402c18:	lsr	x8, x0, #32
  402c1c:	cbnz	x8, 402c34 <ferror@plt+0x15c4>
  402c20:	cmp	w0, #0x10, lsl #12
  402c24:	b.cs	402c34 <ferror@plt+0x15c4>  // b.hs, b.nlast
  402c28:	ldp	x20, x19, [sp, #16]
  402c2c:	ldp	x29, x30, [sp], #32
  402c30:	ret
  402c34:	bl	401630 <__errno_location@plt>
  402c38:	mov	w8, #0x22                  	// #34
  402c3c:	str	w8, [x0]
  402c40:	adrp	x8, 415000 <ferror@plt+0x13990>
  402c44:	ldr	w0, [x8, #464]
  402c48:	adrp	x1, 404000 <ferror@plt+0x2990>
  402c4c:	add	x1, x1, #0xa69
  402c50:	mov	x2, x20
  402c54:	mov	x3, x19
  402c58:	bl	401650 <err@plt>
  402c5c:	stp	x29, x30, [sp, #-32]!
  402c60:	mov	w2, #0x10                  	// #16
  402c64:	stp	x20, x19, [sp, #16]
  402c68:	mov	x29, sp
  402c6c:	mov	x20, x1
  402c70:	mov	x19, x0
  402c74:	bl	402e2c <ferror@plt+0x17bc>
  402c78:	lsr	x8, x0, #32
  402c7c:	cbnz	x8, 402c94 <ferror@plt+0x1624>
  402c80:	cmp	w0, #0x10, lsl #12
  402c84:	b.cs	402c94 <ferror@plt+0x1624>  // b.hs, b.nlast
  402c88:	ldp	x20, x19, [sp, #16]
  402c8c:	ldp	x29, x30, [sp], #32
  402c90:	ret
  402c94:	bl	401630 <__errno_location@plt>
  402c98:	mov	w8, #0x22                  	// #34
  402c9c:	str	w8, [x0]
  402ca0:	adrp	x8, 415000 <ferror@plt+0x13990>
  402ca4:	ldr	w0, [x8, #464]
  402ca8:	adrp	x1, 404000 <ferror@plt+0x2990>
  402cac:	add	x1, x1, #0xa69
  402cb0:	mov	x2, x20
  402cb4:	mov	x3, x19
  402cb8:	bl	401650 <err@plt>
  402cbc:	stp	x29, x30, [sp, #-48]!
  402cc0:	mov	x29, sp
  402cc4:	str	x21, [sp, #16]
  402cc8:	stp	x20, x19, [sp, #32]
  402ccc:	mov	x20, x1
  402cd0:	mov	x19, x0
  402cd4:	str	xzr, [x29, #24]
  402cd8:	bl	401630 <__errno_location@plt>
  402cdc:	str	wzr, [x0]
  402ce0:	cbz	x19, 402d34 <ferror@plt+0x16c4>
  402ce4:	ldrb	w8, [x19]
  402ce8:	cbz	w8, 402d34 <ferror@plt+0x16c4>
  402cec:	mov	x21, x0
  402cf0:	add	x1, x29, #0x18
  402cf4:	mov	w2, #0xa                   	// #10
  402cf8:	mov	x0, x19
  402cfc:	mov	w3, wzr
  402d00:	bl	401420 <__strtol_internal@plt>
  402d04:	ldr	w8, [x21]
  402d08:	cbnz	w8, 402d50 <ferror@plt+0x16e0>
  402d0c:	ldr	x8, [x29, #24]
  402d10:	cmp	x8, x19
  402d14:	b.eq	402d34 <ferror@plt+0x16c4>  // b.none
  402d18:	cbz	x8, 402d24 <ferror@plt+0x16b4>
  402d1c:	ldrb	w8, [x8]
  402d20:	cbnz	w8, 402d34 <ferror@plt+0x16c4>
  402d24:	ldp	x20, x19, [sp, #32]
  402d28:	ldr	x21, [sp, #16]
  402d2c:	ldp	x29, x30, [sp], #48
  402d30:	ret
  402d34:	adrp	x8, 415000 <ferror@plt+0x13990>
  402d38:	ldr	w0, [x8, #464]
  402d3c:	adrp	x1, 404000 <ferror@plt+0x2990>
  402d40:	add	x1, x1, #0xa69
  402d44:	mov	x2, x20
  402d48:	mov	x3, x19
  402d4c:	bl	4015f0 <errx@plt>
  402d50:	adrp	x9, 415000 <ferror@plt+0x13990>
  402d54:	ldr	w0, [x9, #464]
  402d58:	cmp	w8, #0x22
  402d5c:	b.ne	402d3c <ferror@plt+0x16cc>  // b.any
  402d60:	adrp	x1, 404000 <ferror@plt+0x2990>
  402d64:	add	x1, x1, #0xa69
  402d68:	mov	x2, x20
  402d6c:	mov	x3, x19
  402d70:	bl	401650 <err@plt>
  402d74:	stp	x29, x30, [sp, #-32]!
  402d78:	mov	w2, #0xa                   	// #10
  402d7c:	stp	x20, x19, [sp, #16]
  402d80:	mov	x29, sp
  402d84:	mov	x20, x1
  402d88:	mov	x19, x0
  402d8c:	bl	402e2c <ferror@plt+0x17bc>
  402d90:	lsr	x8, x0, #32
  402d94:	cbnz	x8, 402da4 <ferror@plt+0x1734>
  402d98:	ldp	x20, x19, [sp, #16]
  402d9c:	ldp	x29, x30, [sp], #32
  402da0:	ret
  402da4:	bl	401630 <__errno_location@plt>
  402da8:	mov	w8, #0x22                  	// #34
  402dac:	str	w8, [x0]
  402db0:	adrp	x8, 415000 <ferror@plt+0x13990>
  402db4:	ldr	w0, [x8, #464]
  402db8:	adrp	x1, 404000 <ferror@plt+0x2990>
  402dbc:	add	x1, x1, #0xa69
  402dc0:	mov	x2, x20
  402dc4:	mov	x3, x19
  402dc8:	bl	401650 <err@plt>
  402dcc:	stp	x29, x30, [sp, #-32]!
  402dd0:	mov	w2, #0x10                  	// #16
  402dd4:	stp	x20, x19, [sp, #16]
  402dd8:	mov	x29, sp
  402ddc:	mov	x20, x1
  402de0:	mov	x19, x0
  402de4:	bl	402e2c <ferror@plt+0x17bc>
  402de8:	lsr	x8, x0, #32
  402dec:	cbnz	x8, 402dfc <ferror@plt+0x178c>
  402df0:	ldp	x20, x19, [sp, #16]
  402df4:	ldp	x29, x30, [sp], #32
  402df8:	ret
  402dfc:	bl	401630 <__errno_location@plt>
  402e00:	mov	w8, #0x22                  	// #34
  402e04:	str	w8, [x0]
  402e08:	adrp	x8, 415000 <ferror@plt+0x13990>
  402e0c:	ldr	w0, [x8, #464]
  402e10:	adrp	x1, 404000 <ferror@plt+0x2990>
  402e14:	add	x1, x1, #0xa69
  402e18:	mov	x2, x20
  402e1c:	mov	x3, x19
  402e20:	bl	401650 <err@plt>
  402e24:	mov	w2, #0xa                   	// #10
  402e28:	b	402e2c <ferror@plt+0x17bc>
  402e2c:	sub	sp, sp, #0x40
  402e30:	stp	x29, x30, [sp, #16]
  402e34:	stp	x22, x21, [sp, #32]
  402e38:	stp	x20, x19, [sp, #48]
  402e3c:	add	x29, sp, #0x10
  402e40:	mov	w21, w2
  402e44:	mov	x20, x1
  402e48:	mov	x19, x0
  402e4c:	str	xzr, [sp, #8]
  402e50:	bl	401630 <__errno_location@plt>
  402e54:	str	wzr, [x0]
  402e58:	cbz	x19, 402eb0 <ferror@plt+0x1840>
  402e5c:	ldrb	w8, [x19]
  402e60:	cbz	w8, 402eb0 <ferror@plt+0x1840>
  402e64:	mov	x22, x0
  402e68:	add	x1, sp, #0x8
  402e6c:	mov	x0, x19
  402e70:	mov	w2, w21
  402e74:	mov	w3, wzr
  402e78:	bl	401470 <__strtoul_internal@plt>
  402e7c:	ldr	w8, [x22]
  402e80:	cbnz	w8, 402ecc <ferror@plt+0x185c>
  402e84:	ldr	x8, [sp, #8]
  402e88:	cmp	x8, x19
  402e8c:	b.eq	402eb0 <ferror@plt+0x1840>  // b.none
  402e90:	cbz	x8, 402e9c <ferror@plt+0x182c>
  402e94:	ldrb	w8, [x8]
  402e98:	cbnz	w8, 402eb0 <ferror@plt+0x1840>
  402e9c:	ldp	x20, x19, [sp, #48]
  402ea0:	ldp	x22, x21, [sp, #32]
  402ea4:	ldp	x29, x30, [sp, #16]
  402ea8:	add	sp, sp, #0x40
  402eac:	ret
  402eb0:	adrp	x8, 415000 <ferror@plt+0x13990>
  402eb4:	ldr	w0, [x8, #464]
  402eb8:	adrp	x1, 404000 <ferror@plt+0x2990>
  402ebc:	add	x1, x1, #0xa69
  402ec0:	mov	x2, x20
  402ec4:	mov	x3, x19
  402ec8:	bl	4015f0 <errx@plt>
  402ecc:	adrp	x9, 415000 <ferror@plt+0x13990>
  402ed0:	ldr	w0, [x9, #464]
  402ed4:	cmp	w8, #0x22
  402ed8:	b.ne	402eb8 <ferror@plt+0x1848>  // b.any
  402edc:	adrp	x1, 404000 <ferror@plt+0x2990>
  402ee0:	add	x1, x1, #0xa69
  402ee4:	mov	x2, x20
  402ee8:	mov	x3, x19
  402eec:	bl	401650 <err@plt>
  402ef0:	mov	w2, #0x10                  	// #16
  402ef4:	b	402e2c <ferror@plt+0x17bc>
  402ef8:	stp	x29, x30, [sp, #-48]!
  402efc:	mov	x29, sp
  402f00:	str	x21, [sp, #16]
  402f04:	stp	x20, x19, [sp, #32]
  402f08:	mov	x20, x1
  402f0c:	mov	x19, x0
  402f10:	str	xzr, [x29, #24]
  402f14:	bl	401630 <__errno_location@plt>
  402f18:	str	wzr, [x0]
  402f1c:	cbz	x19, 402f68 <ferror@plt+0x18f8>
  402f20:	ldrb	w8, [x19]
  402f24:	cbz	w8, 402f68 <ferror@plt+0x18f8>
  402f28:	mov	x21, x0
  402f2c:	add	x1, x29, #0x18
  402f30:	mov	x0, x19
  402f34:	bl	401380 <strtod@plt>
  402f38:	ldr	w8, [x21]
  402f3c:	cbnz	w8, 402f84 <ferror@plt+0x1914>
  402f40:	ldr	x8, [x29, #24]
  402f44:	cmp	x8, x19
  402f48:	b.eq	402f68 <ferror@plt+0x18f8>  // b.none
  402f4c:	cbz	x8, 402f58 <ferror@plt+0x18e8>
  402f50:	ldrb	w8, [x8]
  402f54:	cbnz	w8, 402f68 <ferror@plt+0x18f8>
  402f58:	ldp	x20, x19, [sp, #32]
  402f5c:	ldr	x21, [sp, #16]
  402f60:	ldp	x29, x30, [sp], #48
  402f64:	ret
  402f68:	adrp	x8, 415000 <ferror@plt+0x13990>
  402f6c:	ldr	w0, [x8, #464]
  402f70:	adrp	x1, 404000 <ferror@plt+0x2990>
  402f74:	add	x1, x1, #0xa69
  402f78:	mov	x2, x20
  402f7c:	mov	x3, x19
  402f80:	bl	4015f0 <errx@plt>
  402f84:	adrp	x9, 415000 <ferror@plt+0x13990>
  402f88:	ldr	w0, [x9, #464]
  402f8c:	cmp	w8, #0x22
  402f90:	b.ne	402f70 <ferror@plt+0x1900>  // b.any
  402f94:	adrp	x1, 404000 <ferror@plt+0x2990>
  402f98:	add	x1, x1, #0xa69
  402f9c:	mov	x2, x20
  402fa0:	mov	x3, x19
  402fa4:	bl	401650 <err@plt>
  402fa8:	stp	x29, x30, [sp, #-48]!
  402fac:	mov	x29, sp
  402fb0:	str	x21, [sp, #16]
  402fb4:	stp	x20, x19, [sp, #32]
  402fb8:	mov	x20, x1
  402fbc:	mov	x19, x0
  402fc0:	str	xzr, [x29, #24]
  402fc4:	bl	401630 <__errno_location@plt>
  402fc8:	str	wzr, [x0]
  402fcc:	cbz	x19, 40301c <ferror@plt+0x19ac>
  402fd0:	ldrb	w8, [x19]
  402fd4:	cbz	w8, 40301c <ferror@plt+0x19ac>
  402fd8:	mov	x21, x0
  402fdc:	add	x1, x29, #0x18
  402fe0:	mov	w2, #0xa                   	// #10
  402fe4:	mov	x0, x19
  402fe8:	bl	401530 <strtol@plt>
  402fec:	ldr	w8, [x21]
  402ff0:	cbnz	w8, 403038 <ferror@plt+0x19c8>
  402ff4:	ldr	x8, [x29, #24]
  402ff8:	cmp	x8, x19
  402ffc:	b.eq	40301c <ferror@plt+0x19ac>  // b.none
  403000:	cbz	x8, 40300c <ferror@plt+0x199c>
  403004:	ldrb	w8, [x8]
  403008:	cbnz	w8, 40301c <ferror@plt+0x19ac>
  40300c:	ldp	x20, x19, [sp, #32]
  403010:	ldr	x21, [sp, #16]
  403014:	ldp	x29, x30, [sp], #48
  403018:	ret
  40301c:	adrp	x8, 415000 <ferror@plt+0x13990>
  403020:	ldr	w0, [x8, #464]
  403024:	adrp	x1, 404000 <ferror@plt+0x2990>
  403028:	add	x1, x1, #0xa69
  40302c:	mov	x2, x20
  403030:	mov	x3, x19
  403034:	bl	4015f0 <errx@plt>
  403038:	adrp	x9, 415000 <ferror@plt+0x13990>
  40303c:	ldr	w0, [x9, #464]
  403040:	cmp	w8, #0x22
  403044:	b.ne	403024 <ferror@plt+0x19b4>  // b.any
  403048:	adrp	x1, 404000 <ferror@plt+0x2990>
  40304c:	add	x1, x1, #0xa69
  403050:	mov	x2, x20
  403054:	mov	x3, x19
  403058:	bl	401650 <err@plt>
  40305c:	stp	x29, x30, [sp, #-48]!
  403060:	mov	x29, sp
  403064:	str	x21, [sp, #16]
  403068:	stp	x20, x19, [sp, #32]
  40306c:	mov	x20, x1
  403070:	mov	x19, x0
  403074:	str	xzr, [x29, #24]
  403078:	bl	401630 <__errno_location@plt>
  40307c:	str	wzr, [x0]
  403080:	cbz	x19, 4030d0 <ferror@plt+0x1a60>
  403084:	ldrb	w8, [x19]
  403088:	cbz	w8, 4030d0 <ferror@plt+0x1a60>
  40308c:	mov	x21, x0
  403090:	add	x1, x29, #0x18
  403094:	mov	w2, #0xa                   	// #10
  403098:	mov	x0, x19
  40309c:	bl	401320 <strtoul@plt>
  4030a0:	ldr	w8, [x21]
  4030a4:	cbnz	w8, 4030ec <ferror@plt+0x1a7c>
  4030a8:	ldr	x8, [x29, #24]
  4030ac:	cmp	x8, x19
  4030b0:	b.eq	4030d0 <ferror@plt+0x1a60>  // b.none
  4030b4:	cbz	x8, 4030c0 <ferror@plt+0x1a50>
  4030b8:	ldrb	w8, [x8]
  4030bc:	cbnz	w8, 4030d0 <ferror@plt+0x1a60>
  4030c0:	ldp	x20, x19, [sp, #32]
  4030c4:	ldr	x21, [sp, #16]
  4030c8:	ldp	x29, x30, [sp], #48
  4030cc:	ret
  4030d0:	adrp	x8, 415000 <ferror@plt+0x13990>
  4030d4:	ldr	w0, [x8, #464]
  4030d8:	adrp	x1, 404000 <ferror@plt+0x2990>
  4030dc:	add	x1, x1, #0xa69
  4030e0:	mov	x2, x20
  4030e4:	mov	x3, x19
  4030e8:	bl	4015f0 <errx@plt>
  4030ec:	adrp	x9, 415000 <ferror@plt+0x13990>
  4030f0:	ldr	w0, [x9, #464]
  4030f4:	cmp	w8, #0x22
  4030f8:	b.ne	4030d8 <ferror@plt+0x1a68>  // b.any
  4030fc:	adrp	x1, 404000 <ferror@plt+0x2990>
  403100:	add	x1, x1, #0xa69
  403104:	mov	x2, x20
  403108:	mov	x3, x19
  40310c:	bl	401650 <err@plt>
  403110:	sub	sp, sp, #0x30
  403114:	stp	x20, x19, [sp, #32]
  403118:	mov	x20, x1
  40311c:	add	x1, sp, #0x8
  403120:	mov	x2, xzr
  403124:	stp	x29, x30, [sp, #16]
  403128:	add	x29, sp, #0x10
  40312c:	mov	x19, x0
  403130:	bl	40248c <ferror@plt+0xe1c>
  403134:	cbnz	w0, 40314c <ferror@plt+0x1adc>
  403138:	ldr	x0, [sp, #8]
  40313c:	ldp	x20, x19, [sp, #32]
  403140:	ldp	x29, x30, [sp, #16]
  403144:	add	sp, sp, #0x30
  403148:	ret
  40314c:	bl	401630 <__errno_location@plt>
  403150:	adrp	x9, 415000 <ferror@plt+0x13990>
  403154:	ldr	w8, [x0]
  403158:	ldr	w0, [x9, #464]
  40315c:	adrp	x1, 404000 <ferror@plt+0x2990>
  403160:	add	x1, x1, #0xa69
  403164:	mov	x2, x20
  403168:	mov	x3, x19
  40316c:	cbnz	w8, 403174 <ferror@plt+0x1b04>
  403170:	bl	4015f0 <errx@plt>
  403174:	bl	401650 <err@plt>
  403178:	stp	x29, x30, [sp, #-32]!
  40317c:	str	x19, [sp, #16]
  403180:	mov	x19, x1
  403184:	mov	x1, x2
  403188:	mov	x29, sp
  40318c:	bl	402ef8 <ferror@plt+0x1888>
  403190:	fcvtzs	x8, d0
  403194:	mov	x9, #0x848000000000        	// #145685290680320
  403198:	movk	x9, #0x412e, lsl #48
  40319c:	scvtf	d1, x8
  4031a0:	fmov	d2, x9
  4031a4:	fsub	d0, d0, d1
  4031a8:	fmul	d0, d0, d2
  4031ac:	fcvtzs	x9, d0
  4031b0:	stp	x8, x9, [x19]
  4031b4:	ldr	x19, [sp, #16]
  4031b8:	ldp	x29, x30, [sp], #32
  4031bc:	ret
  4031c0:	and	w8, w0, #0xf000
  4031c4:	sub	w8, w8, #0x1, lsl #12
  4031c8:	lsr	w9, w8, #12
  4031cc:	cmp	w9, #0xb
  4031d0:	mov	w8, wzr
  4031d4:	b.hi	403228 <ferror@plt+0x1bb8>  // b.pmore
  4031d8:	adrp	x10, 404000 <ferror@plt+0x2990>
  4031dc:	add	x10, x10, #0xa4b
  4031e0:	adr	x11, 4031f4 <ferror@plt+0x1b84>
  4031e4:	ldrb	w12, [x10, x9]
  4031e8:	add	x11, x11, x12, lsl #2
  4031ec:	mov	w9, #0x64                  	// #100
  4031f0:	br	x11
  4031f4:	mov	w9, #0x70                  	// #112
  4031f8:	b	403220 <ferror@plt+0x1bb0>
  4031fc:	mov	w9, #0x63                  	// #99
  403200:	b	403220 <ferror@plt+0x1bb0>
  403204:	mov	w9, #0x62                  	// #98
  403208:	b	403220 <ferror@plt+0x1bb0>
  40320c:	mov	w9, #0x6c                  	// #108
  403210:	b	403220 <ferror@plt+0x1bb0>
  403214:	mov	w9, #0x73                  	// #115
  403218:	b	403220 <ferror@plt+0x1bb0>
  40321c:	mov	w9, #0x2d                  	// #45
  403220:	mov	w8, #0x1                   	// #1
  403224:	strb	w9, [x1]
  403228:	tst	w0, #0x100
  40322c:	mov	w9, #0x72                  	// #114
  403230:	mov	w10, #0x2d                  	// #45
  403234:	add	x11, x1, x8
  403238:	mov	w12, #0x77                  	// #119
  40323c:	csel	w17, w10, w9, eq  // eq = none
  403240:	tst	w0, #0x80
  403244:	mov	w14, #0x53                  	// #83
  403248:	mov	w15, #0x73                  	// #115
  40324c:	mov	w16, #0x78                  	// #120
  403250:	strb	w17, [x11]
  403254:	csel	w17, w10, w12, eq  // eq = none
  403258:	tst	w0, #0x40
  40325c:	orr	x13, x8, #0x2
  403260:	strb	w17, [x11, #1]
  403264:	csel	w11, w15, w14, ne  // ne = any
  403268:	csel	w17, w16, w10, ne  // ne = any
  40326c:	tst	w0, #0x800
  403270:	csel	w11, w17, w11, eq  // eq = none
  403274:	add	x13, x13, x1
  403278:	tst	w0, #0x20
  40327c:	strb	w11, [x13]
  403280:	csel	w11, w10, w9, eq  // eq = none
  403284:	tst	w0, #0x10
  403288:	strb	w11, [x13, #1]
  40328c:	csel	w11, w10, w12, eq  // eq = none
  403290:	tst	w0, #0x8
  403294:	csel	w14, w15, w14, ne  // ne = any
  403298:	csel	w15, w16, w10, ne  // ne = any
  40329c:	tst	w0, #0x400
  4032a0:	orr	x8, x8, #0x6
  4032a4:	csel	w14, w15, w14, eq  // eq = none
  4032a8:	tst	w0, #0x4
  4032ac:	add	x8, x8, x1
  4032b0:	csel	w9, w10, w9, eq  // eq = none
  4032b4:	tst	w0, #0x2
  4032b8:	mov	w17, #0x54                  	// #84
  4032bc:	strb	w11, [x13, #2]
  4032c0:	mov	w11, #0x74                  	// #116
  4032c4:	strb	w14, [x13, #3]
  4032c8:	strb	w9, [x8]
  4032cc:	csel	w9, w10, w12, eq  // eq = none
  4032d0:	tst	w0, #0x1
  4032d4:	strb	w9, [x8, #1]
  4032d8:	csel	w9, w11, w17, ne  // ne = any
  4032dc:	csel	w10, w16, w10, ne  // ne = any
  4032e0:	tst	w0, #0x200
  4032e4:	csel	w9, w10, w9, eq  // eq = none
  4032e8:	mov	x0, x1
  4032ec:	strb	w9, [x8, #2]
  4032f0:	strb	wzr, [x8, #3]
  4032f4:	ret
  4032f8:	sub	sp, sp, #0x50
  4032fc:	add	x8, sp, #0x8
  403300:	stp	x29, x30, [sp, #48]
  403304:	stp	x20, x19, [sp, #64]
  403308:	add	x29, sp, #0x30
  40330c:	tbz	w0, #1, 40331c <ferror@plt+0x1cac>
  403310:	orr	x8, x8, #0x1
  403314:	mov	w9, #0x20                  	// #32
  403318:	strb	w9, [sp, #8]
  40331c:	cmp	x1, #0x400
  403320:	b.cs	403334 <ferror@plt+0x1cc4>  // b.hs, b.nlast
  403324:	mov	w9, #0x42                  	// #66
  403328:	mov	w19, w1
  40332c:	strh	w9, [x8]
  403330:	b	403494 <ferror@plt+0x1e24>
  403334:	cmp	x1, #0x100, lsl #12
  403338:	b.cs	403344 <ferror@plt+0x1cd4>  // b.hs, b.nlast
  40333c:	mov	w9, #0xa                   	// #10
  403340:	b	403388 <ferror@plt+0x1d18>
  403344:	lsr	x9, x1, #30
  403348:	cbnz	x9, 403354 <ferror@plt+0x1ce4>
  40334c:	mov	w9, #0x14                  	// #20
  403350:	b	403388 <ferror@plt+0x1d18>
  403354:	lsr	x9, x1, #40
  403358:	cbnz	x9, 403364 <ferror@plt+0x1cf4>
  40335c:	mov	w9, #0x1e                  	// #30
  403360:	b	403388 <ferror@plt+0x1d18>
  403364:	lsr	x9, x1, #50
  403368:	cbnz	x9, 403374 <ferror@plt+0x1d04>
  40336c:	mov	w9, #0x28                  	// #40
  403370:	b	403388 <ferror@plt+0x1d18>
  403374:	lsr	x9, x1, #60
  403378:	mov	w10, #0x3c                  	// #60
  40337c:	cmp	x9, #0x0
  403380:	mov	w9, #0x32                  	// #50
  403384:	csel	w9, w9, w10, eq  // eq = none
  403388:	mov	w10, #0xcccd                	// #52429
  40338c:	movk	w10, #0xcccc, lsl #16
  403390:	adrp	x11, 404000 <ferror@plt+0x2990>
  403394:	umull	x10, w9, w10
  403398:	add	x11, x11, #0xa72
  40339c:	lsr	x10, x10, #35
  4033a0:	ldrb	w12, [x11, x10]
  4033a4:	mov	x10, #0xffffffffffffffff    	// #-1
  4033a8:	lsl	x10, x10, x9
  4033ac:	mov	x11, x8
  4033b0:	lsr	x19, x1, x9
  4033b4:	bic	x10, x1, x10
  4033b8:	strb	w12, [x11], #1
  4033bc:	tbz	w0, #0, 4033d4 <ferror@plt+0x1d64>
  4033c0:	cmp	w9, #0xa
  4033c4:	b.cc	4033d4 <ferror@plt+0x1d64>  // b.lo, b.ul, b.last
  4033c8:	mov	w11, #0x4269                	// #17001
  4033cc:	sturh	w11, [x8, #1]
  4033d0:	add	x11, x8, #0x3
  4033d4:	strb	wzr, [x11]
  4033d8:	cbz	x10, 403494 <ferror@plt+0x1e24>
  4033dc:	sub	w8, w9, #0xa
  4033e0:	lsr	x8, x10, x8
  4033e4:	tbnz	w0, #2, 4033fc <ferror@plt+0x1d8c>
  4033e8:	sub	x9, x8, #0x3b6
  4033ec:	cmp	x9, #0x64
  4033f0:	b.cs	403470 <ferror@plt+0x1e00>  // b.hs, b.nlast
  4033f4:	add	w19, w19, #0x1
  4033f8:	b	403494 <ferror@plt+0x1e24>
  4033fc:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403400:	add	x8, x8, #0x5
  403404:	movk	x9, #0xcccd
  403408:	umulh	x10, x8, x9
  40340c:	lsr	x20, x10, #3
  403410:	mul	x9, x20, x9
  403414:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403418:	ror	x9, x9, #1
  40341c:	movk	x10, #0x1999, lsl #48
  403420:	cmp	x9, x10
  403424:	b.ls	403474 <ferror@plt+0x1e04>  // b.plast
  403428:	cbz	x20, 403494 <ferror@plt+0x1e24>
  40342c:	bl	4013d0 <localeconv@plt>
  403430:	cbz	x0, 403444 <ferror@plt+0x1dd4>
  403434:	ldr	x4, [x0]
  403438:	cbz	x4, 403444 <ferror@plt+0x1dd4>
  40343c:	ldrb	w8, [x4]
  403440:	cbnz	w8, 40344c <ferror@plt+0x1ddc>
  403444:	adrp	x4, 404000 <ferror@plt+0x2990>
  403448:	add	x4, x4, #0xa7a
  40344c:	adrp	x2, 404000 <ferror@plt+0x2990>
  403450:	add	x2, x2, #0xa7c
  403454:	add	x0, sp, #0x10
  403458:	add	x6, sp, #0x8
  40345c:	mov	w1, #0x20                  	// #32
  403460:	mov	w3, w19
  403464:	mov	x5, x20
  403468:	bl	4013c0 <snprintf@plt>
  40346c:	b	4034b0 <ferror@plt+0x1e40>
  403470:	add	x8, x8, #0x32
  403474:	mov	x9, #0xf5c3                	// #62915
  403478:	movk	x9, #0x5c28, lsl #16
  40347c:	movk	x9, #0xc28f, lsl #32
  403480:	lsr	x8, x8, #2
  403484:	movk	x9, #0x28f5, lsl #48
  403488:	umulh	x8, x8, x9
  40348c:	lsr	x20, x8, #2
  403490:	cbnz	x20, 40342c <ferror@plt+0x1dbc>
  403494:	adrp	x2, 404000 <ferror@plt+0x2990>
  403498:	add	x2, x2, #0xa86
  40349c:	add	x0, sp, #0x10
  4034a0:	add	x4, sp, #0x8
  4034a4:	mov	w1, #0x20                  	// #32
  4034a8:	mov	w3, w19
  4034ac:	bl	4013c0 <snprintf@plt>
  4034b0:	add	x0, sp, #0x10
  4034b4:	bl	401490 <strdup@plt>
  4034b8:	ldp	x20, x19, [sp, #64]
  4034bc:	ldp	x29, x30, [sp, #48]
  4034c0:	add	sp, sp, #0x50
  4034c4:	ret
  4034c8:	stp	x29, x30, [sp, #-64]!
  4034cc:	stp	x24, x23, [sp, #16]
  4034d0:	stp	x22, x21, [sp, #32]
  4034d4:	stp	x20, x19, [sp, #48]
  4034d8:	mov	x29, sp
  4034dc:	cbz	x0, 403598 <ferror@plt+0x1f28>
  4034e0:	mov	x19, x3
  4034e4:	mov	x9, x0
  4034e8:	mov	w0, #0xffffffff            	// #-1
  4034ec:	cbz	x3, 40359c <ferror@plt+0x1f2c>
  4034f0:	mov	x20, x2
  4034f4:	cbz	x2, 40359c <ferror@plt+0x1f2c>
  4034f8:	mov	x21, x1
  4034fc:	cbz	x1, 40359c <ferror@plt+0x1f2c>
  403500:	ldrb	w10, [x9]
  403504:	cbz	w10, 40359c <ferror@plt+0x1f2c>
  403508:	mov	x23, xzr
  40350c:	mov	x8, xzr
  403510:	add	x22, x9, #0x1
  403514:	b	403528 <ferror@plt+0x1eb8>
  403518:	mov	x0, x23
  40351c:	add	x22, x22, #0x1
  403520:	mov	x23, x0
  403524:	cbz	w10, 40359c <ferror@plt+0x1f2c>
  403528:	cmp	x23, x20
  40352c:	b.cs	4035b0 <ferror@plt+0x1f40>  // b.hs, b.nlast
  403530:	and	w11, w10, #0xff
  403534:	ldrb	w10, [x22]
  403538:	sub	x9, x22, #0x1
  40353c:	cmp	x8, #0x0
  403540:	csel	x8, x9, x8, eq  // eq = none
  403544:	cmp	w11, #0x2c
  403548:	csel	x9, x9, xzr, eq  // eq = none
  40354c:	cmp	w10, #0x0
  403550:	csel	x24, x22, x9, eq  // eq = none
  403554:	cbz	x8, 403518 <ferror@plt+0x1ea8>
  403558:	cbz	x24, 403518 <ferror@plt+0x1ea8>
  40355c:	subs	x1, x24, x8
  403560:	b.ls	403598 <ferror@plt+0x1f28>  // b.plast
  403564:	mov	x0, x8
  403568:	blr	x19
  40356c:	cmn	w0, #0x1
  403570:	b.eq	403598 <ferror@plt+0x1f28>  // b.none
  403574:	str	w0, [x21, x23, lsl #2]
  403578:	ldrb	w8, [x24]
  40357c:	add	x0, x23, #0x1
  403580:	cbz	w8, 40359c <ferror@plt+0x1f2c>
  403584:	ldrb	w10, [x22], #1
  403588:	mov	x8, xzr
  40358c:	mov	x23, x0
  403590:	cbnz	w10, 403528 <ferror@plt+0x1eb8>
  403594:	b	40359c <ferror@plt+0x1f2c>
  403598:	mov	w0, #0xffffffff            	// #-1
  40359c:	ldp	x20, x19, [sp, #48]
  4035a0:	ldp	x22, x21, [sp, #32]
  4035a4:	ldp	x24, x23, [sp, #16]
  4035a8:	ldp	x29, x30, [sp], #64
  4035ac:	ret
  4035b0:	mov	w0, #0xfffffffe            	// #-2
  4035b4:	b	40359c <ferror@plt+0x1f2c>
  4035b8:	stp	x29, x30, [sp, #-80]!
  4035bc:	str	x25, [sp, #16]
  4035c0:	stp	x24, x23, [sp, #32]
  4035c4:	stp	x22, x21, [sp, #48]
  4035c8:	stp	x20, x19, [sp, #64]
  4035cc:	mov	x29, sp
  4035d0:	cbz	x0, 4035f8 <ferror@plt+0x1f88>
  4035d4:	mov	x19, x3
  4035d8:	mov	x9, x0
  4035dc:	mov	w0, #0xffffffff            	// #-1
  4035e0:	cbz	x3, 4035fc <ferror@plt+0x1f8c>
  4035e4:	ldrb	w8, [x9]
  4035e8:	cbz	w8, 4035fc <ferror@plt+0x1f8c>
  4035ec:	ldr	x11, [x19]
  4035f0:	cmp	x11, x2
  4035f4:	b.ls	403614 <ferror@plt+0x1fa4>  // b.plast
  4035f8:	mov	w0, #0xffffffff            	// #-1
  4035fc:	ldp	x20, x19, [sp, #64]
  403600:	ldp	x22, x21, [sp, #48]
  403604:	ldp	x24, x23, [sp, #32]
  403608:	ldr	x25, [sp, #16]
  40360c:	ldp	x29, x30, [sp], #80
  403610:	ret
  403614:	mov	x20, x4
  403618:	cmp	w8, #0x2b
  40361c:	b.ne	403628 <ferror@plt+0x1fb8>  // b.any
  403620:	add	x9, x9, #0x1
  403624:	b	403630 <ferror@plt+0x1fc0>
  403628:	mov	x11, xzr
  40362c:	str	xzr, [x19]
  403630:	mov	w0, #0xffffffff            	// #-1
  403634:	cbz	x20, 4035fc <ferror@plt+0x1f8c>
  403638:	sub	x21, x2, x11
  40363c:	cbz	x21, 4035fc <ferror@plt+0x1f8c>
  403640:	cbz	x1, 4035fc <ferror@plt+0x1f8c>
  403644:	ldrb	w10, [x9]
  403648:	cbz	w10, 4035fc <ferror@plt+0x1f8c>
  40364c:	mov	x24, xzr
  403650:	mov	x8, xzr
  403654:	add	x22, x1, x11, lsl #2
  403658:	add	x23, x9, #0x1
  40365c:	b	403670 <ferror@plt+0x2000>
  403660:	mov	x0, x24
  403664:	add	x23, x23, #0x1
  403668:	mov	x24, x0
  40366c:	cbz	w10, 4036dc <ferror@plt+0x206c>
  403670:	cmp	x24, x21
  403674:	b.cs	4036f4 <ferror@plt+0x2084>  // b.hs, b.nlast
  403678:	and	w11, w10, #0xff
  40367c:	ldrb	w10, [x23]
  403680:	sub	x9, x23, #0x1
  403684:	cmp	x8, #0x0
  403688:	csel	x8, x9, x8, eq  // eq = none
  40368c:	cmp	w11, #0x2c
  403690:	csel	x9, x9, xzr, eq  // eq = none
  403694:	cmp	w10, #0x0
  403698:	csel	x25, x23, x9, eq  // eq = none
  40369c:	cbz	x8, 403660 <ferror@plt+0x1ff0>
  4036a0:	cbz	x25, 403660 <ferror@plt+0x1ff0>
  4036a4:	subs	x1, x25, x8
  4036a8:	b.ls	4035f8 <ferror@plt+0x1f88>  // b.plast
  4036ac:	mov	x0, x8
  4036b0:	blr	x20
  4036b4:	cmn	w0, #0x1
  4036b8:	b.eq	4035f8 <ferror@plt+0x1f88>  // b.none
  4036bc:	str	w0, [x22, x24, lsl #2]
  4036c0:	ldrb	w8, [x25]
  4036c4:	add	x0, x24, #0x1
  4036c8:	cbz	w8, 4036dc <ferror@plt+0x206c>
  4036cc:	ldrb	w10, [x23], #1
  4036d0:	mov	x8, xzr
  4036d4:	mov	x24, x0
  4036d8:	cbnz	w10, 403670 <ferror@plt+0x2000>
  4036dc:	cmp	w0, #0x1
  4036e0:	b.lt	4035fc <ferror@plt+0x1f8c>  // b.tstop
  4036e4:	ldr	x8, [x19]
  4036e8:	add	x8, x8, w0, uxtw
  4036ec:	str	x8, [x19]
  4036f0:	b	4035fc <ferror@plt+0x1f8c>
  4036f4:	mov	w0, #0xfffffffe            	// #-2
  4036f8:	b	4035fc <ferror@plt+0x1f8c>
  4036fc:	stp	x29, x30, [sp, #-64]!
  403700:	mov	x8, x0
  403704:	mov	w0, #0xffffffea            	// #-22
  403708:	str	x23, [sp, #16]
  40370c:	stp	x22, x21, [sp, #32]
  403710:	stp	x20, x19, [sp, #48]
  403714:	mov	x29, sp
  403718:	cbz	x1, 4037c0 <ferror@plt+0x2150>
  40371c:	cbz	x8, 4037c0 <ferror@plt+0x2150>
  403720:	mov	x19, x2
  403724:	cbz	x2, 4037c0 <ferror@plt+0x2150>
  403728:	ldrb	w9, [x8]
  40372c:	cbz	w9, 4037bc <ferror@plt+0x214c>
  403730:	mov	x20, x1
  403734:	mov	x0, xzr
  403738:	add	x21, x8, #0x1
  40373c:	mov	w22, #0x1                   	// #1
  403740:	b	40374c <ferror@plt+0x20dc>
  403744:	add	x21, x21, #0x1
  403748:	cbz	w9, 4037bc <ferror@plt+0x214c>
  40374c:	mov	x8, x21
  403750:	ldrb	w10, [x8], #-1
  403754:	and	w9, w9, #0xff
  403758:	cmp	x0, #0x0
  40375c:	csel	x0, x8, x0, eq  // eq = none
  403760:	cmp	w9, #0x2c
  403764:	csel	x8, x8, xzr, eq  // eq = none
  403768:	cmp	w10, #0x0
  40376c:	mov	w9, w10
  403770:	csel	x23, x21, x8, eq  // eq = none
  403774:	cbz	x0, 403744 <ferror@plt+0x20d4>
  403778:	cbz	x23, 403744 <ferror@plt+0x20d4>
  40377c:	subs	x1, x23, x0
  403780:	b.ls	4037d4 <ferror@plt+0x2164>  // b.plast
  403784:	blr	x19
  403788:	tbnz	w0, #31, 4037c0 <ferror@plt+0x2150>
  40378c:	mov	w8, w0
  403790:	lsr	x8, x8, #3
  403794:	ldrb	w9, [x20, x8]
  403798:	and	w10, w0, #0x7
  40379c:	lsl	w10, w22, w10
  4037a0:	orr	w9, w9, w10
  4037a4:	strb	w9, [x20, x8]
  4037a8:	ldrb	w8, [x23]
  4037ac:	cbz	w8, 4037bc <ferror@plt+0x214c>
  4037b0:	ldrb	w9, [x21]
  4037b4:	mov	x0, xzr
  4037b8:	b	403744 <ferror@plt+0x20d4>
  4037bc:	mov	w0, wzr
  4037c0:	ldp	x20, x19, [sp, #48]
  4037c4:	ldp	x22, x21, [sp, #32]
  4037c8:	ldr	x23, [sp, #16]
  4037cc:	ldp	x29, x30, [sp], #64
  4037d0:	ret
  4037d4:	mov	w0, #0xffffffff            	// #-1
  4037d8:	b	4037c0 <ferror@plt+0x2150>
  4037dc:	stp	x29, x30, [sp, #-48]!
  4037e0:	mov	x8, x0
  4037e4:	mov	w0, #0xffffffea            	// #-22
  4037e8:	stp	x22, x21, [sp, #16]
  4037ec:	stp	x20, x19, [sp, #32]
  4037f0:	mov	x29, sp
  4037f4:	cbz	x1, 403888 <ferror@plt+0x2218>
  4037f8:	cbz	x8, 403888 <ferror@plt+0x2218>
  4037fc:	mov	x19, x2
  403800:	cbz	x2, 403888 <ferror@plt+0x2218>
  403804:	ldrb	w9, [x8]
  403808:	cbz	w9, 403884 <ferror@plt+0x2214>
  40380c:	mov	x20, x1
  403810:	mov	x0, xzr
  403814:	add	x21, x8, #0x1
  403818:	b	403824 <ferror@plt+0x21b4>
  40381c:	add	x21, x21, #0x1
  403820:	cbz	w9, 403884 <ferror@plt+0x2214>
  403824:	mov	x8, x21
  403828:	ldrb	w10, [x8], #-1
  40382c:	and	w9, w9, #0xff
  403830:	cmp	x0, #0x0
  403834:	csel	x0, x8, x0, eq  // eq = none
  403838:	cmp	w9, #0x2c
  40383c:	csel	x8, x8, xzr, eq  // eq = none
  403840:	cmp	w10, #0x0
  403844:	mov	w9, w10
  403848:	csel	x22, x21, x8, eq  // eq = none
  40384c:	cbz	x0, 40381c <ferror@plt+0x21ac>
  403850:	cbz	x22, 40381c <ferror@plt+0x21ac>
  403854:	subs	x1, x22, x0
  403858:	b.ls	403898 <ferror@plt+0x2228>  // b.plast
  40385c:	blr	x19
  403860:	tbnz	x0, #63, 403888 <ferror@plt+0x2218>
  403864:	ldr	x8, [x20]
  403868:	orr	x8, x8, x0
  40386c:	str	x8, [x20]
  403870:	ldrb	w8, [x22]
  403874:	cbz	w8, 403884 <ferror@plt+0x2214>
  403878:	ldrb	w9, [x21]
  40387c:	mov	x0, xzr
  403880:	b	40381c <ferror@plt+0x21ac>
  403884:	mov	w0, wzr
  403888:	ldp	x20, x19, [sp, #32]
  40388c:	ldp	x22, x21, [sp, #16]
  403890:	ldp	x29, x30, [sp], #48
  403894:	ret
  403898:	mov	w0, #0xffffffff            	// #-1
  40389c:	ldp	x20, x19, [sp, #32]
  4038a0:	ldp	x22, x21, [sp, #16]
  4038a4:	ldp	x29, x30, [sp], #48
  4038a8:	ret
  4038ac:	stp	x29, x30, [sp, #-64]!
  4038b0:	mov	x29, sp
  4038b4:	str	x23, [sp, #16]
  4038b8:	stp	x22, x21, [sp, #32]
  4038bc:	stp	x20, x19, [sp, #48]
  4038c0:	str	xzr, [x29, #24]
  4038c4:	cbz	x0, 40399c <ferror@plt+0x232c>
  4038c8:	mov	w21, w3
  4038cc:	mov	x19, x2
  4038d0:	mov	x23, x1
  4038d4:	mov	x22, x0
  4038d8:	str	w3, [x1]
  4038dc:	str	w3, [x2]
  4038e0:	bl	401630 <__errno_location@plt>
  4038e4:	str	wzr, [x0]
  4038e8:	ldrb	w8, [x22]
  4038ec:	mov	x20, x0
  4038f0:	cmp	w8, #0x3a
  4038f4:	b.ne	403900 <ferror@plt+0x2290>  // b.any
  4038f8:	add	x21, x22, #0x1
  4038fc:	b	40395c <ferror@plt+0x22ec>
  403900:	add	x1, x29, #0x18
  403904:	mov	w2, #0xa                   	// #10
  403908:	mov	x0, x22
  40390c:	bl	401530 <strtol@plt>
  403910:	str	w0, [x23]
  403914:	str	w0, [x19]
  403918:	ldr	x8, [x29, #24]
  40391c:	mov	w0, #0xffffffff            	// #-1
  403920:	cmp	x8, x22
  403924:	b.eq	40399c <ferror@plt+0x232c>  // b.none
  403928:	ldr	w9, [x20]
  40392c:	cbnz	w9, 40399c <ferror@plt+0x232c>
  403930:	cbz	x8, 40399c <ferror@plt+0x232c>
  403934:	ldrb	w9, [x8]
  403938:	cmp	w9, #0x2d
  40393c:	b.eq	403950 <ferror@plt+0x22e0>  // b.none
  403940:	cmp	w9, #0x3a
  403944:	b.ne	403998 <ferror@plt+0x2328>  // b.any
  403948:	ldrb	w9, [x8, #1]
  40394c:	cbz	w9, 4039b0 <ferror@plt+0x2340>
  403950:	add	x21, x8, #0x1
  403954:	str	xzr, [x29, #24]
  403958:	str	wzr, [x20]
  40395c:	add	x1, x29, #0x18
  403960:	mov	w2, #0xa                   	// #10
  403964:	mov	x0, x21
  403968:	bl	401530 <strtol@plt>
  40396c:	str	w0, [x19]
  403970:	ldr	w8, [x20]
  403974:	mov	w0, #0xffffffff            	// #-1
  403978:	cbnz	w8, 40399c <ferror@plt+0x232c>
  40397c:	ldr	x8, [x29, #24]
  403980:	cbz	x8, 40399c <ferror@plt+0x232c>
  403984:	cmp	x8, x21
  403988:	mov	w0, #0xffffffff            	// #-1
  40398c:	b.eq	40399c <ferror@plt+0x232c>  // b.none
  403990:	ldrb	w8, [x8]
  403994:	cbnz	w8, 40399c <ferror@plt+0x232c>
  403998:	mov	w0, wzr
  40399c:	ldp	x20, x19, [sp, #48]
  4039a0:	ldp	x22, x21, [sp, #32]
  4039a4:	ldr	x23, [sp, #16]
  4039a8:	ldp	x29, x30, [sp], #64
  4039ac:	ret
  4039b0:	str	w21, [x19]
  4039b4:	b	403998 <ferror@plt+0x2328>
  4039b8:	stp	x29, x30, [sp, #-48]!
  4039bc:	mov	w8, wzr
  4039c0:	str	x21, [sp, #16]
  4039c4:	stp	x20, x19, [sp, #32]
  4039c8:	mov	x29, sp
  4039cc:	cbz	x1, 403b00 <ferror@plt+0x2490>
  4039d0:	cbz	x0, 403b00 <ferror@plt+0x2490>
  4039d4:	ldrb	w8, [x0]
  4039d8:	and	w8, w8, #0xff
  4039dc:	cmp	w8, #0x2f
  4039e0:	mov	x19, x0
  4039e4:	b.ne	403a00 <ferror@plt+0x2390>  // b.any
  4039e8:	mov	x0, x19
  4039ec:	ldrb	w8, [x0, #1]!
  4039f0:	cmp	w8, #0x2f
  4039f4:	mov	w8, #0x2f                  	// #47
  4039f8:	b.eq	4039d8 <ferror@plt+0x2368>  // b.none
  4039fc:	b	403a10 <ferror@plt+0x23a0>
  403a00:	cbnz	w8, 403a10 <ferror@plt+0x23a0>
  403a04:	mov	x20, xzr
  403a08:	mov	x19, xzr
  403a0c:	b	403a30 <ferror@plt+0x23c0>
  403a10:	mov	w20, #0x1                   	// #1
  403a14:	ldrb	w8, [x19, x20]
  403a18:	cbz	w8, 403a30 <ferror@plt+0x23c0>
  403a1c:	cmp	w8, #0x2f
  403a20:	b.eq	403a30 <ferror@plt+0x23c0>  // b.none
  403a24:	add	x20, x20, #0x1
  403a28:	ldrb	w8, [x19, x20]
  403a2c:	cbnz	w8, 403a1c <ferror@plt+0x23ac>
  403a30:	ldrb	w8, [x1]
  403a34:	and	w8, w8, #0xff
  403a38:	cmp	w8, #0x2f
  403a3c:	mov	x21, x1
  403a40:	b.ne	403a5c <ferror@plt+0x23ec>  // b.any
  403a44:	mov	x1, x21
  403a48:	ldrb	w8, [x1, #1]!
  403a4c:	cmp	w8, #0x2f
  403a50:	mov	w8, #0x2f                  	// #47
  403a54:	b.eq	403a34 <ferror@plt+0x23c4>  // b.none
  403a58:	b	403a6c <ferror@plt+0x23fc>
  403a5c:	cbnz	w8, 403a6c <ferror@plt+0x23fc>
  403a60:	mov	x8, xzr
  403a64:	mov	x21, xzr
  403a68:	b	403a8c <ferror@plt+0x241c>
  403a6c:	mov	w8, #0x1                   	// #1
  403a70:	ldrb	w9, [x21, x8]
  403a74:	cbz	w9, 403a8c <ferror@plt+0x241c>
  403a78:	cmp	w9, #0x2f
  403a7c:	b.eq	403a8c <ferror@plt+0x241c>  // b.none
  403a80:	add	x8, x8, #0x1
  403a84:	ldrb	w9, [x21, x8]
  403a88:	cbnz	w9, 403a78 <ferror@plt+0x2408>
  403a8c:	add	x9, x8, x20
  403a90:	cmp	x9, #0x1
  403a94:	b.eq	403aa0 <ferror@plt+0x2430>  // b.none
  403a98:	cbnz	x9, 403ac0 <ferror@plt+0x2450>
  403a9c:	b	403af4 <ferror@plt+0x2484>
  403aa0:	cbz	x19, 403ab0 <ferror@plt+0x2440>
  403aa4:	ldrb	w9, [x19]
  403aa8:	cmp	w9, #0x2f
  403aac:	b.eq	403af4 <ferror@plt+0x2484>  // b.none
  403ab0:	cbz	x21, 403afc <ferror@plt+0x248c>
  403ab4:	ldrb	w9, [x21]
  403ab8:	cmp	w9, #0x2f
  403abc:	b.eq	403af4 <ferror@plt+0x2484>  // b.none
  403ac0:	cmp	x20, x8
  403ac4:	mov	w8, wzr
  403ac8:	b.ne	403b00 <ferror@plt+0x2490>  // b.any
  403acc:	cbz	x19, 403b00 <ferror@plt+0x2490>
  403ad0:	cbz	x21, 403b00 <ferror@plt+0x2490>
  403ad4:	mov	x0, x19
  403ad8:	mov	x1, x21
  403adc:	mov	x2, x20
  403ae0:	bl	401430 <strncmp@plt>
  403ae4:	cbnz	w0, 403afc <ferror@plt+0x248c>
  403ae8:	add	x0, x19, x20
  403aec:	add	x1, x21, x20
  403af0:	b	4039d4 <ferror@plt+0x2364>
  403af4:	mov	w8, #0x1                   	// #1
  403af8:	b	403b00 <ferror@plt+0x2490>
  403afc:	mov	w8, wzr
  403b00:	ldp	x20, x19, [sp, #32]
  403b04:	ldr	x21, [sp, #16]
  403b08:	mov	w0, w8
  403b0c:	ldp	x29, x30, [sp], #48
  403b10:	ret
  403b14:	stp	x29, x30, [sp, #-64]!
  403b18:	orr	x8, x0, x1
  403b1c:	stp	x24, x23, [sp, #16]
  403b20:	stp	x22, x21, [sp, #32]
  403b24:	stp	x20, x19, [sp, #48]
  403b28:	mov	x29, sp
  403b2c:	cbz	x8, 403b60 <ferror@plt+0x24f0>
  403b30:	mov	x19, x1
  403b34:	mov	x21, x0
  403b38:	mov	x20, x2
  403b3c:	cbz	x0, 403b7c <ferror@plt+0x250c>
  403b40:	cbz	x19, 403b98 <ferror@plt+0x2528>
  403b44:	mov	x0, x21
  403b48:	bl	401330 <strlen@plt>
  403b4c:	mvn	x8, x0
  403b50:	cmp	x8, x20
  403b54:	b.cs	403ba0 <ferror@plt+0x2530>  // b.hs, b.nlast
  403b58:	mov	x22, xzr
  403b5c:	b	403bdc <ferror@plt+0x256c>
  403b60:	adrp	x0, 404000 <ferror@plt+0x2990>
  403b64:	add	x0, x0, #0x8f2
  403b68:	ldp	x20, x19, [sp, #48]
  403b6c:	ldp	x22, x21, [sp, #32]
  403b70:	ldp	x24, x23, [sp, #16]
  403b74:	ldp	x29, x30, [sp], #64
  403b78:	b	401490 <strdup@plt>
  403b7c:	mov	x0, x19
  403b80:	mov	x1, x20
  403b84:	ldp	x20, x19, [sp, #48]
  403b88:	ldp	x22, x21, [sp, #32]
  403b8c:	ldp	x24, x23, [sp, #16]
  403b90:	ldp	x29, x30, [sp], #64
  403b94:	b	401560 <strndup@plt>
  403b98:	mov	x0, x21
  403b9c:	b	403b68 <ferror@plt+0x24f8>
  403ba0:	add	x24, x0, x20
  403ba4:	mov	x23, x0
  403ba8:	add	x0, x24, #0x1
  403bac:	bl	401400 <malloc@plt>
  403bb0:	mov	x22, x0
  403bb4:	cbz	x0, 403bdc <ferror@plt+0x256c>
  403bb8:	mov	x0, x22
  403bbc:	mov	x1, x21
  403bc0:	mov	x2, x23
  403bc4:	bl	401300 <memcpy@plt>
  403bc8:	add	x0, x22, x23
  403bcc:	mov	x1, x19
  403bd0:	mov	x2, x20
  403bd4:	bl	401300 <memcpy@plt>
  403bd8:	strb	wzr, [x22, x24]
  403bdc:	mov	x0, x22
  403be0:	ldp	x20, x19, [sp, #48]
  403be4:	ldp	x22, x21, [sp, #32]
  403be8:	ldp	x24, x23, [sp, #16]
  403bec:	ldp	x29, x30, [sp], #64
  403bf0:	ret
  403bf4:	stp	x29, x30, [sp, #-64]!
  403bf8:	stp	x20, x19, [sp, #48]
  403bfc:	mov	x20, x0
  403c00:	stp	x24, x23, [sp, #16]
  403c04:	stp	x22, x21, [sp, #32]
  403c08:	mov	x29, sp
  403c0c:	cbz	x1, 403c40 <ferror@plt+0x25d0>
  403c10:	mov	x0, x1
  403c14:	mov	x19, x1
  403c18:	bl	401330 <strlen@plt>
  403c1c:	mov	x21, x0
  403c20:	cbz	x20, 403c4c <ferror@plt+0x25dc>
  403c24:	mov	x0, x20
  403c28:	bl	401330 <strlen@plt>
  403c2c:	mvn	x8, x0
  403c30:	cmp	x21, x8
  403c34:	b.ls	403c68 <ferror@plt+0x25f8>  // b.plast
  403c38:	mov	x22, xzr
  403c3c:	b	403ca4 <ferror@plt+0x2634>
  403c40:	cbz	x20, 403cbc <ferror@plt+0x264c>
  403c44:	mov	x0, x20
  403c48:	b	403cc4 <ferror@plt+0x2654>
  403c4c:	mov	x0, x19
  403c50:	mov	x1, x21
  403c54:	ldp	x20, x19, [sp, #48]
  403c58:	ldp	x22, x21, [sp, #32]
  403c5c:	ldp	x24, x23, [sp, #16]
  403c60:	ldp	x29, x30, [sp], #64
  403c64:	b	401560 <strndup@plt>
  403c68:	add	x24, x0, x21
  403c6c:	mov	x23, x0
  403c70:	add	x0, x24, #0x1
  403c74:	bl	401400 <malloc@plt>
  403c78:	mov	x22, x0
  403c7c:	cbz	x0, 403ca4 <ferror@plt+0x2634>
  403c80:	mov	x0, x22
  403c84:	mov	x1, x20
  403c88:	mov	x2, x23
  403c8c:	bl	401300 <memcpy@plt>
  403c90:	add	x0, x22, x23
  403c94:	mov	x1, x19
  403c98:	mov	x2, x21
  403c9c:	bl	401300 <memcpy@plt>
  403ca0:	strb	wzr, [x22, x24]
  403ca4:	mov	x0, x22
  403ca8:	ldp	x20, x19, [sp, #48]
  403cac:	ldp	x22, x21, [sp, #32]
  403cb0:	ldp	x24, x23, [sp, #16]
  403cb4:	ldp	x29, x30, [sp], #64
  403cb8:	ret
  403cbc:	adrp	x0, 404000 <ferror@plt+0x2990>
  403cc0:	add	x0, x0, #0x8f2
  403cc4:	ldp	x20, x19, [sp, #48]
  403cc8:	ldp	x22, x21, [sp, #32]
  403ccc:	ldp	x24, x23, [sp, #16]
  403cd0:	ldp	x29, x30, [sp], #64
  403cd4:	b	401490 <strdup@plt>
  403cd8:	sub	sp, sp, #0x140
  403cdc:	stp	x29, x30, [sp, #240]
  403ce0:	add	x29, sp, #0xf0
  403ce4:	sub	x9, x29, #0x70
  403ce8:	mov	x10, sp
  403cec:	mov	x11, #0xffffffffffffffd0    	// #-48
  403cf0:	add	x8, x29, #0x50
  403cf4:	movk	x11, #0xff80, lsl #32
  403cf8:	add	x9, x9, #0x30
  403cfc:	add	x10, x10, #0x80
  403d00:	stp	x8, x9, [x29, #-32]
  403d04:	stp	x10, x11, [x29, #-16]
  403d08:	stp	x2, x3, [x29, #-112]
  403d0c:	stp	x4, x5, [x29, #-96]
  403d10:	stp	x6, x7, [x29, #-80]
  403d14:	stp	q1, q2, [sp, #16]
  403d18:	str	q0, [sp]
  403d1c:	ldp	q0, q1, [x29, #-32]
  403d20:	stp	x20, x19, [sp, #304]
  403d24:	mov	x19, x0
  403d28:	add	x0, x29, #0x18
  403d2c:	sub	x2, x29, #0x40
  403d30:	str	x28, [sp, #256]
  403d34:	stp	x24, x23, [sp, #272]
  403d38:	stp	x22, x21, [sp, #288]
  403d3c:	stp	q3, q4, [sp, #48]
  403d40:	stp	q5, q6, [sp, #80]
  403d44:	str	q7, [sp, #112]
  403d48:	stp	q0, q1, [x29, #-64]
  403d4c:	bl	401550 <vasprintf@plt>
  403d50:	tbnz	w0, #31, 403d88 <ferror@plt+0x2718>
  403d54:	ldr	x21, [x29, #24]
  403d58:	orr	x8, x19, x21
  403d5c:	cbz	x8, 403d90 <ferror@plt+0x2720>
  403d60:	mov	w22, w0
  403d64:	cbz	x19, 403da4 <ferror@plt+0x2734>
  403d68:	cbz	x21, 403db8 <ferror@plt+0x2748>
  403d6c:	mov	x0, x19
  403d70:	bl	401330 <strlen@plt>
  403d74:	mvn	x8, x0
  403d78:	cmp	x8, x22
  403d7c:	b.cs	403dc0 <ferror@plt+0x2750>  // b.hs, b.nlast
  403d80:	mov	x20, xzr
  403d84:	b	403dfc <ferror@plt+0x278c>
  403d88:	mov	x20, xzr
  403d8c:	b	403e04 <ferror@plt+0x2794>
  403d90:	adrp	x0, 404000 <ferror@plt+0x2990>
  403d94:	add	x0, x0, #0x8f2
  403d98:	bl	401490 <strdup@plt>
  403d9c:	mov	x20, x0
  403da0:	b	403dfc <ferror@plt+0x278c>
  403da4:	mov	x0, x21
  403da8:	mov	x1, x22
  403dac:	bl	401560 <strndup@plt>
  403db0:	mov	x20, x0
  403db4:	b	403dfc <ferror@plt+0x278c>
  403db8:	mov	x0, x19
  403dbc:	b	403d98 <ferror@plt+0x2728>
  403dc0:	add	x24, x0, x22
  403dc4:	mov	x23, x0
  403dc8:	add	x0, x24, #0x1
  403dcc:	bl	401400 <malloc@plt>
  403dd0:	mov	x20, x0
  403dd4:	cbz	x0, 403dfc <ferror@plt+0x278c>
  403dd8:	mov	x0, x20
  403ddc:	mov	x1, x19
  403de0:	mov	x2, x23
  403de4:	bl	401300 <memcpy@plt>
  403de8:	add	x0, x20, x23
  403dec:	mov	x1, x21
  403df0:	mov	x2, x22
  403df4:	bl	401300 <memcpy@plt>
  403df8:	strb	wzr, [x20, x24]
  403dfc:	ldr	x0, [x29, #24]
  403e00:	bl	401540 <free@plt>
  403e04:	mov	x0, x20
  403e08:	ldp	x20, x19, [sp, #304]
  403e0c:	ldp	x22, x21, [sp, #288]
  403e10:	ldp	x24, x23, [sp, #272]
  403e14:	ldr	x28, [sp, #256]
  403e18:	ldp	x29, x30, [sp, #240]
  403e1c:	add	sp, sp, #0x140
  403e20:	ret
  403e24:	sub	sp, sp, #0x60
  403e28:	stp	x29, x30, [sp, #16]
  403e2c:	stp	x26, x25, [sp, #32]
  403e30:	stp	x24, x23, [sp, #48]
  403e34:	stp	x22, x21, [sp, #64]
  403e38:	stp	x20, x19, [sp, #80]
  403e3c:	ldr	x23, [x0]
  403e40:	add	x29, sp, #0x10
  403e44:	ldrb	w8, [x23]
  403e48:	cbz	w8, 404008 <ferror@plt+0x2998>
  403e4c:	mov	x20, x0
  403e50:	mov	x22, x1
  403e54:	mov	x0, x23
  403e58:	mov	x1, x2
  403e5c:	mov	w24, w3
  403e60:	mov	x21, x2
  403e64:	bl	401570 <strspn@plt>
  403e68:	add	x19, x23, x0
  403e6c:	ldrb	w25, [x19]
  403e70:	cbz	x25, 404004 <ferror@plt+0x2994>
  403e74:	cbz	w24, 403f04 <ferror@plt+0x2894>
  403e78:	cmp	w25, #0x3f
  403e7c:	b.hi	403f20 <ferror@plt+0x28b0>  // b.pmore
  403e80:	mov	w8, #0x1                   	// #1
  403e84:	mov	x9, #0x1                   	// #1
  403e88:	lsl	x8, x8, x25
  403e8c:	movk	x9, #0x84, lsl #32
  403e90:	and	x8, x8, x9
  403e94:	cbz	x8, 403f20 <ferror@plt+0x28b0>
  403e98:	sturb	w25, [x29, #-4]
  403e9c:	sturb	wzr, [x29, #-3]
  403ea0:	mov	x24, x19
  403ea4:	ldrb	w9, [x24, #1]!
  403ea8:	cbz	w9, 403fa0 <ferror@plt+0x2930>
  403eac:	add	x10, x0, x23
  403eb0:	mov	x26, xzr
  403eb4:	mov	w8, wzr
  403eb8:	add	x23, x10, #0x2
  403ebc:	b	403ee0 <ferror@plt+0x2870>
  403ec0:	sxtb	w1, w9
  403ec4:	sub	x0, x29, #0x4
  403ec8:	bl	401580 <strchr@plt>
  403ecc:	cbnz	x0, 403fb4 <ferror@plt+0x2944>
  403ed0:	mov	w8, wzr
  403ed4:	ldrb	w9, [x23, x26]
  403ed8:	add	x26, x26, #0x1
  403edc:	cbz	w9, 403f00 <ferror@plt+0x2890>
  403ee0:	cbnz	w8, 403ed0 <ferror@plt+0x2860>
  403ee4:	and	w8, w9, #0xff
  403ee8:	cmp	w8, #0x5c
  403eec:	b.ne	403ec0 <ferror@plt+0x2850>  // b.any
  403ef0:	mov	w8, #0x1                   	// #1
  403ef4:	ldrb	w9, [x23, x26]
  403ef8:	add	x26, x26, #0x1
  403efc:	cbnz	w9, 403ee0 <ferror@plt+0x2870>
  403f00:	b	403fb8 <ferror@plt+0x2948>
  403f04:	mov	x0, x19
  403f08:	mov	x1, x21
  403f0c:	bl	401610 <strcspn@plt>
  403f10:	add	x8, x19, x0
  403f14:	str	x0, [x22]
  403f18:	str	x8, [x20]
  403f1c:	b	40400c <ferror@plt+0x299c>
  403f20:	add	x9, x0, x23
  403f24:	mov	x24, xzr
  403f28:	mov	w8, wzr
  403f2c:	add	x23, x9, #0x1
  403f30:	b	403f54 <ferror@plt+0x28e4>
  403f34:	sxtb	w1, w25
  403f38:	mov	x0, x21
  403f3c:	bl	401580 <strchr@plt>
  403f40:	cbnz	x0, 403fac <ferror@plt+0x293c>
  403f44:	mov	w8, wzr
  403f48:	ldrb	w25, [x23, x24]
  403f4c:	add	x24, x24, #0x1
  403f50:	cbz	w25, 403f74 <ferror@plt+0x2904>
  403f54:	cbnz	w8, 403f44 <ferror@plt+0x28d4>
  403f58:	and	w8, w25, #0xff
  403f5c:	cmp	w8, #0x5c
  403f60:	b.ne	403f34 <ferror@plt+0x28c4>  // b.any
  403f64:	mov	w8, #0x1                   	// #1
  403f68:	ldrb	w25, [x23, x24]
  403f6c:	add	x24, x24, #0x1
  403f70:	cbnz	w25, 403f54 <ferror@plt+0x28e4>
  403f74:	sub	w8, w24, w8
  403f78:	sxtw	x8, w8
  403f7c:	str	x8, [x22]
  403f80:	add	x22, x19, x8
  403f84:	ldrsb	w1, [x22]
  403f88:	cbz	w1, 403f98 <ferror@plt+0x2928>
  403f8c:	mov	x0, x21
  403f90:	bl	401580 <strchr@plt>
  403f94:	cbz	x0, 404004 <ferror@plt+0x2994>
  403f98:	str	x22, [x20]
  403f9c:	b	40400c <ferror@plt+0x299c>
  403fa0:	mov	w8, wzr
  403fa4:	mov	w26, wzr
  403fa8:	b	403fb8 <ferror@plt+0x2948>
  403fac:	mov	w8, wzr
  403fb0:	b	403f74 <ferror@plt+0x2904>
  403fb4:	mov	w8, wzr
  403fb8:	sub	w8, w26, w8
  403fbc:	sxtw	x23, w8
  403fc0:	str	x23, [x22]
  403fc4:	add	x8, x23, x19
  403fc8:	ldrb	w8, [x8, #1]
  403fcc:	cbz	w8, 404004 <ferror@plt+0x2994>
  403fd0:	cmp	w8, w25
  403fd4:	b.ne	404004 <ferror@plt+0x2994>  // b.any
  403fd8:	add	x8, x23, x19
  403fdc:	ldrsb	w1, [x8, #2]
  403fe0:	cbz	w1, 403ff0 <ferror@plt+0x2980>
  403fe4:	mov	x0, x21
  403fe8:	bl	401580 <strchr@plt>
  403fec:	cbz	x0, 404004 <ferror@plt+0x2994>
  403ff0:	add	x8, x19, x23
  403ff4:	add	x8, x8, #0x2
  403ff8:	str	x8, [x20]
  403ffc:	mov	x19, x24
  404000:	b	40400c <ferror@plt+0x299c>
  404004:	str	x19, [x20]
  404008:	mov	x19, xzr
  40400c:	mov	x0, x19
  404010:	ldp	x20, x19, [sp, #80]
  404014:	ldp	x22, x21, [sp, #64]
  404018:	ldp	x24, x23, [sp, #48]
  40401c:	ldp	x26, x25, [sp, #32]
  404020:	ldp	x29, x30, [sp, #16]
  404024:	add	sp, sp, #0x60
  404028:	ret
  40402c:	stp	x29, x30, [sp, #-32]!
  404030:	str	x19, [sp, #16]
  404034:	mov	x19, x0
  404038:	mov	x29, sp
  40403c:	mov	x0, x19
  404040:	bl	401460 <fgetc@plt>
  404044:	cmp	w0, #0xa
  404048:	b.eq	404064 <ferror@plt+0x29f4>  // b.none
  40404c:	cmn	w0, #0x1
  404050:	b.ne	40403c <ferror@plt+0x29cc>  // b.any
  404054:	mov	w0, #0x1                   	// #1
  404058:	ldr	x19, [sp, #16]
  40405c:	ldp	x29, x30, [sp], #32
  404060:	ret
  404064:	mov	w0, wzr
  404068:	ldr	x19, [sp, #16]
  40406c:	ldp	x29, x30, [sp], #32
  404070:	ret
  404074:	nop
  404078:	stp	x29, x30, [sp, #-64]!
  40407c:	mov	x29, sp
  404080:	stp	x19, x20, [sp, #16]
  404084:	adrp	x20, 414000 <ferror@plt+0x12990>
  404088:	add	x20, x20, #0xdf0
  40408c:	stp	x21, x22, [sp, #32]
  404090:	adrp	x21, 414000 <ferror@plt+0x12990>
  404094:	add	x21, x21, #0xde8
  404098:	sub	x20, x20, x21
  40409c:	mov	w22, w0
  4040a0:	stp	x23, x24, [sp, #48]
  4040a4:	mov	x23, x1
  4040a8:	mov	x24, x2
  4040ac:	bl	4012c8 <memcpy@plt-0x38>
  4040b0:	cmp	xzr, x20, asr #3
  4040b4:	b.eq	4040e0 <ferror@plt+0x2a70>  // b.none
  4040b8:	asr	x20, x20, #3
  4040bc:	mov	x19, #0x0                   	// #0
  4040c0:	ldr	x3, [x21, x19, lsl #3]
  4040c4:	mov	x2, x24
  4040c8:	add	x19, x19, #0x1
  4040cc:	mov	x1, x23
  4040d0:	mov	w0, w22
  4040d4:	blr	x3
  4040d8:	cmp	x20, x19
  4040dc:	b.ne	4040c0 <ferror@plt+0x2a50>  // b.any
  4040e0:	ldp	x19, x20, [sp, #16]
  4040e4:	ldp	x21, x22, [sp, #32]
  4040e8:	ldp	x23, x24, [sp, #48]
  4040ec:	ldp	x29, x30, [sp], #64
  4040f0:	ret
  4040f4:	nop
  4040f8:	ret
  4040fc:	nop
  404100:	adrp	x2, 415000 <ferror@plt+0x13990>
  404104:	mov	x1, #0x0                   	// #0
  404108:	ldr	x2, [x2, #456]
  40410c:	b	401390 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404110 <.fini>:
  404110:	stp	x29, x30, [sp, #-16]!
  404114:	mov	x29, sp
  404118:	ldp	x29, x30, [sp], #16
  40411c:	ret
