# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 7
attribute \src "dut.sv:1.1-13.10"
attribute \cells_not_processed 1
module \forloops
  attribute \src "dut.sv:8.2-12.5"
  wire width 4 $0\y
  wire width 32 $auto$expression.cpp:1789:import_operation$2
  wire width 32 $auto$expression.cpp:1812:import_operation$5
  attribute \src "dut.sv:1.29-1.30"
  wire input 2 \a
  attribute \src "dut.sv:1.32-1.33"
  wire input 3 \b
  attribute \src "dut.sv:1.24-1.27"
  wire input 1 \clk
  attribute \src "dut.sv:2.10-2.11"
  wire width 32 \k
  attribute \src "dut.sv:1.52-1.53"
  wire width 4 output 4 \p
  attribute \src "dut.sv:1.55-1.56"
  wire width 4 output 5 \q
  attribute \src "dut.sv:1.58-1.59"
  wire width 4 output 6 \x
  attribute \src "dut.sv:1.61-1.62"
  wire width 4 output 7 \y
  cell $add $add$dut.sv:6$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \k
    connect \B { \a \b }
    connect \Y $auto$expression.cpp:1789:import_operation$2
  end
  cell $sub $sub$dut.sv:11$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 32
    connect \A \k
    connect \B { \a \b }
    connect \Y $auto$expression.cpp:1812:import_operation$5
  end
  attribute \always_ff 1
  attribute \src "dut.sv:3.2-7.5"
  process $proc$dut.sv:3$1
    sync posedge \clk
      update \x $auto$expression.cpp:1789:import_operation$2 [3:0]
  end
  attribute \src "dut.sv:8.2-12.5"
  process $proc$dut.sv:8$4
    assign $0\y \y
    assign $0\y $auto$expression.cpp:1812:import_operation$5 [3:0]
    sync always
      update \y $0\y
  end
end
