
 MODULE main
 VAR
    PC: 0..2;
    secret_in: 0..1;
    secret_out: 0..1;
    public_out: 0..1;

  ASSIGN

    -- L0: x := secret_input()
    -- L1: secret_output(x)
    -- L2: END
  init(PC):= 0;
  next(PC):=
    case
      (PC=0): {1};
      (PC=1): {2};
      TRUE: PC;
    esac;

  init(public_out) := 0;
  next(public_out) := public_out;

  init(secret_out) := 0;
  next(secret_out) := secret_in;

  init(secret_in) := {0, 1};
  next(secret_in) := secret_in;

  DEFINE
  halt := (PC=2);
