5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd slist3.2.vcd -o slist3.2.cdd -v slist3.2.v
3 0 $root $root NA 0 0
3 0 main main slist3.2.v 1 26
2 1 4 90009 2 1 c 0 0 c
2 2 4 50005 0 1 400 0 0 b
2 3 4 50009 2 36 f00e 1 2
2 4 7 20006 3 3d 2600a 0 0 1 2 1102 foo
2 5 0 0 1 1 0 0 0 foo.x
2 6 0 0 0 2a 20000 0 0 1 2 2
2 7 0 0 1 29 20000 5 6 1 2 2
2 8 0 0 2 1 c 0 0 b
2 9 0 0 0 2a 20000 0 0 1 2 2
2 10 0 0 2 29 20008 8 9 1 2 2
2 11 0 0 1 1 0 0 0 bar.a
2 12 0 0 0 2a 20000 0 0 1 2 2
2 13 0 0 1 29 20000 11 12 1 2 2
2 14 0 0 2 2b 20008 10 13 1 2 2
2 15 0 0 2 2b 20008 7 14 1 2 2
2 16 6 70008 6 45 2100a 15 0 1 2 2
1 a 3 830005 1 0 0 0 1 1 2
1 c 3 30008 1 0 0 0 1 1 102
1 b 4 30005 1 0 0 0 1 1 102
4 3 3 3
4 4 16 0
4 16 4 0
3 1 main.foo main.foo slist3.2.v 7 10
2 17 9 100014 1 1 0 0 0 bar.a
2 18 9 c000c 2 1 c 0 0 b
2 19 9 80008 1 1 0 0 0 x
2 20 9 8000c 2 9 20008 18 19 1 2 1002
2 21 9 80014 2 9 20008 17 20 1 2 102
2 22 9 40004 0 1 400 0 0 a
2 23 9 40014 2 37 1100a 21 22
1 x 8 30008 1 0 0 0 1 1 2
4 23 0 0
3 0 foobar main.bar slist3.2.v 30 34
1 a 32 30004 1 0 0 0 1 1 2
