// Seed: 3458910764
module module_0;
  logic id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd33
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_3 : 1 'b0] id_10;
  ;
endmodule
module module_2 #(
    parameter id_14 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
  wire _id_14;
  ;
  parameter id_15 = 1;
  assign id_7[id_14] = 1'b0;
endmodule
