ANA_FUNC_CONF1_BASE = 0x00
ANA_FUNC_CONF1_NUM_PIPES_MASK = 0xE0
ANA_FUNC_CONF1_GMCONF_MASK = 0x1C
GM_13_2 = 0x00
GM_18_2 = 0x04
GM_21_5 = 0x08
GM_25_6 = 0x0C
GM_28_8 = 0x10
GM_33_9 = 0x14
GM_38_5 = 0x18
GM_43_0 = 0x1C
ANA_FUNC_CONF1_SET_BLD_LVL_MASK = 0x03
BLD_LVL_2_7 = 0x00
BLD_LVL_2_5 = 0x01
BLD_LVL_2_3 = 0x02
BLD_LVL_2_1 = 0x03
ANA_FUNC_CONF0_BASE = 0x01
SELECT_24_26_MHZ_MASK = 0x40
AES_MASK = 0x20
EXT_REF_MASK = 0x10
HIGH_POWER_MODE_MASK = 0x08
BROWN_OUT_MASK = 0x04
BATTERY_LEVEL_MASK = 0x02
TEMPERATURE_SENSOR_MASK = 0x01
ANT_SELECT_CONF_BASE = 0x27
ANT_SELECT_CS_BLANKING_MASK = 0x10
ANT_SELECT_CONF_AS_MASK = 0x08
DEVICE_INFO1_PARTNUM = 0xF0
DEVICE_INFO0_VERSION = 0xF1
GPIO3_CONF_BASE = 0x02
GPIO2_CONF_BASE = 0x03
GPIO1_CONF_BASE = 0x04
GPIO0_CONF_BASE = 0x05
CONF_GPIO_IN_TX_Command = 0x00
CONF_GPIO_IN_RX_Command = 0x08
CONF_GPIO_IN_TX_Data = 0x10
CONF_GPIO_IN_WKUP_Ext = 0x18
CONF_GPIO_OUT_nIRQ = 0x00
CONF_GPIO_OUT_POR_Inv = 0x08
CONF_GPIO_OUT_WUT_Exp = 0x10
CONF_GPIO_OUT_LBD = 0x18
CONF_GPIO_OUT_TX_Data = 0x20
CONF_GPIO_OUT_TX_State = 0x28
CONF_GPIO_OUT_TX_FIFO_Almost_Empty = 0x30
CONF_GPIO_OUT_TX_FIFO_Amost_Full = 0x38
CONF_GPIO_OUT_RX_Data = 0x40
CONF_GPIO_OUT_RX_Clock = 0x48
CONF_GPIO_OUT_RX_State = 0x50
CONF_GPIO_OUT_RX_FIFO_Almost_Full = 0x58
CONF_GPIO_OUT_RX_FIFO_Almost_Empty = 0x60
CONF_GPIO_OUT_Antenna_Switch = 0x68
CONF_GPIO_OUT_Valid_Preamble = 0x70
CONF_GPIO_OUT_Sync_Detected = 0x78
CONF_GPIO_OUT_RSSI_Threshold = 0x80
CONF_GPIO_OUT_MCU_Clock = 0x88
CONF_GPIO_OUT_TX_RX_Mode = 0x90
CONF_GPIO_OUT_VDD = 0x98
CONF_GPIO_OUT_GND = 0xA0
CONF_GPIO_OUT_SMPS_Ext = 0xA8
CONF_GPIO_MODE_ANALOG = 0x00
CONF_GPIO_MODE_DIG_IN = 0x01
CONF_GPIO_MODE_DIG_OUTL = 0x02
CONF_GPIO_MODE_DIG_OUTH = 0x03
MCU_CK_CONF_BASE = 0x06
MCU_CK_ENABLE = 0x80
MCU_CK_CONF_CLOCK_TAIL_0 = 0x00
MCU_CK_CONF_CLOCK_TAIL_64 = 0x20
MCU_CK_CONF_CLOCK_TAIL_256 = 0x40
MCU_CK_CONF_CLOCK_TAIL_512 = 0x60
MCU_CK_CONF_XO_RATIO_1 = 0x00
MCU_CK_CONF_XO_RATIO_2_3 = 0x02
MCU_CK_CONF_XO_RATIO_1_2 = 0x04
MCU_CK_CONF_XO_RATIO_1_3 = 0x06
MCU_CK_CONF_XO_RATIO_1_4 = 0x08
MCU_CK_CONF_XO_RATIO_1_6 = 0x0A
MCU_CK_CONF_XO_RATIO_1_8 = 0x0C
MCU_CK_CONF_XO_RATIO_1_12 = 0x0E
MCU_CK_CONF_XO_RATIO_1_16 = 0x10
MCU_CK_CONF_XO_RATIO_1_24 = 0x12
MCU_CK_CONF_XO_RATIO_1_36 = 0x14
MCU_CK_CONF_XO_RATIO_1_48 = 0x16
MCU_CK_CONF_XO_RATIO_1_64 = 0x18
MCU_CK_CONF_XO_RATIO_1_96 = 0x1A
MCU_CK_CONF_XO_RATIO_1_128 = 0x1C
MCU_CK_CONF_XO_RATIO_1_192 = 0x1E
MCU_CK_CONF_RCO_RATIO_1 = 0x00
MCU_CK_CONF_RCO_RATIO_1_128 = 0x01
SYNT3_BASE = 0x08
WCP_CONF_WCP_378UA = 0x00
WCP_CONF_WCP_369UA = 0x01
WCP_CONF_WCP_359UA = 0x02
WCP_CONF_WCP_350UA = 0x03
WCP_CONF_WCP_340UA = 0x04
WCP_CONF_WCP_331UA = 0x05
WCP_CONF_WCP_321UA = 0x06
WCP_CONF_WCP_312UA = 0x07
SYNT2_BASE = 0x09
SYNT1_BASE = 0x0A
SYNT0_BASE = 0x0B
SYNT0_BS_6 = 0x01
SYNT0_BS_8 = 0x02
SYNT0_BS_12 = 0x03
SYNT0_BS_16 = 0x04
SYNT0_BS_32 = 0x05
CHSPACE_BASE = 0x0C
IF_OFFSET_DIG_BASE = 0x0D
IF_OFFSET_ANA_BASE = 0x07
FC_OFFSET1_BASE = 0x0E
FC_OFFSET0_BASE = 0x0F
PA_POWER8_BASE = 0x10
PA_POWER7_BASE = 0x11
PA_POWER6_BASE = 0x12
PA_POWER5_BASE = 0x13
PA_POWER4_BASE = 0x14
PA_POWER3_BASE = 0x15
PA_POWER2_BASE = 0x16
PA_POWER1_BASE = 0x17
PA_POWER0_BASE = 0x18
PA_POWER0_CWC_MASK = 0x20
PA_POWER0_CWC_0 = 0x00
PA_POWER0_CWC_1_2P = 0x40
PA_POWER0_CWC_2_4P = 0x80
PA_POWER0_CWC_3_6P = 0xC0
PA_POWER0_PA_RAMP_MASK = 0x20
PA_POWER0_PA_RAMP_STEP_WIDTH_MASK = 0x20
PA_POWER0_PA_RAMP_STEP_WIDTH_TB_8 = 0x00
PA_POWER0_PA_RAMP_STEP_WIDTH_TB_4 = 0x08
PA_POWER0_PA_RAMP_STEP_WIDTH_3TB_8 = 0x10
PA_POWER0_PA_RAMP_STEP_WIDTH_TB_2 = 0x18
PA_POWER0_PA_LEVEL_MAX_INDEX = 0x20
PA_POWER0_PA_LEVEL_MAX_INDEX_0 = 0x00
PA_POWER0_PA_LEVEL_MAX_INDEX_1 = 0x01
PA_POWER0_PA_LEVEL_MAX_INDEX_2 = 0x02
PA_POWER0_PA_LEVEL_MAX_INDEX_3 = 0x03
PA_POWER0_PA_LEVEL_MAX_INDEX_4 = 0x04
PA_POWER0_PA_LEVEL_MAX_INDEX_5 = 0x05
PA_POWER0_PA_LEVEL_MAX_INDEX_6 = 0x06
PA_POWER0_PA_LEVEL_MAX_INDEX_7 = 0x07
MOD1_BASE = 0x1A
MOD0_BASE = 0x1B
MOD0_MOD_TYPE_2_FSK = 0x00
MOD0_MOD_TYPE_GFSK = 0x10
MOD0_MOD_TYPE_ASK = 0x20
MOD0_MOD_TYPE_MSK = 0x00
MOD0_MOD_TYPE_GMSK = 0x10
MOD0_BT_SEL_BT_MASK = 0x00
MOD0_CW = 0x80
FDEV0_BASE = 0x1C
FDEV0_CLOCK_REG_ALGO_SEL_MASK = 0x08
FDEV0_CLOCK_REG_ALGO_SEL_PLL = 0x00
FDEV0_CLOCK_REG_ALGO_SEL_DLL = 0x08
CHFLT_BASE = 0x1D
CHFLT_800_1 = 0x00
CHFLT_795_1 = 0x10
CHFLT_768_4 = 0x20
CHFLT_736_8 = 0x30
CHFLT_705_1 = 0x40
CHFLT_670_9 = 0x50
CHFLT_642_3 = 0x60
CHFLT_586_7 = 0x70
CHFLT_541_4 = 0x80
CHFLT_450_9 = 0x01
CHFLT_425_9 = 0x11
CHFLT_403_2 = 0x21
CHFLT_380_8 = 0x31
CHFLT_362_1 = 0x41
CHFLT_341_7 = 0x51
CHFLT_325_4 = 0x61
CHFLT_294_5 = 0x71
CHFLT_270_3 = 0x81
CHFLT_224_7 = 0x02
CHFLT_212_4 = 0x12
CHFLT_201_1 = 0x22
CHFLT_190 = 0x32
CHFLT_180_7 = 0x42
CHFLT_170_6 = 0x52
CHFLT_162_4 = 0x62
CHFLT_147_1 = 0x72
CHFLT_135 = 0x82
CHFLT_112_3 = 0x03
CHFLT_106_2 = 0x13
CHFLT_100_5 = 0x23
CHFLT_95 = 0x33
CHFLT_90_3 = 0x43
CHFLT_85_3 = 0x53
CHFLT_81_2 = 0x63
CHFLT_73_5 = 0x73
CHFLT_67_5 = 0x83
CHFLT_56_1 = 0x04
CHFLT_53 = 0x14
CHFLT_50_2 = 0x24
CHFLT_47_4 = 0x34
CHFLT_45_1 = 0x44
CHFLT_42_6 = 0x54
CHFLT_40_6 = 0x64
CHFLT_36_7 = 0x74
CHFLT_33_7 = 0x84
CHFLT_28 = 0x05
CHFLT_26_5 = 0x15
CHFLT_25_1 = 0x25
CHFLT_23_7 = 0x35
CHFLT_22_6 = 0x45
CHFLT_21_3 = 0x55
CHFLT_20_3 = 0x65
CHFLT_18_4 = 0x75
CHFLT_16_9 = 0x85
CHFLT_14 = 0x06
CHFLT_13_3 = 0x16
CHFLT_12_6 = 0x26
CHFLT_11_9 = 0x36
CHFLT_11_3 = 0x46
CHFLT_10_6 = 0x56
CHFLT_10_1 = 0x66
CHFLT_9_2 = 0x76
CHFLT_8_4 = 0x86
CHFLT_7 = 0x07
CHFLT_6_6 = 0x17
CHFLT_6_3 = 0x27
CHFLT_5_9 = 0x37
CHFLT_5_6 = 0x47
CHFLT_5_3 = 0x57
CHFLT_5_1 = 0x67
CHFLT_4_6 = 0x77
CHFLT_4_2 = 0x87
CHFLT_3_5 = 0x08
CHFLT_3_3 = 0x18
CHFLT_3_1 = 0x28
CHFLT_3 = 0x38
CHFLT_2_8 = 0x48
CHFLT_2_7 = 0x58
CHFLT_2_5 = 0x68
CHFLT_2_3 = 0x78
CHFLT_2_1 = 0x88
CHFLT_1_8 = 0x09
CHFLT_1_7 = 0x19
CHFLT_1_6 = 0x29
CHFLT_1_5 = 0x39
CHFLT_1_4 = 0x49
CHFLT_1_3a = 0x59
CHFLT_1_3 = 0x69
CHFLT_1_2 = 0x79
CHFLT_1_1 = 0x89
AFC2_BASE = 0x1E
AFC2_AFC_FREEZE_ON_SYNC_MASK = 0x80
AFC2_AFC_MASK = 0x40
AFC2_AFC_MODE_MASK = 0x20
AFC2_AFC_MODE_SLICER = 0x00
AFC2_AFC_MODE_MIXER = 0x20
AFC1_BASE = 0x1F
AFC0_BASE = 0x20
CLOCKREC_BASE = 0x23
AGCCTRL2_BASE = 0x24
AGCCTRL2_FREEZE_ON_STEADY_MASK = 0x40
AGCCTRL2_FREEZE_ON_SYNC_MASK = 0x20
AGCCTRL2_START_MAX_ATTENUATION_MASK = 0x10
AGCCTRL1_BASE = 0x25
AGCCTRL0_BASE = 0x26
AGCCTRL0_AGC_MASK = 0x80
AGCCTRL0_AGC_MODE_MASK = 0x40
AGCCTRL0_AGC_MODE_LINEAR = 0x00
AGCCTRL0_AGC_MODE_BINARY = 0x40
CHNUM_BASE = 0x6C
AFC_CORR_BASE = 0xC4
PCKTCTRL4_BASE = 0x30
PCKTCTRL4_ADDRESS_LEN_MASK = 0x18
PCKTCTRL4_CONTROL_LEN_MASK = 0x07
PCKTCTRL3_BASE = 0x31
PCKTCTRL3_PCKT_FRMT_BASIC = 0x00
PCKTCTRL3_PCKT_FRMT_MBUS = 0x80
PCKTCTRL3_PCKT_FRMT_STACK = 0xC0
PCKTCTRL3_RX_MODE_NORMAL = 0x00
PCKTCTRL3_RX_MODE_DIRECT_FIFO = 0x10
PCKTCTRL3_RX_MODE_DIRECT_GPIO = 0x20
PCKTCTRL3_PKT_FRMT_MASK = 0xC0
PCKTCTRL3_RX_MODE_MASK = 0x30
PCKTCTRL3_LEN_WID_MASK = 0x0F
PCKTCTRL2_BASE = 0x32
PCKTCTRL2_FIX_VAR_LEN_MASK = 0x01
PCKTCTRL2_PREAMBLE_LENGTH_MASK = 0xF8
PCKTCTRL2_SYNC_LENGTH_MASK = 0x06
PCKTCTRL1_BASE = 0x33
PCKTCTRL1_FEC_MASK = 0x01
PCKTCTRL1_TX_SOURCE_MASK = 0x0C
PCKTCTRL1_CRC_MODE_MASK = 0xE0
PCKTCTRL1_WHIT_MASK = 0x10
PCKTLEN1_BASE = 0x34
PCKTLEN0_BASE = 0x35
SYNC4_BASE = 0x36
SYNC3_BASE = 0x37
SYNC2_BASE = 0x38
SYNC1_BASE = 0x39
MBUS_PRMBL_BASE = 0x3B
MBUS_PSTMBL_BASE = 0x3C
MBUS_CTRL_BASE = 0x3D
MBUS_CTRL_MBUS_SUBMODE_S1_S2L = 0x00
MBUS_CTRL_MBUS_SUBMODE_S2_S1M_T2_OTHER = 0x02
MBUS_CTRL_MBUS_SUBMODE_T1_T2_METER = 0x06
MBUS_CTRL_MBUS_SUBMODE_R2 = 0x0A
PCKT_FLT_GOALS_CONTROL0_MASK_BASE = 0x42
PCKT_FLT_GOALS_CONTROL1_MASK_BASE = 0x43
PCKT_FLT_GOALS_CONTROL2_MASK_BASE = 0x44
PCKT_FLT_GOALS_CONTROL3_MASK_BASE = 0x45
PCKT_FLT_GOALS_CONTROL0_FIELD_BASE = 0x46
PCKT_FLT_GOALS_CONTROL1_FIELD_BASE = 0x47
PCKT_FLT_GOALS_CONTROL2_FIELD_BASE = 0x48
PCKT_FLT_GOALS_CONTROL3_FIELD_BASE = 0x49
PCKT_FLT_GOALS_SOURCE_MASK_BASE = 0x4A
PCKT_FLT_GOALS_SOURCE_ADDR_BASE = 0x4B
PCKT_FLT_GOALS_BROADCAST_BASE = 0x4C
PCKT_FLT_GOALS_MULTICAST_BASE = 0x4D
PCKT_FLT_GOALS_TX_ADDR_BASE = 0x4E
PCKT_FLT_OPTIONS_BASE = 0x4F
PCKT_FLT_OPTIONS_CRC_CHECK_MASK = 0x01
PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK = 0x08
PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK = 0x04
PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK = 0x02
PCKT_FLT_OPTIONS_SOURCE_FILTERING_MASK = 0x10
PCKT_FLT_OPTIONS_CONTROL_FILTERING_MASK = 0x20
PCKT_FLT_OPTIONS_RX_TIMEOUT_AND_OR_SELECT = 0x40
TX_CTRL_FIELD3_BASE = 0x68
TX_CTRL_FIELD2_BASE = 0x69
TX_CTRL_FIELD1_BASE = 0x6A
TX_CTRL_FIELD0_BASE = 0x6B
TX_PCKT_INFO_BASE = 0xC2
RX_PCKT_INFO_BASE = 0xC3
TX_PCKT_INFO_NACK_RX = 0x04
RX_PCKT_LEN1_BASE = 0xC9
RX_PCKT_LEN0_BASE = 0xCA
CRC_FIELD2_BASE = 0xCB
CRC_FIELD1_BASE = 0xCC
CRC_FIELD0_BASE = 0xCD
RX_CTRL_FIELD0_BASE = 0xCE
RX_CTRL_FIELD1_BASE = 0xCF
RX_CTRL_FIELD2_BASE = 0xD0
RX_CTRL_FIELD3_BASE = 0xD1
RX_ADDR_FIELD1_BASE = 0xD2
RX_ADDR_FIELD0_BASE = 0xD3
PROTOCOL2_BASE = 0x50
PROTOCOL2_LDC_MODE_MASK = 0x01
PROTOCOL2_VCO_CALIBRATION_MASK = 0x02
PROTOCOL2_RCO_CALIBRATION_MASK = 0x04
PROTOCOL2_PQI_TIMEOUT_MASK = 0x20
PROTOCOL2_SQI_TIMEOUT_MASK = 0x40
PROTOCOL2_CS_TIMEOUT_MASK = 0x80
PROTOCOL1_BASE = 0x51
PROTOCOL1_AUTO_PCKT_FLT_MASK = 0x01
PROTOCOL1_CSMA_PERS_ON_MASK = 0x02
PROTOCOL1_CSMA_ON_MASK = 0x04
PROTOCOL1_SEED_RELOAD_MASK = 0x08
PROTOCOL1_PIGGYBACKING_MASK = 0x40
PROTOCOL1_LDC_RELOAD_ON_SYNC_MASK = 0x80
PROTOCOL0_BASE = 0x52
PROTOCOL0_PERS_TX_MASK = 0x01
PROTOCOL0_PERS_RX_MASK = 0x02
PROTOCOL0_AUTO_ACK_MASK = 0x04
PROTOCOL0_NACK_TX_MASK = 0x08
PROTOCOL0_NMAX_RETX_MASK = 0xF0
TIMERS5_RX_TIMEOUT_PRESCALER_BASE = 0x53
TIMERS4_RX_TIMEOUT_COUNTER_BASE = 0x54
TIMERS3_LDC_PRESCALER_BASE = 0x55
TIMERS2_LDC_COUNTER_BASE = 0x56
TIMERS1_LDC_RELOAD_PRESCALER_BASE = 0x57
TIMERS0_LDC_RELOAD_COUNTER_BASE = 0x58
CSMA_CONFIG3_BASE = 0x64
CSMA_CONFIG2_BASE = 0x65
CSMA_CONFIG1_BASE = 0x66
CSMA_CCA_PERIOD_64TBIT = 0x00
CSMA_CCA_PERIOD_128TBIT = 0x01
CSMA_CCA_PERIOD_256TBIT = 0x02
CSMA_CCA_PERIOD_512TBIT = 0x03
CSMA_CONFIG0_BASE = 0x67
QI_BASE = 0x3A
QI_PQI_MASK = 0x01
QI_SQI_MASK = 0x02
LINK_QUALIF2_BASE = 0xC5
LINK_QUALIF1_BASE = 0xC6
LINK_QUALIF1_CS = 0x80
LINK_QUALIF0_BASE = 0xC7
RSSI_LEVEL_BASE = 0xC8
RSSI_FLT_BASE = 0x21
RSSI_FLT_CS_MODE_MASK = 0x0C
RSSI_FLT_CS_MODE_STATIC = 0x00
RSSI_FLT_CS_MODE_DYNAMIC_6 = 0x04
RSSI_FLT_CS_MODE_DYNAMIC_12 = 0x08
RSSI_FLT_CS_MODE_DYNAMIC_18 = 0x0C
RSSI_FLT_OOK_PEAK_DECAY_MASK = 0x03
RSSI_FLT_OOK_PEAK_DECAY_FAST = 0x00
RSSI_FLT_OOK_PEAK_DECAY_MEDIUM_FAST = 0x01
RSSI_FLT_OOK_PEAK_DECAY_MEDIUM_SLOW = 0x02
RSSI_FLT_OOK_PEAK_DECAY_SLOW = 0x03
RSSI_TH_BASE = 0x22
FIFO_CONFIG3_RXAFTHR_BASE = 0x3E
FIFO_CONFIG2_RXAETHR_BASE = 0x3F
FIFO_CONFIG1_TXAFTHR_BASE = 0x40
FIFO_CONFIG0_TXAETHR_BASE = 0x41
LINEAR_FIFO_STATUS1_BASE = 0xE6
LINEAR_FIFO_STATUS0_BASE = 0xE7
RCO_VCO_CALIBR_IN2_BASE = 0x6D
RCO_VCO_CALIBR_IN1_BASE = 0x6E
RCO_VCO_CALIBR_IN0_BASE = 0x6F
RCO_VCO_CALIBR_OUT1_BASE = 0xE4
RCO_VCO_CALIBR_OUT0_BASE = 0xE5
AES_KEY_IN_15_BASE = 0x70
AES_KEY_IN_14_BASE = 0x71
AES_KEY_IN_13_BASE = 0x72
AES_KEY_IN_12_BASE = 0x73
AES_KEY_IN_11_BASE = 0x74
AES_KEY_IN_10_BASE = 0x75
AES_KEY_IN_9_BASE = 0x76
AES_KEY_IN_8_BASE = 0x77
AES_KEY_IN_7_BASE = 0x78
AES_KEY_IN_6_BASE = 0x79
AES_KEY_IN_5_BASE = 0x7A
AES_KEY_IN_4_BASE = 0x7B
AES_KEY_IN_3_BASE = 0x7C
AES_KEY_IN_2_BASE = 0x7D
AES_KEY_IN_1_BASE = 0x7E
AES_KEY_IN_0_BASE = 0x7F
AES_DATA_IN_15_BASE = 0x80
AES_DATA_IN_14_BASE = 0x81
AES_DATA_IN_13_BASE = 0x82
AES_DATA_IN_12_BASE = 0x83
AES_DATA_IN_11_BASE = 0x84
AES_DATA_IN_10_BASE = 0x85
AES_DATA_IN_9_BASE = 0x86
AES_DATA_IN_8_BASE = 0x87
AES_DATA_IN_7_BASE = 0x88
AES_DATA_IN_6_BASE = 0x89
AES_DATA_IN_5_BASE = 0x8A
AES_DATA_IN_4_BASE = 0x8B
AES_DATA_IN_3_BASE = 0x8C
AES_DATA_IN_2_BASE = 0x8D
AES_DATA_IN_1_BASE = 0x8E
AES_DATA_IN_0_BASE = 0x8F
AES_DATA_OUT_15_BASE = 0xD4
AES_DATA_OUT_14_BASE = 0xD5
AES_DATA_OUT_13_BASE = 0xD6
AES_DATA_OUT_12_BASE = 0xD7
AES_DATA_OUT_11_BASE = 0xD8
AES_DATA_OUT_10_BASE = 0xD9
AES_DATA_OUT_9_BASE = 0xDA
AES_DATA_OUT_8_BASE = 0xDB
AES_DATA_OUT_7_BASE = 0xDC
AES_DATA_OUT_6_BASE = 0xDD
AES_DATA_OUT_5_BASE = 0xDE
AES_DATA_OUT_4_BASE = 0xDF
AES_DATA_OUT_3_BASE = 0xE0
AES_DATA_OUT_2_BASE = 0xE1
AES_DATA_OUT_1_BASE = 0xE2
AES_DATA_OUT_0_BASE = 0xE3
IRQ_MASK0_BASE = 0x93
IRQ_MASK0_RX_DATA_READY = 0x01
IRQ_MASK0_RX_DATA_DISC = 0x02
IRQ_MASK0_TX_DATA_SENT = 0x04
IRQ_MASK0_MAX_RE_TX_REACH = 0x08
IRQ_MASK0_CRC_ERROR = 0x10
IRQ_MASK0_TX_FIFO_ERROR = 0x20
IRQ_MASK0_RX_FIFO_ERROR = 0x40
IRQ_MASK0_TX_FIFO_ALMOST_FULL = 0x80
IRQ_MASK1_BASE = 0x92
IRQ_MASK1_TX_FIFO_ALMOST_EMPTY = 0x01
IRQ_MASK1_RX_FIFO_ALMOST_FULL = 0x02
IRQ_MASK1_RX_FIFO_ALMOST_EMPTY = 0x04
IRQ_MASK1_MAX_BO_CCA_REACH = 0x08
IRQ_MASK1_VALID_PREAMBLE = 0x10
IRQ_MASK1_VALID_SYNC = 0x20
IRQ_MASK1_RSSI_ABOVE_TH = 0x40
IRQ_MASK1_WKUP_TOUT_LDC = 0x80
IRQ_MASK2_BASE = 0x91
IRQ_MASK2_READY = 0x01
IRQ_MASK2_STANDBY_DELAYED = 0x02
IRQ_MASK2_LOW_BATT_LVL = 0x04
IRQ_MASK2_POR = 0x08
IRQ_MASK2_BOR = 0x10
IRQ_MASK2_LOCK = 0x20
IRQ_MASK2_PM_COUNT_EXPIRED = 0x40
IRQ_MASK2_XO_COUNT_EXPIRED = 0x80
IRQ_MASK3_BASE = 0x90
IRQ_MASK3_SYNTH_LOCK_TIMEOUT = 0x01
IRQ_MASK3_SYNTH_LOCK_STARTUP = 0x02
IRQ_MASK3_SYNTH_CAL_TIMEOUT = 0x04
IRQ_MASK3_TX_START_TIME = 0x08
IRQ_MASK3_RX_START_TIME = 0x10
IRQ_MASK3_RX_TIMEOUT = 0x20
IRQ_MASK3_AES_END = 0x40
IRQ_STATUS0_BASE = 0xFD
IRQ_STATUS0_SYNTH_LOCK_TIMEOUT = 0x01
IRQ_STATUS0_SYNTH_LOCK_STARTUP = 0x02
IRQ_STATUS0_SYNTH_CAL_TIMEOUT = 0x04
IRQ_STATUS0_TX_START_TIME = 0x08
IRQ_STATUS0_RX_START_TIME = 0x10
IRQ_STATUS0_RX_TIMEOUT = 0x20
IRQ_STATUS0_AES_END = 0x40
IRQ_STATUS1_BASE = 0xFC
IRQ_STATUS1_READY = 0x01
IRQ_STATUS1_STANDBY_DELAYED = 0x02
IRQ_STATUS1_LOW_BATT_LVL = 0x04
IRQ_STATUS1_POR = 0x08
IRQ_STATUS1_BOR = 0x10
IRQ_STATUS1_LOCK = 0x20
IRQ_STATUS1_PM_COUNT_EXPIRED = 0x40
IRQ_STATUS1_XO_COUNT_EXPIRED = 0x80
IRQ_STATUS2_BASE = 0xFB
IRQ_STATUS2_TX_FIFO_ALMOST_EMPTY = 0x01
IRQ_STATUS2_RX_FIFO_ALMOST_FULL = 0x02
IRQ_STATUS2_RX_FIFO_ALMOST_EMPTY = 0x04
IRQ_STATUS2_MAX_BO_CCA_REACH = 0x08
IRQ_STATUS2_VALID_PREAMBLE = 0x10
IRQ_STATUS2_VALID_SYNC = 0x20
IRQ_STATUS2_RSSI_ABOVE_TH = 0x40
IRQ_STATUS2_WKUP_TOUT_LDC = 0x80
IRQ_STATUS3_BASE = 0xFA
IRQ_STATUS3_RX_DATA_READY = 0x01
IRQ_STATUS3_RX_DATA_DISC = 0x02
IRQ_STATUS3_TX_DATA_SENT = 0x04
IRQ_STATUS3_MAX_RE_TX_REACH = 0x08
IRQ_STATUS3_CRC_ERROR = 0x10
IRQ_STATUS3_TX_FIFO_ERROR = 0x20
IRQ_STATUS3_RX_FIFO_ERROR = 0x40
IRQ_STATUS3_TX_FIFO_ALMOST_FULL = 0x80
MC_STATE1_BASE = 0xC0
MC_STATE0_BASE = 0xC1
SYNTH_CONFIG1_BASE = 0x9E
SYNTH_CONFIG0_BASE = 0x9E
VCOTH_BASE = 0xA0
PM_CONFIG2_BASE = 0xA4
PM_CONFIG1_BASE = 0xA5
PM_CONFIG0_BASE = 0xA6
VCO_CONFIG_BASE = 0xA1
XO_CONFIG_BASE = 0xA7
XO_RCO_TEST_BASE = 0xB4
COMMAND_TX = 0x60
COMMAND_RX = 0x61
COMMAND_READY = 0x62
COMMAND_STANDBY = 0x63
COMMAND_SLEEP = 0x64
COMMAND_LOCKRX = 0x65
COMMAND_LOCKTX = 0x66
COMMAND_SABORT = 0x67
COMMAND_LDC_RELOAD = 0x68
COMMAND_SEQUENCE_UPDATE = 0x69
COMMAND_AES_ENC = 0x6A
COMMAND_AES_KEY = 0x6B
COMMAND_AES_DEC = 0x6C
COMMAND_AES_KEY_DEC = 0x6D
COMMAND_IQC_INIT_LOAD = 0x6E
COMMAND_SRES = 0x70
COMMAND_FLUSHRXFIFO = 0x71
COMMAND_FLUSHTXFIFO = 0x72
