of_clk_add_provider	,	F_45
clk_register	,	F_30
"sys3pll_clk1"	,	L_48
shift	,	V_112
SIRFSOC_CLKC_MEMPLL_AB_FREQ	,	V_14
fin	,	V_7
SIRFSOC_CLKC_SYS3PLL_AB_CTRL1	,	V_102
dev	,	V_55
SIRFSOC_CLKC_SYS1PLL_AB_CTRL1	,	V_98
dto_clk_recalc_rate	,	F_13
SIRFSOC_CLKC_SYS2PLL_AB_CTRL1	,	V_100
"sys1pll_div1"	,	L_16
regofs	,	V_12
ARRAY_SIZE	,	F_42
clk_cpupll	,	V_84
clk_dto	,	V_25
ssmod	,	V_22
atlas7_reset_module	,	F_33
dto_clk_get_parent	,	F_16
clk_mempll	,	V_85
mempll_ctrl1_lock	,	V_94
dto_clk_set_parent	,	F_17
panic	,	F_36
do_div	,	F_8
rcdev	,	V_68
clk_pll	,	V_8
pr_err	,	F_26
of_node	,	V_131
GFP_KERNEL	,	V_61
device	,	V_54
clk_sys2pll	,	V_88
dto_clk_disable	,	F_12
device_node	,	V_77
SIRFSOC_CLKC_ROOT_CLK_EN0_CLR	,	V_49
div_name	,	V_109
inc_offset	,	V_30
gate_flags	,	V_115
dividend	,	V_35
"sys3pll_vco"	,	L_27
clk_hw	,	V_4
u8	,	T_3
clk_disp1_dto	,	V_107
i	,	V_48
rst_bit	,	V_75
SIRFSOC_CLKC_MEMPLL_AB_SSC	,	V_17
of_iomap	,	F_35
divider_flags	,	V_110
SIRFSOC_CLKC_ROOT_CLK_EN0_STAT	,	V_38
of_clk_src_onecell_get	,	V_129
of_node_put	,	F_37
ERR_PTR	,	F_29
"sys0pll_clk1"	,	L_39
gate_name	,	V_114
dto_clk_is_enabled	,	F_9
atlas7_reset_unit	,	V_72
"cpupll_div3"	,	L_6
reg	,	V_1
"sys0pll_vco"	,	L_12
"cpupll_clk1"	,	L_33
dto_clk_round_rate	,	F_14
SIRFSOC_ABPLL_CTRL0_SSEN	,	V_24
ret	,	V_83
SIRFSOC_CLKC_MEMPLL_AB_CTRL1	,	V_93
"sys0pll_clk2"	,	L_40
"sys0pll_div3"	,	L_14
clk_sys1pll	,	V_87
clkc_readl	,	F_1
regssc	,	V_16
clk_audio_dto	,	V_105
"sys3pll_div1"	,	L_26
spin_unlock_irqrestore	,	F_22
ops	,	V_65
nr_resets	,	V_132
"cpupll_clk2"	,	L_34
clk_register_mux	,	F_44
name	,	V_56
CLK_IGNORE_UNUSED	,	V_104
CLK_UNIT_NOC_SOCKET	,	V_46
atlas7_clk_init	,	F_34
ssdiv	,	V_20
SIRFSOC_CLKC_MEMPLL_AB_CTRL0	,	V_13
"sys0pll_clk3"	,	L_41
"sys3pll_clk3"	,	L_50
rst_ofs	,	V_76
BUG_ON	,	F_38
atlas7_rst_ctlr	,	V_130
unit_clk_enable	,	F_20
clk_register_divider	,	F_43
SIRFSOC_NOC_CLK_SLVRDY_SET	,	V_47
"sys3pll_div2"	,	L_28
rate	,	V_10
kzalloc	,	F_28
clk_register_gate	,	F_41
"xinw"	,	L_32
"cpupll_clk3"	,	L_35
pll_clk_recalc_rate	,	F_5
"sys1pll_fixdiv"	,	L_20
"sys3pll_fixdiv"	,	L_30
atlas7_div_init_data	,	V_79
"sys3pll_clk2"	,	L_49
"cpupll_vco"	,	L_4
BIT	,	F_7
"sys3pll_div3"	,	L_29
dto_clk_enable	,	F_11
spinlock_t	,	T_5
parent_names	,	V_63
SIRFSOC_CLKC_AUDIO_DTO_ENA	,	V_27
unit_clk_disable	,	F_23
ENOMEM	,	V_62
sys1pll_ctrl1_lock	,	V_99
bit	,	V_40
"sys2pll_fixdiv"	,	L_25
hw	,	V_5
SIRFSOC_CLKC_ROOT_CLK_EN0_SET	,	V_39
SIRFSOC_CLKC_AUDIO_DTO_DROFF	,	V_32
"sys2pll_div2"	,	L_23
SIRFSOC_NOC_CLK_SLVRDY_CLR	,	V_53
clk_bit	,	V_74
"mempll_vco"	,	L_8
"mempll_div3"	,	L_10
lock	,	V_42
clk_sys0pll	,	V_86
gate_bit	,	V_117
SIRFSOC_CLKC_CPUPLL_AB_CTRL1	,	V_90
"sys2pll_vco"	,	L_22
parent_num	,	V_120
val	,	V_3
init	,	V_60
"unable to map clkc registers\n"	,	L_2
mux_offset	,	V_121
clk	,	V_9
CLK_UNIT_NOC_CLOCK	,	V_43
index	,	V_36
"mempll_div1"	,	L_7
sirfsoc_clk_vbase	,	V_2
to_pllclk	,	F_6
div_offset	,	V_111
atlas7_clks	,	V_123
to_unitclk	,	F_19
"mempll_div2"	,	L_9
"sys2pll_div1"	,	L_21
cpupll_ctrl1_lock	,	V_92
ssdepth	,	V_21
reset	,	V_71
kfree	,	F_32
"sys0pll_div2"	,	L_13
flags	,	V_41
"sys2pll_clk2"	,	L_46
"cpupll_div1"	,	L_3
clk_register_fixed_factor	,	F_40
DTO_RESL_DOUBLE	,	V_34
sys0pll_ctrl1_lock	,	V_96
err	,	V_52
"sys0pll_div1"	,	L_11
to_dtoclk	,	F_10
reset_idx	,	V_69
num_parents	,	V_64
SIRFSOC_NOC_CLK_IDLEREQ_CLR	,	V_45
"sys2pll_div3"	,	L_24
idle_bit	,	V_44
"sys2pll_clk1"	,	L_45
"cpupll_div2"	,	L_5
CLK_SET_RATE_PARENT	,	V_97
__init	,	T_4
width	,	V_113
udelay	,	F_25
SIRFSOC_NOC_CLK_IDLE_STATUS	,	V_51
src_offset	,	V_26
parent_name	,	V_57
clk_register_divider_table	,	F_39
clk_init_data	,	V_59
clk_num	,	V_128
clk_data	,	V_126
"mempll_clk3"	,	L_38
u32	,	T_1
atlas7_reset_desc	,	V_70
finc	,	V_29
droff	,	V_31
atlas7_unit_init_data	,	V_82
regctrl0	,	V_11
"sys1pll_clk3"	,	L_44
atlas7_mux_init_data	,	V_80
"sys0pll_fixdiv"	,	L_15
unit_list	,	V_124
dto_clk_set_rate	,	F_15
unit_name	,	V_125
unit	,	V_58
DTO_RESL_NORMAL	,	V_33
spin_lock_irqsave	,	F_21
sys2pll_ctrl1_lock	,	V_101
"sys2pll_clk3"	,	L_47
regfreq	,	V_15
nf	,	V_19
"xinw_fixdiv_btslow"	,	L_31
"sys1pll_clk2"	,	L_43
SIRFSOC_NOC_CLK_IDLEREQ_SET	,	V_50
clk_ofs	,	V_73
clk_unit	,	V_37
mux_flags	,	V_122
clks	,	V_127
np	,	V_78
nr	,	V_18
"unit NoC Clock disconnect Error:timeout\n"	,	L_1
"mempll_clk1"	,	L_36
"sys1pll_vco"	,	L_17
sys3pll_ctrl1_lock	,	V_103
unit_clk_ops	,	V_66
mux	,	V_81
parent_rate	,	V_6
reset_controller_dev	,	V_67
mux_name	,	V_119
"sys1pll_div3"	,	L_19
divider_list	,	V_108
"sys1pll_clk1"	,	L_42
gate_offset	,	V_116
unit_clk_is_enabled	,	F_18
mux_list	,	V_118
readl	,	F_2
writel	,	F_4
clk_sys3pll	,	V_89
SIRFSOC_CLKC_SYS0PLL_AB_CTRL1	,	V_95
"mempll_clk2"	,	L_37
u64	,	T_2
pll_div_table	,	V_91
atlas7_unit_clk_register	,	F_27
SIRFSOC_CLKC_AUDIO_DTO_SRC	,	V_28
clk_disp0_dto	,	V_106
SIRFSOC_ABPLL_CTRL0_BYPASS	,	V_23
reset_controller_register	,	F_46
"sys1pll_div2"	,	L_18
clkc_writel	,	F_3
cpu_relax	,	F_24
IS_ERR	,	F_31
