Analysis & Synthesis report for Receiver
Mon May 27 21:31:57 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated
 14. Parameter Settings for User Entity Instance: Top-level Entity: |Receiver
 15. Parameter Settings for User Entity Instance: Clock_management:Clock_management_1|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: IF_LFM:ECHO|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: DDC:DDC_1
 18. Parameter Settings for User Entity Instance: PC:PC_1
 19. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "PC:PC_1"
 23. Port Connectivity Checks: "DDC:DDC_1"
 24. SignalTap II Logic Analyzer Settings
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+-------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Mon May 27 21:31:57 2019            ;
; Quartus II 64-Bit Version     ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                 ; Receiver                                         ;
; Top-level Entity Name         ; Receiver                                         ;
; Family                        ; Stratix III                                      ;
; Logic utilization             ; N/A                                              ;
;     Combinational ALUTs       ; 335                                              ;
;     Memory ALUTs              ; 0                                                ;
;     Dedicated logic registers ; 939                                              ;
; Total registers               ; 939                                              ;
; Total pins                    ; 35                                               ;
; Total virtual pins            ; 0                                                ;
; Total block memory bits       ; 143,360                                          ;
; DSP block 18-bit elements     ; 0                                                ;
; Total PLLs                    ; 1                                                ;
; Total DLLs                    ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP3SE110F1152I4    ;                    ;
; Top-level entity name                                                           ; Receiver           ; Receiver           ;
; Family name                                                                     ; Stratix III        ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+--------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; Receiver.v                                                                           ; yes             ; User Verilog HDL File                  ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Receiver.v             ;         ;
; Clock_management.v                                                                   ; yes             ; User Wizard-Generated File             ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v     ;         ;
; IF_LFM.v                                                                             ; yes             ; User Wizard-Generated File             ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v               ;         ;
; DDC.v                                                                                ; yes             ; User Verilog HDL File                  ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/DDC.v                  ;         ;
; PC.v                                                                                 ; yes             ; User Verilog HDL File                  ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/PC.v                   ;         ;
; altpll.tdf                                                                           ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/altpll.tdf                              ;         ;
; aglobal130.inc                                                                       ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/aglobal130.inc                          ;         ;
; stratix_pll.inc                                                                      ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/stratix_pll.inc                         ;         ;
; stratixii_pll.inc                                                                    ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/stratixii_pll.inc                       ;         ;
; cycloneii_pll.inc                                                                    ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;         ;
; altsyncram.tdf                                                                       ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc                                                                ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                                                                          ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                                                                       ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; a_rdenreg.inc                                                                        ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                                                                           ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                                                                           ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                                                                         ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_3ud1.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/altsyncram_3ud1.tdf ;         ;
; if_lfm.mif                                                                           ; yes             ; Auto-Found Memory Initialization File  ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/if_lfm.mif             ;         ;
; sld_signaltap.vhd                                                                    ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/sld_signaltap.vhd                       ;         ;
; sld_signaltap_impl.vhd                                                               ; yes             ; Encrypted Megafunction                 ; d:/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                  ;         ;
; sld_ela_control.vhd                                                                  ; yes             ; Encrypted Megafunction                 ; d:/quartus13/quartus/libraries/megafunctions/sld_ela_control.vhd                     ;         ;
; lpm_shiftreg.tdf                                                                     ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/lpm_shiftreg.tdf                        ;         ;
; lpm_constant.inc                                                                     ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/lpm_constant.inc                        ;         ;
; dffeea.inc                                                                           ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/dffeea.inc                              ;         ;
; sld_mbpmg.vhd                                                                        ; yes             ; Encrypted Megafunction                 ; d:/quartus13/quartus/libraries/megafunctions/sld_mbpmg.vhd                           ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                         ; yes             ; Encrypted Megafunction                 ; d:/quartus13/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd            ;         ;
; sld_buffer_manager.vhd                                                               ; yes             ; Encrypted Megafunction                 ; d:/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd                  ;         ;
; db/altsyncram_p984.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/altsyncram_p984.tdf ;         ;
; altdpram.tdf                                                                         ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/altdpram.tdf                            ;         ;
; memmodes.inc                                                                         ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/others/maxplus2/memmodes.inc                          ;         ;
; a_hdffe.inc                                                                          ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/a_hdffe.inc                             ;         ;
; alt_le_rden_reg.inc                                                                  ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/alt_le_rden_reg.inc                     ;         ;
; altsyncram.inc                                                                       ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/altsyncram.inc                          ;         ;
; lpm_mux.tdf                                                                          ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/lpm_mux.tdf                             ;         ;
; muxlut.inc                                                                           ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/muxlut.inc                              ;         ;
; bypassff.inc                                                                         ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                                                                         ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; db/mux_ksc.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/mux_ksc.tdf         ;         ;
; lpm_decode.tdf                                                                       ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/lpm_decode.tdf                          ;         ;
; declut.inc                                                                           ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/declut.inc                              ;         ;
; lpm_compare.inc                                                                      ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/lpm_compare.inc                         ;         ;
; db/decode_6vf.tdf                                                                    ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/decode_6vf.tdf      ;         ;
; lpm_counter.tdf                                                                      ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/lpm_counter.tdf                         ;         ;
; lpm_add_sub.inc                                                                      ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; cmpconst.inc                                                                         ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/cmpconst.inc                            ;         ;
; lpm_counter.inc                                                                      ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/lpm_counter.inc                         ;         ;
; alt_counter_stratix.inc                                                              ; yes             ; Megafunction                           ; d:/quartus13/quartus/libraries/megafunctions/alt_counter_stratix.inc                 ;         ;
; db/cntr_dgi.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/cntr_dgi.tdf        ;         ;
; db/cmpr_lgc.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/cmpr_lgc.tdf        ;         ;
; db/cntr_99j.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/cntr_99j.tdf        ;         ;
; db/cntr_7gi.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/cntr_7gi.tdf        ;         ;
; db/cmpr_kgc.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/cmpr_kgc.tdf        ;         ;
; db/cntr_r2j.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/cntr_r2j.tdf        ;         ;
; db/cmpr_ggc.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/cmpr_ggc.tdf        ;         ;
; sld_rom_sr.vhd                                                                       ; yes             ; Encrypted Megafunction                 ; d:/quartus13/quartus/libraries/megafunctions/sld_rom_sr.vhd                          ;         ;
; sld_hub.vhd                                                                          ; yes             ; Encrypted Megafunction                 ; d:/quartus13/quartus/libraries/megafunctions/sld_hub.vhd                             ;         ;
; sld_jtag_hub.vhd                                                                     ; yes             ; Encrypted Megafunction                 ; d:/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd                        ;         ;
; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/altsyncram_opd1.tdf ; yes             ; Auto-Generated Megafunction            ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/db/altsyncram_opd1.tdf ;         ;
+--------------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 335       ;
;     -- Combinational ALUTs                    ; 335       ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 939       ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 6         ;
;     -- Due to unpartnered combinational logic ; 6         ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 335       ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 6         ;
;     -- 6 input functions                      ; 50        ;
;     -- 5 input functions                      ; 89        ;
;     -- 4 input functions                      ; 31        ;
;     -- <=3 input functions                    ; 159       ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 248       ;
;     -- extended LUT mode                      ; 6         ;
;     -- arithmetic mode                        ; 81        ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 1016      ;
;                                               ;           ;
; Total registers                               ; 939       ;
;     -- Dedicated logic registers              ; 939       ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
;                                               ;           ;
; I/O pins                                      ; 35        ;
; Total MLAB memory bits                        ; 0         ;
; Total block memory bits                       ; 143360    ;
; DSP block 18-bit elements                     ; 0         ;
; Total PLLs                                    ; 1         ;
;     -- PLLs                                   ; 1         ;
;                                               ;           ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 559       ;
; Total fan-out                                 ; 5635      ;
; Average fan-out                               ; 3.99      ;
+-----------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Receiver                                                                                               ; 335 (13)          ; 939 (12)     ; 143360            ; 0            ; 0       ; 0         ; 0         ; 0         ; 35   ; 0            ; |Receiver                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |Clock_management:Clock_management_1|                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|Clock_management:Clock_management_1                                                                                                                                                                                                                                                                                                  ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|Clock_management:Clock_management_1|altpll:altpll_component                                                                                                                                                                                                                                                                          ; work         ;
;    |IF_LFM:ECHO|                                                                                        ; 0 (0)             ; 0 (0)        ; 49152             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|IF_LFM:ECHO                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 49152             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|IF_LFM:ECHO|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram_3ud1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 49152             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 96 (1)            ; 86 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 95 (62)           ; 86 (58)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 16 (16)           ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 226 (1)           ; 841 (92)     ; 94208             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 225 (0)           ; 749 (0)      ; 94208             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 225 (16)          ; 749 (218)    ; 94208             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 70 (70)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_6vf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated                                                                                                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 94208             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_p984:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 94208             ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p984:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 80 (80)           ; 64 (64)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 58 (1)            ; 246 (1)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 46 (0)            ; 230 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 138 (138)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 46 (0)            ; 92 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 11 (11)           ; 11 (1)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 41 (10)           ; 115 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_dgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_99j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_99j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_7gi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_7gi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_r2j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 23 (23)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 46 (46)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 23 (23)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 11 (11)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |Receiver|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                                                                                                                  ; Type      ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|ALTSYNCRAM                                                                                                                 ; AUTO      ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; ../IF_LFM.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_p984:auto_generated|ALTSYNCRAM ; M9K block ; Simple Dual Port ; 2048         ; 46           ; 2048         ; 46           ; 94208 ; None          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------------------+--------------+--------------+--------------+--------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Receiver|Clock_management:Clock_management_1 ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/Clock_management.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Receiver|IF_LFM:ECHO                         ; G:/workspace/github/Design-of-The-Best-Signal-Receivers-/FPGA/IF_LFM.v           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 939   ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 131   ;
; Number of registers using Asynchronous Clear ; 356   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 392   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; Total number of inverted registers = 16                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |Receiver|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |Receiver|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 ALUTs      ; 10 ALUTs             ; 0 ALUTs                ; Yes        ; |Receiver|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 ALUTs      ; 10 ALUTs             ; 5 ALUTs                ; Yes        ; |Receiver|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 ALUTs      ; 7 ALUTs              ; 21 ALUTs               ; Yes        ; |Receiver|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 ALUTs      ; 64 ALUTs             ; 24 ALUTs               ; Yes        ; |Receiver|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 ALUTs      ; 36 ALUTs             ; 16 ALUTs               ; Yes        ; |Receiver|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Receiver ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 12    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_management:Clock_management_1|altpll:altpll_component ;
+-------------------------------+------------------------------------+-------------------------------------+
; Parameter Name                ; Value                              ; Type                                ;
+-------------------------------+------------------------------------+-------------------------------------+
; OPERATION_MODE                ; NORMAL                             ; Untyped                             ;
; PLL_TYPE                      ; AUTO                               ; Untyped                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_management ; Untyped                             ;
; QUALIFY_CONF_DONE             ; OFF                                ; Untyped                             ;
; COMPENSATE_CLOCK              ; CLK0                               ; Untyped                             ;
; SCAN_CHAIN                    ; LONG                               ; Untyped                             ;
; PRIMARY_CLOCK                 ; INCLK0                             ; Untyped                             ;
; INCLK0_INPUT_FREQUENCY        ; 100000                             ; Signed Integer                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                  ; Untyped                             ;
; GATE_LOCK_SIGNAL              ; NO                                 ; Untyped                             ;
; GATE_LOCK_COUNTER             ; 0                                  ; Untyped                             ;
; LOCK_HIGH                     ; 1                                  ; Untyped                             ;
; LOCK_LOW                      ; 1                                  ; Untyped                             ;
; VALID_LOCK_MULTIPLIER         ; 1                                  ; Untyped                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                  ; Untyped                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                ; Untyped                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                ; Untyped                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                ; Untyped                             ;
; SKIP_VCO                      ; OFF                                ; Untyped                             ;
; SWITCH_OVER_COUNTER           ; 0                                  ; Untyped                             ;
; SWITCH_OVER_TYPE              ; AUTO                               ; Untyped                             ;
; FEEDBACK_SOURCE               ; EXTCLK0                            ; Untyped                             ;
; BANDWIDTH                     ; 0                                  ; Untyped                             ;
; BANDWIDTH_TYPE                ; AUTO                               ; Untyped                             ;
; SPREAD_FREQUENCY              ; 0                                  ; Signed Integer                      ;
; DOWN_SPREAD                   ; 0                                  ; Untyped                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                ; Untyped                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                ; Untyped                             ;
; CLK9_MULTIPLY_BY              ; 0                                  ; Untyped                             ;
; CLK8_MULTIPLY_BY              ; 0                                  ; Untyped                             ;
; CLK7_MULTIPLY_BY              ; 0                                  ; Untyped                             ;
; CLK6_MULTIPLY_BY              ; 0                                  ; Untyped                             ;
; CLK5_MULTIPLY_BY              ; 1                                  ; Untyped                             ;
; CLK4_MULTIPLY_BY              ; 1                                  ; Untyped                             ;
; CLK3_MULTIPLY_BY              ; 1                                  ; Untyped                             ;
; CLK2_MULTIPLY_BY              ; 1                                  ; Untyped                             ;
; CLK1_MULTIPLY_BY              ; 1                                  ; Untyped                             ;
; CLK0_MULTIPLY_BY              ; 8                                  ; Signed Integer                      ;
; CLK9_DIVIDE_BY                ; 0                                  ; Untyped                             ;
; CLK8_DIVIDE_BY                ; 0                                  ; Untyped                             ;
; CLK7_DIVIDE_BY                ; 0                                  ; Untyped                             ;
; CLK6_DIVIDE_BY                ; 0                                  ; Untyped                             ;
; CLK5_DIVIDE_BY                ; 1                                  ; Untyped                             ;
; CLK4_DIVIDE_BY                ; 1                                  ; Untyped                             ;
; CLK3_DIVIDE_BY                ; 1                                  ; Untyped                             ;
; CLK2_DIVIDE_BY                ; 1                                  ; Untyped                             ;
; CLK1_DIVIDE_BY                ; 1                                  ; Untyped                             ;
; CLK0_DIVIDE_BY                ; 1                                  ; Signed Integer                      ;
; CLK9_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK8_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK7_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK6_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK5_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK4_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK3_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK2_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK1_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK0_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK5_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK4_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK3_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK2_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK1_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK0_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK9_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK8_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK7_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK6_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK5_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK4_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK3_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK2_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK1_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK0_DUTY_CYCLE               ; 50                                 ; Signed Integer                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; LOCK_WINDOW_UI                ;  0.05                              ; Untyped                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                             ; Untyped                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                             ; Untyped                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                             ; Untyped                             ;
; DPA_MULTIPLY_BY               ; 0                                  ; Untyped                             ;
; DPA_DIVIDE_BY                 ; 1                                  ; Untyped                             ;
; DPA_DIVIDER                   ; 0                                  ; Untyped                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                  ; Untyped                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                  ; Untyped                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                  ; Untyped                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                  ; Untyped                             ;
; EXTCLK3_DIVIDE_BY             ; 1                                  ; Untyped                             ;
; EXTCLK2_DIVIDE_BY             ; 1                                  ; Untyped                             ;
; EXTCLK1_DIVIDE_BY             ; 1                                  ; Untyped                             ;
; EXTCLK0_DIVIDE_BY             ; 1                                  ; Untyped                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                  ; Untyped                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                  ; Untyped                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                  ; Untyped                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                  ; Untyped                             ;
; EXTCLK3_TIME_DELAY            ; 0                                  ; Untyped                             ;
; EXTCLK2_TIME_DELAY            ; 0                                  ; Untyped                             ;
; EXTCLK1_TIME_DELAY            ; 0                                  ; Untyped                             ;
; EXTCLK0_TIME_DELAY            ; 0                                  ; Untyped                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                                 ; Untyped                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                                 ; Untyped                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                                 ; Untyped                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                                 ; Untyped                             ;
; VCO_MULTIPLY_BY               ; 0                                  ; Untyped                             ;
; VCO_DIVIDE_BY                 ; 0                                  ; Untyped                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                  ; Untyped                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                  ; Untyped                             ;
; VCO_MIN                       ; 0                                  ; Untyped                             ;
; VCO_MAX                       ; 0                                  ; Untyped                             ;
; VCO_CENTER                    ; 0                                  ; Untyped                             ;
; PFD_MIN                       ; 0                                  ; Untyped                             ;
; PFD_MAX                       ; 0                                  ; Untyped                             ;
; M_INITIAL                     ; 0                                  ; Untyped                             ;
; M                             ; 0                                  ; Untyped                             ;
; N                             ; 1                                  ; Untyped                             ;
; M2                            ; 1                                  ; Untyped                             ;
; N2                            ; 1                                  ; Untyped                             ;
; SS                            ; 1                                  ; Untyped                             ;
; C0_HIGH                       ; 0                                  ; Untyped                             ;
; C1_HIGH                       ; 0                                  ; Untyped                             ;
; C2_HIGH                       ; 0                                  ; Untyped                             ;
; C3_HIGH                       ; 0                                  ; Untyped                             ;
; C4_HIGH                       ; 0                                  ; Untyped                             ;
; C5_HIGH                       ; 0                                  ; Untyped                             ;
; C6_HIGH                       ; 0                                  ; Untyped                             ;
; C7_HIGH                       ; 0                                  ; Untyped                             ;
; C8_HIGH                       ; 0                                  ; Untyped                             ;
; C9_HIGH                       ; 0                                  ; Untyped                             ;
; C0_LOW                        ; 0                                  ; Untyped                             ;
; C1_LOW                        ; 0                                  ; Untyped                             ;
; C2_LOW                        ; 0                                  ; Untyped                             ;
; C3_LOW                        ; 0                                  ; Untyped                             ;
; C4_LOW                        ; 0                                  ; Untyped                             ;
; C5_LOW                        ; 0                                  ; Untyped                             ;
; C6_LOW                        ; 0                                  ; Untyped                             ;
; C7_LOW                        ; 0                                  ; Untyped                             ;
; C8_LOW                        ; 0                                  ; Untyped                             ;
; C9_LOW                        ; 0                                  ; Untyped                             ;
; C0_INITIAL                    ; 0                                  ; Untyped                             ;
; C1_INITIAL                    ; 0                                  ; Untyped                             ;
; C2_INITIAL                    ; 0                                  ; Untyped                             ;
; C3_INITIAL                    ; 0                                  ; Untyped                             ;
; C4_INITIAL                    ; 0                                  ; Untyped                             ;
; C5_INITIAL                    ; 0                                  ; Untyped                             ;
; C6_INITIAL                    ; 0                                  ; Untyped                             ;
; C7_INITIAL                    ; 0                                  ; Untyped                             ;
; C8_INITIAL                    ; 0                                  ; Untyped                             ;
; C9_INITIAL                    ; 0                                  ; Untyped                             ;
; C0_MODE                       ; BYPASS                             ; Untyped                             ;
; C1_MODE                       ; BYPASS                             ; Untyped                             ;
; C2_MODE                       ; BYPASS                             ; Untyped                             ;
; C3_MODE                       ; BYPASS                             ; Untyped                             ;
; C4_MODE                       ; BYPASS                             ; Untyped                             ;
; C5_MODE                       ; BYPASS                             ; Untyped                             ;
; C6_MODE                       ; BYPASS                             ; Untyped                             ;
; C7_MODE                       ; BYPASS                             ; Untyped                             ;
; C8_MODE                       ; BYPASS                             ; Untyped                             ;
; C9_MODE                       ; BYPASS                             ; Untyped                             ;
; C0_PH                         ; 0                                  ; Untyped                             ;
; C1_PH                         ; 0                                  ; Untyped                             ;
; C2_PH                         ; 0                                  ; Untyped                             ;
; C3_PH                         ; 0                                  ; Untyped                             ;
; C4_PH                         ; 0                                  ; Untyped                             ;
; C5_PH                         ; 0                                  ; Untyped                             ;
; C6_PH                         ; 0                                  ; Untyped                             ;
; C7_PH                         ; 0                                  ; Untyped                             ;
; C8_PH                         ; 0                                  ; Untyped                             ;
; C9_PH                         ; 0                                  ; Untyped                             ;
; L0_HIGH                       ; 1                                  ; Untyped                             ;
; L1_HIGH                       ; 1                                  ; Untyped                             ;
; G0_HIGH                       ; 1                                  ; Untyped                             ;
; G1_HIGH                       ; 1                                  ; Untyped                             ;
; G2_HIGH                       ; 1                                  ; Untyped                             ;
; G3_HIGH                       ; 1                                  ; Untyped                             ;
; E0_HIGH                       ; 1                                  ; Untyped                             ;
; E1_HIGH                       ; 1                                  ; Untyped                             ;
; E2_HIGH                       ; 1                                  ; Untyped                             ;
; E3_HIGH                       ; 1                                  ; Untyped                             ;
; L0_LOW                        ; 1                                  ; Untyped                             ;
; L1_LOW                        ; 1                                  ; Untyped                             ;
; G0_LOW                        ; 1                                  ; Untyped                             ;
; G1_LOW                        ; 1                                  ; Untyped                             ;
; G2_LOW                        ; 1                                  ; Untyped                             ;
; G3_LOW                        ; 1                                  ; Untyped                             ;
; E0_LOW                        ; 1                                  ; Untyped                             ;
; E1_LOW                        ; 1                                  ; Untyped                             ;
; E2_LOW                        ; 1                                  ; Untyped                             ;
; E3_LOW                        ; 1                                  ; Untyped                             ;
; L0_INITIAL                    ; 1                                  ; Untyped                             ;
; L1_INITIAL                    ; 1                                  ; Untyped                             ;
; G0_INITIAL                    ; 1                                  ; Untyped                             ;
; G1_INITIAL                    ; 1                                  ; Untyped                             ;
; G2_INITIAL                    ; 1                                  ; Untyped                             ;
; G3_INITIAL                    ; 1                                  ; Untyped                             ;
; E0_INITIAL                    ; 1                                  ; Untyped                             ;
; E1_INITIAL                    ; 1                                  ; Untyped                             ;
; E2_INITIAL                    ; 1                                  ; Untyped                             ;
; E3_INITIAL                    ; 1                                  ; Untyped                             ;
; L0_MODE                       ; BYPASS                             ; Untyped                             ;
; L1_MODE                       ; BYPASS                             ; Untyped                             ;
; G0_MODE                       ; BYPASS                             ; Untyped                             ;
; G1_MODE                       ; BYPASS                             ; Untyped                             ;
; G2_MODE                       ; BYPASS                             ; Untyped                             ;
; G3_MODE                       ; BYPASS                             ; Untyped                             ;
; E0_MODE                       ; BYPASS                             ; Untyped                             ;
; E1_MODE                       ; BYPASS                             ; Untyped                             ;
; E2_MODE                       ; BYPASS                             ; Untyped                             ;
; E3_MODE                       ; BYPASS                             ; Untyped                             ;
; L0_PH                         ; 0                                  ; Untyped                             ;
; L1_PH                         ; 0                                  ; Untyped                             ;
; G0_PH                         ; 0                                  ; Untyped                             ;
; G1_PH                         ; 0                                  ; Untyped                             ;
; G2_PH                         ; 0                                  ; Untyped                             ;
; G3_PH                         ; 0                                  ; Untyped                             ;
; E0_PH                         ; 0                                  ; Untyped                             ;
; E1_PH                         ; 0                                  ; Untyped                             ;
; E2_PH                         ; 0                                  ; Untyped                             ;
; E3_PH                         ; 0                                  ; Untyped                             ;
; M_PH                          ; 0                                  ; Untyped                             ;
; C1_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C2_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C3_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C4_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C5_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C6_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C7_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C8_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C9_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; CLK0_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK1_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK2_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK3_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK4_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK5_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK6_COUNTER                  ; E0                                 ; Untyped                             ;
; CLK7_COUNTER                  ; E1                                 ; Untyped                             ;
; CLK8_COUNTER                  ; E2                                 ; Untyped                             ;
; CLK9_COUNTER                  ; E3                                 ; Untyped                             ;
; L0_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; L1_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; G0_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; G1_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; G2_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; G3_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; E0_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; E1_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; E2_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; E3_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; M_TIME_DELAY                  ; 0                                  ; Untyped                             ;
; N_TIME_DELAY                  ; 0                                  ; Untyped                             ;
; EXTCLK3_COUNTER               ; E3                                 ; Untyped                             ;
; EXTCLK2_COUNTER               ; E2                                 ; Untyped                             ;
; EXTCLK1_COUNTER               ; E1                                 ; Untyped                             ;
; EXTCLK0_COUNTER               ; E0                                 ; Untyped                             ;
; ENABLE0_COUNTER               ; L0                                 ; Untyped                             ;
; ENABLE1_COUNTER               ; L0                                 ; Untyped                             ;
; CHARGE_PUMP_CURRENT           ; 2                                  ; Untyped                             ;
; LOOP_FILTER_R                 ;  1.000000                          ; Untyped                             ;
; LOOP_FILTER_C                 ; 5                                  ; Untyped                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                               ; Untyped                             ;
; LOOP_FILTER_R_BITS            ; 9999                               ; Untyped                             ;
; LOOP_FILTER_C_BITS            ; 9999                               ; Untyped                             ;
; VCO_POST_SCALE                ; 0                                  ; Untyped                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                             ;
; INTENDED_DEVICE_FAMILY        ; Stratix II                         ; Untyped                             ;
; PORT_CLKENA0                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKENA1                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKENA2                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKENA3                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKENA4                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKENA5                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK0                     ; PORT_USED                          ; Untyped                             ;
; PORT_CLK1                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK2                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK3                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK4                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK5                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK6                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK7                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK8                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK9                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANDATA                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANDONE                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCLKOUT1                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCLKOUT0                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_INCLK1                   ; PORT_UNUSED                        ; Untyped                             ;
; PORT_INCLK0                   ; PORT_USED                          ; Untyped                             ;
; PORT_FBIN                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_PLLENA                   ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                        ; Untyped                             ;
; PORT_ARESET                   ; PORT_UNUSED                        ; Untyped                             ;
; PORT_PFDENA                   ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANCLK                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANACLR                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANREAD                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANWRITE                ; PORT_UNUSED                        ; Untyped                             ;
; PORT_ENABLE0                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_ENABLE1                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_LOCKED                   ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                        ; Untyped                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_PHASEDONE                ; PORT_UNUSED                        ; Untyped                             ;
; PORT_PHASESTEP                ; PORT_UNUSED                        ; Untyped                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                        ; Untyped                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                        ; Untyped                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                  ; Untyped                             ;
; M_TEST_SOURCE                 ; 5                                  ; Untyped                             ;
; C0_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C1_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C2_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C3_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C4_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C5_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C6_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C7_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C8_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C9_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; CBXI_PARAMETER                ; NOTHING                            ; Untyped                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                               ; Untyped                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                  ; Untyped                             ;
; WIDTH_CLOCK                   ; 6                                  ; Untyped                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                  ; Untyped                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                ; Untyped                             ;
; DEVICE_FAMILY                 ; Stratix III                        ; Untyped                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                             ; Untyped                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                ; Untyped                             ;
; AUTO_CARRY_CHAINS             ; ON                                 ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                                ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS           ; ON                                 ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                ; IGNORE_CASCADE                      ;
+-------------------------------+------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_LFM:ECHO|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 12                   ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ../IF_LFM.mif        ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Stratix III          ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_3ud1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDC:DDC_1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; width          ; 12    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:PC_1 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; width          ; 12    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                        ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                               ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 46                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 46                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                  ; Signed Integer ;
; sld_node_crc_hiword                             ; 65306                                                                                                                                                               ; Untyped        ;
; sld_node_crc_loword                             ; 38652                                                                                                                                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                   ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; M9K                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 163                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                ;
+-------------------------------+-------------------------------------------------------------+
; Name                          ; Value                                                       ;
+-------------------------------+-------------------------------------------------------------+
; Number of entity instances    ; 1                                                           ;
; Entity Instance               ; Clock_management:Clock_management_1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                      ;
;     -- PLL_TYPE               ; AUTO                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                           ;
+-------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; IF_LFM:ECHO|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 12                                          ;
;     -- NUMWORDS_A                         ; 4096                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC:PC_1"                                                                                                                                                                        ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pc_I        ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (25 bits) it drives.  The 13 most-significant bit(s) in the port expression will be connected to GND. ;
; pc_I[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; pc_Q        ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (25 bits) it drives.  The 13 most-significant bit(s) in the port expression will be connected to GND. ;
; pc_Q[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; pc_abs2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; rst         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                             ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDC:DDC_1"                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 46                  ; 46               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; sld_hub:auto_hub ; 00:00:02     ;
; Top              ; 00:00:04     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                               ;
+--------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------+---------+
; Name         ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                  ; Details ;
+--------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------+---------+
; ad_13_14[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_13_14[0]                                                                        ; N/A     ;
; ad_13_14[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_13_14[0]                                                                        ; N/A     ;
; ad_13_14[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_13_14[1]                                                                        ; N/A     ;
; ad_13_14[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_13_14[1]                                                                        ; N/A     ;
; ad_clk       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; ad_clk       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; ad_out[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[0]                                                                          ; N/A     ;
; ad_out[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[0]                                                                          ; N/A     ;
; ad_out[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[10]                                                                         ; N/A     ;
; ad_out[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[10]                                                                         ; N/A     ;
; ad_out[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[11]                                                                         ; N/A     ;
; ad_out[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[11]                                                                         ; N/A     ;
; ad_out[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[1]                                                                          ; N/A     ;
; ad_out[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[1]                                                                          ; N/A     ;
; ad_out[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[2]                                                                          ; N/A     ;
; ad_out[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[2]                                                                          ; N/A     ;
; ad_out[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[3]                                                                          ; N/A     ;
; ad_out[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[3]                                                                          ; N/A     ;
; ad_out[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[4]                                                                          ; N/A     ;
; ad_out[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[4]                                                                          ; N/A     ;
; ad_out[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[5]                                                                          ; N/A     ;
; ad_out[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[5]                                                                          ; N/A     ;
; ad_out[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[6]                                                                          ; N/A     ;
; ad_out[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[6]                                                                          ; N/A     ;
; ad_out[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[7]                                                                          ; N/A     ;
; ad_out[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[7]                                                                          ; N/A     ;
; ad_out[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[8]                                                                          ; N/A     ;
; ad_out[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[8]                                                                          ; N/A     ;
; ad_out[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[9]                                                                          ; N/A     ;
; ad_out[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad_out[9]                                                                          ; N/A     ;
; address[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[0]                                                                         ; N/A     ;
; address[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[0]                                                                         ; N/A     ;
; address[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[10]                                                                        ; N/A     ;
; address[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[10]                                                                        ; N/A     ;
; address[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[11]                                                                        ; N/A     ;
; address[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[11]                                                                        ; N/A     ;
; address[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[1]                                                                         ; N/A     ;
; address[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[1]                                                                         ; N/A     ;
; address[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[2]                                                                         ; N/A     ;
; address[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[2]                                                                         ; N/A     ;
; address[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[3]                                                                         ; N/A     ;
; address[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[3]                                                                         ; N/A     ;
; address[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[4]                                                                         ; N/A     ;
; address[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[4]                                                                         ; N/A     ;
; address[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[5]                                                                         ; N/A     ;
; address[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[5]                                                                         ; N/A     ;
; address[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[6]                                                                         ; N/A     ;
; address[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[6]                                                                         ; N/A     ;
; address[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[7]                                                                         ; N/A     ;
; address[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[7]                                                                         ; N/A     ;
; address[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[8]                                                                         ; N/A     ;
; address[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[8]                                                                         ; N/A     ;
; address[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[9]                                                                         ; N/A     ;
; address[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; address[9]                                                                         ; N/A     ;
; clk          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk                                                                                ; N/A     ;
; da_clk       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clock_management:Clock_management_1|altpll:altpll_component|_clk0                  ; N/A     ;
; da_clk       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Clock_management:Clock_management_1|altpll:altpll_component|_clk0                  ; N/A     ;
; dac_14_15[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; dac_14_15[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; dac_14_15[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; dac_14_15[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; dac_in[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[0]  ; N/A     ;
; dac_in[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[0]  ; N/A     ;
; dac_in[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[10] ; N/A     ;
; dac_in[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[10] ; N/A     ;
; dac_in[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[11] ; N/A     ;
; dac_in[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[11] ; N/A     ;
; dac_in[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; dac_in[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; dac_in[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; dac_in[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; dac_in[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[1]  ; N/A     ;
; dac_in[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[1]  ; N/A     ;
; dac_in[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[2]  ; N/A     ;
; dac_in[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[2]  ; N/A     ;
; dac_in[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[3]  ; N/A     ;
; dac_in[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[3]  ; N/A     ;
; dac_in[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[4]  ; N/A     ;
; dac_in[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[4]  ; N/A     ;
; dac_in[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[5]  ; N/A     ;
; dac_in[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[5]  ; N/A     ;
; dac_in[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[6]  ; N/A     ;
; dac_in[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[6]  ; N/A     ;
; dac_in[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[7]  ; N/A     ;
; dac_in[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[7]  ; N/A     ;
; dac_in[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[8]  ; N/A     ;
; dac_in[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[8]  ; N/A     ;
; dac_in[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[9]  ; N/A     ;
; dac_in[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated|q_a[9]  ; N/A     ;
; pwdn_adc     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; pwdn_adc     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; sleep_dac    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
; sleep_dac    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                               ; N/A     ;
+--------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon May 27 21:31:38 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Receiver -c Receiver
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file receiver.v
    Info (12023): Found entity 1: Receiver
Info (12021): Found 1 design units, including 1 entities, in source file clock_management.v
    Info (12023): Found entity 1: Clock_management
Info (12021): Found 1 design units, including 1 entities, in source file if_lfm.v
    Info (12023): Found entity 1: IF_LFM
Warning (12019): Can't analyze file -- file dac.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ddc.v
    Info (12023): Found entity 1: DDC
Info (12021): Found 1 design units, including 0 entities, in source file fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fir_130
Info (12021): Found 2 design units, including 0 entities, in source file fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fir_130
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fir_130-body
Info (12021): Found 1 design units, including 1 entities, in source file fir_data/fir64_st.v
    Info (12023): Found entity 1: fir64_st
Info (12021): Found 2 design units, including 1 entities, in source file fir_data/fir64_ast.vhd
    Info (12022): Found design unit 1: fir64_ast-struct
    Info (12023): Found entity 1: fir64_ast
Info (12021): Found 1 design units, including 1 entities, in source file fir_data/fir64.v
    Info (12023): Found entity 1: fir64
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file mti.v
    Info (12023): Found entity 1: MTI
Warning (10222): Verilog HDL Parameter Declaration warning at Receiver.v(15): Parameter Declaration in module "Receiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at DDC.v(73): Parameter Declaration in module "DDC" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at PC.v(74): Parameter Declaration in module "PC" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at PC.v(140): Parameter Declaration in module "PC" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at MTI.v(15): Parameter Declaration in module "MTI" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "Receiver" for the top level hierarchy
Info (12128): Elaborating entity "Clock_management" for hierarchy "Clock_management:Clock_management_1"
Info (12128): Elaborating entity "altpll" for hierarchy "Clock_management:Clock_management_1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Clock_management:Clock_management_1|altpll:altpll_component"
Info (12133): Instantiated megafunction "Clock_management:Clock_management_1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_management"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "spread_frequency" = "0"
Info (12128): Elaborating entity "IF_LFM" for hierarchy "IF_LFM:ECHO"
Info (12128): Elaborating entity "altsyncram" for hierarchy "IF_LFM:ECHO|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "IF_LFM:ECHO|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "IF_LFM:ECHO|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../IF_LFM.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ud1.tdf
    Info (12023): Found entity 1: altsyncram_3ud1
Info (12128): Elaborating entity "altsyncram_3ud1" for hierarchy "IF_LFM:ECHO|altsyncram:altsyncram_component|altsyncram_3ud1:auto_generated"
Info (12128): Elaborating entity "DDC" for hierarchy "DDC:DDC_1"
Warning (10036): Verilog HDL or VHDL warning at DDC.v(228): object "data_out1" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DDC.v(231): truncated value with size 32 to match size of target (31)
Warning (10230): Verilog HDL assignment warning at DDC.v(304): truncated value with size 32 to match size of target (31)
Warning (10230): Verilog HDL assignment warning at DDC.v(370): truncated value with size 32 to match size of target (31)
Warning (10230): Verilog HDL assignment warning at DDC.v(446): truncated value with size 13 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at DDC.v(453): truncated value with size 13 to match size of target (12)
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC_1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p984.tdf
    Info (12023): Found entity 1: altsyncram_p984
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ksc.tdf
    Info (12023): Found entity 1: mux_ksc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf
    Info (12023): Found entity 1: decode_6vf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf
    Info (12023): Found entity 1: cntr_dgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lgc.tdf
    Info (12023): Found entity 1: cmpr_lgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_99j.tdf
    Info (12023): Found entity 1: cntr_99j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7gi.tdf
    Info (12023): Found entity 1: cntr_7gi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf
    Info (12023): Found entity 1: cmpr_kgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf
    Info (12023): Found entity 1: cntr_r2j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf
    Info (12023): Found entity 1: cmpr_ggc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12189): OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design
    Warning (12191): Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature
        Warning (12192): "FIR_Compiler (6AF7_0012)" does not support the OpenCore Plus Hardware Evaluation feature
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dac_in[12]" is stuck at GND
    Warning (13410): Pin "dac_in[13]" is stuck at GND
    Warning (13410): Pin "dac_14_15[0]" is stuck at GND
    Warning (13410): Pin "dac_14_15[1]" is stuck at GND
    Warning (13410): Pin "sleep_dac" is stuck at GND
    Warning (13410): Pin "ad_clk" is stuck at GND
    Warning (13410): Pin "pwdn_adc" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 93 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1174 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 1074 logic cells
    Info (21064): Implemented 58 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Mon May 27 21:31:57 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:14


