<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p817" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_817{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_817{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_817{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_817{left:96px;bottom:1088px;}
#t5_817{left:122px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#t6_817{left:122px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_817{left:122px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_817{left:70px;bottom:1008px;letter-spacing:0.13px;}
#t9_817{left:156px;bottom:1008px;letter-spacing:0.12px;word-spacing:-0.02px;}
#ta_817{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tb_817{left:70px;bottom:967px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_817{left:70px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_817{left:70px;bottom:926px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#te_817{left:70px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tf_817{left:70px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_817{left:70px;bottom:868px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#th_817{left:304px;bottom:823px;letter-spacing:0.12px;word-spacing:-0.07px;}
#ti_817{left:399px;bottom:823px;letter-spacing:0.14px;word-spacing:-0.02px;}
#tj_817{left:286px;bottom:800px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tk_817{left:286px;bottom:784px;letter-spacing:-0.13px;}
#tl_817{left:605px;bottom:800px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#tm_817{left:605px;bottom:784px;letter-spacing:-0.13px;}
#tn_817{left:76px;bottom:759px;letter-spacing:-0.11px;}
#to_817{left:76px;bottom:742px;letter-spacing:-0.1px;}
#tp_817{left:286px;bottom:759px;}
#tq_817{left:302px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_817{left:286px;bottom:744px;}
#ts_817{left:302px;bottom:744px;letter-spacing:-0.12px;}
#tt_817{left:76px;bottom:718px;letter-spacing:-0.11px;}
#tu_817{left:286px;bottom:718px;letter-spacing:-0.11px;}
#tv_817{left:286px;bottom:701px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#tw_817{left:286px;bottom:680px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_817{left:286px;bottom:658px;}
#ty_817{left:302px;bottom:658px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#tz_817{left:302px;bottom:643px;letter-spacing:-0.12px;}
#t10_817{left:286px;bottom:628px;}
#t11_817{left:302px;bottom:628px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t12_817{left:302px;bottom:613px;letter-spacing:-0.11px;}
#t13_817{left:286px;bottom:597px;letter-spacing:-0.12px;}
#t14_817{left:533px;bottom:604px;}
#t15_817{left:71px;bottom:177px;letter-spacing:-0.14px;}
#t16_817{left:70px;bottom:158px;letter-spacing:-0.12px;}
#t17_817{left:605px;bottom:718px;letter-spacing:-0.11px;}
#t18_817{left:76px;bottom:573px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_817{left:286px;bottom:573px;letter-spacing:-0.13px;}
#t1a_817{left:286px;bottom:556px;letter-spacing:-0.13px;}
#t1b_817{left:605px;bottom:573px;letter-spacing:-0.11px;}
#t1c_817{left:76px;bottom:532px;letter-spacing:-0.12px;}
#t1d_817{left:286px;bottom:532px;letter-spacing:-0.14px;}
#t1e_817{left:286px;bottom:515px;letter-spacing:-0.12px;}
#t1f_817{left:605px;bottom:532px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t1g_817{left:605px;bottom:515px;letter-spacing:-0.11px;}
#t1h_817{left:76px;bottom:490px;letter-spacing:-0.11px;}
#t1i_817{left:286px;bottom:490px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1j_817{left:286px;bottom:474px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1k_817{left:605px;bottom:490px;letter-spacing:-0.11px;}
#t1l_817{left:76px;bottom:449px;letter-spacing:-0.12px;}
#t1m_817{left:286px;bottom:449px;letter-spacing:-0.11px;}
#t1n_817{left:76px;bottom:425px;letter-spacing:-0.11px;}
#t1o_817{left:76px;bottom:408px;letter-spacing:-0.11px;}
#t1p_817{left:286px;bottom:425px;}
#t1q_817{left:302px;bottom:425px;letter-spacing:-0.11px;}
#t1r_817{left:286px;bottom:409px;}
#t1s_817{left:302px;bottom:409px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1t_817{left:286px;bottom:394px;}
#t1u_817{left:302px;bottom:394px;letter-spacing:-0.12px;}
#t1v_817{left:605px;bottom:425px;}
#t1w_817{left:621px;bottom:425px;letter-spacing:-0.11px;}
#t1x_817{left:605px;bottom:409px;}
#t1y_817{left:621px;bottom:409px;letter-spacing:-0.13px;}
#t1z_817{left:621px;bottom:394px;letter-spacing:-0.12px;}
#t20_817{left:76px;bottom:370px;letter-spacing:-0.11px;}
#t21_817{left:286px;bottom:370px;letter-spacing:-0.11px;}
#t22_817{left:76px;bottom:345px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#t23_817{left:286px;bottom:345px;letter-spacing:-0.13px;}
#t24_817{left:76px;bottom:321px;letter-spacing:-0.12px;}
#t25_817{left:76px;bottom:304px;letter-spacing:-0.12px;}
#t26_817{left:286px;bottom:321px;letter-spacing:-0.12px;}
#t27_817{left:76px;bottom:279px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_817{left:286px;bottom:279px;letter-spacing:-0.12px;}
#t29_817{left:286px;bottom:263px;letter-spacing:-0.13px;}
#t2a_817{left:605px;bottom:279px;letter-spacing:-0.13px;}
#t2b_817{left:605px;bottom:263px;letter-spacing:-0.13px;}
#t2c_817{left:605px;bottom:246px;letter-spacing:-0.14px;}
#t2d_817{left:76px;bottom:221px;letter-spacing:-0.11px;}
#t2e_817{left:286px;bottom:221px;letter-spacing:-0.13px;}
#t2f_817{left:286px;bottom:205px;letter-spacing:-0.13px;}
#t2g_817{left:605px;bottom:221px;letter-spacing:-0.11px;}

.s1_817{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_817{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_817{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_817{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_817{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s6_817{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_817{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_817{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts817" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg817Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg817" style="-webkit-user-select: none;"><object width="935" height="1210" data="817/817.svg" type="image/svg+xml" id="pdf817" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_817" class="t s1_817">Vol. 3B </span><span id="t2_817" class="t s1_817">20-103 </span>
<span id="t3_817" class="t s2_817">PERFORMANCE MONITORING </span>
<span id="t4_817" class="t s3_817">— </span><span id="t5_817" class="t s3_817">0101B: PEBS record contents are defined by elections in MSR_PEBS_DATA_CFG. (See Section 20.9.2.3). </span>
<span id="t6_817" class="t s3_817">The PEBS Configuration Buffer is defined as shown in Figure 20-64 with Counter Reset fields allocation for </span>
<span id="t7_817" class="t s3_817">32 general-purpose counters followed by 16 fixed-function counters. </span>
<span id="t8_817" class="t s4_817">20.6.2.4.3 </span><span id="t9_817" class="t s4_817">Writing a PEBS Interrupt Service Routine </span>
<span id="ta_817" class="t s3_817">The PEBS facilities share the same interrupt vector and interrupt service routine (called the DS ISR) with the Inter- </span>
<span id="tb_817" class="t s3_817">rupt-based event sampling and BTS facilities. To handle PEBS interrupts, PEBS handler code must be included in </span>
<span id="tc_817" class="t s3_817">the DS ISR. See Section 18.4.9.1, “64 Bit Format of the DS Save Area,” for guidelines when writing the DS ISR. </span>
<span id="td_817" class="t s3_817">The service routine can query MSR_PERF_GLOBAL_STATUS to determine which counter(s) caused of overflow </span>
<span id="te_817" class="t s3_817">condition. The service routine should clear overflow indicator by writing to MSR_PERF_GLOBAL_OVF_CTL. </span>
<span id="tf_817" class="t s3_817">A comparison of the sequence of requirements to program PEBS for processors based on Intel Core and Intel </span>
<span id="tg_817" class="t s3_817">NetBurst microarchitectures is listed in Table 20-85. </span>
<span id="th_817" class="t s4_817">Table 20-85. </span><span id="ti_817" class="t s4_817">Requirements to Program PEBS </span>
<span id="tj_817" class="t s5_817">For Processors based on Intel Core </span>
<span id="tk_817" class="t s5_817">microarchitecture </span>
<span id="tl_817" class="t s5_817">For Processors based on Intel NetBurst </span>
<span id="tm_817" class="t s5_817">microarchitecture </span>
<span id="tn_817" class="t s6_817">Verify PEBS support of </span>
<span id="to_817" class="t s6_817">processor/OS. </span>
<span id="tp_817" class="t s6_817">• </span><span id="tq_817" class="t s6_817">IA32_MISC_ENABLE.EMON_AVAILABE (bit 7) is set. </span>
<span id="tr_817" class="t s6_817">• </span><span id="ts_817" class="t s6_817">IA32_MISC_ENABLE.PEBS_UNAVAILABE (bit 12) is clear. </span>
<span id="tt_817" class="t s6_817">Ensure counters are in disabled. </span><span id="tu_817" class="t s6_817">On initial set up or changing event configurations, </span>
<span id="tv_817" class="t s6_817">write MSR_PERF_GLOBAL_CTRL MSR (38FH) with 0. </span>
<span id="tw_817" class="t s6_817">On subsequent entries: </span>
<span id="tx_817" class="t s6_817">• </span><span id="ty_817" class="t s6_817">Clear all counters if “Counter Freeze on PMI“ is not </span>
<span id="tz_817" class="t s6_817">enabled. </span>
<span id="t10_817" class="t s6_817">• </span><span id="t11_817" class="t s6_817">If IA32_DebugCTL.Freeze is enabled, counters are </span>
<span id="t12_817" class="t s6_817">automatically disabled. </span>
<span id="t13_817" class="t s6_817">Counters MUST be stopped before writing. </span>
<span id="t14_817" class="t s7_817">1 </span>
<span id="t15_817" class="t s8_817">NOTES: </span>
<span id="t16_817" class="t s6_817">1. Counters read while enabled are not guaranteed to be precise with event counts that occur in timing proximity to the RDMSR. </span>
<span id="t17_817" class="t s6_817">Optional </span>
<span id="t18_817" class="t s6_817">Disable PEBS. </span><span id="t19_817" class="t s6_817">Clear ENABLE PMC0 bit in IA32_PEBS_ENABLE MSR </span>
<span id="t1a_817" class="t s6_817">(3F1H). </span>
<span id="t1b_817" class="t s6_817">Optional </span>
<span id="t1c_817" class="t s6_817">Check overflow conditions. </span><span id="t1d_817" class="t s6_817">Check MSR_PERF_GLOBAL_STATUS MSR (38EH) </span>
<span id="t1e_817" class="t s6_817">handle any overflow conditions. </span>
<span id="t1f_817" class="t s6_817">Check OVF flag of each CCCR for overflow </span>
<span id="t1g_817" class="t s6_817">condition </span>
<span id="t1h_817" class="t s6_817">Clear overflow status. </span><span id="t1i_817" class="t s6_817">Clear MSR_PERF_GLOBAL_STATUS MSR (38EH) </span>
<span id="t1j_817" class="t s6_817">using IA32_PERF_GLOBAL_OVF_CTRL MSR (390H). </span>
<span id="t1k_817" class="t s6_817">Clear OVF flag of each CCCR. </span>
<span id="t1l_817" class="t s6_817">Write “sample-after“ values. </span><span id="t1m_817" class="t s6_817">Configure the counter(s) with the sample after value. </span>
<span id="t1n_817" class="t s6_817">Configure specific counter </span>
<span id="t1o_817" class="t s6_817">configuration MSR. </span>
<span id="t1p_817" class="t s6_817">• </span><span id="t1q_817" class="t s6_817">Set local enable bit 22 - 1. </span>
<span id="t1r_817" class="t s6_817">• </span><span id="t1s_817" class="t s6_817">Do NOT set local counter PMI/INT bit, bit 20 - 0. </span>
<span id="t1t_817" class="t s6_817">• </span><span id="t1u_817" class="t s6_817">Event programmed must be PEBS capable. </span>
<span id="t1v_817" class="t s6_817">• </span><span id="t1w_817" class="t s6_817">Set appropriate OVF_PMI bits - 1. </span>
<span id="t1x_817" class="t s6_817">• </span><span id="t1y_817" class="t s6_817">Only CCCR for MSR_IQ_COUNTER4 </span>
<span id="t1z_817" class="t s6_817">support PEBS. </span>
<span id="t20_817" class="t s6_817">Allocate buffer for PEBS states. </span><span id="t21_817" class="t s6_817">Allocate a buffer in memory for the precise information. </span>
<span id="t22_817" class="t s6_817">Program the IA32_DS_AREA MSR. </span><span id="t23_817" class="t s6_817">Program the IA32_DS_AREA MSR. </span>
<span id="t24_817" class="t s6_817">Configure the PEBS buffer </span>
<span id="t25_817" class="t s6_817">management records. </span>
<span id="t26_817" class="t s6_817">Configure the PEBS buffer management records in the DS buffer management area. </span>
<span id="t27_817" class="t s6_817">Configure/Enable PEBS. </span><span id="t28_817" class="t s6_817">Set Enable PMC0 bit in IA32_PEBS_ENABLE MSR </span>
<span id="t29_817" class="t s6_817">(3F1H). </span>
<span id="t2a_817" class="t s6_817">Configure MSR_PEBS_ENABLE, </span>
<span id="t2b_817" class="t s6_817">MSR_PEBS_MATRIX_VERT, and </span>
<span id="t2c_817" class="t s6_817">MSR_PEBS_MATRIX_HORZ as needed. </span>
<span id="t2d_817" class="t s6_817">Enable counters. </span><span id="t2e_817" class="t s6_817">Set Enable bits in MSR_PERF_GLOBAL_CTRL MSR </span>
<span id="t2f_817" class="t s6_817">(38FH). </span>
<span id="t2g_817" class="t s6_817">Set each CCCR enable bit 12 - 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
