// Seed: 3177617055
module module_0 (
    input  wor   id_0,
    output tri   id_1,
    input  tri   id_2
    , id_7,
    input  uwire id_3,
    input  wor   id_4,
    input  uwire id_5
);
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output supply1 id_2,
    output tri id_3,
    output tri id_4,
    output supply0 id_5,
    input uwire id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri1 id_9,
    output tri id_10,
    input wand id_11,
    input supply0 id_12,
    input wand id_13,
    output wor id_14
    , id_21,
    output uwire id_15,
    input uwire id_16,
    output wor id_17,
    input wor id_18,
    input uwire id_19
);
  initial
    if (id_7) begin
      if (id_1 - id_18) if (id_7) id_4 = id_7 ^ 1;
    end else id_0 = id_21;
  assign id_17 = id_11;
  assign id_5  = id_7;
  assign id_21 = id_7;
  assign id_4  = ~id_1;
  assign id_21 = id_9;
  assign id_5  = 1 ^ id_8 - id_16;
  module_0(
      id_21, id_15, id_7, id_8, id_19, id_18
  );
endmodule
