TimeQuest Timing Analyzer report for Uni_Projektas
Fri Apr 21 18:42:48 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'ADC_DCLKA'
 14. Slow Model Hold: 'ADC_DCLKA'
 15. Slow Model Hold: 'CLK'
 16. Slow Model Minimum Pulse Width: 'CLK'
 17. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 18. Slow Model Minimum Pulse Width: 'ADC_CLK'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CLK'
 33. Fast Model Setup: 'ADC_DCLKA'
 34. Fast Model Hold: 'ADC_DCLKA'
 35. Fast Model Hold: 'CLK'
 36. Fast Model Minimum Pulse Width: 'CLK'
 37. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 38. Fast Model Minimum Pulse Width: 'ADC_CLK'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Fri Apr 21 18:42:48 2023 ;
+-------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; ADC_CLK    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }   ;
; ADC_DCLKA  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA } ;
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 183.25 MHz ; 163.03 MHz      ; CLK        ; limit due to high minimum pulse width violation (tch) ;
; 257.8 MHz  ; 257.8 MHz       ; ADC_DCLKA  ;                                                       ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK       ; 14.543 ; 0.000         ;
; ADC_DCLKA ; 16.121 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; ADC_DCLKA ; 0.499 ; 0.000         ;
; CLK       ; 0.499 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 6.933  ; 0.000             ;
; ADC_DCLKA ; 8.758  ; 0.000             ;
; ADC_CLK   ; 16.000 ; 0.000             ;
+-----------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.543 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read            ; CLK          ; CLK         ; 20.000       ; -0.131     ; 5.366      ;
; 14.543 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read            ; CLK          ; CLK         ; 20.000       ; -0.131     ; 5.366      ;
; 14.543 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read            ; CLK          ; CLK         ; 20.000       ; -0.131     ; 5.366      ;
; 14.543 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read            ; CLK          ; CLK         ; 20.000       ; -0.131     ; 5.366      ;
; 14.556 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.341      ;
; 14.556 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.341      ;
; 14.556 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.341      ;
; 14.556 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.341      ;
; 14.764 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.138      ;
; 14.764 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.138      ;
; 14.764 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.138      ;
; 14.764 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.138      ;
; 14.766 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.131      ;
; 14.766 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.131      ;
; 14.766 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.131      ;
; 14.766 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.131      ;
; 14.767 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.135      ;
; 14.767 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.130      ;
; 14.767 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.135      ;
; 14.767 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.135      ;
; 14.767 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.135      ;
; 14.767 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.130      ;
; 14.767 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.130      ;
; 14.767 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.130      ;
; 14.771 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM77  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.126      ;
; 14.771 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM77  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.126      ;
; 14.771 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM77  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.126      ;
; 14.771 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM77  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.126      ;
; 14.779 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.118      ;
; 14.779 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.118      ;
; 14.779 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.118      ;
; 14.779 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.118      ;
; 14.812 ; Setup_manager:this_setup_manager|config_command_counter[6]                                                                                                                                                                  ; Setup_manager:this_setup_manager|ADC_SYNC                                    ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.231      ;
; 14.848 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.054      ;
; 14.848 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.054      ;
; 14.848 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.054      ;
; 14.848 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 5.054      ;
; 14.861 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.036      ;
; 14.861 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.036      ;
; 14.861 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.036      ;
; 14.861 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 5.036      ;
; 14.882 ; Setup_manager:this_setup_manager|config_command_counter[9]                                                                                                                                                                  ; Setup_manager:this_setup_manager|ADC_SYNC                                    ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.161      ;
; 14.915 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM69 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.982      ;
; 14.915 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM69 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.982      ;
; 14.915 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM69 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.982      ;
; 14.915 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM69 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.982      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.916 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61 ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.981      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM53  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.980      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM53  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.980      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM53  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.980      ;
; 14.917 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM53  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.980      ;
; 14.918 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.984      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM49  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.979      ;
; 14.918 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.984      ;
; 14.918 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.984      ;
; 14.918 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.984      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM49  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.979      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM49  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.979      ;
; 14.918 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM49  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.979      ;
; 14.919 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.983      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.919 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.983      ;
; 14.919 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.983      ;
; 14.919 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.983      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.919 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM33  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.978      ;
; 14.927 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.975      ;
; 14.927 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.975      ;
; 14.927 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.975      ;
; 14.927 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.975      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM45  ; CLK          ; CLK         ; 20.000       ; -0.139     ; 4.973      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM45  ; CLK          ; CLK         ; 20.000       ; -0.139     ; 4.973      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM45  ; CLK          ; CLK         ; 20.000       ; -0.139     ; 4.973      ;
; 14.928 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM45  ; CLK          ; CLK         ; 20.000       ; -0.139     ; 4.973      ;
; 14.935 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.967      ;
; 14.935 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.967      ;
; 14.935 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.967      ;
; 14.935 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]             ; CLK          ; CLK         ; 20.000       ; -0.138     ; 4.967      ;
; 14.986 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                                                 ; STATE_MANAGER:this_state_manager|counter[31]                                 ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.048      ;
; 14.996 ; Setup_manager:this_setup_manager|config_command_counter[2]                                                                                                                                                                  ; Setup_manager:this_setup_manager|ADC_SYNC                                    ; CLK          ; CLK         ; 20.000       ; 0.003      ; 5.047      ;
; 15.009 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.888      ;
; 15.009 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.888      ;
; 15.009 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.888      ;
; 15.009 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM29  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 4.888      ;
; 15.016 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37  ; CLK          ; CLK         ; 20.000       ; -0.139     ; 4.885      ;
; 15.016 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37  ; CLK          ; CLK         ; 20.000       ; -0.139     ; 4.885      ;
; 15.016 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37  ; CLK          ; CLK         ; 20.000       ; -0.139     ; 4.885      ;
; 15.016 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[5]_OTERM37  ; CLK          ; CLK         ; 20.000       ; -0.139     ; 4.885      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ADC_DCLKA'                                                                                                                                                                            ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.121 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.898      ;
; 16.142 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.927      ;
; 16.142 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.927      ;
; 16.142 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.927      ;
; 16.142 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.927      ;
; 16.142 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.927      ;
; 16.142 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.927      ;
; 16.142 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.927      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.161 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.858      ;
; 16.182 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.887      ;
; 16.182 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.887      ;
; 16.182 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.887      ;
; 16.182 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.887      ;
; 16.182 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.887      ;
; 16.182 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.887      ;
; 16.182 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.887      ;
; 16.302 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.738      ;
; 16.333 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.707      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.432 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.019     ; 3.589      ;
; 16.450 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.569      ;
; 16.450 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.569      ;
; 16.450 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.569      ;
; 16.453 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.031      ; 3.618      ;
; 16.453 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.031      ; 3.618      ;
; 16.453 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.031      ; 3.618      ;
; 16.453 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.031      ; 3.618      ;
; 16.453 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.031      ; 3.618      ;
; 16.453 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.031      ; 3.618      ;
; 16.453 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.031      ; 3.618      ;
; 16.474 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.566      ;
; 16.490 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.529      ;
; 16.490 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.529      ;
; 16.490 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.529      ;
; 16.504 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.536      ;
; 16.589 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.451      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.592 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.021     ; 3.427      ;
; 16.613 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.456      ;
; 16.613 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.456      ;
; 16.613 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.456      ;
; 16.613 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.456      ;
; 16.613 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.456      ;
; 16.613 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.456      ;
; 16.613 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.029      ; 3.456      ;
; 16.728 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.312      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ADC_DCLKA'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.776 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.082      ;
; 0.777 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.083      ;
; 0.778 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.002     ; 1.082      ;
; 0.778 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.084      ;
; 0.782 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.088      ;
; 0.784 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.090      ;
; 0.786 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.092      ;
; 0.919 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.864      ; 2.089      ;
; 0.919 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.864      ; 2.089      ;
; 0.919 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.864      ; 2.089      ;
; 0.919 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.864      ; 2.089      ;
; 0.919 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.864      ; 2.089      ;
; 0.919 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.864      ; 2.089      ;
; 0.919 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.864      ; 2.089      ;
; 0.931 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.237      ;
; 0.937 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.243      ;
; 0.938 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.244      ;
; 0.943 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.835      ; 2.084      ;
; 0.943 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.835      ; 2.084      ;
; 0.943 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.835      ; 2.084      ;
; 0.945 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.833      ; 2.084      ;
; 0.945 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.833      ; 2.084      ;
; 0.963 ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.269      ;
; 1.046 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.352      ;
; 1.174 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.480      ;
; 1.175 ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.481      ;
; 1.183 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.002      ; 1.491      ;
; 1.184 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.002      ; 1.492      ;
; 1.184 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.002      ; 1.492      ;
; 1.185 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.492      ;
; 1.196 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.002     ; 1.500      ;
; 1.197 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.503      ;
; 1.199 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.505      ;
; 1.200 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.506      ;
; 1.210 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.516      ;
; 1.227 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.533      ;
; 1.233 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.539      ;
; 1.234 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.540      ;
; 1.236 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.542      ;
; 1.237 ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.543      ;
; 1.242 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.548      ;
; 1.246 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.002     ; 1.550      ;
; 1.253 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.559      ;
; 1.254 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.560      ;
; 1.254 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.560      ;
; 1.255 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.561      ;
; 1.346 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.652      ;
; 1.405 ; MRAM_Controller:this_mram_controller|curr_state.idle        ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.816      ; 2.527      ;
; 1.511 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.817      ;
; 1.654 ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.960      ;
; 1.664 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.970      ;
; 1.678 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.984      ;
; 1.678 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.984      ;
; 1.707 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.013      ;
; 1.708 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.014      ;
; 1.713 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.019      ;
; 1.714 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.020      ;
; 1.716 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.022      ;
; 1.733 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.039      ;
; 1.734 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.040      ;
; 1.735 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.041      ;
; 1.750 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.056      ;
; 1.763 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.069      ;
; 1.764 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.070      ;
; 1.764 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.070      ;
; 1.774 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.080      ;
; 1.776 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.082      ;
; 1.786 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.092      ;
; 1.799 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.105      ;
; 1.802 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.108      ;
; 1.819 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.125      ;
; 1.820 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.126      ;
; 1.836 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.142      ;
; 1.850 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.156      ;
; 1.850 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.156      ;
; 1.860 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.166      ;
; 1.872 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.178      ;
; 1.904 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.210      ;
; 1.905 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.211      ;
; 1.906 ; MRAM_Controller:this_mram_controller|curr_state.idle        ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.818      ; 3.030      ;
; 1.906 ; MRAM_Controller:this_mram_controller|curr_state.idle        ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.818      ; 3.030      ;
; 1.906 ; MRAM_Controller:this_mram_controller|curr_state.idle        ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.818      ; 3.030      ;
; 1.925 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.231      ;
; 1.936 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.242      ;
; 1.943 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.002     ; 2.247      ;
; 1.945 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.251      ;
; 1.946 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.252      ;
; 1.989 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.295      ;
; 1.990 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.296      ;
; 1.991 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.297      ;
; 2.010 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.316      ;
; 2.011 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.317      ;
; 2.022 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.328      ;
; 2.026 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.332      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                        ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                          ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM87                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM87                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                    ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                    ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.734 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.040      ;
; 0.741 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.743 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.049      ;
; 0.748 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.751 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.057      ;
; 0.753 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.758 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.064      ;
; 0.758 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.064      ;
; 0.758 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM15                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.064      ;
; 0.759 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[0]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.065      ;
; 0.764 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[3]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[3]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.070      ;
; 0.764 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.070      ;
; 0.767 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.073      ;
; 0.778 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.084      ;
; 0.782 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.088      ;
; 0.785 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM47                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.091      ;
; 0.788 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM75                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.094      ;
; 0.790 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM81                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.096      ;
; 0.794 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM43                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.100      ;
; 0.794 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM51                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.100      ;
; 0.800 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.106      ;
; 0.802 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.108      ;
; 0.802 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.108      ;
; 0.802 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.108      ;
; 0.804 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.110      ;
; 0.805 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[2]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.111      ;
; 0.836 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.142      ;
; 0.836 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.142      ;
; 0.837 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.143      ;
; 0.839 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[8]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.145      ;
; 0.841 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[6]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.147      ;
; 0.842 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[7]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.148      ;
; 0.842 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.148      ;
; 0.842 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.148      ;
; 0.882 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM85                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.188      ;
; 0.911 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM31                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.217      ;
; 0.933 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.239      ;
; 0.955 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.964 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.139      ; 1.370      ;
; 0.966 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.139      ; 1.372      ;
; 0.977 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.139      ; 1.383      ;
; 0.982 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.139      ; 1.388      ;
; 1.039 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.347      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; 5.088 ; 5.088 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; 4.533 ; 4.533 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; 4.531 ; 4.531 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; 4.545 ; 4.545 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; 4.187 ; 4.187 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; 4.113 ; 4.113 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; 4.545 ; 4.545 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; 4.938 ; 4.938 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; 5.088 ; 5.088 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; -3.847 ; -3.847 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; -4.267 ; -4.267 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; -4.265 ; -4.265 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; -4.279 ; -4.279 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; -3.921 ; -3.921 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; -3.847 ; -3.847 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; -4.279 ; -4.279 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; -4.672 ; -4.672 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; -4.822 ; -4.822 ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.695 ; 8.695 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 8.957 ; 8.957 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 7.561 ; 7.561 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.285 ; 8.285 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 8.770 ; 8.770 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 8.766 ; 8.766 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 8.770 ; 8.770 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 8.464 ; 8.464 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 8.762 ; 8.762 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 8.406 ; 8.406 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.343 ; 8.343 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 7.980 ; 7.980 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.167 ; 9.167 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.979 ; 7.979 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.985 ; 7.985 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.620 ; 7.620 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.255 ; 7.255 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.249 ; 7.249 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 7.492 ; 7.492 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 7.700 ; 7.700 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.058 ; 8.058 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 8.418 ; 8.418 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.339 ; 8.339 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 8.752 ; 8.752 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 8.256 ; 8.256 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.167 ; 9.167 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 8.298 ; 8.298 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 8.297 ; 8.297 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 8.243 ; 8.243 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.956 ; 7.956 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.768 ; 8.768 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 8.262 ; 8.262 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.768 ; 8.768 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.072 ; 8.072 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.802 ; 8.802 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.695 ; 8.695 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 8.957 ; 8.957 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 7.561 ; 7.561 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.285 ; 8.285 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.980 ; 7.980 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 8.766 ; 8.766 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 8.770 ; 8.770 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 8.464 ; 8.464 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 8.762 ; 8.762 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 8.406 ; 8.406 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.343 ; 8.343 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 7.980 ; 7.980 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.249 ; 7.249 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.979 ; 7.979 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.985 ; 7.985 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.620 ; 7.620 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.255 ; 7.255 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.249 ; 7.249 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 7.492 ; 7.492 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 7.700 ; 7.700 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.058 ; 8.058 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 8.418 ; 8.418 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.339 ; 8.339 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 8.752 ; 8.752 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 8.256 ; 8.256 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.167 ; 9.167 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 8.298 ; 8.298 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 8.297 ; 8.297 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 8.243 ; 8.243 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.956 ; 7.956 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.768 ; 8.768 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 8.262 ; 8.262 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.768 ; 8.768 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.072 ; 8.072 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.802 ; 8.802 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 7.362 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.182 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.886 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.538 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.182 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.183 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.446 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.588 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 7.607 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.291 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 7.362 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.182 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.886 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.890 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.538 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.182 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.183 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.446 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.588 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 7.607 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.291 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 7.362     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.182     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.886     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.538     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.182     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.183     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.446     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.588     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 7.607     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.291     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 7.362     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.182     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.886     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.890     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.538     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.182     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.183     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.446     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 7.588     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 7.607     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 8.291     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK       ; 17.523 ; 0.000         ;
; ADC_DCLKA ; 18.668 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; ADC_DCLKA ; 0.215 ; 0.000         ;
; CLK       ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 7.873  ; 0.000             ;
; ADC_DCLKA ; 9.000  ; 0.000             ;
; ADC_CLK   ; 17.223 ; 0.000             ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.523 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.444      ;
; 17.523 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.444      ;
; 17.523 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.444      ;
; 17.523 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM21                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.444      ;
; 17.528 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.054     ; 2.450      ;
; 17.528 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.054     ; 2.450      ;
; 17.528 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.054     ; 2.450      ;
; 17.528 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.054     ; 2.450      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.421      ;
; 17.550 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.550 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.421      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.421      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.421      ;
; 17.550 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.550 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.550 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM79                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.550 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.550 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.550 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.419      ;
; 17.552 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM77                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.415      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.419      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.419      ;
; 17.552 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.419      ;
; 17.552 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM77                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.415      ;
; 17.552 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM77                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.415      ;
; 17.552 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM77                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.415      ;
; 17.557 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.410      ;
; 17.557 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.410      ;
; 17.557 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.410      ;
; 17.557 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM57                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.410      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.410      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.410      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.410      ;
; 17.561 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.410      ;
; 17.566 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.401      ;
; 17.566 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.401      ;
; 17.566 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.401      ;
; 17.566 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.401      ;
; 17.614 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.357      ;
; 17.614 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.357      ;
; 17.614 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.357      ;
; 17.614 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.357      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.354      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.354      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.354      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.354      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.354      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.354      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.354      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.354      ;
; 17.624 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.347      ;
; 17.624 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.347      ;
; 17.624 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.347      ;
; 17.624 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.347      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM41                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.633 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.334      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.634 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.333      ;
; 17.635 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.336      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.332      ;
; 17.635 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.336      ;
; 17.635 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.336      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ADC_DCLKA'                                                                                                                                                                            ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.668 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.352      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.679 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.341      ;
; 18.680 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.373      ;
; 18.680 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.373      ;
; 18.680 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.373      ;
; 18.680 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.373      ;
; 18.680 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.373      ;
; 18.680 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.373      ;
; 18.680 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.373      ;
; 18.691 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.362      ;
; 18.691 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.362      ;
; 18.691 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.362      ;
; 18.691 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.362      ;
; 18.691 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.362      ;
; 18.691 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.362      ;
; 18.691 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.362      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.747 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.094      ; 1.379      ;
; 18.757 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.263      ;
; 18.757 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.263      ;
; 18.757 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.263      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.758 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.262      ;
; 18.762 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.270      ;
; 18.768 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.252      ;
; 18.768 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.252      ;
; 18.768 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.252      ;
; 18.770 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.283      ;
; 18.770 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.283      ;
; 18.770 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.283      ;
; 18.770 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.283      ;
; 18.770 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.283      ;
; 18.770 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.283      ;
; 18.770 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.021      ; 1.283      ;
; 18.783 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.249      ;
; 18.803 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.217      ;
; 18.803 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.217      ;
; 18.803 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.217      ;
; 18.803 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.217      ;
; 18.803 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.217      ;
; 18.803 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.217      ;
; 18.803 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.217      ;
; 18.803 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.217      ;
; 18.803 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.217      ;
; 18.803 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.217      ;
; 18.803 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.217      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ADC_DCLKA'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.255 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.407      ;
; 0.256 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.408      ;
; 0.257 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.411      ;
; 0.261 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.415      ;
; 0.312 ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.464      ;
; 0.322 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.474      ;
; 0.342 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.494      ;
; 0.346 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.498      ;
; 0.347 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.499      ;
; 0.359 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.513      ;
; 0.365 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.527      ;
; 0.375 ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.528      ;
; 0.376 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.529      ;
; 0.382 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.539      ;
; 0.411 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.563      ;
; 0.422 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.574      ;
; 0.494 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.646      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.651      ;
; 0.503 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.655      ;
; 0.511 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.664      ;
; 0.515 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.667      ;
; 0.516 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.668      ;
; 0.516 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.668      ;
; 0.525 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.127      ; 0.804      ;
; 0.525 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.127      ; 0.804      ;
; 0.525 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.127      ; 0.804      ;
; 0.525 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.127      ; 0.804      ;
; 0.525 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.127      ; 0.804      ;
; 0.525 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.127      ; 0.804      ;
; 0.525 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.127      ; 0.804      ;
; 0.526 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.678      ;
; 0.527 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.679      ;
; 0.527 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.679      ;
; 0.531 ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.683      ;
; 0.538 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.690      ;
; 0.546 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.106      ; 0.806      ;
; 0.548 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.106      ; 0.806      ;
; 0.548 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.106      ; 0.806      ;
; 0.548 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.106      ; 0.806      ;
; 0.548 ; STATE_MANAGER:this_state_manager|curr_state.read_adc        ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.106      ; 0.806      ;
; 0.548 ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.700      ;
; 0.550 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.703      ;
; 0.558 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.710      ;
; 0.561 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.713      ;
; 0.562 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.714      ;
; 0.566 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.718      ;
; 0.573 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.725      ;
; 0.581 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.733      ;
; 0.582 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.734      ;
; 0.590 ; MRAM_Controller:this_mram_controller|curr_state.idle        ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.094      ; 0.836      ;
; 0.593 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.745      ;
; 0.596 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.748      ;
; 0.601 ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.753      ;
; 0.610 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.762      ;
; 0.617 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.769      ;
; 0.620 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.772      ;
; 0.621 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.773      ;
; 0.628 ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.780      ;
; 0.631 ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.783      ;
; 0.644 ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.796      ;
; 0.645 ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.797      ;
; 0.646 ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.798      ;
; 0.652 ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.804      ;
; 0.656 ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.808      ;
; 0.656 ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.808      ;
; 0.667 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.819      ;
; 0.667 ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.819      ;
; 0.675 ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.827      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                             ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                           ; STATE_MANAGER:this_state_manager|curr_state.setup                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                        ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                          ; STATE_MANAGER:this_state_manager|curr_state.wait_1                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                 ; STATE_MANAGER:this_state_manager|counter[0]                                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[2]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                          ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM87                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM87                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                    ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                    ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM7                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                   ; Setup_manager:this_setup_manager|ADC_SYNC                                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                ; MRAM_Controller:this_mram_controller|MRAM_EN                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM25                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM31                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                      ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                 ; Setup_manager:this_setup_manager|config_command_counter[16]                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                ; STATE_MANAGER:this_state_manager|counter[31]                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM97                                                                                                                                       ; Setup_manager:this_setup_manager|SPI_send_irq_OTERM95                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Write_out_mram_manager:this_write_out_mram_manager|have_data                                                                                                                                ; Write_out_mram_manager:this_write_out_mram_manager|getting_data                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[0]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM15                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM13                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.251 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[3]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[3]                                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM47                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.409      ;
; 0.259 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM75                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM81                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.412      ;
; 0.264 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM43                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM19                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM51                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.417      ;
; 0.267 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.419      ;
; 0.270 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.422      ;
; 0.272 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[2]                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.424      ;
; 0.272 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.424      ;
; 0.272 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.424      ;
; 0.272 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.424      ;
; 0.281 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.481      ;
; 0.282 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.482      ;
; 0.283 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[8]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.435      ;
; 0.284 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[6]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.436      ;
; 0.285 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|MRAM_D[7]~reg0                                                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.437      ;
; 0.285 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.437      ;
; 0.285 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.437      ;
; 0.287 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.487      ;
; 0.287 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM31                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM35                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.439      ;
; 0.288 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.488      ;
; 0.289 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.441      ;
; 0.289 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.441      ;
; 0.290 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.442      ;
; 0.294 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM85                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.312 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.464      ;
; 0.318 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.003      ; 0.473      ;
; 0.329 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.480      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]     ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA      ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]      ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]      ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]      ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]      ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[0] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[1] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[2] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[3] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[4] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[5] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[6] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[7] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|real_data_counter[8] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; 2.265 ; 2.265 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; 2.047 ; 2.047 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; 2.047 ; 2.047 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; 2.053 ; 2.053 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; 1.941 ; 1.941 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; 1.934 ; 1.934 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; 2.050 ; 2.050 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; 2.183 ; 2.183 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; 2.265 ; 2.265 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; -1.814 ; -1.814 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; -1.927 ; -1.927 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; -1.927 ; -1.927 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; -1.933 ; -1.933 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; -1.821 ; -1.821 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; -1.814 ; -1.814 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; -1.930 ; -1.930 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; -2.063 ; -2.063 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; -2.145 ; -2.145 ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.833 ; 3.833 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.890 ; 3.890 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.473 ; 3.473 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.823 ; 3.823 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.932 ; 3.932 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.932 ; 3.932 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.932 ; 3.932 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.852 ; 3.852 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.928 ; 3.928 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.819 ; 3.819 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.780 ; 3.780 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.675 ; 3.675 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.021 ; 4.021 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.663 ; 3.663 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.671 ; 3.671 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.557 ; 3.557 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.443 ; 3.443 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.440 ; 3.440 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.586 ; 3.586 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.606 ; 3.606 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.714 ; 3.714 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 3.829 ; 3.829 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.784 ; 3.784 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 3.883 ; 3.883 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.689 ; 3.689 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 4.021 ; 4.021 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.709 ; 3.709 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.712 ; 3.712 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.672 ; 3.672 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.647 ; 3.647 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.896 ; 3.896 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.684 ; 3.684 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.896 ; 3.896 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.715 ; 3.715 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.952 ; 3.952 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.833 ; 3.833 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.890 ; 3.890 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.473 ; 3.473 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.823 ; 3.823 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.675 ; 3.675 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.932 ; 3.932 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.932 ; 3.932 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.852 ; 3.852 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.928 ; 3.928 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.819 ; 3.819 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.780 ; 3.780 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.675 ; 3.675 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.440 ; 3.440 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.663 ; 3.663 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.671 ; 3.671 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.557 ; 3.557 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.443 ; 3.443 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.440 ; 3.440 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.586 ; 3.586 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.606 ; 3.606 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.714 ; 3.714 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 3.829 ; 3.829 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.784 ; 3.784 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 3.883 ; 3.883 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.689 ; 3.689 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 4.021 ; 4.021 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.709 ; 3.709 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.712 ; 3.712 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.672 ; 3.672 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.647 ; 3.647 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.896 ; 3.896 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.684 ; 3.684 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.896 ; 3.896 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.715 ; 3.715 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.952 ; 3.952 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.368 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.411 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.619 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.623 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.521 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.411 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.411 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.571 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.554 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.564 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.771 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.368 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.411 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.619 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.623 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.521 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.411 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.411 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.571 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.554 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.564 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.771 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.368     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.411     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.619     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.623     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.521     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.411     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.411     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.571     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.554     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.564     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.771     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.368     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.411     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.619     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.623     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.521     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.411     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.411     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.571     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.554     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.564     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 3.771     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 14.543 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  ADC_CLK         ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA       ; 16.121 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
;  CLK             ; 14.543 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLK             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; 5.088 ; 5.088 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; 4.533 ; 4.533 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; 4.531 ; 4.531 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; 4.545 ; 4.545 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; 4.187 ; 4.187 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; 4.113 ; 4.113 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; 4.545 ; 4.545 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; 4.938 ; 4.938 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; 5.088 ; 5.088 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MRAM_D[*]  ; CLK        ; -1.814 ; -1.814 ; Rise       ; CLK             ;
;  MRAM_D[0] ; CLK        ; -1.927 ; -1.927 ; Rise       ; CLK             ;
;  MRAM_D[1] ; CLK        ; -1.927 ; -1.927 ; Rise       ; CLK             ;
;  MRAM_D[2] ; CLK        ; -1.933 ; -1.933 ; Rise       ; CLK             ;
;  MRAM_D[3] ; CLK        ; -1.821 ; -1.821 ; Rise       ; CLK             ;
;  MRAM_D[4] ; CLK        ; -1.814 ; -1.814 ; Rise       ; CLK             ;
;  MRAM_D[5] ; CLK        ; -1.930 ; -1.930 ; Rise       ; CLK             ;
;  MRAM_D[6] ; CLK        ; -2.063 ; -2.063 ; Rise       ; CLK             ;
;  MRAM_D[7] ; CLK        ; -2.145 ; -2.145 ; Rise       ; CLK             ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.695 ; 8.695 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 8.957 ; 8.957 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 7.561 ; 7.561 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 8.285 ; 8.285 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 8.770 ; 8.770 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 8.766 ; 8.766 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 8.770 ; 8.770 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 8.464 ; 8.464 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 8.762 ; 8.762 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 8.406 ; 8.406 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.343 ; 8.343 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 7.980 ; 7.980 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.167 ; 9.167 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.979 ; 7.979 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.985 ; 7.985 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 7.620 ; 7.620 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.255 ; 7.255 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 7.249 ; 7.249 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 7.492 ; 7.492 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 7.700 ; 7.700 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.058 ; 8.058 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 8.418 ; 8.418 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 8.339 ; 8.339 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 8.752 ; 8.752 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 8.256 ; 8.256 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.167 ; 9.167 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 8.298 ; 8.298 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 8.297 ; 8.297 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 8.243 ; 8.243 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.956 ; 7.956 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.768 ; 8.768 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 8.262 ; 8.262 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.768 ; 8.768 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.072 ; 8.072 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.802 ; 8.802 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.833 ; 3.833 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 3.890 ; 3.890 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 3.473 ; 3.473 ; Rise       ; CLK             ;
; ADC_SYNC       ; CLK        ; 3.823 ; 3.823 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.675 ; 3.675 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.932 ; 3.932 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.932 ; 3.932 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.852 ; 3.852 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.928 ; 3.928 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.819 ; 3.819 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.780 ; 3.780 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.675 ; 3.675 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.440 ; 3.440 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.663 ; 3.663 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.671 ; 3.671 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.557 ; 3.557 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.443 ; 3.443 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.440 ; 3.440 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.586 ; 3.586 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.606 ; 3.606 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.714 ; 3.714 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 3.829 ; 3.829 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 3.784 ; 3.784 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 3.883 ; 3.883 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.689 ; 3.689 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 4.021 ; 4.021 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.709 ; 3.709 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.712 ; 3.712 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.672 ; 3.672 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.647 ; 3.647 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.896 ; 3.896 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.684 ; 3.684 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.896 ; 3.896 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.715 ; 3.715 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.952 ; 3.952 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; ADC_DCLKA  ; ADC_DCLKA ; 222      ; 0        ; 0        ; 0        ;
; CLK        ; ADC_DCLKA ; 69       ; 0        ; 0        ; 0        ;
; ADC_DCLKA  ; CLK       ; 33       ; 0        ; 0        ; 0        ;
; CLK        ; CLK       ; 3531     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; ADC_DCLKA  ; ADC_DCLKA ; 222      ; 0        ; 0        ; 0        ;
; CLK        ; ADC_DCLKA ; 69       ; 0        ; 0        ; 0        ;
; ADC_DCLKA  ; CLK       ; 33       ; 0        ; 0        ; 0        ;
; CLK        ; CLK       ; 3531     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 44    ; 44   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 21 18:42:47 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(4): UART_Controller_1|uart_clk_divider|clock_out could not be matched with a net
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_clock -name UART_CLK -period 8680.5 [get_nets {UART_Controller_1|uart_clk_divider|clock_out}]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 14.543
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.543         0.000 CLK 
    Info (332119):    16.121         0.000 ADC_DCLKA 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 ADC_DCLKA 
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):     8.758         0.000 ADC_DCLKA 
    Info (332119):    16.000         0.000 ADC_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 17.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.523         0.000 CLK 
    Info (332119):    18.668         0.000 ADC_DCLKA 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 ADC_DCLKA 
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 CLK 
    Info (332119):     9.000         0.000 ADC_DCLKA 
    Info (332119):    17.223         0.000 ADC_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4543 megabytes
    Info: Processing ended: Fri Apr 21 18:42:48 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


