Protel Design System Design Rule Check
PCB File : D:\Projects\CarrotTestEquipment\Power Board\Power Board.PcbDoc
Date     : 2023/1/5
Time     : 15:28:07

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (1.21mil < 10mil) Between Split Plane  (NetC302_1) on Power Plane And Split Plane  (GND) on Power Plane 
   Violation between Clearance Constraint: (1.307mil < 10mil) Between Split Plane  (NetC212_1) on Power Plane And Split Plane  (GND) on Power Plane 
   Violation between Clearance Constraint: (1.21mil < 10mil) Between Split Plane  (NetC204_1) on Power Plane And Split Plane  (GND) on Power Plane 
Rule Violations :3

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Track (3165mil,4515mil)(3195mil,4515mil) on Top Layer And Pad U401-18(3190mil,4508.465mil) on Top Layer Location : [X = 3189.326mil][Y = 4515mil]
   Violation between Short-Circuit Constraint: Between Track (3165mil,4515mil)(3195mil,4515mil) on Top Layer And Pad U401-17(3164.41mil,4508.465mil) on Top Layer Location : [X = 3167.879mil][Y = 4515mil]
Rule Violations :2

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 502.656 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 502.656 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Ground Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Power Plane. Dead copper detected. Copper area is : 502.656 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Power Plane. Dead copper detected. Copper area is : 502.656 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Power Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Power Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Power Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Power Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Power Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Isolated copper: Split Plane  (GND) on Power Plane. Dead copper detected. Copper area is : 146.628 sq. mils
   Violation between Un-Routed Net Constraint: Net NetD402_2 Between Pad D402-2(3395mil,5885.315mil) on Top Layer And Pad R407-1(3585mil,5834.685mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD401_1 Between Pad D401-1(3890mil,4474.685mil) on Top Layer And Pad R406-1(4065mil,4484.685mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC+19V5 Between Pad U401-15(3098.465mil,4548.819mil) on Top Layer And Pad U401-13(3098.465mil,4600mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC+19V5 Between Pad U401-15(3098.465mil,4548.819mil) on Top Layer And Pad U401-16(3138.819mil,4508.465mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC+19V5 Between Pad P101-21(1125.591mil,2918.504mil) on Multi-Layer And Pad P101-22(1225.591mil,2918.504mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+19V5 Between Pad C401-2(2965mil,4388.661mil) on Top Layer And Pad U401-16(3138.819mil,4508.465mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC+19V5 Between Via (2945mil,3710mil) from Top Layer to Bottom Layer And Pad C401-2(2965mil,4388.661mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC+19V5 Between Pad TP201-1(2380mil,4705mil) on Multi-Layer And Via (2810mil,3710mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net DC+19V5 Between Pad P101-22(1225.591mil,2918.504mil) on Multi-Layer And Via (2810mil,3665mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR403_1 Between Pad R404-2(1560mil,5920.315mil) on Top Layer And Pad R403-1(2515mil,5859.685mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR401_1 Between Pad R401-1(3385mil,4585mil) on Top Layer And Pad R402-2(3385mil,4661.22mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR401_1 Between Pad U401-3(3281.535mil,4600mil) on Top Layer And Pad R401-1(3385mil,4585mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC407_1 Between Pad R405-2(1370mil,5920.315mil) on Top Layer And Pad R404-1(1560mil,5859.685mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC407_1 Between Pad C407-1(2325mil,5859.685mil) on Top Layer And Pad U402-3(2938.465mil,5840mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC407_1 Between Pad R404-1(1560mil,5859.685mil) on Top Layer And Pad C407-1(2325mil,5859.685mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC406_1 Between Pad C406-1(1180mil,5859.685mil) on Top Layer And Pad U402-14(3121.535mil,5865.591mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC402_1 Between Pad C402-1(3000mil,4625mil) on Top Layer And Pad U401-14(3098.465mil,4574.409mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U402-7(3004.409mil,5748.465mil) on Top Layer And Via (3030mil,5796.693mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (3190mil,4643.307mil) from Top Layer to Bottom Layer And Pad U401-7(3215.591mil,4691.535mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C403-1(3325mil,4292.677mil) on Top Layer And Pad C404-1(3430mil,4292.677mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C102-1(2593.661mil,1405mil) on Top Layer And Pad C103-1(2593.661mil,1525mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C405-1(1770mil,5801.339mil) on Top Layer And Pad C408-1(1960mil,5801.339mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C408-1(1960mil,5801.339mil) on Top Layer And Pad C409-1(2150mil,5801.339mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (3190mil,4643.307mil) from Top Layer to Bottom Layer And Pad R402-1(3385mil,4721.85mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C402-2(3000mil,4685.63mil) on Top Layer And Via (3146.693mil,4600mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C406-2(1180mil,5920.315mil) on Top Layer And Pad R405-1(1370mil,5859.685mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (3575mil,1620mil) from Top Layer to Bottom Layer And Pad D301-2(4085mil,1453.228mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (3073.307mil,5840mil) from Top Layer to Bottom Layer And Pad D402-1(3395mil,5824.685mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C401-1(2965mil,4271.339mil) on Top Layer And Pad C403-1(3325mil,4292.677mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (3190mil,4556.693mil) from Top Layer to Bottom Layer And Pad D401-2(3890mil,4535.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C103-1(2593.661mil,1525mil) on Top Layer And Via (3345.276mil,1530mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (3190mil,4556.693mil) from Top Layer to Bottom Layer And Pad C403-1(3325mil,4292.677mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R405-1(1370mil,5859.685mil) on Top Layer And Pad C405-1(1770mil,5801.339mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C409-1(2150mil,5801.339mil) on Top Layer And Via (2986.693mil,5840mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (3030mil,5796.693mil) from Top Layer to Bottom Layer And Via (3146.693mil,4600mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net DC-19V5 Between Pad U402-13(3121.535mil,5840mil) on Top Layer And Pad U402-15(3121.535mil,5891.181mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC-19V5 Between Pad U402-16(3081.181mil,5931.535mil) on Top Layer And Pad U402-15(3121.535mil,5891.181mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC-19V5 Between Pad P101-25(1125.591mil,2718.504mil) on Multi-Layer And Pad P101-26(1225.591mil,2718.504mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC-19V5 Between Pad P101-26(1225.591mil,2718.504mil) on Multi-Layer And Via (2810mil,2725mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net DC-19V5 Between Pad C405-2(1770mil,5918.661mil) on Top Layer And Pad U402-16(3081.181mil,5931.535mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC-19V5 Between Via (2945mil,2680mil) from Top Layer to Bottom Layer And Pad TP202-1(3005mil,1200mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC-19V5 Between Via (2945mil,2725mil) from Top Layer to Bottom Layer And Pad U402-13(3121.535mil,5840mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad U402-1(2938.465mil,5891.181mil) on Top Layer And Pad U402-20(2978.819mil,5931.535mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad P107-3(4570mil,3320mil) on Multi-Layer And Pad P107-4(4670mil,3320mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad P107-5(4570mil,3220mil) on Multi-Layer And Pad P107-3(4570mil,3320mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad P107-5(4570mil,3220mil) on Multi-Layer And Pad P107-6(4670mil,3220mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad P101-5(1125.591mil,3718.504mil) on Multi-Layer And Pad P101-6(1225.591mil,3718.504mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad P107-4(4670mil,3320mil) on Multi-Layer And Pad P107-2(4670mil,3420mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad P107-1(4570mil,3420mil) on Multi-Layer And Pad P107-2(4670mil,3420mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad C409-2(2150mil,5918.661mil) on Top Layer And Pad C407-2(2325mil,5920.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad C408-2(1960mil,5918.661mil) on Top Layer And Pad C409-2(2150mil,5918.661mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad C407-2(2325mil,5920.315mil) on Top Layer And Pad R403-2(2515mil,5920.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad TP402-1(2730mil,5895mil) on Multi-Layer And Pad U402-1(2938.465mil,5891.181mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad U402-20(2978.819mil,5931.535mil) on Top Layer And Pad R407-2(3585mil,5895.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad R403-2(2515mil,5920.315mil) on Top Layer And Pad TP402-1(2730mil,5895mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad P101-6(1225.591mil,3718.504mil) on Multi-Layer And Pad C408-2(1960mil,5918.661mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC-18V Between Pad R407-2(3585mil,5895.315mil) on Top Layer And Pad P107-1(4570mil,3420mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad U401-20(3241.181mil,4508.465mil) on Top Layer And Pad U401-1(3281.535mil,4548.819mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad P106-5(4545mil,4040mil) on Multi-Layer And Pad P106-6(4645mil,4040mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad P106-5(4545mil,4040mil) on Multi-Layer And Pad P106-3(4545mil,4140mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad P106-3(4545mil,4140mil) on Multi-Layer And Pad P106-1(4545mil,4240mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad P106-3(4545mil,4140mil) on Multi-Layer And Pad P106-4(4645mil,4140mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad P106-4(4645mil,4140mil) on Multi-Layer And Pad P106-2(4645mil,4240mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad P101-1(1125.591mil,3918.504mil) on Multi-Layer And Pad P101-2(1225.591mil,3918.504mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad C403-2(3325mil,4410mil) on Top Layer And Pad C404-2(3430mil,4410mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad U401-1(3281.535mil,4548.819mil) on Top Layer And Pad R401-2(3385mil,4524.37mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad R401-2(3385mil,4524.37mil) on Top Layer And Pad R406-2(4065mil,4545.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad R401-2(3385mil,4524.37mil) on Top Layer And Pad TP401-1(3430mil,5430mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad R401-2(3385mil,4524.37mil) on Top Layer And Pad C404-2(3430mil,4410mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad R406-2(4065mil,4545.315mil) on Top Layer And Pad P106-1(4545mil,4240mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+18V Between Pad P101-2(1225.591mil,3918.504mil) on Multi-Layer And Pad C403-2(3325mil,4410mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC+3V3 Between Pad P105-5(4560mil,1640mil) on Multi-Layer And Pad P105-6(4660mil,1640mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+3V3 Between Pad P105-3(4560mil,1740mil) on Multi-Layer And Pad P105-1(4560mil,1840mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+3V3 Between Pad P105-1(4560mil,1840mil) on Multi-Layer And Pad P105-2(4660mil,1840mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+3V3 Between Pad P105-4(4660mil,1740mil) on Multi-Layer And Pad P105-2(4660mil,1840mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+3V3 Between Pad P101-37(1125.591mil,2118.504mil) on Multi-Layer And Pad P101-38(1225.591mil,2118.504mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+3V3 Between Via (3655mil,1750mil) from Top Layer to Bottom Layer And Pad TP301-1(4215mil,1225mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+3V3 Between Pad P105-6(4660mil,1640mil) on Multi-Layer And Pad P105-4(4660mil,1740mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+3V3 Between Via (3685mil,1815mil) from Top Layer to Bottom Layer And Pad P105-1(4560mil,1840mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC+3V3 Between Pad P101-38(1225.591mil,2118.504mil) on Multi-Layer And Via (3595mil,1815mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad P104-5(4540mil,2440mil) on Multi-Layer And Pad P104-6(4640mil,2440mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad P104-5(4540mil,2440mil) on Multi-Layer And Pad P104-3(4540mil,2540mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad P101-17(1125.591mil,3118.504mil) on Multi-Layer And Pad P101-18(1225.591mil,3118.504mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad P104-1(4540mil,2640mil) on Multi-Layer And Pad P104-2(4640mil,2640mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad P104-3(4540mil,2540mil) on Multi-Layer And Pad P104-4(4640mil,2540mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad C102-2(2476.339mil,1405mil) on Top Layer And Pad C103-2(2476.339mil,1525mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad C101-1(2456.102mil,1780.006mil) on Multi-Layer And Pad C103-2(2476.339mil,1525mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad C102-2(2476.339mil,1405mil) on Top Layer And Pad TP101-1(2670mil,1185mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad P103-1(2000mil,1548.032mil) on Multi-Layer And Pad C103-2(2476.339mil,1525mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad R207-2(3559.37mil,2070mil) on Top Layer And Pad U301-3(3610.866mil,1392.599mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad U202-2(3387.716mil,2335mil) on Top Layer And Pad R201-2(3559.37mil,3055mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad P104-4(4640mil,2540mil) on Multi-Layer And Pad P104-2(4640mil,2640mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad TP101-1(2670mil,1185mil) on Multi-Layer And Pad C301-2(3425mil,1352.677mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad P101-18(1225.591mil,3118.504mil) on Multi-Layer And Pad C201-2(3180mil,3310mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DC24V Between Pad U202-2(3387.716mil,2335mil) on Top Layer And Pad P104-5(4540mil,2440mil) on Multi-Layer 
Rule Violations :129

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=7mil) (Max=100mil) (Preferred=10mil) (All)
   Violation between Width Constraint: Track (3165mil,4515mil)(3195mil,4515mil) on Top Layer Actual Width = 1mil, Target Width = 7mil
Rule Violations :1

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=10000mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U301-5(3719.134mil,1430mil) on Top Layer And Pad U301-6(3719.134mil,1467.402mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U301-4(3719.134mil,1392.599mil) on Top Layer And Pad U301-5(3719.134mil,1430mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U301-2(3610.866mil,1430mil) on Top Layer And Pad U301-3(3610.866mil,1392.599mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U301-1(3610.866mil,1467.402mil) on Top Layer And Pad U301-2(3610.866mil,1430mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-2(2938.465mil,5865.591mil) on Top Layer And Pad U402-1(2938.465mil,5891.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-21(3030mil,5840mil) on Top Layer And Pad U402-1(2938.465mil,5891.181mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-4(2938.465mil,5814.409mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-5(2938.465mil,5788.819mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-2(2938.465mil,5865.591mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-3(2938.465mil,5840mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-6(2978.819mil,5748.465mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-7(3004.409mil,5748.465mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-19(3004.409mil,5931.535mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-20(2978.819mil,5931.535mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-9(3055.59mil,5748.465mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-10(3081.181mil,5748.465mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-16(3081.181mil,5931.535mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-17(3055.59mil,5931.535mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-11(3121.535mil,5788.819mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-12(3121.535mil,5814.409mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-14(3121.535mil,5865.591mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-15(3121.535mil,5891.181mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-8(3030mil,5748.465mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-13(3121.535mil,5840mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U402-18(3030mil,5931.535mil) on Top Layer And Pad U402-21(3030mil,5840mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-19(3004.409mil,5931.535mil) on Top Layer And Pad U402-20(2978.819mil,5931.535mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-18(3030mil,5931.535mil) on Top Layer And Pad U402-19(3004.409mil,5931.535mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-17(3055.59mil,5931.535mil) on Top Layer And Pad U402-18(3030mil,5931.535mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-16(3081.181mil,5931.535mil) on Top Layer And Pad U402-17(3055.59mil,5931.535mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-14(3121.535mil,5865.591mil) on Top Layer And Pad U402-15(3121.535mil,5891.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-13(3121.535mil,5840mil) on Top Layer And Pad U402-14(3121.535mil,5865.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-12(3121.535mil,5814.409mil) on Top Layer And Pad U402-13(3121.535mil,5840mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-11(3121.535mil,5788.819mil) on Top Layer And Pad U402-12(3121.535mil,5814.409mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-9(3055.59mil,5748.465mil) on Top Layer And Pad U402-10(3081.181mil,5748.465mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-8(3030mil,5748.465mil) on Top Layer And Pad U402-9(3055.59mil,5748.465mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-7(3004.409mil,5748.465mil) on Top Layer And Pad U402-8(3030mil,5748.465mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-6(2978.819mil,5748.465mil) on Top Layer And Pad U402-7(3004.409mil,5748.465mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-4(2938.465mil,5814.409mil) on Top Layer And Pad U402-5(2938.465mil,5788.819mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-3(2938.465mil,5840mil) on Top Layer And Pad U402-4(2938.465mil,5814.409mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U402-2(2938.465mil,5865.591mil) on Top Layer And Pad U402-3(2938.465mil,5840mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-2(3281.535mil,4574.409mil) on Top Layer And Pad U401-1(3281.535mil,4548.819mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-21(3190mil,4600mil) on Top Layer And Pad U401-1(3281.535mil,4548.819mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-15(3098.465mil,4548.819mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-12(3098.465mil,4625.591mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-13(3098.465mil,4600mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-14(3098.465mil,4574.409mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-11(3098.465mil,4651.181mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-16(3138.819mil,4508.465mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-17(3164.41mil,4508.465mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-9(3164.41mil,4691.535mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-10(3138.819mil,4691.535mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-19(3215.591mil,4508.465mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-20(3241.181mil,4508.465mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-6(3241.181mil,4691.535mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-7(3215.591mil,4691.535mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-18(3190mil,4508.465mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-8(3190mil,4691.535mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-2(3281.535mil,4574.409mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-3(3281.535mil,4600mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-4(3281.535mil,4625.591mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.764mil < 10mil) Between Pad U401-5(3281.535mil,4651.181mil) on Top Layer And Pad U401-21(3190mil,4600mil) on Top Layer [Top Solder] Mask Sliver [6.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-19(3215.591mil,4508.465mil) on Top Layer And Pad U401-20(3241.181mil,4508.465mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-18(3190mil,4508.465mil) on Top Layer And Pad U401-19(3215.591mil,4508.465mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-17(3164.41mil,4508.465mil) on Top Layer And Pad U401-18(3190mil,4508.465mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-16(3138.819mil,4508.465mil) on Top Layer And Pad U401-17(3164.41mil,4508.465mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-14(3098.465mil,4574.409mil) on Top Layer And Pad U401-15(3098.465mil,4548.819mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-13(3098.465mil,4600mil) on Top Layer And Pad U401-14(3098.465mil,4574.409mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-12(3098.465mil,4625.591mil) on Top Layer And Pad U401-13(3098.465mil,4600mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-11(3098.465mil,4651.181mil) on Top Layer And Pad U401-12(3098.465mil,4625.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-9(3164.41mil,4691.535mil) on Top Layer And Pad U401-10(3138.819mil,4691.535mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-8(3190mil,4691.535mil) on Top Layer And Pad U401-9(3164.41mil,4691.535mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-7(3215.591mil,4691.535mil) on Top Layer And Pad U401-8(3190mil,4691.535mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-6(3241.181mil,4691.535mil) on Top Layer And Pad U401-7(3215.591mil,4691.535mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-4(3281.535mil,4625.591mil) on Top Layer And Pad U401-5(3281.535mil,4651.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-3(3281.535mil,4600mil) on Top Layer And Pad U401-4(3281.535mil,4625.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U401-2(3281.535mil,4574.409mil) on Top Layer And Pad U401-3(3281.535mil,4600mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :76

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2177.165mil,1012.598mil)(2177.165mil,1563.78mil) on Top Overlay And Pad P103-2(2185.039mil,1425.984mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1822.835mil,1563.78mil)(2177.165mil,1563.78mil) on Top Overlay And Pad P103-1(2000mil,1548.032mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3454.724mil,3711.063mil)(3454.724mil,3770.551mil) on Top Overlay And Pad C206-2(3500mil,3738.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3545.276mil,3711.063mil)(3545.276mil,3770.551mil) on Top Overlay And Pad C206-2(3500mil,3738.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3454.724mil,3770.551mil)(3545.276mil,3770.551mil) on Top Overlay And Pad C206-2(3500mil,3738.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3454.724mil,3589.449mil)(3454.724mil,3648.937mil) on Top Overlay And Pad C206-1(3500mil,3621.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3545.276mil,3589.449mil)(3545.276mil,3648.937mil) on Top Overlay And Pad C206-1(3500mil,3621.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3454.724mil,3589.449mil)(3545.276mil,3589.449mil) on Top Overlay And Pad C206-1(3500mil,3621.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3354.724mil,3711.063mil)(3354.724mil,3770.551mil) on Top Overlay And Pad C205-2(3400mil,3738.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3445.276mil,3711.063mil)(3445.276mil,3770.551mil) on Top Overlay And Pad C205-2(3400mil,3738.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3354.724mil,3770.551mil)(3445.276mil,3770.551mil) on Top Overlay And Pad C205-2(3400mil,3738.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3354.724mil,3589.449mil)(3354.724mil,3648.937mil) on Top Overlay And Pad C205-1(3400mil,3621.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3445.276mil,3589.449mil)(3445.276mil,3648.937mil) on Top Overlay And Pad C205-1(3400mil,3621.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3354.724mil,3589.449mil)(3445.276mil,3589.449mil) on Top Overlay And Pad C205-1(3400mil,3621.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3255.472mil,3339.685mil)(3255.472mil,3385.905mil) on Top Overlay And Pad C203-2(3285mil,3369.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3314.528mil,3339.685mil)(3314.528mil,3385.905mil) on Top Overlay And Pad C203-2(3285mil,3369.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3255.472mil,3339.685mil)(3314.528mil,3339.685mil) on Top Overlay And Pad C203-2(3285mil,3369.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3255.472mil,3413.465mil)(3255.472mil,3459.685mil) on Top Overlay And Pad C203-1(3285mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3314.528mil,3413.465mil)(3314.528mil,3459.685mil) on Top Overlay And Pad C203-1(3285mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3255.472mil,3459.685mil)(3314.528mil,3459.685mil) on Top Overlay And Pad C203-1(3285mil,3430mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3134.724mil,3278.11mil)(3134.724mil,3337.598mil) on Top Overlay And Pad C201-2(3180mil,3310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3225.276mil,3278.11mil)(3225.276mil,3337.598mil) on Top Overlay And Pad C201-2(3180mil,3310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3134.724mil,3278.11mil)(3225.276mil,3278.11mil) on Top Overlay And Pad C201-2(3180mil,3310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3134.724mil,3399.724mil)(3134.724mil,3459.212mil) on Top Overlay And Pad C201-1(3180mil,3427.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3225.276mil,3399.724mil)(3225.276mil,3459.212mil) on Top Overlay And Pad C201-1(3180mil,3427.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3134.724mil,3459.212mil)(3225.276mil,3459.212mil) on Top Overlay And Pad C201-1(3180mil,3427.322mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3930.472mil,3190.315mil)(3989.528mil,3190.315mil) on Top Overlay And Pad C204-2(3960mil,3220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3989.528mil,3190.315mil)(3989.528mil,3236.535mil) on Top Overlay And Pad C204-2(3960mil,3220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3930.472mil,3190.315mil)(3930.472mil,3236.535mil) on Top Overlay And Pad C204-2(3960mil,3220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3930.472mil,3310.315mil)(3989.528mil,3310.315mil) on Top Overlay And Pad C204-1(3960mil,3280.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3989.528mil,3264.095mil)(3989.528mil,3310.315mil) on Top Overlay And Pad C204-1(3960mil,3280.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3930.472mil,3264.095mil)(3930.472mil,3310.315mil) on Top Overlay And Pad C204-1(3960mil,3280.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3855.472mil,3310.315mil)(3914.528mil,3310.315mil) on Top Overlay And Pad R203-2(3885mil,3280.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3855.472mil,3264.094mil)(3855.472mil,3310.315mil) on Top Overlay And Pad R203-2(3885mil,3280.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3914.528mil,3264.094mil)(3914.528mil,3310.315mil) on Top Overlay And Pad R203-2(3885mil,3280.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3855.472mil,3190.315mil)(3914.528mil,3190.315mil) on Top Overlay And Pad R203-1(3885mil,3220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3855.472mil,3190.315mil)(3855.472mil,3236.535mil) on Top Overlay And Pad R203-1(3885mil,3220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3914.528mil,3190.315mil)(3914.528mil,3236.535mil) on Top Overlay And Pad R203-1(3885mil,3220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3780.472mil,3190.315mil)(3780.472mil,3236.536mil) on Top Overlay And Pad R204-2(3810mil,3220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3780.472mil,3190.315mil)(3839.528mil,3190.315mil) on Top Overlay And Pad R204-2(3810mil,3220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3839.528mil,3190.315mil)(3839.528mil,3236.536mil) on Top Overlay And Pad R204-2(3810mil,3220mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3780.472mil,3264.095mil)(3780.472mil,3310.315mil) on Top Overlay And Pad R204-1(3810mil,3280.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3780.472mil,3310.315mil)(3839.528mil,3310.315mil) on Top Overlay And Pad R204-1(3810mil,3280.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3839.528mil,3264.095mil)(3839.528mil,3310.315mil) on Top Overlay And Pad R204-1(3810mil,3280.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3749.528mil,3229.685mil)(3749.528mil,3275.905mil) on Top Overlay And Pad C202-2(3720mil,3259.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3690.472mil,3229.685mil)(3690.472mil,3275.905mil) on Top Overlay And Pad C202-2(3720mil,3259.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3690.472mil,3229.685mil)(3749.528mil,3229.685mil) on Top Overlay And Pad C202-2(3720mil,3259.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3749.528mil,3303.465mil)(3749.528mil,3349.685mil) on Top Overlay And Pad C202-1(3720mil,3320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3690.472mil,3303.465mil)(3690.472mil,3349.685mil) on Top Overlay And Pad C202-1(3720mil,3320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3690.472mil,3349.685mil)(3749.528mil,3349.685mil) on Top Overlay And Pad C202-1(3720mil,3320mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3529.685mil,3025.472mil)(3575.906mil,3025.472mil) on Top Overlay And Pad R201-2(3559.37mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3529.685mil,3084.528mil)(3575.906mil,3084.528mil) on Top Overlay And Pad R201-2(3559.37mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3529.685mil,3025.472mil)(3529.685mil,3084.528mil) on Top Overlay And Pad R201-2(3559.37mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3649.685mil,3025.472mil)(3649.685mil,3084.528mil) on Top Overlay And Pad R201-1(3620mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3603.465mil,3025.472mil)(3649.685mil,3025.472mil) on Top Overlay And Pad R201-1(3620mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3603.465mil,3084.528mil)(3649.685mil,3084.528mil) on Top Overlay And Pad R201-1(3620mil,3055mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D201-1(3620mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3648.74mil,3100.472mil)(3648.74mil,3159.528mil) on Top Overlay And Pad D201-1(3620mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3603.465mil,3100.472mil)(3648.74mil,3100.472mil) on Top Overlay And Pad D201-1(3620mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3603.465mil,3159.528mil)(3648.74mil,3159.528mil) on Top Overlay And Pad D201-1(3620mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3530.63mil,3100.472mil)(3575.906mil,3100.472mil) on Top Overlay And Pad D201-2(3559.37mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3530.63mil,3159.528mil)(3575.906mil,3159.528mil) on Top Overlay And Pad D201-2(3559.37mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D201-2(3559.37mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3358.032mil,3100.472mil)(3404.252mil,3100.472mil) on Top Overlay And Pad R202-2(3387.716mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3358.032mil,3159.528mil)(3404.252mil,3159.528mil) on Top Overlay And Pad R202-2(3387.716mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3358.032mil,3100.472mil)(3358.032mil,3159.528mil) on Top Overlay And Pad R202-2(3387.716mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3478.032mil,3100.472mil)(3478.032mil,3159.528mil) on Top Overlay And Pad R202-1(3448.347mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3431.811mil,3100.472mil)(3478.032mil,3100.472mil) on Top Overlay And Pad R202-1(3448.347mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3431.811mil,3159.528mil)(3478.032mil,3159.528mil) on Top Overlay And Pad R202-1(3448.347mil,3130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2654.724mil,3652.402mil)(2654.724mil,3711.89mil) on Top Overlay And Pad C209-2(2700mil,3680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2745.276mil,3652.402mil)(2745.276mil,3711.89mil) on Top Overlay And Pad C209-2(2700mil,3680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2654.724mil,3711.89mil)(2745.276mil,3711.89mil) on Top Overlay And Pad C209-2(2700mil,3680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2654.724mil,3530.787mil)(2654.724mil,3590.276mil) on Top Overlay And Pad C209-1(2700mil,3562.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2745.276mil,3530.787mil)(2745.276mil,3590.276mil) on Top Overlay And Pad C209-1(2700mil,3562.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2654.724mil,3530.787mil)(2745.276mil,3530.787mil) on Top Overlay And Pad C209-1(2700mil,3562.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2529.724mil,3652.402mil)(2529.724mil,3711.89mil) on Top Overlay And Pad C210-2(2575mil,3680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2620.276mil,3652.402mil)(2620.276mil,3711.89mil) on Top Overlay And Pad C210-2(2575mil,3680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2529.724mil,3711.89mil)(2620.276mil,3711.89mil) on Top Overlay And Pad C210-2(2575mil,3680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2529.724mil,3530.787mil)(2529.724mil,3590.276mil) on Top Overlay And Pad C210-1(2575mil,3562.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2620.276mil,3530.787mil)(2620.276mil,3590.276mil) on Top Overlay And Pad C210-1(2575mil,3562.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2529.724mil,3530.787mil)(2620.276mil,3530.787mil) on Top Overlay And Pad C210-1(2575mil,3562.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Track (2618.071mil,3057.599mil)(2618.071mil,3132.402mil) on Top Overlay And Pad R205-1(2649.961mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.527mil < 10mil) Between Track (2618.071mil,3057.599mil)(2669.252mil,3057.599mil) on Top Overlay And Pad R205-1(2649.961mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.527mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Track (2618.071mil,3132.402mil)(2669.252mil,3132.402mil) on Top Overlay And Pad R205-1(2649.961mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Track (2751.929mil,3057.599mil)(2751.929mil,3132.402mil) on Top Overlay And Pad R205-2(2720.039mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.527mil < 10mil) Between Track (2700.748mil,3057.599mil)(2751.929mil,3057.599mil) on Top Overlay And Pad R205-2(2720.039mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.527mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Track (2700.748mil,3132.402mil)(2751.929mil,3132.402mil) on Top Overlay And Pad R205-2(2720.039mil,3095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2324.724mil,3238.11mil)(2324.724mil,3297.598mil) on Top Overlay And Pad C208-2(2370mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2415.276mil,3238.11mil)(2415.276mil,3297.598mil) on Top Overlay And Pad C208-2(2370mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2324.724mil,3238.11mil)(2415.276mil,3238.11mil) on Top Overlay And Pad C208-2(2370mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2324.724mil,3359.724mil)(2324.724mil,3419.213mil) on Top Overlay And Pad C208-1(2370mil,3387.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2415.276mil,3359.724mil)(2415.276mil,3419.213mil) on Top Overlay And Pad C208-1(2370mil,3387.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2324.724mil,3419.213mil)(2415.276mil,3419.213mil) on Top Overlay And Pad C208-1(2370mil,3387.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2204.724mil,3238.11mil)(2204.724mil,3297.598mil) on Top Overlay And Pad C207-2(2250mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2295.276mil,3238.11mil)(2295.276mil,3297.598mil) on Top Overlay And Pad C207-2(2250mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2204.724mil,3238.11mil)(2295.276mil,3238.11mil) on Top Overlay And Pad C207-2(2250mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2204.724mil,3359.724mil)(2204.724mil,3419.213mil) on Top Overlay And Pad C207-1(2250mil,3387.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2295.276mil,3359.724mil)(2295.276mil,3419.213mil) on Top Overlay And Pad C207-1(2250mil,3387.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2204.724mil,3419.213mil)(2295.276mil,3419.213mil) on Top Overlay And Pad C207-1(2250mil,3387.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Track (2316.929mil,2842.598mil)(2316.929mil,2917.401mil) on Top Overlay And Pad R212-1(2285.039mil,2880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Track (2265.748mil,2842.598mil)(2316.929mil,2842.598mil) on Top Overlay And Pad R212-1(2285.039mil,2880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.527mil < 10mil) Between Track (2265.748mil,2917.401mil)(2316.929mil,2917.401mil) on Top Overlay And Pad R212-1(2285.039mil,2880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.527mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Track (2183.071mil,2842.598mil)(2234.252mil,2842.598mil) on Top Overlay And Pad R212-2(2214.961mil,2880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.527mil < 10mil) Between Track (2183.071mil,2917.401mil)(2234.252mil,2917.401mil) on Top Overlay And Pad R212-2(2214.961mil,2880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.527mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Track (2183.071mil,2842.598mil)(2183.071mil,2917.401mil) on Top Overlay And Pad R212-2(2214.961mil,2880mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Track (2618.071mil,2072.599mil)(2618.071mil,2147.402mil) on Top Overlay And Pad R211-1(2649.961mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.527mil < 10mil) Between Track (2618.071mil,2072.599mil)(2669.252mil,2072.599mil) on Top Overlay And Pad R211-1(2649.961mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.527mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Track (2618.071mil,2147.402mil)(2669.252mil,2147.402mil) on Top Overlay And Pad R211-1(2649.961mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Track (2751.929mil,2072.599mil)(2751.929mil,2147.402mil) on Top Overlay And Pad R211-2(2720.039mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.527mil < 10mil) Between Track (2700.748mil,2072.599mil)(2751.929mil,2072.599mil) on Top Overlay And Pad R211-2(2720.039mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.527mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Track (2700.748mil,2147.402mil)(2751.929mil,2147.402mil) on Top Overlay And Pad R211-2(2720.039mil,2110mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Track (2316.929mil,3827.598mil)(2316.929mil,3902.401mil) on Top Overlay And Pad R206-1(2285.039mil,3865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Track (2265.748mil,3827.598mil)(2316.929mil,3827.598mil) on Top Overlay And Pad R206-1(2285.039mil,3865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.527mil < 10mil) Between Track (2265.748mil,3902.401mil)(2316.929mil,3902.401mil) on Top Overlay And Pad R206-1(2285.039mil,3865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.527mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.528mil < 10mil) Between Track (2183.071mil,3827.598mil)(2234.252mil,3827.598mil) on Top Overlay And Pad R206-2(2214.961mil,3865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.528mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.527mil < 10mil) Between Track (2183.071mil,3902.401mil)(2234.252mil,3902.401mil) on Top Overlay And Pad R206-2(2214.961mil,3865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.527mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.118mil < 10mil) Between Track (2183.071mil,3827.598mil)(2183.071mil,3902.401mil) on Top Overlay And Pad R206-2(2214.961mil,3865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2654.724mil,2545.787mil)(2654.724mil,2605.276mil) on Top Overlay And Pad C220-2(2700mil,2577.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2745.276mil,2545.787mil)(2745.276mil,2605.276mil) on Top Overlay And Pad C220-2(2700mil,2577.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2654.724mil,2545.787mil)(2745.276mil,2545.787mil) on Top Overlay And Pad C220-2(2700mil,2577.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2654.724mil,2667.402mil)(2654.724mil,2726.89mil) on Top Overlay And Pad C220-1(2700mil,2695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2745.276mil,2667.402mil)(2745.276mil,2726.89mil) on Top Overlay And Pad C220-1(2700mil,2695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2654.724mil,2726.89mil)(2745.276mil,2726.89mil) on Top Overlay And Pad C220-1(2700mil,2695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2529.724mil,2545.787mil)(2529.724mil,2605.276mil) on Top Overlay And Pad C221-2(2575mil,2577.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2620.276mil,2545.787mil)(2620.276mil,2605.276mil) on Top Overlay And Pad C221-2(2575mil,2577.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2529.724mil,2545.787mil)(2620.276mil,2545.787mil) on Top Overlay And Pad C221-2(2575mil,2577.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2529.724mil,2667.402mil)(2529.724mil,2726.89mil) on Top Overlay And Pad C221-1(2575mil,2695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2620.276mil,2667.402mil)(2620.276mil,2726.89mil) on Top Overlay And Pad C221-1(2575mil,2695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2529.724mil,2726.89mil)(2620.276mil,2726.89mil) on Top Overlay And Pad C221-1(2575mil,2695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2324.724mil,2374.724mil)(2324.724mil,2434.213mil) on Top Overlay And Pad C219-2(2370mil,2402.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2415.276mil,2374.724mil)(2415.276mil,2434.213mil) on Top Overlay And Pad C219-2(2370mil,2402.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2324.724mil,2434.213mil)(2415.276mil,2434.213mil) on Top Overlay And Pad C219-2(2370mil,2402.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2324.724mil,2253.11mil)(2324.724mil,2312.598mil) on Top Overlay And Pad C219-1(2370mil,2285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2415.276mil,2253.11mil)(2415.276mil,2312.598mil) on Top Overlay And Pad C219-1(2370mil,2285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2324.724mil,2253.11mil)(2415.276mil,2253.11mil) on Top Overlay And Pad C219-1(2370mil,2285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2204.724mil,2374.724mil)(2204.724mil,2434.213mil) on Top Overlay And Pad C218-2(2250mil,2402.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2295.276mil,2374.724mil)(2295.276mil,2434.213mil) on Top Overlay And Pad C218-2(2250mil,2402.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2204.724mil,2434.213mil)(2295.276mil,2434.213mil) on Top Overlay And Pad C218-2(2250mil,2402.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2204.724mil,2253.11mil)(2204.724mil,2312.598mil) on Top Overlay And Pad C218-1(2250mil,2285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2295.276mil,2253.11mil)(2295.276mil,2312.598mil) on Top Overlay And Pad C218-1(2250mil,2285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2204.724mil,2253.11mil)(2295.276mil,2253.11mil) on Top Overlay And Pad C218-1(2250mil,2285mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3454.724mil,2726.063mil)(3454.724mil,2785.551mil) on Top Overlay And Pad C217-2(3500mil,2753.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3545.276mil,2726.063mil)(3545.276mil,2785.551mil) on Top Overlay And Pad C217-2(3500mil,2753.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3454.724mil,2785.551mil)(3545.276mil,2785.551mil) on Top Overlay And Pad C217-2(3500mil,2753.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3454.724mil,2604.449mil)(3454.724mil,2663.937mil) on Top Overlay And Pad C217-1(3500mil,2636.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3545.276mil,2604.449mil)(3545.276mil,2663.937mil) on Top Overlay And Pad C217-1(3500mil,2636.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3454.724mil,2604.449mil)(3545.276mil,2604.449mil) on Top Overlay And Pad C217-1(3500mil,2636.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3354.724mil,2726.063mil)(3354.724mil,2785.551mil) on Top Overlay And Pad C216-2(3400mil,2753.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3445.276mil,2726.063mil)(3445.276mil,2785.551mil) on Top Overlay And Pad C216-2(3400mil,2753.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3354.724mil,2785.551mil)(3445.276mil,2785.551mil) on Top Overlay And Pad C216-2(3400mil,2753.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3354.724mil,2604.449mil)(3354.724mil,2663.937mil) on Top Overlay And Pad C216-1(3400mil,2636.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3445.276mil,2604.449mil)(3445.276mil,2663.937mil) on Top Overlay And Pad C216-1(3400mil,2636.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3354.724mil,2604.449mil)(3445.276mil,2604.449mil) on Top Overlay And Pad C216-1(3400mil,2636.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3134.724mil,2293.11mil)(3134.724mil,2352.598mil) on Top Overlay And Pad C212-2(3180mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3225.276mil,2293.11mil)(3225.276mil,2352.598mil) on Top Overlay And Pad C212-2(3180mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3134.724mil,2293.11mil)(3225.276mil,2293.11mil) on Top Overlay And Pad C212-2(3180mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3134.724mil,2414.724mil)(3134.724mil,2474.213mil) on Top Overlay And Pad C212-1(3180mil,2442.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3225.276mil,2414.724mil)(3225.276mil,2474.213mil) on Top Overlay And Pad C212-1(3180mil,2442.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3134.724mil,2474.213mil)(3225.276mil,2474.213mil) on Top Overlay And Pad C212-1(3180mil,2442.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3029.724mil,2293.11mil)(3029.724mil,2352.598mil) on Top Overlay And Pad C211-2(3075mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3029.724mil,2293.11mil)(3120.276mil,2293.11mil) on Top Overlay And Pad C211-2(3075mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3120.276mil,2293.11mil)(3120.276mil,2352.598mil) on Top Overlay And Pad C211-2(3075mil,2325mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3029.724mil,2414.724mil)(3029.724mil,2474.213mil) on Top Overlay And Pad C211-1(3075mil,2442.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3120.276mil,2414.724mil)(3120.276mil,2474.213mil) on Top Overlay And Pad C211-1(3075mil,2442.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3029.724mil,2474.213mil)(3120.276mil,2474.213mil) on Top Overlay And Pad C211-1(3075mil,2442.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3255.472mil,2354.685mil)(3255.472mil,2400.906mil) on Top Overlay And Pad C214-2(3285mil,2384.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3314.528mil,2354.685mil)(3314.528mil,2400.906mil) on Top Overlay And Pad C214-2(3285mil,2384.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3255.472mil,2354.685mil)(3314.528mil,2354.685mil) on Top Overlay And Pad C214-2(3285mil,2384.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3255.472mil,2428.465mil)(3255.472mil,2474.685mil) on Top Overlay And Pad C214-1(3285mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3314.528mil,2428.465mil)(3314.528mil,2474.685mil) on Top Overlay And Pad C214-1(3285mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3255.472mil,2474.685mil)(3314.528mil,2474.685mil) on Top Overlay And Pad C214-1(3285mil,2445mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3930.472mil,2205.315mil)(3989.528mil,2205.315mil) on Top Overlay And Pad C215-2(3960mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3989.528mil,2205.315mil)(3989.528mil,2251.536mil) on Top Overlay And Pad C215-2(3960mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3930.472mil,2205.315mil)(3930.472mil,2251.536mil) on Top Overlay And Pad C215-2(3960mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3930.472mil,2325.315mil)(3989.528mil,2325.315mil) on Top Overlay And Pad C215-1(3960mil,2295.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3989.528mil,2279.095mil)(3989.528mil,2325.315mil) on Top Overlay And Pad C215-1(3960mil,2295.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3930.472mil,2279.095mil)(3930.472mil,2325.315mil) on Top Overlay And Pad C215-1(3960mil,2295.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3855.472mil,2325.315mil)(3914.528mil,2325.315mil) on Top Overlay And Pad R209-2(3885mil,2295.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3855.472mil,2279.094mil)(3855.472mil,2325.315mil) on Top Overlay And Pad R209-2(3885mil,2295.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3914.528mil,2279.094mil)(3914.528mil,2325.315mil) on Top Overlay And Pad R209-2(3885mil,2295.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3855.472mil,2205.315mil)(3914.528mil,2205.315mil) on Top Overlay And Pad R209-1(3885mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3855.472mil,2205.315mil)(3855.472mil,2251.535mil) on Top Overlay And Pad R209-1(3885mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3914.528mil,2205.315mil)(3914.528mil,2251.535mil) on Top Overlay And Pad R209-1(3885mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3780.472mil,2205.315mil)(3780.472mil,2251.536mil) on Top Overlay And Pad R210-2(3810mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3780.472mil,2205.315mil)(3839.528mil,2205.315mil) on Top Overlay And Pad R210-2(3810mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3839.528mil,2205.315mil)(3839.528mil,2251.536mil) on Top Overlay And Pad R210-2(3810mil,2235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3780.472mil,2279.095mil)(3780.472mil,2325.315mil) on Top Overlay And Pad R210-1(3810mil,2295.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3780.472mil,2325.315mil)(3839.528mil,2325.315mil) on Top Overlay And Pad R210-1(3810mil,2295.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3839.528mil,2279.095mil)(3839.528mil,2325.315mil) on Top Overlay And Pad R210-1(3810mil,2295.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3749.528mil,2244.685mil)(3749.528mil,2290.906mil) on Top Overlay And Pad C213-2(3720mil,2274.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3690.472mil,2244.685mil)(3690.472mil,2290.906mil) on Top Overlay And Pad C213-2(3720mil,2274.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3690.472mil,2244.685mil)(3749.528mil,2244.685mil) on Top Overlay And Pad C213-2(3720mil,2274.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3690.472mil,2364.685mil)(3749.528mil,2364.685mil) on Top Overlay And Pad C213-1(3720mil,2335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3749.528mil,2318.465mil)(3749.528mil,2364.685mil) on Top Overlay And Pad C213-1(3720mil,2335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3690.472mil,2318.465mil)(3690.472mil,2364.685mil) on Top Overlay And Pad C213-1(3720mil,2335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3529.685mil,2040.472mil)(3575.906mil,2040.472mil) on Top Overlay And Pad R207-2(3559.37mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3529.685mil,2099.528mil)(3575.906mil,2099.528mil) on Top Overlay And Pad R207-2(3559.37mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3529.685mil,2040.472mil)(3529.685mil,2099.528mil) on Top Overlay And Pad R207-2(3559.37mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3649.685mil,2040.472mil)(3649.685mil,2099.528mil) on Top Overlay And Pad R207-1(3620mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3603.465mil,2040.472mil)(3649.685mil,2040.472mil) on Top Overlay And Pad R207-1(3620mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3603.465mil,2099.528mil)(3649.685mil,2099.528mil) on Top Overlay And Pad R207-1(3620mil,2070mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D203-1(3620mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3648.74mil,2115.472mil)(3648.74mil,2174.528mil) on Top Overlay And Pad D203-1(3620mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3603.465mil,2115.472mil)(3648.74mil,2115.472mil) on Top Overlay And Pad D203-1(3620mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3603.465mil,2174.528mil)(3648.74mil,2174.528mil) on Top Overlay And Pad D203-1(3620mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3530.63mil,2115.472mil)(3575.906mil,2115.472mil) on Top Overlay And Pad D203-2(3559.37mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D203-2(3559.37mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3530.63mil,2174.528mil)(3575.906mil,2174.528mil) on Top Overlay And Pad D203-2(3559.37mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3358.032mil,2115.472mil)(3404.252mil,2115.472mil) on Top Overlay And Pad R208-2(3387.716mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3358.032mil,2174.528mil)(3404.252mil,2174.528mil) on Top Overlay And Pad R208-2(3387.716mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3358.032mil,2115.472mil)(3358.032mil,2174.528mil) on Top Overlay And Pad R208-2(3387.716mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3478.032mil,2115.472mil)(3478.032mil,2174.528mil) on Top Overlay And Pad R208-1(3448.347mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3431.811mil,2115.472mil)(3478.032mil,2115.472mil) on Top Overlay And Pad R208-1(3448.347mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3431.811mil,2174.528mil)(3478.032mil,2174.528mil) on Top Overlay And Pad R208-1(3448.347mil,2145mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (4055.472mil,1363.858mil)(4055.472mil,1409.134mil) on Top Overlay And Pad D301-1(4085mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (4114.528mil,1363.858mil)(4114.528mil,1409.134mil) on Top Overlay And Pad D301-1(4085mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D301-1(4085mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (4055.472mil,1363.858mil)(4114.528mil,1363.858mil) on Top Overlay And Pad D301-1(4085mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (4055.472mil,1436.693mil)(4055.472mil,1481.969mil) on Top Overlay And Pad D301-2(4085mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (4114.528mil,1436.693mil)(4114.528mil,1481.968mil) on Top Overlay And Pad D301-2(4085mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D301-2(4085mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3985.472mil,1436.693mil)(3985.472mil,1482.913mil) on Top Overlay And Pad R303-2(4015mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (4044.528mil,1436.693mil)(4044.528mil,1482.913mil) on Top Overlay And Pad R303-2(4015mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3985.472mil,1482.913mil)(4044.528mil,1482.913mil) on Top Overlay And Pad R303-2(4015mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3985.472mil,1362.913mil)(3985.472mil,1409.134mil) on Top Overlay And Pad R303-1(4015mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (4044.528mil,1362.913mil)(4044.528mil,1409.134mil) on Top Overlay And Pad R303-1(4015mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3985.472mil,1362.913mil)(4044.528mil,1362.913mil) on Top Overlay And Pad R303-1(4015mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (4035.472mil,4528.779mil)(4035.472mil,4575mil) on Top Overlay And Pad R406-2(4065mil,4545.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (4094.528mil,4528.779mil)(4094.528mil,4575mil) on Top Overlay And Pad R406-2(4065mil,4545.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (4035.472mil,4575mil)(4094.528mil,4575mil) on Top Overlay And Pad R406-2(4065mil,4545.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (4035.472mil,4455mil)(4035.472mil,4501.221mil) on Top Overlay And Pad R406-1(4065mil,4484.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (4094.528mil,4455mil)(4094.528mil,4501.221mil) on Top Overlay And Pad R406-1(4065mil,4484.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (4035.472mil,4455mil)(4094.528mil,4455mil) on Top Overlay And Pad R406-1(4065mil,4484.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D401-1(3890mil,4474.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3860.472mil,4445.945mil)(3860.472mil,4491.221mil) on Top Overlay And Pad D401-1(3890mil,4474.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3919.528mil,4445.945mil)(3919.528mil,4491.221mil) on Top Overlay And Pad D401-1(3890mil,4474.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3860.472mil,4445.945mil)(3919.528mil,4445.945mil) on Top Overlay And Pad D401-1(3890mil,4474.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D401-2(3890mil,4535.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3860.472mil,4518.779mil)(3860.472mil,4564.055mil) on Top Overlay And Pad D401-2(3890mil,4535.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3919.528mil,4518.779mil)(3919.528mil,4564.055mil) on Top Overlay And Pad D401-2(3890mil,4535.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3555.472mil,5878.779mil)(3555.472mil,5925mil) on Top Overlay And Pad R407-2(3585mil,5895.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3614.528mil,5878.779mil)(3614.528mil,5925mil) on Top Overlay And Pad R407-2(3585mil,5895.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3555.472mil,5925mil)(3614.528mil,5925mil) on Top Overlay And Pad R407-2(3585mil,5895.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3555.472mil,5805mil)(3555.472mil,5851.221mil) on Top Overlay And Pad R407-1(3585mil,5834.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3614.528mil,5805mil)(3614.528mil,5851.221mil) on Top Overlay And Pad R407-1(3585mil,5834.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3555.472mil,5805mil)(3614.528mil,5805mil) on Top Overlay And Pad R407-1(3585mil,5834.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (3365.472mil,5795.945mil)(3424.528mil,5795.945mil) on Top Overlay And Pad D402-1(3395mil,5824.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D402-1(3395mil,5824.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3365.472mil,5795.945mil)(3365.472mil,5841.221mil) on Top Overlay And Pad D402-1(3395mil,5824.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3424.528mil,5795.945mil)(3424.528mil,5841.221mil) on Top Overlay And Pad D402-1(3395mil,5824.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3424.528mil,5868.779mil)(3424.528mil,5914.055mil) on Top Overlay And Pad D402-2(3395mil,5885.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3365.472mil,5868.779mil)(3365.472mil,5914.055mil) on Top Overlay And Pad D402-2(3395mil,5885.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.008mil < 10mil) Between Region (0 hole(s)) Top Overlay And Pad D402-2(3395mil,5885.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3775mil,1530.472mil)(3775mil,1589.527mil) on Top Overlay And Pad C302-2(3745.315mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3728.78mil,1589.527mil)(3775mil,1589.527mil) on Top Overlay And Pad C302-2(3745.315mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3728.78mil,1530.472mil)(3775mil,1530.472mil) on Top Overlay And Pad C302-2(3745.315mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3655mil,1530.472mil)(3655mil,1589.527mil) on Top Overlay And Pad C302-1(3684.685mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3655mil,1589.527mil)(3701.22mil,1589.527mil) on Top Overlay And Pad C302-1(3684.685mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3655mil,1530.472mil)(3701.22mil,1530.472mil) on Top Overlay And Pad C302-1(3684.685mil,1560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3459.724mil,1733.622mil)(3459.724mil,1793.11mil) on Top Overlay And Pad C305-2(3505mil,1761.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3550.276mil,1733.622mil)(3550.276mil,1793.11mil) on Top Overlay And Pad C305-2(3505mil,1761.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3459.724mil,1793.11mil)(3550.276mil,1793.11mil) on Top Overlay And Pad C305-2(3505mil,1761.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3459.724mil,1612.008mil)(3459.724mil,1671.496mil) on Top Overlay And Pad C305-1(3505mil,1643.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3550.276mil,1612.008mil)(3550.276mil,1671.496mil) on Top Overlay And Pad C305-1(3505mil,1643.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3459.724mil,1612.008mil)(3550.276mil,1612.008mil) on Top Overlay And Pad C305-1(3505mil,1643.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3354.724mil,1733.622mil)(3354.724mil,1793.11mil) on Top Overlay And Pad C304-2(3400mil,1761.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3445.276mil,1733.622mil)(3445.276mil,1793.11mil) on Top Overlay And Pad C304-2(3400mil,1761.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3354.724mil,1793.11mil)(3445.276mil,1793.11mil) on Top Overlay And Pad C304-2(3400mil,1761.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3354.724mil,1612.008mil)(3354.724mil,1671.496mil) on Top Overlay And Pad C304-1(3400mil,1643.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3445.276mil,1612.008mil)(3445.276mil,1671.496mil) on Top Overlay And Pad C304-1(3400mil,1643.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3354.724mil,1612.008mil)(3445.276mil,1612.008mil) on Top Overlay And Pad C304-1(3400mil,1643.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3379.724mil,1320.787mil)(3379.724mil,1380.276mil) on Top Overlay And Pad C301-2(3425mil,1352.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3470.276mil,1320.787mil)(3470.276mil,1380.276mil) on Top Overlay And Pad C301-2(3425mil,1352.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3379.724mil,1320.787mil)(3470.276mil,1320.787mil) on Top Overlay And Pad C301-2(3425mil,1352.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3379.724mil,1442.402mil)(3379.724mil,1501.89mil) on Top Overlay And Pad C301-1(3425mil,1470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3470.276mil,1442.402mil)(3470.276mil,1501.89mil) on Top Overlay And Pad C301-1(3425mil,1470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3379.724mil,1501.89mil)(3470.276mil,1501.89mil) on Top Overlay And Pad C301-1(3425mil,1470mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3915.472mil,1362.914mil)(3915.472mil,1409.134mil) on Top Overlay And Pad C303-2(3945mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3974.528mil,1362.914mil)(3974.528mil,1409.134mil) on Top Overlay And Pad C303-2(3945mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3915.472mil,1362.914mil)(3974.528mil,1362.914mil) on Top Overlay And Pad C303-2(3945mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3915.472mil,1436.693mil)(3915.472mil,1482.914mil) on Top Overlay And Pad C303-1(3945mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3974.528mil,1436.693mil)(3974.528mil,1482.914mil) on Top Overlay And Pad C303-1(3945mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3915.472mil,1482.914mil)(3974.528mil,1482.914mil) on Top Overlay And Pad C303-1(3945mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3845.472mil,1482.913mil)(3904.528mil,1482.913mil) on Top Overlay And Pad R301-2(3875mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3845.472mil,1436.693mil)(3845.472mil,1482.913mil) on Top Overlay And Pad R301-2(3875mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3904.528mil,1436.693mil)(3904.528mil,1482.913mil) on Top Overlay And Pad R301-2(3875mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3845.472mil,1362.913mil)(3845.472mil,1409.134mil) on Top Overlay And Pad R301-1(3875mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3904.528mil,1362.913mil)(3904.528mil,1409.134mil) on Top Overlay And Pad R301-1(3875mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3845.472mil,1362.913mil)(3904.528mil,1362.913mil) on Top Overlay And Pad R301-1(3875mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3775.472mil,1362.914mil)(3834.528mil,1362.914mil) on Top Overlay And Pad R302-2(3805mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3834.528mil,1362.914mil)(3834.528mil,1409.134mil) on Top Overlay And Pad R302-2(3805mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3775.472mil,1362.914mil)(3775.472mil,1409.134mil) on Top Overlay And Pad R302-2(3805mil,1392.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3775.472mil,1482.914mil)(3834.528mil,1482.914mil) on Top Overlay And Pad R302-1(3805mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3834.528mil,1436.693mil)(3834.528mil,1482.914mil) on Top Overlay And Pad R302-1(3805mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3775.472mil,1436.693mil)(3775.472mil,1482.914mil) on Top Overlay And Pad R302-1(3805mil,1453.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2444.449mil,1479.724mil)(2444.449mil,1570.275mil) on Top Overlay And Pad C103-2(2476.339mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2444.449mil,1479.724mil)(2503.937mil,1479.724mil) on Top Overlay And Pad C103-2(2476.339mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2444.449mil,1570.275mil)(2503.937mil,1570.275mil) on Top Overlay And Pad C103-2(2476.339mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C102" (2447mil,1480mil) on Top Overlay And Pad C103-2(2476.339mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2566.063mil,1479.724mil)(2625.551mil,1479.724mil) on Top Overlay And Pad C103-1(2593.661mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2566.063mil,1570.276mil)(2625.551mil,1570.276mil) on Top Overlay And Pad C103-1(2593.661mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2625.551mil,1479.724mil)(2625.551mil,1570.276mil) on Top Overlay And Pad C103-1(2593.661mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C102" (2447mil,1480mil) on Top Overlay And Pad C103-1(2593.661mil,1525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1340.472mil,5903.779mil)(1340.472mil,5950mil) on Top Overlay And Pad R405-2(1370mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1399.527mil,5903.779mil)(1399.527mil,5950mil) on Top Overlay And Pad R405-2(1370mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (1340.472mil,5950mil)(1399.527mil,5950mil) on Top Overlay And Pad R405-2(1370mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1340.472mil,5830mil)(1340.472mil,5876.221mil) on Top Overlay And Pad R405-1(1370mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1399.527mil,5830mil)(1399.527mil,5876.221mil) on Top Overlay And Pad R405-1(1370mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (1340.472mil,5830mil)(1399.527mil,5830mil) on Top Overlay And Pad R405-1(1370mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (1530.472mil,5950mil)(1589.527mil,5950mil) on Top Overlay And Pad R404-2(1560mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1530.472mil,5903.779mil)(1530.472mil,5950mil) on Top Overlay And Pad R404-2(1560mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1589.527mil,5903.779mil)(1589.527mil,5950mil) on Top Overlay And Pad R404-2(1560mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (1530.472mil,5830mil)(1589.527mil,5830mil) on Top Overlay And Pad R404-1(1560mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1530.472mil,5830mil)(1530.472mil,5876.221mil) on Top Overlay And Pad R404-1(1560mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1589.527mil,5830mil)(1589.527mil,5876.221mil) on Top Overlay And Pad R404-1(1560mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (2485.472mil,5950mil)(2544.528mil,5950mil) on Top Overlay And Pad R403-2(2515mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (2485.472mil,5903.779mil)(2485.472mil,5950mil) on Top Overlay And Pad R403-2(2515mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (2544.528mil,5903.779mil)(2544.528mil,5950mil) on Top Overlay And Pad R403-2(2515mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (2485.472mil,5830mil)(2544.528mil,5830mil) on Top Overlay And Pad R403-1(2515mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (2485.472mil,5830mil)(2485.472mil,5876.221mil) on Top Overlay And Pad R403-1(2515mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (2544.528mil,5830mil)(2544.528mil,5876.221mil) on Top Overlay And Pad R403-1(2515mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3355.472mil,4631.535mil)(3355.472mil,4677.756mil) on Top Overlay And Pad R402-2(3385mil,4661.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3414.528mil,4631.535mil)(3414.528mil,4677.756mil) on Top Overlay And Pad R402-2(3385mil,4661.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3355.472mil,4631.535mil)(3414.528mil,4631.535mil) on Top Overlay And Pad R402-2(3385mil,4661.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R401" (3358mil,4645mil) on Top Overlay And Pad R402-2(3385mil,4661.22mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3355.472mil,4705.315mil)(3355.472mil,4751.535mil) on Top Overlay And Pad R402-1(3385mil,4721.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3414.528mil,4705.315mil)(3414.528mil,4751.535mil) on Top Overlay And Pad R402-1(3385mil,4721.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3355.472mil,4751.535mil)(3414.528mil,4751.535mil) on Top Overlay And Pad R402-1(3385mil,4721.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3355.472mil,4494.685mil)(3355.472mil,4540.906mil) on Top Overlay And Pad R401-2(3385mil,4524.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3414.528mil,4494.685mil)(3414.528mil,4540.906mil) on Top Overlay And Pad R401-2(3385mil,4524.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3355.472mil,4494.685mil)(3414.528mil,4494.685mil) on Top Overlay And Pad R401-2(3385mil,4524.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C403" (3281.5mil,4471.839mil) on Top Overlay And Pad R401-2(3385mil,4524.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C404" (3386.5mil,4471.839mil) on Top Overlay And Pad R401-2(3385mil,4524.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3355.472mil,4568.465mil)(3355.472mil,4614.685mil) on Top Overlay And Pad R401-1(3385mil,4585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3414.528mil,4568.465mil)(3414.528mil,4614.685mil) on Top Overlay And Pad R401-1(3385mil,4585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (3355.472mil,4614.685mil)(3414.528mil,4614.685mil) on Top Overlay And Pad R401-1(3385mil,4585mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2104.724mil,5891.063mil)(2104.724mil,5950.551mil) on Top Overlay And Pad C409-2(2150mil,5918.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2195.276mil,5891.063mil)(2195.276mil,5950.551mil) on Top Overlay And Pad C409-2(2150mil,5918.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2104.724mil,5950.551mil)(2195.276mil,5950.551mil) on Top Overlay And Pad C409-2(2150mil,5918.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2104.724mil,5769.449mil)(2104.724mil,5828.937mil) on Top Overlay And Pad C409-1(2150mil,5801.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2195.276mil,5769.449mil)(2195.276mil,5828.937mil) on Top Overlay And Pad C409-1(2150mil,5801.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2104.724mil,5769.449mil)(2195.276mil,5769.449mil) on Top Overlay And Pad C409-1(2150mil,5801.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1914.724mil,5891.063mil)(1914.724mil,5950.551mil) on Top Overlay And Pad C408-2(1960mil,5918.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2005.275mil,5891.063mil)(2005.275mil,5950.551mil) on Top Overlay And Pad C408-2(1960mil,5918.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (1914.724mil,5950.551mil)(2005.275mil,5950.551mil) on Top Overlay And Pad C408-2(1960mil,5918.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1914.724mil,5769.449mil)(1914.724mil,5828.937mil) on Top Overlay And Pad C408-1(1960mil,5801.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2005.276mil,5769.449mil)(2005.276mil,5828.937mil) on Top Overlay And Pad C408-1(1960mil,5801.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (1914.724mil,5769.449mil)(2005.276mil,5769.449mil) on Top Overlay And Pad C408-1(1960mil,5801.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (2295.472mil,5903.779mil)(2295.472mil,5950mil) on Top Overlay And Pad C407-2(2325mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (2354.528mil,5903.779mil)(2354.528mil,5950mil) on Top Overlay And Pad C407-2(2325mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (2295.472mil,5950mil)(2354.528mil,5950mil) on Top Overlay And Pad C407-2(2325mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (2295.472mil,5830mil)(2295.472mil,5876.221mil) on Top Overlay And Pad C407-1(2325mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (2354.528mil,5830mil)(2354.528mil,5876.221mil) on Top Overlay And Pad C407-1(2325mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (2295.472mil,5830mil)(2354.528mil,5830mil) on Top Overlay And Pad C407-1(2325mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1150.473mil,5903.779mil)(1150.473mil,5950mil) on Top Overlay And Pad C406-2(1180mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1209.528mil,5903.779mil)(1209.528mil,5950mil) on Top Overlay And Pad C406-2(1180mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (1150.473mil,5950mil)(1209.528mil,5950mil) on Top Overlay And Pad C406-2(1180mil,5920.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1150.473mil,5830mil)(1150.473mil,5876.221mil) on Top Overlay And Pad C406-1(1180mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (1209.528mil,5830mil)(1209.528mil,5876.221mil) on Top Overlay And Pad C406-1(1180mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (1150.473mil,5830mil)(1209.528mil,5830mil) on Top Overlay And Pad C406-1(1180mil,5859.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1724.724mil,5891.063mil)(1724.724mil,5950.551mil) on Top Overlay And Pad C405-2(1770mil,5918.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (1815.275mil,5891.063mil)(1815.275mil,5950.551mil) on Top Overlay And Pad C405-2(1770mil,5918.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (1724.724mil,5950.551mil)(1815.275mil,5950.551mil) on Top Overlay And Pad C405-2(1770mil,5918.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1724.724mil,5769.449mil)(1724.724mil,5828.937mil) on Top Overlay And Pad C405-1(1770mil,5801.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1815.276mil,5769.449mil)(1815.276mil,5828.937mil) on Top Overlay And Pad C405-1(1770mil,5801.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (1724.724mil,5769.449mil)(1815.276mil,5769.449mil) on Top Overlay And Pad C405-1(1770mil,5801.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3384.724mil,4382.402mil)(3384.724mil,4441.89mil) on Top Overlay And Pad C404-2(3430mil,4410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3475.276mil,4382.402mil)(3475.276mil,4441.89mil) on Top Overlay And Pad C404-2(3430mil,4410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3384.724mil,4441.89mil)(3475.276mil,4441.89mil) on Top Overlay And Pad C404-2(3430mil,4410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3384.724mil,4260.787mil)(3384.724mil,4320.276mil) on Top Overlay And Pad C404-1(3430mil,4292.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3475.276mil,4260.787mil)(3475.276mil,4320.276mil) on Top Overlay And Pad C404-1(3430mil,4292.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3384.724mil,4260.787mil)(3475.276mil,4260.787mil) on Top Overlay And Pad C404-1(3430mil,4292.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3370.276mil,4382.402mil)(3370.276mil,4441.89mil) on Top Overlay And Pad C403-2(3325mil,4410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3279.724mil,4441.89mil)(3370.276mil,4441.89mil) on Top Overlay And Pad C403-2(3325mil,4410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3279.724mil,4382.402mil)(3279.724mil,4441.89mil) on Top Overlay And Pad C403-2(3325mil,4410mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3370.276mil,4260.787mil)(3370.276mil,4320.276mil) on Top Overlay And Pad C403-1(3325mil,4292.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (3279.724mil,4260.787mil)(3370.276mil,4260.787mil) on Top Overlay And Pad C403-1(3325mil,4292.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3279.724mil,4260.787mil)(3279.724mil,4320.276mil) on Top Overlay And Pad C403-1(3325mil,4292.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (2970.472mil,4669.094mil)(2970.472mil,4715.315mil) on Top Overlay And Pad C402-2(3000mil,4685.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3029.528mil,4669.094mil)(3029.528mil,4715.315mil) on Top Overlay And Pad C402-2(3000mil,4685.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (2970.472mil,4715.315mil)(3029.528mil,4715.315mil) on Top Overlay And Pad C402-2(3000mil,4685.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.441mil < 10mil) Between Track (2970.472mil,4595.315mil)(3029.528mil,4595.315mil) on Top Overlay And Pad C402-1(3000mil,4625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (2970.472mil,4595.315mil)(2970.472mil,4641.535mil) on Top Overlay And Pad C402-1(3000mil,4625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.299mil < 10mil) Between Track (3029.528mil,4595.315mil)(3029.528mil,4641.535mil) on Top Overlay And Pad C402-1(3000mil,4625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2919.724mil,4361.063mil)(2919.724mil,4420.551mil) on Top Overlay And Pad C401-2(2965mil,4388.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (3010.276mil,4361.063mil)(3010.276mil,4420.551mil) on Top Overlay And Pad C401-2(2965mil,4388.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2919.724mil,4420.551mil)(3010.276mil,4420.551mil) on Top Overlay And Pad C401-2(2965mil,4388.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2919.724mil,4239.449mil)(2919.724mil,4298.937mil) on Top Overlay And Pad C401-1(2965mil,4271.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (3010.276mil,4239.449mil)(3010.276mil,4298.937mil) on Top Overlay And Pad C401-1(2965mil,4271.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2919.724mil,4239.449mil)(3010.276mil,4239.449mil) on Top Overlay And Pad C401-1(2965mil,4271.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2444.449mil,1359.724mil)(2444.449mil,1450.275mil) on Top Overlay And Pad C102-2(2476.339mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Track (2444.449mil,1450.275mil)(2503.937mil,1450.275mil) on Top Overlay And Pad C102-2(2476.339mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2444.449mil,1359.724mil)(2503.937mil,1359.724mil) on Top Overlay And Pad C102-2(2476.339mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2566.063mil,1450.276mil)(2625.551mil,1450.276mil) on Top Overlay And Pad C102-1(2593.661mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (2566.063mil,1359.724mil)(2625.551mil,1359.724mil) on Top Overlay And Pad C102-1(2593.661mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Track (2625.551mil,1359.724mil)(2625.551mil,1450.276mil) on Top Overlay And Pad C102-1(2593.661mil,1405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.709mil]
Rule Violations :396

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C403" (3281.5mil,4471.839mil) on Top Overlay And Arc (3315.984mil,4505.512mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C103" (2447mil,1600mil) on Top Overlay And Arc (2525mil,1780.006mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.799mil < 10mil) Between Text "C206" (3595mil,3605mil) on Top Overlay And Track (3545.276mil,3711.063mil)(3545.276mil,3770.551mil) on Top Overlay Silk Text to Silk Clearance [7.799mil]
   Violation between Silk To Silk Clearance Constraint: (7.799mil < 10mil) Between Text "C206" (3595mil,3605mil) on Top Overlay And Track (3545.276mil,3589.449mil)(3545.276mil,3648.937mil) on Top Overlay Silk Text to Silk Clearance [7.799mil]
   Violation between Silk To Silk Clearance Constraint: (7.787mil < 10mil) Between Text "C205" (3340mil,3610mil) on Top Overlay And Track (3354.724mil,3711.063mil)(3354.724mil,3770.551mil) on Top Overlay Silk Text to Silk Clearance [7.787mil]
   Violation between Silk To Silk Clearance Constraint: (7.787mil < 10mil) Between Text "C205" (3340mil,3610mil) on Top Overlay And Track (3354.724mil,3589.449mil)(3354.724mil,3648.937mil) on Top Overlay Silk Text to Silk Clearance [7.787mil]
   Violation between Silk To Silk Clearance Constraint: (8.378mil < 10mil) Between Text "R201" (3665mil,3040mil) on Top Overlay And Track (3649.685mil,3025.472mil)(3649.685mil,3084.528mil) on Top Overlay Silk Text to Silk Clearance [8.378mil]
   Violation between Silk To Silk Clearance Constraint: (9.323mil < 10mil) Between Text "D201" (3665mil,3111.417mil) on Top Overlay And Track (3648.74mil,3100.472mil)(3648.74mil,3159.528mil) on Top Overlay Silk Text to Silk Clearance [9.323mil]
   Violation between Silk To Silk Clearance Constraint: (8.074mil < 10mil) Between Text "R302" (3825mil,1505mil) on Top Overlay And Track (3775mil,1530.472mil)(3775mil,1589.527mil) on Top Overlay Silk Text to Silk Clearance [8.074mil]
   Violation between Silk To Silk Clearance Constraint: (8.074mil < 10mil) Between Text "R302" (3825mil,1505mil) on Top Overlay And Track (3728.78mil,1589.527mil)(3775mil,1589.527mil) on Top Overlay Silk Text to Silk Clearance [8.074mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C102" (2447mil,1480mil) on Top Overlay And Track (2444.449mil,1479.724mil)(2444.449mil,1570.275mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C102" (2447mil,1480mil) on Top Overlay And Track (2444.449mil,1479.724mil)(2503.937mil,1479.724mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C102" (2447mil,1480mil) on Top Overlay And Track (2566.063mil,1479.724mil)(2625.551mil,1479.724mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C403" (3281.5mil,4471.839mil) on Top Overlay And Track (3264.803mil,4499.606mil)(3290.394mil,4499.606mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C403" (3281.5mil,4471.839mil) on Top Overlay And Track (3290.394mil,4499.606mil)(3290.394mil,4525.197mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R401" (3358mil,4645mil) on Top Overlay And Track (3355.472mil,4631.535mil)(3355.472mil,4677.756mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R401" (3358mil,4645mil) on Top Overlay And Track (3414.528mil,4631.535mil)(3414.528mil,4677.756mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.528mil < 10mil) Between Text "R401" (3358mil,4645mil) on Top Overlay And Track (3355.472mil,4631.535mil)(3414.528mil,4631.535mil) on Top Overlay Silk Text to Silk Clearance [6.528mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C403" (3281.5mil,4471.839mil) on Top Overlay And Track (3355.472mil,4494.685mil)(3355.472mil,4540.906mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C403" (3281.5mil,4471.839mil) on Top Overlay And Track (3414.528mil,4494.685mil)(3414.528mil,4540.906mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C404" (3386.5mil,4471.839mil) on Top Overlay And Track (3414.528mil,4494.685mil)(3414.528mil,4540.906mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C403" (3281.5mil,4471.839mil) on Top Overlay And Track (3355.472mil,4494.685mil)(3414.528mil,4494.685mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C404" (3386.5mil,4471.839mil) on Top Overlay And Track (3355.472mil,4494.685mil)(3414.528mil,4494.685mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.074mil < 10mil) Between Text "P109" (4520mil,3942mil) on Top Overlay And Track (4495mil,3990mil)(4695mil,3990mil) on Top Overlay Silk Text to Silk Clearance [6.074mil]
   Violation between Silk To Silk Clearance Constraint: (9.011mil < 10mil) Between Text "U202" (3335mil,2205mil) on Top Overlay And Text "C214" (3285mil,2210mil) on Top Overlay Silk Text to Silk Clearance [9.011mil]
   Violation between Silk To Silk Clearance Constraint: (5.719mil < 10mil) Between Text "D203" (3670mil,2130mil) on Top Overlay And Text "R210" (3845mil,2060mil) on Top Overlay Silk Text to Silk Clearance [5.719mil]
   Violation between Silk To Silk Clearance Constraint: (7.481mil < 10mil) Between Text "R207" (3670mil,2055mil) on Top Overlay And Text "R210" (3845mil,2060mil) on Top Overlay Silk Text to Silk Clearance [7.481mil]
   Violation between Silk To Silk Clearance Constraint: (5.747mil < 10mil) Between Text "R302" (3825mil,1505mil) on Top Overlay And Text "C302" (3650mil,1615mil) on Top Overlay Silk Text to Silk Clearance [5.747mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C402" (2972.5mil,4744.815mil) on Top Overlay And Text "U401" (3079.535mil,4741.819mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C403" (3281.5mil,4471.839mil) on Top Overlay And Text "C404" (3386.5mil,4471.839mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :30

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (2945mil,3665mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2810mil,3710mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2810mil,3665mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2900mil,3665mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2945mil,3710mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2900mil,3710mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2855mil,3665mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2855mil,3710mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2855mil,2725mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2855mil,2680mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2900mil,2725mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2945mil,2725mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2900mil,2680mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2810mil,2680mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2810mil,2725mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2945mil,2680mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3685mil,1781.811mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3655mil,1781.811mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3655mil,1750mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3625mil,1781.811mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3625mil,1750mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3595mil,1750mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3595mil,1781.811mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3595mil,1815mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3625mil,1815mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3655mil,1815mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3685mil,1815mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3030mil,5840mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3030mil,5796.693mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3073.307mil,5840mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2986.693mil,5840mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3030mil,5883.307mil) from Top Layer to Bottom Layer 
Rule Violations :32

Processing Rule : Height Constraint (Min=0mil) (Max=500mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 669
Waived Violations : 0
Time Elapsed        : 00:00:01