var searchData=
[
  ['oar1_0',['OAR1',['../structI2C__TypeDef.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2_1',['OAR2',['../structI2C__TypeDef.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ob_20write_20protection_2',['FLASHEx OB Write Protection',['../group__FLASHEx__OB__Write__Protection.html',1,'']]],
  ['ob_5fbase_3',['OB_BASE',['../group__Peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'stm32f303xc.h']]],
  ['ob_5fboot1_5freset_4',['OB_BOOT1_RESET',['../group__FLASHEx__OB__BOOT1.html#gafe362a7cea11cf64fa8a9de83b4c58fd',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fboot1_5fset_5',['OB_BOOT1_SET',['../group__FLASHEx__OB__BOOT1.html#gac7e604e3f2f7fb9513e54217bc5f2cdc',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw_6',['OB_IWDG_HW',['../group__FLASHEx__OB__IWatchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw_7',['OB_IWDG_SW',['../group__FLASHEx__OB__IWatchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f2_8',['OB_RDP_LEVEL_2',['../group__FLASHEx__OB__Read__Protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5frdp_5fnrdp_9',['OB_RDP_nRDP',['../group__Peripheral__Registers__Bits__Definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'stm32f303xc.h']]],
  ['ob_5frdp_5fnrdp_5fmsk_10',['OB_RDP_nRDP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'stm32f303xc.h']]],
  ['ob_5frdp_5frdp_11',['OB_RDP_RDP',['../group__Peripheral__Registers__Bits__Definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'stm32f303xc.h']]],
  ['ob_5frdp_5frdp_5fmsk_12',['OB_RDP_RDP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'stm32f303xc.h']]],
  ['ob_5fsram_5fparity_5freset_13',['OB_SRAM_PARITY_RESET',['../group__FLASHEx__OB__RAM__Parity__Check__Enable.html#gab408447c5e7a9bd087e9346cc3b3021b',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fsram_5fparity_5fset_14',['OB_SRAM_PARITY_SET',['../group__FLASHEx__OB__RAM__Parity__Check__Enable.html#gab108dcd65836f802216f11c238450cd6',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5fno_5frst_15',['OB_STDBY_NO_RST',['../group__FLASHEx__OB__nRST__STDBY.html#gad776ed7b3b9a98013aac9976eedb7e94',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5frst_16',['OB_STDBY_RST',['../group__FLASHEx__OB__nRST__STDBY.html#ga69451a6f69247528f58735c9c83499ce',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fno_5frst_17',['OB_STOP_NO_RST',['../group__FLASHEx__OB__nRST__STOP.html#ga7344fe0ec25c5eb2d11db7c855325436',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst_18',['OB_STOP_RST',['../group__FLASHEx__OB__nRST__STOP.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5ftypedef_19',['OB_TypeDef',['../structOB__TypeDef.html',1,'']]],
  ['ob_5fuser_5fnuser_20',['OB_USER_nUSER',['../group__Peripheral__Registers__Bits__Definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'stm32f303xc.h']]],
  ['ob_5fuser_5fnuser_5fmsk_21',['OB_USER_nUSER_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'stm32f303xc.h']]],
  ['ob_5fuser_5fuser_22',['OB_USER_USER',['../group__Peripheral__Registers__Bits__Definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'stm32f303xc.h']]],
  ['ob_5fuser_5fuser_5fmsk_23',['OB_USER_USER_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'stm32f303xc.h']]],
  ['ob_5fvdda_5fanalog_5foff_24',['OB_VDDA_ANALOG_OFF',['../group__FLASHEx__OB__VDDA__Analog__Monitoring.html#ga7c18e60ba77007074e6ac9b151a01b5e',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fvdda_5fanalog_5fon_25',['OB_VDDA_ANALOG_ON',['../group__FLASHEx__OB__VDDA__Analog__Monitoring.html#ga4761fde7c57b2b54ca9801daeb50c323',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrp0_5fnwrp0_26',['OB_WRP0_nWRP0',['../group__Peripheral__Registers__Bits__Definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'stm32f303xc.h']]],
  ['ob_5fwrp0_5fnwrp0_5fmsk_27',['OB_WRP0_nWRP0_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'stm32f303xc.h']]],
  ['ob_5fwrp0_5fwrp0_28',['OB_WRP0_WRP0',['../group__Peripheral__Registers__Bits__Definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'stm32f303xc.h']]],
  ['ob_5fwrp0_5fwrp0_5fmsk_29',['OB_WRP0_WRP0_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'stm32f303xc.h']]],
  ['ob_5fwrp1_5fnwrp1_30',['OB_WRP1_nWRP1',['../group__Peripheral__Registers__Bits__Definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'stm32f303xc.h']]],
  ['ob_5fwrp1_5fnwrp1_5fmsk_31',['OB_WRP1_nWRP1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'stm32f303xc.h']]],
  ['ob_5fwrp1_5fwrp1_32',['OB_WRP1_WRP1',['../group__Peripheral__Registers__Bits__Definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'stm32f303xc.h']]],
  ['ob_5fwrp1_5fwrp1_5fmsk_33',['OB_WRP1_WRP1_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'stm32f303xc.h']]],
  ['ob_5fwrp2_5fnwrp2_34',['OB_WRP2_nWRP2',['../group__Peripheral__Registers__Bits__Definition.html#ga06b15486051b692120323f22348a9f87',1,'stm32f303xc.h']]],
  ['ob_5fwrp2_5fnwrp2_5fmsk_35',['OB_WRP2_nWRP2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga327f4ce4b76bd6febd04dfa11cd3072a',1,'stm32f303xc.h']]],
  ['ob_5fwrp2_5fwrp2_36',['OB_WRP2_WRP2',['../group__Peripheral__Registers__Bits__Definition.html#gae40a954baed88f695b84dc474807e4b8',1,'stm32f303xc.h']]],
  ['ob_5fwrp2_5fwrp2_5fmsk_37',['OB_WRP2_WRP2_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaafd5fe9e60269c487819fb86785a7b36',1,'stm32f303xc.h']]],
  ['ob_5fwrp3_5fnwrp3_38',['OB_WRP3_nWRP3',['../group__Peripheral__Registers__Bits__Definition.html#ga0044ce126eafc28666050726dbcd8f4c',1,'stm32f303xc.h']]],
  ['ob_5fwrp3_5fnwrp3_5fmsk_39',['OB_WRP3_nWRP3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga61e5e0970892c8bdd9058a4d6a04a521',1,'stm32f303xc.h']]],
  ['ob_5fwrp3_5fwrp3_40',['OB_WRP3_WRP3',['../group__Peripheral__Registers__Bits__Definition.html#ga509ff5c1574a4e6c63591e9a992e2e19',1,'stm32f303xc.h']]],
  ['ob_5fwrp3_5fwrp3_5fmsk_41',['OB_WRP3_WRP3_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga561eca8d5e3e89c145f74fbe9873d730',1,'stm32f303xc.h']]],
  ['ob_5fwrpstate_5fdisable_42',['OB_WRPSTATE_DISABLE',['../group__FLASHEx__OB__WRP__State.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'stm32f3xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable_43',['OB_WRPSTATE_ENABLE',['../group__FLASHEx__OB__WRP__State.html#ga9fc463145ab57616baa36d95523186a1',1,'stm32f3xx_hal_flash_ex.h']]],
  ['obr_44',['OBR',['../structFLASH__TypeDef.html#a24dece1e3b3185456afe34c3dc6add2e',1,'FLASH_TypeDef']]],
  ['odr_45',['ODR',['../structGPIO__TypeDef.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['of_20view_46',['I2C Transfer Direction Master Point of View',['../group__I2C__XFERDIRECTION.html',1,'']]],
  ['offsets_47',['Register offsets',['../group__RCC__Register__Offset.html',1,'']]],
  ['ofr1_48',['OFR1',['../structADC__TypeDef.html#a97988c41c381690e8a38fec8d2d24ca5',1,'ADC_TypeDef']]],
  ['ofr2_49',['OFR2',['../structADC__TypeDef.html#ae446fdae782b6dd059e348fc877681a6',1,'ADC_TypeDef']]],
  ['ofr3_50',['OFR3',['../structADC__TypeDef.html#a23083f97baee16e0002366547c8cb5ea',1,'ADC_TypeDef']]],
  ['ofr4_51',['OFR4',['../structADC__TypeDef.html#a232fcdf46374a9c267c2a6533a777fac',1,'ADC_TypeDef']]],
  ['on_20gpio_52',['on gpio',['../group__FastModePlus__GPIO.html',1,'Fast-mode Plus on GPIO'],['../group__SYSCFG__FastModePlus__GPIO.html',1,'Fast-mode Plus on GPIO']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_53',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group__HAL__OPAMP__Aliased__Defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_54',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group__HAL__OPAMP__Aliased__Macros.html',1,'']]],
  ['opamp1_5fcsr_5fcalon_55',['OPAMP1_CSR_CALON',['../group__Peripheral__Registers__Bits__Definition.html#ga881edbd6128ecfd2d2d847efa0a4f474',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fcalon_5fmsk_56',['OPAMP1_CSR_CALON_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab92e7f86f5e42bcc666a65a4de962ab3',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fcalsel_57',['OPAMP1_CSR_CALSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga8bb40e20f70ede081630648396036a1c',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fcalsel_5f0_58',['OPAMP1_CSR_CALSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga869f3b674820a73be74b75f2fbdad858',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fcalsel_5f1_59',['OPAMP1_CSR_CALSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gad4bbfc5dfc66bc6005ff76b69ee8c335',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fcalsel_5fmsk_60',['OPAMP1_CSR_CALSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6875a32091a2423091132cecb4033300',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fforcevp_61',['OPAMP1_CSR_FORCEVP',['../group__Peripheral__Registers__Bits__Definition.html#ga1bf47dc2e82fa314e321425667dc04fd',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fforcevp_5fmsk_62',['OPAMP1_CSR_FORCEVP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga31d38d48f39d795e8cd3e82bd1756efd',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5flock_63',['OPAMP1_CSR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#ga6601eacba33fee16e590f0fbf07781e1',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5flock_5fmsk_64',['OPAMP1_CSR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6f51a646c22a88b5fce4ad3b2e00e990',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fopamp1en_65',['OPAMP1_CSR_OPAMP1EN',['../group__Peripheral__Registers__Bits__Definition.html#gaa721bd082a5d6c96b5ef2e07c3163266',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fopamp1en_5fmsk_66',['OPAMP1_CSR_OPAMP1EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4d5c7d305023607eac604676e50f70c1',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5foutcal_67',['OPAMP1_CSR_OUTCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga106ac6034bc7c2dd64d2d2a0e14bb2ec',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5foutcal_5fmsk_68',['OPAMP1_CSR_OUTCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga970da0cb0f1d64fdc4f30a6dad7288bd',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fpggain_69',['OPAMP1_CSR_PGGAIN',['../group__Peripheral__Registers__Bits__Definition.html#gacd9c05df7595efe837af32545b9917a1',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fpggain_5f0_70',['OPAMP1_CSR_PGGAIN_0',['../group__Peripheral__Registers__Bits__Definition.html#ga654b6b83b88872230f2ccd04c6b47216',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fpggain_5f1_71',['OPAMP1_CSR_PGGAIN_1',['../group__Peripheral__Registers__Bits__Definition.html#ga1166060b99949bbad35214012dea182d',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fpggain_5f2_72',['OPAMP1_CSR_PGGAIN_2',['../group__Peripheral__Registers__Bits__Definition.html#ga5b0dcdbdb76a3f0cb95bf7f8760ee625',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fpggain_5f3_73',['OPAMP1_CSR_PGGAIN_3',['../group__Peripheral__Registers__Bits__Definition.html#ga093c14de7545f63932ec98e61fd908ed',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fpggain_5fmsk_74',['OPAMP1_CSR_PGGAIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab1779bf0cab2b03f0603296a8336f92d',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5ftcmen_75',['OPAMP1_CSR_TCMEN',['../group__Peripheral__Registers__Bits__Definition.html#ga2a6042f03ee8f16e190b48e577964822',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5ftcmen_5fmsk_76',['OPAMP1_CSR_TCMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab266a2f11baea1e5444d3ba4025c0f8b',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5ftrimoffsetn_77',['OPAMP1_CSR_TRIMOFFSETN',['../group__Peripheral__Registers__Bits__Definition.html#ga40b4a81e57e205909d5213406cc27bb3',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5ftrimoffsetn_5fmsk_78',['OPAMP1_CSR_TRIMOFFSETN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0968c8b0e51d1d42ed4b521942ee3020',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5ftrimoffsetp_79',['OPAMP1_CSR_TRIMOFFSETP',['../group__Peripheral__Registers__Bits__Definition.html#ga7bfd20d3297bf2e9f688ef430876ff7a',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5ftrimoffsetp_5fmsk_80',['OPAMP1_CSR_TRIMOFFSETP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga04f8907f134408bfd5c883a195574376',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5ftstref_81',['OPAMP1_CSR_TSTREF',['../group__Peripheral__Registers__Bits__Definition.html#ga539b44883e800d4ba978d84679877d3c',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5ftstref_5fmsk_82',['OPAMP1_CSR_TSTREF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa2e91eb2aa8d87995ddbbe484e3f01ce',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fusertrim_83',['OPAMP1_CSR_USERTRIM',['../group__Peripheral__Registers__Bits__Definition.html#gac5f5e943c33c5ba322326443eef14e60',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fusertrim_5fmsk_84',['OPAMP1_CSR_USERTRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab28c9db62603b3e6c9f4a27d3ab345cd',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvmsel_85',['OPAMP1_CSR_VMSEL',['../group__Peripheral__Registers__Bits__Definition.html#gac959fd04fc7c379ba199deb057de149a',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvmsel_5f0_86',['OPAMP1_CSR_VMSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gaae85543e740bfa45a368fb0f1b19bb84',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvmsel_5f1_87',['OPAMP1_CSR_VMSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gab519fb03bd18cb416f6236f7ef46ab6e',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvmsel_5fmsk_88',['OPAMP1_CSR_VMSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3dcb65d95398dda89e0f22d4df4777e0',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvmssel_89',['OPAMP1_CSR_VMSSEL',['../group__Peripheral__Registers__Bits__Definition.html#gafb5826265d6d075fbafdb1e648d8eca3',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvmssel_5fmsk_90',['OPAMP1_CSR_VMSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga803c4d38f13bff144703b217b0e9f565',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvpsel_91',['OPAMP1_CSR_VPSEL',['../group__Peripheral__Registers__Bits__Definition.html#gabc8b31cce17c2748b8e4fe9a28961772',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvpsel_5f0_92',['OPAMP1_CSR_VPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga90d96ac89375cf8687dee7e744945777',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvpsel_5f1_93',['OPAMP1_CSR_VPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga43800c250e1c85d66295fe35acd7ea2f',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvpsel_5fmsk_94',['OPAMP1_CSR_VPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga46af5e984dd50b8329c899c7613aa6af',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvpssel_95',['OPAMP1_CSR_VPSSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaf5088f2c076d8d9de3c101ca93c32d96',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvpssel_5f0_96',['OPAMP1_CSR_VPSSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gad33c1418ffcc17008fc4f2bbc7116a37',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvpssel_5f1_97',['OPAMP1_CSR_VPSSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga750064c990ca4de6b6fb32d665a0085f',1,'stm32f303xc.h']]],
  ['opamp1_5fcsr_5fvpssel_5fmsk_98',['OPAMP1_CSR_VPSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0d643b75010301c28884f783a919c908',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fcalon_99',['OPAMP2_CSR_CALON',['../group__Peripheral__Registers__Bits__Definition.html#ga4759e9791164fc2981f9c7ea01f26130',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fcalon_5fmsk_100',['OPAMP2_CSR_CALON_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae3e47bb9b3b238748e012b72f56eed47',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fcalsel_101',['OPAMP2_CSR_CALSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaa298f782dc28b6efb7154619bed7928f',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fcalsel_5f0_102',['OPAMP2_CSR_CALSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga5eb7a607f4b70a4a4beae9afbff5385b',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fcalsel_5f1_103',['OPAMP2_CSR_CALSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga85dc03c6fbf019a997c1e03c7c078851',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fcalsel_5fmsk_104',['OPAMP2_CSR_CALSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga572569d99f2fb9dab693ceb50e08b5a0',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fforcevp_105',['OPAMP2_CSR_FORCEVP',['../group__Peripheral__Registers__Bits__Definition.html#ga49d35cad769b6a6395f0404a59463476',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fforcevp_5fmsk_106',['OPAMP2_CSR_FORCEVP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab17990862df0f7b5671a62aebc018272',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5flock_107',['OPAMP2_CSR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#gaeddcd2a05c59593c3ebecabb9420028f',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5flock_5fmsk_108',['OPAMP2_CSR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae60134c8478a560df395606c3ad108fc',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fopamp2en_109',['OPAMP2_CSR_OPAMP2EN',['../group__Peripheral__Registers__Bits__Definition.html#ga7c6de54344755bcc953b79ea577a1ea7',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fopamp2en_5fmsk_110',['OPAMP2_CSR_OPAMP2EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad0834208b04f376926a3b247c596f113',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5foutcal_111',['OPAMP2_CSR_OUTCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga886c33ff536455d434a1ab87a885bd10',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5foutcal_5fmsk_112',['OPAMP2_CSR_OUTCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gada5460d716c1abfb74612050164229ef',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fpggain_113',['OPAMP2_CSR_PGGAIN',['../group__Peripheral__Registers__Bits__Definition.html#gae0422a537329ed9109fb88bab47ecac1',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fpggain_5f0_114',['OPAMP2_CSR_PGGAIN_0',['../group__Peripheral__Registers__Bits__Definition.html#ga72fe5c691a4517116374f74126a5d990',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fpggain_5f1_115',['OPAMP2_CSR_PGGAIN_1',['../group__Peripheral__Registers__Bits__Definition.html#gace741b153f9f224a041a306db31cd892',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fpggain_5f2_116',['OPAMP2_CSR_PGGAIN_2',['../group__Peripheral__Registers__Bits__Definition.html#gaa455b5617bae215c1103e9f2dd6c80f4',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fpggain_5f3_117',['OPAMP2_CSR_PGGAIN_3',['../group__Peripheral__Registers__Bits__Definition.html#ga923577c4117dc1bb906787ff0cc817ea',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fpggain_5fmsk_118',['OPAMP2_CSR_PGGAIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae59f67207566c5a73f4f3ae99a080a04',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5ftcmen_119',['OPAMP2_CSR_TCMEN',['../group__Peripheral__Registers__Bits__Definition.html#ga8451f06e7c264a5ebbe7e1dcfd4b0fa2',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5ftcmen_5fmsk_120',['OPAMP2_CSR_TCMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaea0be4f20af7916f84a3c150c61eedc8',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5ftrimoffsetn_121',['OPAMP2_CSR_TRIMOFFSETN',['../group__Peripheral__Registers__Bits__Definition.html#gacec5db41804bc0da914743f10fb7ab4e',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5ftrimoffsetn_5fmsk_122',['OPAMP2_CSR_TRIMOFFSETN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6767285b5d44a2ebacc0c5f79dd9162c',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5ftrimoffsetp_123',['OPAMP2_CSR_TRIMOFFSETP',['../group__Peripheral__Registers__Bits__Definition.html#gaa95f40204533e688890ecedc14b78e88',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5ftrimoffsetp_5fmsk_124',['OPAMP2_CSR_TRIMOFFSETP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga6a3036b736a8038117551b980a8bfc91',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5ftstref_125',['OPAMP2_CSR_TSTREF',['../group__Peripheral__Registers__Bits__Definition.html#ga52e2cabfa945436b058990b1280319ca',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5ftstref_5fmsk_126',['OPAMP2_CSR_TSTREF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab002a52d4038972b612a524928d669f2',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fusertrim_127',['OPAMP2_CSR_USERTRIM',['../group__Peripheral__Registers__Bits__Definition.html#ga1c3c842e7589141e6fb1d9d047595341',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fusertrim_5fmsk_128',['OPAMP2_CSR_USERTRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaddb953ae136cbd3d5404a452d713d5be',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvmsel_129',['OPAMP2_CSR_VMSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga992aee87662e9ce16f20d8b8e1e4aa41',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvmsel_5f0_130',['OPAMP2_CSR_VMSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga342d1c6cab886eda343ea75523c12260',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvmsel_5f1_131',['OPAMP2_CSR_VMSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga2ce54682cf57c873d8d16049024925d2',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvmsel_5fmsk_132',['OPAMP2_CSR_VMSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga10b20a570f5e07676fd2034616e5e494',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvmssel_133',['OPAMP2_CSR_VMSSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaeb16816bf475eca0907f6958afa78686',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvmssel_5fmsk_134',['OPAMP2_CSR_VMSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac6a74f63acbf517e0186145e33339e17',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvpsel_135',['OPAMP2_CSR_VPSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga77246620071c627adfd6b8b57f37b1b6',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvpsel_5f0_136',['OPAMP2_CSR_VPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga6ab2e3d8517e6353f00b6228066d3d85',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvpsel_5f1_137',['OPAMP2_CSR_VPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga177ddb221878dd6f40c5187daa71c6fa',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvpsel_5fmsk_138',['OPAMP2_CSR_VPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga33f6d503ad7dc06aad619d1075428ae5',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvpssel_139',['OPAMP2_CSR_VPSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga37db6fc71724909a5269661819dca494',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvpssel_5f0_140',['OPAMP2_CSR_VPSSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gae5e900ce0bbbca96d792178567f82300',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvpssel_5f1_141',['OPAMP2_CSR_VPSSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gac4ecce5cacef318c0a86b762c2303038',1,'stm32f303xc.h']]],
  ['opamp2_5fcsr_5fvpssel_5fmsk_142',['OPAMP2_CSR_VPSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga15fa2513da9f8af4e712a99a6dc9975c',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fcalon_143',['OPAMP3_CSR_CALON',['../group__Peripheral__Registers__Bits__Definition.html#gac8ba051b6a1671bb778c44b7b3eea6f4',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fcalon_5fmsk_144',['OPAMP3_CSR_CALON_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac268b9549b5e273eb5648aa9598df030',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fcalsel_145',['OPAMP3_CSR_CALSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga004b36433af2344158b46f7a1759fb71',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fcalsel_5f0_146',['OPAMP3_CSR_CALSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga22c5b1e94229890ff975ca4721994015',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fcalsel_5f1_147',['OPAMP3_CSR_CALSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga9b0a662d705a316b8457f2b0ede1b777',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fcalsel_5fmsk_148',['OPAMP3_CSR_CALSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabe1d91006a96adec1cc0792989da1ab8',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fforcevp_149',['OPAMP3_CSR_FORCEVP',['../group__Peripheral__Registers__Bits__Definition.html#gaa0a52b74b9e245638845fc5f8903cbbe',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fforcevp_5fmsk_150',['OPAMP3_CSR_FORCEVP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga57edb9c9ca0a86f4ef25b41840376750',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5flock_151',['OPAMP3_CSR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#ga0dcb521353773b0487073fa1a3183ad6',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5flock_5fmsk_152',['OPAMP3_CSR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga099dc85db8ed2f69443c420da40ab851',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fopamp3en_153',['OPAMP3_CSR_OPAMP3EN',['../group__Peripheral__Registers__Bits__Definition.html#ga6c32d12b459c4643172ed3be04cb4d46',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fopamp3en_5fmsk_154',['OPAMP3_CSR_OPAMP3EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga140ca2b42d526c3d981c460ec67a8b3b',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5foutcal_155',['OPAMP3_CSR_OUTCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga0970f2ff76dfa728d5eee96eda12d534',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5foutcal_5fmsk_156',['OPAMP3_CSR_OUTCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gac369ca604ba4106bd515a9ea7b3efe42',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fpggain_157',['OPAMP3_CSR_PGGAIN',['../group__Peripheral__Registers__Bits__Definition.html#ga77b62c6c8819739e2a51993760b549ec',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fpggain_5f0_158',['OPAMP3_CSR_PGGAIN_0',['../group__Peripheral__Registers__Bits__Definition.html#ga6038b84f2888de15dee7d9fa94d0ab76',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fpggain_5f1_159',['OPAMP3_CSR_PGGAIN_1',['../group__Peripheral__Registers__Bits__Definition.html#ga2d957389c0c96613fe10f7ff581052bd',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fpggain_5f2_160',['OPAMP3_CSR_PGGAIN_2',['../group__Peripheral__Registers__Bits__Definition.html#ga6ab5e62c5b052c0caf8904e5c94189e8',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fpggain_5f3_161',['OPAMP3_CSR_PGGAIN_3',['../group__Peripheral__Registers__Bits__Definition.html#gafcc37ce4f0383089950126ff9ebbe38d',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fpggain_5fmsk_162',['OPAMP3_CSR_PGGAIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1dde5409a259beca8770eb77afccf8b9',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5ftcmen_163',['OPAMP3_CSR_TCMEN',['../group__Peripheral__Registers__Bits__Definition.html#gac64f4ae4f0826eb5ac333afe85f7f3c1',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5ftcmen_5fmsk_164',['OPAMP3_CSR_TCMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga28221c5da2ed7bfb2144efe69d2d99fe',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5ftrimoffsetn_165',['OPAMP3_CSR_TRIMOFFSETN',['../group__Peripheral__Registers__Bits__Definition.html#ga1d2566049db7690a919a3bbe6daebac3',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5ftrimoffsetn_5fmsk_166',['OPAMP3_CSR_TRIMOFFSETN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaf8723248f0179560fb135ab672be1526',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5ftrimoffsetp_167',['OPAMP3_CSR_TRIMOFFSETP',['../group__Peripheral__Registers__Bits__Definition.html#ga8b5324048c3ca4af6c1b2aaf19d218cb',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5ftrimoffsetp_5fmsk_168',['OPAMP3_CSR_TRIMOFFSETP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gae1e202485959058101ac5a72d7cbb9c9',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5ftstref_169',['OPAMP3_CSR_TSTREF',['../group__Peripheral__Registers__Bits__Definition.html#gaffc08e17c02738681519ab692ab293f3',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5ftstref_5fmsk_170',['OPAMP3_CSR_TSTREF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga8642c0aa097f4a8620d5dbe11f09fab0',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fusertrim_171',['OPAMP3_CSR_USERTRIM',['../group__Peripheral__Registers__Bits__Definition.html#gae0b5307561485c8272f5171ff05c2a3c',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fusertrim_5fmsk_172',['OPAMP3_CSR_USERTRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab8718ee28d9056ff85f40e5ac462d18c',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvmsel_173',['OPAMP3_CSR_VMSEL',['../group__Peripheral__Registers__Bits__Definition.html#gacdf0a13eddf9527678647a5a1f6b6db4',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvmsel_5f0_174',['OPAMP3_CSR_VMSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga6c80d86a619667103f1b57f3bc9463a1',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvmsel_5f1_175',['OPAMP3_CSR_VMSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga72147d607095a4abe849914a04a221bf',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvmsel_5fmsk_176',['OPAMP3_CSR_VMSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga712d16f84b06c0042b554ec3169f762c',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvmssel_177',['OPAMP3_CSR_VMSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga7fa3671afde7a388d485f1df48f9b70b',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvmssel_5fmsk_178',['OPAMP3_CSR_VMSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab2ed985c8a2bb55f38476d0a47eaf54b',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvpsel_179',['OPAMP3_CSR_VPSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga9311dfed85874e66957aedcf3ab263d7',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvpsel_5f0_180',['OPAMP3_CSR_VPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga44d6f2c4c77e654e12d29704ffb37ed9',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvpsel_5f1_181',['OPAMP3_CSR_VPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gaceb24ba96056f4bd52de6d7227eec4d4',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvpsel_5fmsk_182',['OPAMP3_CSR_VPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaba89736754e43859c5cad0abc86590ab',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvpssel_183',['OPAMP3_CSR_VPSSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaedbc4b394c592b756b6fb5f129c4a65e',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvpssel_5f0_184',['OPAMP3_CSR_VPSSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gab247c64e073df5c2b49bfd5cd2547a08',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvpssel_5f1_185',['OPAMP3_CSR_VPSSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga948f5995f31d8403d8cf29e18aa4ed4b',1,'stm32f303xc.h']]],
  ['opamp3_5fcsr_5fvpssel_5fmsk_186',['OPAMP3_CSR_VPSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga98c506104cccd38793904ec6ad3eb546',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fcalon_187',['OPAMP4_CSR_CALON',['../group__Peripheral__Registers__Bits__Definition.html#gaa9c6ad54122d12bb5b14ccb0da936ca6',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fcalon_5fmsk_188',['OPAMP4_CSR_CALON_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gabe0baf7bb3aced67f2a3d04a40c54ba4',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fcalsel_189',['OPAMP4_CSR_CALSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaa49f506bedbbdbd1ea540dfa11cbf52b',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fcalsel_5f0_190',['OPAMP4_CSR_CALSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga29f63682f221b43eaa864ee86972d290',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fcalsel_5f1_191',['OPAMP4_CSR_CALSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga54c6b2ed84cb2f49e517395ec0acb0c5',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fcalsel_5fmsk_192',['OPAMP4_CSR_CALSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga404d833417e8efeebd24a3149e0d2285',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fforcevp_193',['OPAMP4_CSR_FORCEVP',['../group__Peripheral__Registers__Bits__Definition.html#ga74c0166c71991701a8b63458928e4a48',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fforcevp_5fmsk_194',['OPAMP4_CSR_FORCEVP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gaa3da1716adfc6aaebd35b1942a9ca13f',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5flock_195',['OPAMP4_CSR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#ga3d93db765004d2eef2082a455437e076',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5flock_5fmsk_196',['OPAMP4_CSR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga94d4633387c562f79e1fe6a0c1b385dd',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fopamp4en_197',['OPAMP4_CSR_OPAMP4EN',['../group__Peripheral__Registers__Bits__Definition.html#ga921bcd14063aa0919ae83e6b0550ce02',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fopamp4en_5fmsk_198',['OPAMP4_CSR_OPAMP4EN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga26b2421390152565be99b5d1251ece11',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5foutcal_199',['OPAMP4_CSR_OUTCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga891ea4e504df13537c9aa0a8955a5549',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5foutcal_5fmsk_200',['OPAMP4_CSR_OUTCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5a45976a3db64c2b7a0103c9c3f4fac3',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fpggain_201',['OPAMP4_CSR_PGGAIN',['../group__Peripheral__Registers__Bits__Definition.html#gad6f51f18647318a486aacc31a8744718',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fpggain_5f0_202',['OPAMP4_CSR_PGGAIN_0',['../group__Peripheral__Registers__Bits__Definition.html#ga85976f0b9e8eaafcc57590a28b82f296',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fpggain_5f1_203',['OPAMP4_CSR_PGGAIN_1',['../group__Peripheral__Registers__Bits__Definition.html#gaafb2d9bdd6a11a13b9ab93b9da8221f9',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fpggain_5f2_204',['OPAMP4_CSR_PGGAIN_2',['../group__Peripheral__Registers__Bits__Definition.html#ga3b9ed76502c8a7a358cc5c29cf69f1cc',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fpggain_5f3_205',['OPAMP4_CSR_PGGAIN_3',['../group__Peripheral__Registers__Bits__Definition.html#gadf0eb77191efbe93cb8d5aa1857bdfd8',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fpggain_5fmsk_206',['OPAMP4_CSR_PGGAIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4196b1db03ad0b1aafcbc048a3388554',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5ftcmen_207',['OPAMP4_CSR_TCMEN',['../group__Peripheral__Registers__Bits__Definition.html#ga58f0ffc9a7f1db58a9737c13b232a0dc',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5ftcmen_5fmsk_208',['OPAMP4_CSR_TCMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga3605344341ed634c61a78f56759bf15d',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5ftrimoffsetn_209',['OPAMP4_CSR_TRIMOFFSETN',['../group__Peripheral__Registers__Bits__Definition.html#ga979ce6cdfd8cbb6c28be767266301302',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5ftrimoffsetn_5fmsk_210',['OPAMP4_CSR_TRIMOFFSETN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga58af85050523facaed226c1152bb8fe2',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5ftrimoffsetp_211',['OPAMP4_CSR_TRIMOFFSETP',['../group__Peripheral__Registers__Bits__Definition.html#gadf95685f6e3d672872c03ee627022300',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5ftrimoffsetp_5fmsk_212',['OPAMP4_CSR_TRIMOFFSETP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga15d97704fcdd817916bcc562a9692ca5',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5ftstref_213',['OPAMP4_CSR_TSTREF',['../group__Peripheral__Registers__Bits__Definition.html#ga73dc0d7447aa9162ab7124ed6073867f',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5ftstref_5fmsk_214',['OPAMP4_CSR_TSTREF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0ace824596e3a5ca03dad96edc2ab11b',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fusertrim_215',['OPAMP4_CSR_USERTRIM',['../group__Peripheral__Registers__Bits__Definition.html#ga40d2933e3c8f89e49489f9f34831559a',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fusertrim_5fmsk_216',['OPAMP4_CSR_USERTRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga285bf6cd12b6ec4fefacbda9589055ef',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvmsel_217',['OPAMP4_CSR_VMSEL',['../group__Peripheral__Registers__Bits__Definition.html#gaab0064aec6735fe2915950b0d2c13726',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvmsel_5f0_218',['OPAMP4_CSR_VMSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga854a21dedff3b2706f5a177102976971',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvmsel_5f1_219',['OPAMP4_CSR_VMSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga3ac2d81c3bdf0a25ee90ed4419e7a313',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvmsel_5fmsk_220',['OPAMP4_CSR_VMSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga2c06e8e26316cadbe43ce161f978e0c4',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvmssel_221',['OPAMP4_CSR_VMSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga32c5ee0e394108fc7484b5f0217035a7',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvmssel_5fmsk_222',['OPAMP4_CSR_VMSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga4710fc68933a0e41e2162fc6a3f780da',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvpsel_223',['OPAMP4_CSR_VPSEL',['../group__Peripheral__Registers__Bits__Definition.html#gacbdbbc911c9c732ea83327f08947f39a',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvpsel_5f0_224',['OPAMP4_CSR_VPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gadc035a74513089a810a2c8d095354589',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvpsel_5f1_225',['OPAMP4_CSR_VPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga19ad0621ce9c0e22319afe6335b1e89a',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvpsel_5fmsk_226',['OPAMP4_CSR_VPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gab66517d4c9a1842ccb6d6ca555c8c200',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvpssel_227',['OPAMP4_CSR_VPSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga03912e8c6a4465fa013f48b4f63a61ed',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvpssel_5f0_228',['OPAMP4_CSR_VPSSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gaa07fe11649ba767374eafe94814afb72',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvpssel_5f1_229',['OPAMP4_CSR_VPSSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga3bf0960330e9a217269aba1e0599d9fd',1,'stm32f303xc.h']]],
  ['opamp4_5fcsr_5fvpssel_5fmsk_230',['OPAMP4_CSR_VPSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gafbe4fc50b346ec96d4636942b2074813',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fcalon_231',['OPAMP_CSR_CALON',['../group__Peripheral__Registers__Bits__Definition.html#gad7956ed2599bdd9e6527507e543dd687',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fcalon_5fmsk_232',['OPAMP_CSR_CALON_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga585abc89695eadf5e9ead9daf6f6e505',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fcalsel_233',['OPAMP_CSR_CALSEL',['../group__Peripheral__Registers__Bits__Definition.html#gac544abc19652bb44e316ffbbbb9e0a40',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fcalsel_5f0_234',['OPAMP_CSR_CALSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga0f60b4b65477d8de6e33eb9f64ba5166',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fcalsel_5f1_235',['OPAMP_CSR_CALSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga16084e089d25214e5d630aa8865f44a4',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fcalsel_5fmsk_236',['OPAMP_CSR_CALSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga63d1aeb331c459803aa9d4e036946d7a',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fforcevp_237',['OPAMP_CSR_FORCEVP',['../group__Peripheral__Registers__Bits__Definition.html#gaf7d6c40d15a61d513be01e5de7ddb024',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fforcevp_5fmsk_238',['OPAMP_CSR_FORCEVP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga345f95ef33611bbecdb50de73d1e0967',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5flock_239',['OPAMP_CSR_LOCK',['../group__Peripheral__Registers__Bits__Definition.html#ga2d4932fe6f09234544a198e3945bf229',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5flock_5fmsk_240',['OPAMP_CSR_LOCK_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga1d99b8dcb279935482cd991943a0388e',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fopampxen_241',['OPAMP_CSR_OPAMPxEN',['../group__Peripheral__Registers__Bits__Definition.html#ga544aac1da6f16f4eb187e6851b7711f6',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fopampxen_5fmsk_242',['OPAMP_CSR_OPAMPxEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad1add886109d22824bba50d8c8625fe6',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5foutcal_243',['OPAMP_CSR_OUTCAL',['../group__Peripheral__Registers__Bits__Definition.html#ga251244aeb21f424531aba6a95a867969',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5foutcal_5fmsk_244',['OPAMP_CSR_OUTCAL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga67df01bc132b2252576dc4519758a92e',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fpggain_245',['OPAMP_CSR_PGGAIN',['../group__Peripheral__Registers__Bits__Definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fpggain_5f0_246',['OPAMP_CSR_PGGAIN_0',['../group__Peripheral__Registers__Bits__Definition.html#gaf0d5b9c273620fd0b3c441d522c415e7',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fpggain_5f1_247',['OPAMP_CSR_PGGAIN_1',['../group__Peripheral__Registers__Bits__Definition.html#gaa0fde506981f9a5a0d6a195e25b68d99',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fpggain_5f2_248',['OPAMP_CSR_PGGAIN_2',['../group__Peripheral__Registers__Bits__Definition.html#gabbae1e9ab6290905ad2746e5a65b02c1',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fpggain_5f3_249',['OPAMP_CSR_PGGAIN_3',['../group__Peripheral__Registers__Bits__Definition.html#gab79f8bb0f05c2dfbc680ad2ffd35a5b0',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fpggain_5fmsk_250',['OPAMP_CSR_PGGAIN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5ftcmen_251',['OPAMP_CSR_TCMEN',['../group__Peripheral__Registers__Bits__Definition.html#ga4565893eacb34304347abbc0e08734b3',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5ftcmen_5fmsk_252',['OPAMP_CSR_TCMEN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7e2c951228322d2cafc88f450245a9d4',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_253',['OPAMP_CSR_TRIMOFFSETN',['../group__Peripheral__Registers__Bits__Definition.html#ga1783452a7722b5741aee68bd2a3ed423',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_5fmsk_254',['OPAMP_CSR_TRIMOFFSETN_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga5a1c0e1a042e3a746b208ef91c1743e2',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_255',['OPAMP_CSR_TRIMOFFSETP',['../group__Peripheral__Registers__Bits__Definition.html#ga1210111606434d3b4c42d5713f973d24',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_5fmsk_256',['OPAMP_CSR_TRIMOFFSETP_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga577eece0a2abdf17266176a46c40e33c',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5ftstref_257',['OPAMP_CSR_TSTREF',['../group__Peripheral__Registers__Bits__Definition.html#ga6eb815c097d49149c9523e400f1a6195',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5ftstref_5fmsk_258',['OPAMP_CSR_TSTREF_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga0433460c43d95b82df1617c97272f311',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fusertrim_259',['OPAMP_CSR_USERTRIM',['../group__Peripheral__Registers__Bits__Definition.html#ga3bcad44dbf70db471e1cdc52aa3875be',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fusertrim_5fmsk_260',['OPAMP_CSR_USERTRIM_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvmsel_261',['OPAMP_CSR_VMSEL',['../group__Peripheral__Registers__Bits__Definition.html#gae8d844900337686f187b0d8053dff917',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvmsel_5f0_262',['OPAMP_CSR_VMSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvmsel_5f1_263',['OPAMP_CSR_VMSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#ga46f1f7f5183b41b90fb25cfe3e920460',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvmsel_5fmsk_264',['OPAMP_CSR_VMSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gada380b084108367ad911b476c581f68d',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvmssel_265',['OPAMP_CSR_VMSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga84b944390e1ca9a40c7585c241767435',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvmssel_5fmsk_266',['OPAMP_CSR_VMSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga39f6d90c2595cc4f4c5ac26ec81cab92',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvpsel_267',['OPAMP_CSR_VPSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga1adc457f5800c654905ebe4463082910',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvpsel_5f0_268',['OPAMP_CSR_VPSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#gaa24b92e92e7f1dca05a5fc30bb3b957a',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvpsel_5f1_269',['OPAMP_CSR_VPSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gaea743edc65d0145113c254a103e0dac0',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvpsel_5fmsk_270',['OPAMP_CSR_VPSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#gad1cc44b01594db558befcb0e66705480',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvpssel_271',['OPAMP_CSR_VPSSEL',['../group__Peripheral__Registers__Bits__Definition.html#ga9b84f467d939ae5d9c96cc4b1d3e0f04',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvpssel_5f0_272',['OPAMP_CSR_VPSSEL_0',['../group__Peripheral__Registers__Bits__Definition.html#ga30a771216b7213379dfee7cfda44f751',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvpssel_5f1_273',['OPAMP_CSR_VPSSEL_1',['../group__Peripheral__Registers__Bits__Definition.html#gac98231ccef7de5d8ed25ecd8c8beeaed',1,'stm32f303xc.h']]],
  ['opamp_5fcsr_5fvpssel_5fmsk_274',['OPAMP_CSR_VPSSEL_Msk',['../group__Peripheral__Registers__Bits__Definition.html#ga9f918fe23f28a9d3a07678b5b745d303',1,'stm32f303xc.h']]],
  ['opamp_5ftypedef_275',['OPAMP_TypeDef',['../structOPAMP__TypeDef.html',1,'']]],
  ['open_20the_20emulator_276',['Open the emulator',['../md_docs_2how__to_2serial__monitor.html#autotoc_md3',1,'']]],
  ['openocd_277',['Start OpenOCD',['../md_docs_2how__to_2work__with__board.html#autotoc_md10',1,'']]],
  ['operation_20functions_278',['operation functions',['../group__DMA__Exported__Functions__Group2.html',1,'Input and Output operation functions'],['../group__I2C__Exported__Functions__Group2.html',1,'Input and Output operation functions'],['../group__GPIO__Exported__Functions__Group2.html',1,'IO operation functions'],['../group__EXTI__Exported__Functions__Group2.html',1,'IO operation functions']]],
  ['operator_28_29_279',['operator()',['../classDelay.html#a11f5583722905bc417a0084d0f1df29e',1,'Delay']]],
  ['option_20byte_20boot1_280',['Option Byte BOOT1',['../group__FLASHEx__OB__BOOT1.html',1,'']]],
  ['option_20byte_20constants_281',['Option Byte Constants',['../group__FLASHEx__OptionByte__Constants.html',1,'']]],
  ['option_20byte_20data_20address_282',['Option Byte Data Address',['../group__FLASHEx__OB__Data__Address.html',1,'']]],
  ['option_20byte_20iwatchdog_283',['Option Byte IWatchdog',['../group__FLASHEx__OB__IWatchdog.html',1,'']]],
  ['option_20byte_20nrst_20stdby_284',['Option Byte nRST STDBY',['../group__FLASHEx__OB__nRST__STDBY.html',1,'']]],
  ['option_20byte_20nrst_20stop_285',['Option Byte nRST STOP',['../group__FLASHEx__OB__nRST__STOP.html',1,'']]],
  ['option_20byte_20read_20protection_286',['Option Byte Read Protection',['../group__FLASHEx__OB__Read__Protection.html',1,'']]],
  ['option_20byte_20sram_20parity_20check_20enable_287',['Option Byte SRAM Parity Check Enable',['../group__FLASHEx__OB__RAM__Parity__Check__Enable.html',1,'']]],
  ['option_20byte_20vdda_20analog_20monitoring_288',['Option Byte VDDA Analog Monitoring',['../group__FLASHEx__OB__VDDA__Analog__Monitoring.html',1,'']]],
  ['option_20byte_20wrp_20state_289',['Option Byte WRP State',['../group__FLASHEx__OB__WRP__State.html',1,'']]],
  ['option_20bytes_20type_290',['Option Bytes Type',['../group__FLASHEx__OB__Type.html',1,'']]],
  ['optionbyte_5fdata_291',['OPTIONBYTE_DATA',['../group__FLASHEx__OB__Type.html#gad0c29c84acfb46de1708a670529175a5',1,'stm32f3xx_hal_flash_ex.h']]],
  ['optionbyte_5frdp_292',['OPTIONBYTE_RDP',['../group__FLASHEx__OB__Type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32f3xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser_293',['OPTIONBYTE_USER',['../group__FLASHEx__OB__Type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32f3xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp_294',['OPTIONBYTE_WRP',['../group__FLASHEx__OB__Type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32f3xx_hal_flash_ex.h']]],
  ['options_295',['I2C Sequential Transfer Options',['../group__I2C__XFEROPTIONS.html',1,'']]],
  ['optiontype_296',['OptionType',['../structFLASH__OBProgramInitTypeDef.html#a46bffc2a63ea02e15b9187856535d890',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_297',['OPTKEYR',['../structFLASH__TypeDef.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['or_298',['or',['../md_docs_2how__to_2work__with__board.html#autotoc_md12',1,'or'],['../structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd',1,'TIM_TypeDef::OR']]],
  ['or_20stop_20mode_299',['I2C Start or Stop Mode',['../group__I2C__START__STOP__MODE.html',1,'']]],
  ['oscillator_20type_300',['Oscillator Type',['../group__RCC__Oscillator__Type.html',1,'']]],
  ['oscillatortype_301',['OscillatorType',['../structRCC__OscInitTypeDef.html#af9e7bc89cab81c1705d94c74c7a81088',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_302',['OSPEEDR',['../structGPIO__TypeDef.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['otyper_303',['OTYPER',['../structGPIO__TypeDef.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]],
  ['output_20operation_20functions_304',['output operation functions',['../group__DMA__Exported__Functions__Group2.html',1,'Input and Output operation functions'],['../group__I2C__Exported__Functions__Group2.html',1,'Input and Output operation functions']]],
  ['own_20address2_20masks_305',['I2C Own Address2 Masks',['../group__I2C__OWN__ADDRESS2__MASKS.html',1,'']]],
  ['ownaddress1_306',['OwnAddress1',['../structI2C__InitTypeDef.html#abfb610317ea08e85c8feece82ccc9e16',1,'I2C_InitTypeDef']]],
  ['ownaddress2_307',['OwnAddress2',['../structI2C__InitTypeDef.html#a8165caf61b7b52f903edd7517ddaa06b',1,'I2C_InitTypeDef']]],
  ['ownaddress2masks_308',['OwnAddress2Masks',['../structI2C__InitTypeDef.html#a2ac60d8926224856693f49c068533ae1',1,'I2C_InitTypeDef']]]
];
