Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (lin64) Build 3414424 Sun Dec 19 10:57:14 MST 2021
| Date         : Thu Jan 19 16:59:16 2023
| Host         : Strength running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pattern_hdmi_timing_summary_routed.rpt -pb pattern_hdmi_timing_summary_routed.pb -rpx pattern_hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : pattern_hdmi
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  5           
XDCB-5     Warning           Runtime inefficient way to find pin objects                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (91)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (91)
-------------------------------
 There are 91 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     23.989        0.000                      0                  158        0.016        0.000                      0                  158        2.000        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
CLK                       {0.000 4.000}        8.000           125.000         
  PCK_pckgen              {0.000 19.861}       39.722          25.175          
    CLKFBIN               {0.000 19.861}       39.722          25.175          
    PixelClkIO            {0.000 19.861}       39.722          25.175          
    SerialClkIO           {0.000 3.972}        7.944           125.874         
    reg2dvi/U0/SerialClk  {0.000 3.972}        7.944           125.874         
  clkfbout_pckgen         {0.000 20.000}       40.000          25.000          
sys_clk_pin               {0.000 4.000}        8.000           125.000         
  PCK_pckgen_1            {0.000 19.861}       39.722          25.175          
    CLKFBIN_1             {0.000 19.861}       39.722          25.175          
    PixelClkIO_1          {0.000 19.861}       39.722          25.175          
    SerialClkIO_1         {0.000 3.972}        7.944           125.874         
  clkfbout_pckgen_1       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                    2.000        0.000                       0                     1  
  PCK_pckgen              23.989        0.000                      0                  116        0.178        0.000                      0                  116       14.861        0.000                       0                    78  
    CLKFBIN                                                                                                                                                           38.473        0.000                       0                     2  
    PixelClkIO                                                                                                                                                        37.567        0.000                       0                    10  
    SerialClkIO                                                                                                                                                        5.789        0.000                       0                    10  
  clkfbout_pckgen                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                            2.000        0.000                       0                     1  
  PCK_pckgen_1            24.002        0.000                      0                  116        0.178        0.000                      0                  116       14.861        0.000                       0                    78  
    CLKFBIN_1                                                                                                                                                         38.473        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                      37.567        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                      5.789        0.000                       0                    10  
  clkfbout_pckgen_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PCK_pckgen_1  PCK_pckgen         23.989        0.000                      0                  116        0.016        0.000                      0                  116  
PCK_pckgen    PixelClkIO         33.361        0.000                      0                   38        0.198        0.000                      0                   38  
PCK_pckgen_1  PixelClkIO         33.365        0.000                      0                   38        0.202        0.000                      0                   38  
PCK_pckgen    PCK_pckgen_1       23.989        0.000                      0                  116        0.016        0.000                      0                  116  
PCK_pckgen    PixelClkIO_1       33.361        0.000                      0                   38        0.198        0.000                      0                   38  
PCK_pckgen_1  PixelClkIO_1       33.365        0.000                      0                   38        0.202        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  PCK_pckgen         PCK_pckgen              36.609        0.000                      0                    4        0.743        0.000                      0                    4  
**async_default**  PCK_pckgen_1       PCK_pckgen              36.609        0.000                      0                    4        0.580        0.000                      0                    4  
**async_default**  PCK_pckgen         PCK_pckgen_1            36.609        0.000                      0                    4        0.580        0.000                      0                    4  
**async_default**  PCK_pckgen_1       PCK_pckgen_1            36.622        0.000                      0                    4        0.743        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      PCK_pckgen    
(none)                      PCK_pckgen_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             CLKFBIN                               
(none)             CLKFBIN_1                             
(none)             SerialClkIO                           
(none)             SerialClkIO_1                         
(none)             clkfbout_pckgen                       
(none)             clkfbout_pckgen_1                     
(none)                                PCK_pckgen         
(none)                                PCK_pckgen_1       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen
  To Clock:  PCK_pckgen

Setup :            0  Failing Endpoints,  Worst Slack       23.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.989ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        15.592ns  (logic 6.351ns (40.734%)  route 9.241ns (59.266%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.716    17.618    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X109Y129       LUT4 (Prop_lut4_I3_O)        0.118    17.736 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.322    18.058    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y129       LUT5 (Prop_lut5_I1_O)        0.326    18.384 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000    18.384    pattern/syncgen_n_84
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.077    42.373    pattern/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         42.373    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                 23.989    

Slack (MET) :             23.996ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 6.351ns (40.741%)  route 9.238ns (59.259%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.716    17.618    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X109Y129       LUT4 (Prop_lut4_I3_O)        0.118    17.736 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.319    18.055    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y129       LUT6 (Prop_lut6_I5_O)        0.326    18.381 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000    18.381    pattern/syncgen_n_87
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.081    42.377    pattern/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         42.377    
                         arrival time                         -18.381    
  -------------------------------------------------------------------
                         slack                                 23.996    

Slack (MET) :             24.535ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 6.031ns (40.213%)  route 8.966ns (59.787%))
  Logic Levels:           22  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.764    17.666    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y129       LUT6 (Prop_lut6_I5_O)        0.124    17.790 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000    17.790    pattern/syncgen_n_86
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X110Y129       FDRE (Setup_fdre_C_D)        0.029    42.325    pattern/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         42.325    
                         arrival time                         -17.790    
  -------------------------------------------------------------------
                         slack                                 24.535    

Slack (MET) :             34.633ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.854ns (18.490%)  route 3.765ns (81.510%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.341 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 r  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 f  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.378     6.777    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X111Y127       LUT3 (Prop_lut3_I1_O)        0.150     6.927 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.485     7.411    pattern/syncgen_n_85
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846    42.341    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/C
                         clock pessimism              0.115    42.456    
                         clock uncertainty           -0.163    42.293    
    SLICE_X112Y127       FDRE (Setup_fdre_C_D)       -0.249    42.044    pattern/VGA_DE_reg
  -------------------------------------------------------------------
                         required time                         42.044    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                 34.633    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 42.345 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     7.047    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850    42.345    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
                         clock pessimism              0.115    42.460    
                         clock uncertainty           -0.163    42.297    
    SLICE_X113Y131       FDRE (Setup_fdre_C_R)       -0.429    41.868    pattern/syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         41.868    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 42.345 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     7.047    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850    42.345    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/C
                         clock pessimism              0.115    42.460    
                         clock uncertainty           -0.163    42.297    
    SLICE_X113Y131       FDRE (Setup_fdre_C_R)       -0.429    41.868    pattern/syncgen/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         41.868    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.867ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.828ns (19.712%)  route 3.373ns (80.288%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.939     7.000    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X111Y129       FDRE (Setup_fdre_C_R)       -0.429    41.867    pattern/syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         41.867    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                 34.867    

Slack (MET) :             35.122ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.182ns (26.630%)  route 3.257ns (73.370%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.341 - 39.722 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.046     2.802    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y131       FDRE (Prop_fdre_C_Q)         0.456     3.258 f  pattern/syncgen/HCNT_reg[6]/Q
                         net (fo=23, routed)          0.855     4.112    pattern/syncgen/HCNT[6]
    SLICE_X113Y130       LUT2 (Prop_lut2_I0_O)        0.152     4.264 r  pattern/syncgen/VGA_VS_i_5/O
                         net (fo=1, routed)           0.568     4.832    pattern/syncgen/VGA_VS_i_5_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I2_O)        0.326     5.158 r  pattern/syncgen/VGA_VS_i_3/O
                         net (fo=1, routed)           1.034     6.192    pattern/syncgen/VGA_VS_i_3_n_0
    SLICE_X112Y124       LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  pattern/syncgen/VGA_VS_i_2/O
                         net (fo=1, routed)           0.800     7.116    pattern/syncgen/VGA_VS_i_2_n_0
    SLICE_X111Y127       LUT2 (Prop_lut2_I0_O)        0.124     7.240 r  pattern/syncgen/VGA_VS_i_1/O
                         net (fo=1, routed)           0.000     7.240    pattern/syncgen/VGA_VS_i_1_n_0
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846    42.341    pattern/syncgen/PCK
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C
                         clock pessimism              0.155    42.496    
                         clock uncertainty           -0.163    42.333    
    SLICE_X111Y127       FDRE (Setup_fdre_C_D)        0.029    42.362    pattern/syncgen/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         42.362    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                 35.122    

Slack (MET) :             35.142ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.828ns (21.093%)  route 3.097ns (78.907%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     6.725    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    41.867    pattern/syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         41.867    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 35.142    

Slack (MET) :             35.142ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.828ns (21.093%)  route 3.097ns (78.907%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     6.725    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    41.867    pattern/syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         41.867    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 35.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pattern/syncgen/VGA_HS_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.144%)  route 0.110ns (43.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.710     0.697    pattern/syncgen/PCK
    SLICE_X111Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141     0.838 r  pattern/syncgen/VGA_HS_reg/Q
                         net (fo=2, routed)           0.110     0.948    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.214     0.710    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.060     0.770    reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pattern/syncgen/VGA_VS_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    pattern/syncgen/PCK
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  pattern/syncgen/VGA_VS_reg/Q
                         net (fo=2, routed)           0.114     0.950    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.214     0.708    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.052     0.760    reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pattern/VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  pattern/VGA_G_reg[0]/Q
                         net (fo=1, routed)           0.110     0.970    reg2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.228     0.696    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.063     0.759    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pattern/VGA_DE_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     0.859 r  pattern/VGA_DE_reg/Q
                         net (fo=1, routed)           0.110     0.969    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism             -0.227     0.695    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.063     0.758    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.811%)  route 0.135ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.135     0.995    reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[8]
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.215     0.709    
    SLICE_X113Y129       FDSE (Hold_fdse_C_D)         0.075     0.784    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=2, routed)           0.174     1.010    reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X111Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism             -0.214     0.708    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.071     0.779    reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.330%)  route 0.126ns (37.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.126     0.986    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X113Y120       LUT6 (Prop_lut6_I3_O)        0.045     1.031 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.031    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.215     0.709    
    SLICE_X113Y120       FDSE (Hold_fdse_C_D)         0.091     0.800    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.227ns (59.119%)  route 0.157ns (40.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.128     0.823 r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/Q
                         net (fo=6, routed)           0.157     0.980    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[3]
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.099     1.079 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.079    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.214     0.710    
    SLICE_X112Y120       FDRE (Hold_fdre_C_D)         0.121     0.831    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     0.859 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.145     1.004    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism             -0.227     0.695    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.060     0.755    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.813%)  route 0.159ns (41.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.128     0.823 r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/Q
                         net (fo=6, routed)           0.159     0.982    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[3]
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.099     1.081 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.081    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.214     0.710    
    SLICE_X112Y120       FDRE (Hold_fdre_C_D)         0.120     0.830    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCK_pckgen
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y16   pattern/syncgen/pckgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X110Y129   pattern/VGA_B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X112Y127   pattern/VGA_DE_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X112Y129   pattern/VGA_G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X112Y129   pattern/VGA_R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X109Y131   pattern/syncgen/HCNT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X110Y130   pattern/syncgen/HCNT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X110Y130   pattern/syncgen/HCNT_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       39.722      60.278     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X110Y129   pattern/VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X110Y129   pattern/VGA_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y127   pattern/VGA_DE_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y127   pattern/VGA_DE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_G_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_R_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X110Y129   pattern/VGA_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X110Y129   pattern/VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y127   pattern/VGA_DE_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y127   pattern/VGA_DE_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_G_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_R_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_R_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       39.722      60.278     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y0    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y128    reg2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y127    reg2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y126    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y125    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y130    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y129    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y122    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y121    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.789ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 3.972 }
Period(ns):         7.944
Sources:            { reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.944       5.789      BUFGCTRL_X0Y1    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y128    reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y127    reg2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y126    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y125    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y130    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y129    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y122    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y121    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.944       6.695      MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.944       205.416    MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pckgen
  To Clock:  clkfbout_pckgen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pckgen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   pattern/syncgen/pckgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen_1
  To Clock:  PCK_pckgen_1

Setup :            0  Failing Endpoints,  Worst Slack       24.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.002ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        15.592ns  (logic 6.351ns (40.734%)  route 9.241ns (59.266%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.716    17.618    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X109Y129       LUT4 (Prop_lut4_I3_O)        0.118    17.736 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.322    18.058    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y129       LUT5 (Prop_lut5_I1_O)        0.326    18.384 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000    18.384    pattern/syncgen_n_84
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.150    42.309    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.077    42.386    pattern/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         42.386    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                 24.002    

Slack (MET) :             24.009ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 6.351ns (40.741%)  route 9.238ns (59.259%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.716    17.618    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X109Y129       LUT4 (Prop_lut4_I3_O)        0.118    17.736 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.319    18.055    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y129       LUT6 (Prop_lut6_I5_O)        0.326    18.381 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000    18.381    pattern/syncgen_n_87
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.150    42.309    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.081    42.390    pattern/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         42.390    
                         arrival time                         -18.381    
  -------------------------------------------------------------------
                         slack                                 24.009    

Slack (MET) :             24.548ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 6.031ns (40.213%)  route 8.966ns (59.787%))
  Logic Levels:           22  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.764    17.666    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y129       LUT6 (Prop_lut6_I5_O)        0.124    17.790 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000    17.790    pattern/syncgen_n_86
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.150    42.309    
    SLICE_X110Y129       FDRE (Setup_fdre_C_D)        0.029    42.338    pattern/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         42.338    
                         arrival time                         -17.790    
  -------------------------------------------------------------------
                         slack                                 24.548    

Slack (MET) :             34.646ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.854ns (18.490%)  route 3.765ns (81.510%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.341 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 r  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 f  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.378     6.777    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X111Y127       LUT3 (Prop_lut3_I1_O)        0.150     6.927 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.485     7.411    pattern/syncgen_n_85
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846    42.341    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/C
                         clock pessimism              0.115    42.456    
                         clock uncertainty           -0.150    42.306    
    SLICE_X112Y127       FDRE (Setup_fdre_C_D)       -0.249    42.057    pattern/VGA_DE_reg
  -------------------------------------------------------------------
                         required time                         42.057    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                 34.646    

Slack (MET) :             34.834ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 42.345 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     7.047    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850    42.345    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
                         clock pessimism              0.115    42.460    
                         clock uncertainty           -0.150    42.310    
    SLICE_X113Y131       FDRE (Setup_fdre_C_R)       -0.429    41.881    pattern/syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         41.881    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 34.834    

Slack (MET) :             34.834ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 42.345 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     7.047    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850    42.345    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/C
                         clock pessimism              0.115    42.460    
                         clock uncertainty           -0.150    42.310    
    SLICE_X113Y131       FDRE (Setup_fdre_C_R)       -0.429    41.881    pattern/syncgen/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         41.881    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 34.834    

Slack (MET) :             34.880ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.828ns (19.712%)  route 3.373ns (80.288%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.939     7.000    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.150    42.309    
    SLICE_X111Y129       FDRE (Setup_fdre_C_R)       -0.429    41.880    pattern/syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         41.880    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                 34.880    

Slack (MET) :             35.135ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.182ns (26.630%)  route 3.257ns (73.370%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.341 - 39.722 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.046     2.802    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y131       FDRE (Prop_fdre_C_Q)         0.456     3.258 f  pattern/syncgen/HCNT_reg[6]/Q
                         net (fo=23, routed)          0.855     4.112    pattern/syncgen/HCNT[6]
    SLICE_X113Y130       LUT2 (Prop_lut2_I0_O)        0.152     4.264 r  pattern/syncgen/VGA_VS_i_5/O
                         net (fo=1, routed)           0.568     4.832    pattern/syncgen/VGA_VS_i_5_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I2_O)        0.326     5.158 r  pattern/syncgen/VGA_VS_i_3/O
                         net (fo=1, routed)           1.034     6.192    pattern/syncgen/VGA_VS_i_3_n_0
    SLICE_X112Y124       LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  pattern/syncgen/VGA_VS_i_2/O
                         net (fo=1, routed)           0.800     7.116    pattern/syncgen/VGA_VS_i_2_n_0
    SLICE_X111Y127       LUT2 (Prop_lut2_I0_O)        0.124     7.240 r  pattern/syncgen/VGA_VS_i_1/O
                         net (fo=1, routed)           0.000     7.240    pattern/syncgen/VGA_VS_i_1_n_0
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846    42.341    pattern/syncgen/PCK
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C
                         clock pessimism              0.155    42.496    
                         clock uncertainty           -0.150    42.346    
    SLICE_X111Y127       FDRE (Setup_fdre_C_D)        0.029    42.375    pattern/syncgen/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         42.375    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                 35.135    

Slack (MET) :             35.155ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.828ns (21.093%)  route 3.097ns (78.907%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     6.725    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.150    42.309    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    41.880    pattern/syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         41.880    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 35.155    

Slack (MET) :             35.155ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.828ns (21.093%)  route 3.097ns (78.907%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     6.725    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.150    42.309    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    41.880    pattern/syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         41.880    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 35.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pattern/syncgen/VGA_HS_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.144%)  route 0.110ns (43.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.710     0.697    pattern/syncgen/PCK
    SLICE_X111Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141     0.838 r  pattern/syncgen/VGA_HS_reg/Q
                         net (fo=2, routed)           0.110     0.948    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.214     0.710    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.060     0.770    reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pattern/syncgen/VGA_VS_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    pattern/syncgen/PCK
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  pattern/syncgen/VGA_VS_reg/Q
                         net (fo=2, routed)           0.114     0.950    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.214     0.708    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.052     0.760    reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pattern/VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  pattern/VGA_G_reg[0]/Q
                         net (fo=1, routed)           0.110     0.970    reg2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.228     0.696    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.063     0.759    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pattern/VGA_DE_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     0.859 r  pattern/VGA_DE_reg/Q
                         net (fo=1, routed)           0.110     0.969    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism             -0.227     0.695    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.063     0.758    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.811%)  route 0.135ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.135     0.995    reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[8]
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.215     0.709    
    SLICE_X113Y129       FDSE (Hold_fdse_C_D)         0.075     0.784    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=2, routed)           0.174     1.010    reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X111Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism             -0.214     0.708    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.071     0.779    reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.330%)  route 0.126ns (37.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.126     0.986    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X113Y120       LUT6 (Prop_lut6_I3_O)        0.045     1.031 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.031    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.215     0.709    
    SLICE_X113Y120       FDSE (Hold_fdse_C_D)         0.091     0.800    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.227ns (59.119%)  route 0.157ns (40.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.128     0.823 r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/Q
                         net (fo=6, routed)           0.157     0.980    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[3]
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.099     1.079 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.079    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.214     0.710    
    SLICE_X112Y120       FDRE (Hold_fdre_C_D)         0.121     0.831    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     0.859 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.145     1.004    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism             -0.227     0.695    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.060     0.755    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.813%)  route 0.159ns (41.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.128     0.823 r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/Q
                         net (fo=6, routed)           0.159     0.982    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[3]
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.099     1.081 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.081    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.214     0.710    
    SLICE_X112Y120       FDRE (Hold_fdre_C_D)         0.120     0.830    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCK_pckgen_1
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y16   pattern/syncgen/pckgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X110Y129   pattern/VGA_B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X112Y127   pattern/VGA_DE_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X112Y129   pattern/VGA_G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X112Y129   pattern/VGA_R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X109Y131   pattern/syncgen/HCNT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X110Y130   pattern/syncgen/HCNT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X110Y130   pattern/syncgen/HCNT_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       39.722      60.278     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X110Y129   pattern/VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X110Y129   pattern/VGA_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y127   pattern/VGA_DE_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y127   pattern/VGA_DE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_G_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_R_reg[0]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         19.861      14.861     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X110Y129   pattern/VGA_B_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X110Y129   pattern/VGA_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y127   pattern/VGA_DE_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y127   pattern/VGA_DE_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_G_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_R_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X112Y129   pattern/VGA_R_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       39.722      60.278     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y0    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y128    reg2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y127    reg2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y126    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y125    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y130    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y129    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y122    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         39.722      38.055     OLOGIC_X1Y121    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.789ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 3.972 }
Period(ns):         7.944
Sources:            { reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         7.944       5.789      BUFGCTRL_X0Y1    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y128    reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y127    reg2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y126    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y125    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y130    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y129    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y122    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         7.944       6.277      OLOGIC_X1Y121    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.944       6.695      MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.944       205.416    MMCME2_ADV_X1Y0  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pckgen_1
  To Clock:  clkfbout_pckgen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pckgen_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   pattern/syncgen/pckgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen_1
  To Clock:  PCK_pckgen

Setup :            0  Failing Endpoints,  Worst Slack       23.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.989ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        15.592ns  (logic 6.351ns (40.734%)  route 9.241ns (59.266%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.716    17.618    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X109Y129       LUT4 (Prop_lut4_I3_O)        0.118    17.736 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.322    18.058    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y129       LUT5 (Prop_lut5_I1_O)        0.326    18.384 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000    18.384    pattern/syncgen_n_84
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.077    42.373    pattern/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         42.373    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                 23.989    

Slack (MET) :             23.996ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 6.351ns (40.741%)  route 9.238ns (59.259%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.716    17.618    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X109Y129       LUT4 (Prop_lut4_I3_O)        0.118    17.736 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.319    18.055    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y129       LUT6 (Prop_lut6_I5_O)        0.326    18.381 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000    18.381    pattern/syncgen_n_87
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.081    42.377    pattern/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         42.377    
                         arrival time                         -18.381    
  -------------------------------------------------------------------
                         slack                                 23.996    

Slack (MET) :             24.535ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 6.031ns (40.213%)  route 8.966ns (59.787%))
  Logic Levels:           22  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.764    17.666    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y129       LUT6 (Prop_lut6_I5_O)        0.124    17.790 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000    17.790    pattern/syncgen_n_86
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X110Y129       FDRE (Setup_fdre_C_D)        0.029    42.325    pattern/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         42.325    
                         arrival time                         -17.790    
  -------------------------------------------------------------------
                         slack                                 24.535    

Slack (MET) :             34.633ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.854ns (18.490%)  route 3.765ns (81.510%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.341 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 r  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 f  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.378     6.777    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X111Y127       LUT3 (Prop_lut3_I1_O)        0.150     6.927 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.485     7.411    pattern/syncgen_n_85
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846    42.341    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/C
                         clock pessimism              0.115    42.456    
                         clock uncertainty           -0.163    42.293    
    SLICE_X112Y127       FDRE (Setup_fdre_C_D)       -0.249    42.044    pattern/VGA_DE_reg
  -------------------------------------------------------------------
                         required time                         42.044    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                 34.633    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 42.345 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     7.047    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850    42.345    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
                         clock pessimism              0.115    42.460    
                         clock uncertainty           -0.163    42.297    
    SLICE_X113Y131       FDRE (Setup_fdre_C_R)       -0.429    41.868    pattern/syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         41.868    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 42.345 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     7.047    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850    42.345    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/C
                         clock pessimism              0.115    42.460    
                         clock uncertainty           -0.163    42.297    
    SLICE_X113Y131       FDRE (Setup_fdre_C_R)       -0.429    41.868    pattern/syncgen/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         41.868    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.867ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.828ns (19.712%)  route 3.373ns (80.288%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.939     7.000    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X111Y129       FDRE (Setup_fdre_C_R)       -0.429    41.867    pattern/syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         41.867    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                 34.867    

Slack (MET) :             35.122ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.182ns (26.630%)  route 3.257ns (73.370%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.341 - 39.722 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.046     2.802    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y131       FDRE (Prop_fdre_C_Q)         0.456     3.258 f  pattern/syncgen/HCNT_reg[6]/Q
                         net (fo=23, routed)          0.855     4.112    pattern/syncgen/HCNT[6]
    SLICE_X113Y130       LUT2 (Prop_lut2_I0_O)        0.152     4.264 r  pattern/syncgen/VGA_VS_i_5/O
                         net (fo=1, routed)           0.568     4.832    pattern/syncgen/VGA_VS_i_5_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I2_O)        0.326     5.158 r  pattern/syncgen/VGA_VS_i_3/O
                         net (fo=1, routed)           1.034     6.192    pattern/syncgen/VGA_VS_i_3_n_0
    SLICE_X112Y124       LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  pattern/syncgen/VGA_VS_i_2/O
                         net (fo=1, routed)           0.800     7.116    pattern/syncgen/VGA_VS_i_2_n_0
    SLICE_X111Y127       LUT2 (Prop_lut2_I0_O)        0.124     7.240 r  pattern/syncgen/VGA_VS_i_1/O
                         net (fo=1, routed)           0.000     7.240    pattern/syncgen/VGA_VS_i_1_n_0
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846    42.341    pattern/syncgen/PCK
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C
                         clock pessimism              0.155    42.496    
                         clock uncertainty           -0.163    42.333    
    SLICE_X111Y127       FDRE (Setup_fdre_C_D)        0.029    42.362    pattern/syncgen/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         42.362    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                 35.122    

Slack (MET) :             35.142ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.828ns (21.093%)  route 3.097ns (78.907%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     6.725    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    41.867    pattern/syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         41.867    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 35.142    

Slack (MET) :             35.142ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.828ns (21.093%)  route 3.097ns (78.907%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     6.725    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    41.867    pattern/syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         41.867    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 35.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 pattern/syncgen/VGA_HS_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.144%)  route 0.110ns (43.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.710     0.697    pattern/syncgen/PCK
    SLICE_X111Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141     0.838 r  pattern/syncgen/VGA_HS_reg/Q
                         net (fo=2, routed)           0.110     0.948    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.214     0.710    
                         clock uncertainty            0.163     0.873    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.060     0.933    reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pattern/syncgen/VGA_VS_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    pattern/syncgen/PCK
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  pattern/syncgen/VGA_VS_reg/Q
                         net (fo=2, routed)           0.114     0.950    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.214     0.708    
                         clock uncertainty            0.163     0.871    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.052     0.923    reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pattern/VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  pattern/VGA_G_reg[0]/Q
                         net (fo=1, routed)           0.110     0.970    reg2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.228     0.696    
                         clock uncertainty            0.163     0.859    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.063     0.922    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pattern/VGA_DE_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     0.859 r  pattern/VGA_DE_reg/Q
                         net (fo=1, routed)           0.110     0.969    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism             -0.227     0.695    
                         clock uncertainty            0.163     0.858    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.063     0.921    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.811%)  route 0.135ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.135     0.995    reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[8]
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.215     0.709    
                         clock uncertainty            0.163     0.872    
    SLICE_X113Y129       FDSE (Hold_fdse_C_D)         0.075     0.947    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=2, routed)           0.174     1.010    reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X111Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism             -0.214     0.708    
                         clock uncertainty            0.163     0.871    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.071     0.942    reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.330%)  route 0.126ns (37.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.126     0.986    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X113Y120       LUT6 (Prop_lut6_I3_O)        0.045     1.031 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.031    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.215     0.709    
                         clock uncertainty            0.163     0.872    
    SLICE_X113Y120       FDSE (Hold_fdse_C_D)         0.091     0.963    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.227ns (59.119%)  route 0.157ns (40.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.128     0.823 r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/Q
                         net (fo=6, routed)           0.157     0.980    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[3]
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.099     1.079 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.079    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.214     0.710    
                         clock uncertainty            0.163     0.873    
    SLICE_X112Y120       FDRE (Hold_fdre_C_D)         0.121     0.994    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     0.859 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.145     1.004    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism             -0.227     0.695    
                         clock uncertainty            0.163     0.858    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.060     0.918    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.813%)  route 0.159ns (41.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.128     0.823 r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/Q
                         net (fo=6, routed)           0.159     0.982    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[3]
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.099     1.081 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.081    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.214     0.710    
                         clock uncertainty            0.163     0.873    
    SLICE_X112Y120       FDRE (Hold_fdre_C_D)         0.120     0.993    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       33.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.361ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 0.478ns (5.968%)  route 7.532ns (94.032%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 45.836 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.532    10.805    reg2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    45.836    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.820    
                         clock uncertainty           -0.634    45.186    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.166    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.166    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                 33.361    

Slack (MET) :             33.499ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 0.478ns (6.073%)  route 7.393ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 45.836 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.393    10.667    reg2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    45.836    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.820    
                         clock uncertainty           -0.634    45.186    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.166    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.166    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 33.499    

Slack (MET) :             33.646ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 0.478ns (6.189%)  route 7.245ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.245    10.519    reg2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.165    reg2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.165    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                 33.646    

Slack (MET) :             33.795ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 0.478ns (6.310%)  route 7.097ns (93.690%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.097    10.370    reg2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.165    reg2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.165    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 33.795    

Slack (MET) :             33.941ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 0.478ns (6.436%)  route 6.949ns (93.564%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.111ns = ( 45.833 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.949    10.222    reg2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    45.833    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.817    
                         clock uncertainty           -0.634    45.183    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.163    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.163    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                 33.941    

Slack (MET) :             34.089ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.478ns (6.568%)  route 6.800ns (93.432%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.111ns = ( 45.833 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.800    10.074    reg2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    45.833    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.817    
                         clock uncertainty           -0.634    45.183    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.163    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.163    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                 34.089    

Slack (MET) :             34.263ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.478ns (6.727%)  route 6.628ns (93.273%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.628     9.902    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.165    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.165    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                 34.263    

Slack (MET) :             34.411ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.478ns (6.869%)  route 6.481ns (93.131%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.481     9.754    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.165    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.165    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 34.411    

Slack (MET) :             34.426ns  (required time - arrival time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.252 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           6.882    10.134    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    44.560    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.560    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 34.426    

Slack (MET) :             34.426ns  (required time - arrival time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.252 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           6.882    10.134    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    44.560    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.560    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 34.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.141ns (5.332%)  route 2.503ns (94.668%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.710     0.697    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     0.838 r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.503     3.341    reg2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.445    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.491    
                         clock uncertainty            0.634     3.125    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.144    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.141ns (5.203%)  route 2.569ns (94.797%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141     0.837 r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.569     3.406    reg2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.445    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.491    
                         clock uncertainty            0.634     3.125    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.144    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.148ns (4.627%)  route 3.051ns (95.373%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.148     0.843 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.051     3.894    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.634     3.124    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     3.630    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.141ns (5.174%)  route 2.584ns (94.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDSE (Prop_fdse_C_Q)         0.141     0.837 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.584     3.421    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.634     3.124    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.143    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.164ns (5.990%)  route 2.574ns (94.010%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.164     0.857 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.574     3.431    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.634     3.123    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.142    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.164ns (5.955%)  route 2.590ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.164     0.857 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.590     3.447    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.634     3.123    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     3.142    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.164ns (5.951%)  route 2.592ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164     0.859 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.592     3.451    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.634     3.124    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.143    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.141ns (5.098%)  route 2.625ns (94.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.625     3.461    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.634     3.124    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.143    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.148ns (4.549%)  route 3.105ns (95.451%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.148     0.843 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.105     3.948    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.634     3.124    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     3.630    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.948    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.148ns (5.442%)  route 2.572ns (94.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.148     0.841 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.572     3.413    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.634     3.123    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     3.089    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       33.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.365ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 0.478ns (5.968%)  route 7.532ns (94.032%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 45.836 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.532    10.805    reg2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    45.836    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.820    
                         clock uncertainty           -0.629    45.191    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.171    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.171    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                 33.365    

Slack (MET) :             33.504ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 0.478ns (6.073%)  route 7.393ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 45.836 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.393    10.667    reg2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    45.836    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.820    
                         clock uncertainty           -0.629    45.191    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.171    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.171    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 33.504    

Slack (MET) :             33.651ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 0.478ns (6.189%)  route 7.245ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.245    10.519    reg2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.170    reg2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                 33.651    

Slack (MET) :             33.799ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 0.478ns (6.310%)  route 7.097ns (93.690%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.097    10.370    reg2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.170    reg2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 33.799    

Slack (MET) :             33.945ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 0.478ns (6.436%)  route 6.949ns (93.564%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.111ns = ( 45.833 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.949    10.222    reg2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    45.833    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.817    
                         clock uncertainty           -0.629    45.188    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.168    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.168    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                 33.945    

Slack (MET) :             34.094ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.478ns (6.568%)  route 6.800ns (93.432%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.111ns = ( 45.833 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.800    10.074    reg2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    45.833    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.817    
                         clock uncertainty           -0.629    45.188    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.168    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.168    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                 34.094    

Slack (MET) :             34.268ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.478ns (6.727%)  route 6.628ns (93.273%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.628     9.902    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.170    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                 34.268    

Slack (MET) :             34.415ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.478ns (6.869%)  route 6.481ns (93.131%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.481     9.754    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.170    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 34.415    

Slack (MET) :             34.431ns  (required time - arrival time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.252 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           6.882    10.134    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    44.565    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.565    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 34.431    

Slack (MET) :             34.431ns  (required time - arrival time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.252 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           6.882    10.134    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    44.565    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.565    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 34.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.141ns (5.332%)  route 2.503ns (94.668%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.710     0.697    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     0.838 r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.503     3.341    reg2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.445    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.491    
                         clock uncertainty            0.629     3.120    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.139    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.141ns (5.203%)  route 2.569ns (94.797%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141     0.837 r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.569     3.406    reg2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.445    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.491    
                         clock uncertainty            0.629     3.120    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.139    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.148ns (4.627%)  route 3.051ns (95.373%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.148     0.843 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.051     3.894    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.629     3.119    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     3.625    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.625    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.141ns (5.174%)  route 2.584ns (94.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDSE (Prop_fdse_C_Q)         0.141     0.837 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.584     3.421    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.629     3.119    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.138    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.164ns (5.990%)  route 2.574ns (94.010%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.164     0.857 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.574     3.431    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.629     3.118    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.137    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.164ns (5.955%)  route 2.590ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.164     0.857 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.590     3.447    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.629     3.118    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     3.137    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.164ns (5.951%)  route 2.592ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164     0.859 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.592     3.451    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.629     3.119    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.138    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.141ns (5.098%)  route 2.625ns (94.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.625     3.461    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.629     3.119    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.138    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.148ns (4.549%)  route 3.105ns (95.451%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.148     0.843 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.105     3.948    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.629     3.119    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     3.625    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.625    
                         arrival time                           3.948    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.148ns (5.442%)  route 2.572ns (94.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.148     0.841 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.572     3.413    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.629     3.118    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     3.084    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen
  To Clock:  PCK_pckgen_1

Setup :            0  Failing Endpoints,  Worst Slack       23.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.989ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        15.592ns  (logic 6.351ns (40.734%)  route 9.241ns (59.266%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.716    17.618    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X109Y129       LUT4 (Prop_lut4_I3_O)        0.118    17.736 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.322    18.058    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y129       LUT5 (Prop_lut5_I1_O)        0.326    18.384 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000    18.384    pattern/syncgen_n_84
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.077    42.373    pattern/VGA_G_reg[0]
  -------------------------------------------------------------------
                         required time                         42.373    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                 23.989    

Slack (MET) :             23.996ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        15.589ns  (logic 6.351ns (40.741%)  route 9.238ns (59.259%))
  Logic Levels:           23  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.716    17.618    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X109Y129       LUT4 (Prop_lut4_I3_O)        0.118    17.736 r  pattern/syncgen/VGA_G[0]_i_2/O
                         net (fo=2, routed)           0.319    18.055    pattern/syncgen/VGA_G[0]_i_2_n_0
    SLICE_X112Y129       LUT6 (Prop_lut6_I5_O)        0.326    18.381 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000    18.381    pattern/syncgen_n_87
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.081    42.377    pattern/VGA_R_reg[0]
  -------------------------------------------------------------------
                         required time                         42.377    
                         arrival time                         -18.381    
  -------------------------------------------------------------------
                         slack                                 23.996    

Slack (MET) :             24.535ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 6.031ns (40.213%)  route 8.966ns (59.787%))
  Logic Levels:           22  (CARRY4=12 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 f  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 f  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 r  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.828     7.226    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X107Y124       LUT5 (Prop_lut5_I0_O)        0.124     7.350 r  pattern/syncgen/rgb_12_carry__1_i_4/O
                         net (fo=4, routed)           0.608     7.958    pattern/syncgen/VCNT_reg[9]_1[0]
    SLICE_X108Y124       LUT4 (Prop_lut4_I0_O)        0.124     8.082 r  pattern/syncgen/rgb_12__27_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.082    pattern/syncgen_n_31
    SLICE_X108Y124       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.595 r  pattern/rgb_12__27_carry__1/CO[3]
                         net (fo=1, routed)           0.009     8.604    pattern/rgb_12__27_carry__1_n_0
    SLICE_X108Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.927 r  pattern/rgb_12__27_carry__2/O[1]
                         net (fo=2, routed)           0.984     9.911    pattern/syncgen/rgb_12__72_carry__3[1]
    SLICE_X110Y125       LUT3 (Prop_lut3_I0_O)        0.334    10.245 r  pattern/syncgen/rgb_12__72_carry__3_i_3/O
                         net (fo=2, routed)           0.863    11.107    pattern/syncgen/VCNT_reg[9]_7[1]
    SLICE_X110Y125       LUT4 (Prop_lut4_I0_O)        0.326    11.433 r  pattern/syncgen/rgb_12__72_carry__3_i_7/O
                         net (fo=1, routed)           0.000    11.433    pattern/syncgen_n_155
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.983 r  pattern/rgb_12__72_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.983    pattern/rgb_12__72_carry__3_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.205 f  pattern/rgb_12__72_carry__4/O[0]
                         net (fo=3, routed)           0.505    12.710    pattern/rgb_12__72_carry__4_n_7
    SLICE_X109Y123       LUT1 (Prop_lut1_I0_O)        0.299    13.009 r  pattern/rgb_12__123_carry_i_3/O
                         net (fo=1, routed)           0.000    13.009    pattern/rgb_12__123_carry_i_3_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.649 r  pattern/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.806    14.455    pattern/syncgen/rgb_12__146_carry[3]
    SLICE_X106Y123       LUT2 (Prop_lut2_I0_O)        0.336    14.791 r  pattern/syncgen/rgb_12__146_carry_i_1/O
                         net (fo=2, routed)           0.690    15.481    pattern/syncgen/VCNT_reg[6]_0[3]
    SLICE_X106Y123       LUT3 (Prop_lut3_I0_O)        0.327    15.808 r  pattern/syncgen/rgb_12__146_carry_i_5/O
                         net (fo=1, routed)           0.000    15.808    pattern/syncgen_n_158
    SLICE_X106Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.209 r  pattern/rgb_12__146_carry/CO[3]
                         net (fo=1, routed)           0.000    16.209    pattern/rgb_12__146_carry_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.323 r  pattern/rgb_12__146_carry__0/CO[3]
                         net (fo=1, routed)           0.009    16.332    pattern/rgb_12__146_carry__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  pattern/rgb_12__146_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.446    pattern/rgb_12__146_carry__1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  pattern/rgb_12__146_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.560    pattern/rgb_12__146_carry__2_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  pattern/rgb_12__146_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.674    pattern/rgb_12__146_carry__3_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  pattern/rgb_12__146_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.788    pattern/rgb_12__146_carry__4_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.902 r  pattern/rgb_12__146_carry__5/CO[3]
                         net (fo=2, routed)           0.764    17.666    pattern/syncgen/VGA_B_reg[0]_0[0]
    SLICE_X110Y129       LUT6 (Prop_lut6_I5_O)        0.124    17.790 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000    17.790    pattern/syncgen_n_86
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X110Y129       FDRE (Setup_fdre_C_D)        0.029    42.325    pattern/VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         42.325    
                         arrival time                         -17.790    
  -------------------------------------------------------------------
                         slack                                 24.535    

Slack (MET) :             34.633ns  (required time - arrival time)
  Source:                 pattern/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.854ns (18.490%)  route 3.765ns (81.510%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.341 - 39.722 ) 
    Source Clock Delay      (SCD):    2.793ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.037     2.793    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.456     3.249 r  pattern/syncgen/VCNT_reg[1]/Q
                         net (fo=47, routed)          1.076     4.325    pattern/syncgen/VCNT[1]
    SLICE_X109Y121       LUT6 (Prop_lut6_I4_O)        0.124     4.449 r  pattern/syncgen/rgb_12_carry__0_i_11/O
                         net (fo=9, routed)           0.825     5.274    pattern/syncgen/rgb_12_carry__0_i_11_n_0
    SLICE_X109Y122       LUT5 (Prop_lut5_I2_O)        0.124     5.398 f  pattern/syncgen/rgb_12_carry__0_i_13/O
                         net (fo=102, routed)         1.378     6.777    pattern/syncgen/VCNT_reg[9]_12[3]
    SLICE_X111Y127       LUT3 (Prop_lut3_I1_O)        0.150     6.927 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.485     7.411    pattern/syncgen_n_85
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846    42.341    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/C
                         clock pessimism              0.115    42.456    
                         clock uncertainty           -0.163    42.293    
    SLICE_X112Y127       FDRE (Setup_fdre_C_D)       -0.249    42.044    pattern/VGA_DE_reg
  -------------------------------------------------------------------
                         required time                         42.044    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                 34.633    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 42.345 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     7.047    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850    42.345    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
                         clock pessimism              0.115    42.460    
                         clock uncertainty           -0.163    42.297    
    SLICE_X113Y131       FDRE (Setup_fdre_C_R)       -0.429    41.868    pattern/syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         41.868    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.828ns (19.497%)  route 3.419ns (80.503%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 42.345 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     7.047    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850    42.345    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/C
                         clock pessimism              0.115    42.460    
                         clock uncertainty           -0.163    42.297    
    SLICE_X113Y131       FDRE (Setup_fdre_C_R)       -0.429    41.868    pattern/syncgen/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         41.868    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.867ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 0.828ns (19.712%)  route 3.373ns (80.288%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.939     7.000    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X111Y129       FDRE (Setup_fdre_C_R)       -0.429    41.867    pattern/syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         41.867    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                 34.867    

Slack (MET) :             35.122ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.182ns (26.630%)  route 3.257ns (73.370%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.341 - 39.722 ) 
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.046     2.802    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y131       FDRE (Prop_fdre_C_Q)         0.456     3.258 f  pattern/syncgen/HCNT_reg[6]/Q
                         net (fo=23, routed)          0.855     4.112    pattern/syncgen/HCNT[6]
    SLICE_X113Y130       LUT2 (Prop_lut2_I0_O)        0.152     4.264 r  pattern/syncgen/VGA_VS_i_5/O
                         net (fo=1, routed)           0.568     4.832    pattern/syncgen/VGA_VS_i_5_n_0
    SLICE_X111Y130       LUT6 (Prop_lut6_I2_O)        0.326     5.158 r  pattern/syncgen/VGA_VS_i_3/O
                         net (fo=1, routed)           1.034     6.192    pattern/syncgen/VGA_VS_i_3_n_0
    SLICE_X112Y124       LUT6 (Prop_lut6_I0_O)        0.124     6.316 r  pattern/syncgen/VGA_VS_i_2/O
                         net (fo=1, routed)           0.800     7.116    pattern/syncgen/VGA_VS_i_2_n_0
    SLICE_X111Y127       LUT2 (Prop_lut2_I0_O)        0.124     7.240 r  pattern/syncgen/VGA_VS_i_1/O
                         net (fo=1, routed)           0.000     7.240    pattern/syncgen/VGA_VS_i_1_n_0
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846    42.341    pattern/syncgen/PCK
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C
                         clock pessimism              0.155    42.496    
                         clock uncertainty           -0.163    42.333    
    SLICE_X111Y127       FDRE (Setup_fdre_C_D)        0.029    42.362    pattern/syncgen/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         42.362    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                 35.122    

Slack (MET) :             35.142ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.828ns (21.093%)  route 3.097ns (78.907%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     6.725    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    41.867    pattern/syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         41.867    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 35.142    

Slack (MET) :             35.142ns  (required time - arrival time)
  Source:                 pattern/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            pattern/syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.828ns (21.093%)  route 3.097ns (78.907%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 42.344 - 39.722 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.044     2.800    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDRE (Prop_fdre_C_Q)         0.456     3.256 r  pattern/syncgen/HCNT_reg[0]/Q
                         net (fo=20, routed)          1.378     4.634    pattern/syncgen/HCNT[0]
    SLICE_X110Y130       LUT5 (Prop_lut5_I3_O)        0.124     4.758 r  pattern/syncgen/VCNT[9]_i_3/O
                         net (fo=21, routed)          0.614     5.372    pattern/syncgen/VCNT[9]_i_3_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     5.496 r  pattern/syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.442     5.938    pattern/syncgen/hcntend
    SLICE_X109Y129       LUT2 (Prop_lut2_I1_O)        0.124     6.062 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     6.725    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849    42.344    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C
                         clock pessimism              0.115    42.459    
                         clock uncertainty           -0.163    42.296    
    SLICE_X110Y130       FDRE (Setup_fdre_C_R)       -0.429    41.867    pattern/syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         41.867    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 35.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 pattern/syncgen/VGA_HS_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.144%)  route 0.110ns (43.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.710     0.697    pattern/syncgen/PCK
    SLICE_X111Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDRE (Prop_fdre_C_Q)         0.141     0.838 r  pattern/syncgen/VGA_HS_reg/Q
                         net (fo=2, routed)           0.110     0.948    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism             -0.214     0.710    
                         clock uncertainty            0.163     0.873    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.060     0.933    reg2dvi/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pattern/syncgen/VGA_VS_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    pattern/syncgen/PCK
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  pattern/syncgen/VGA_VS_reg/Q
                         net (fo=2, routed)           0.114     0.950    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pVSync
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg/C
                         clock pessimism             -0.214     0.708    
                         clock uncertainty            0.163     0.871    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.052     0.923    reg2dvi/U0/DataEncoders[0].DataEncoder/pC1_1_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pattern/VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  pattern/VGA_G_reg[0]/Q
                         net (fo=1, routed)           0.110     0.970    reg2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.228     0.696    
                         clock uncertainty            0.163     0.859    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.063     0.922    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pattern/VGA_DE_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     0.859 r  pattern/VGA_DE_reg/Q
                         net (fo=1, routed)           0.110     0.969    reg2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism             -0.227     0.695    
                         clock uncertainty            0.163     0.858    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.063     0.921    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.811%)  route 0.135ns (45.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=7, routed)           0.135     0.995    reg2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[8]
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.215     0.709    
                         clock uncertainty            0.163     0.872    
    SLICE_X113Y129       FDSE (Hold_fdse_C_D)         0.075     0.947    reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=2, routed)           0.174     1.010    reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X111Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism             -0.214     0.708    
                         clock uncertainty            0.163     0.871    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.071     0.942    reg2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.330%)  route 0.126ns (37.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDRE (Prop_fdre_C_Q)         0.164     0.860 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=6, routed)           0.126     0.986    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X113Y120       LUT6 (Prop_lut6_I3_O)        0.045     1.031 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.031    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__1_n_0
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism             -0.215     0.709    
                         clock uncertainty            0.163     0.872    
    SLICE_X113Y120       FDSE (Hold_fdse_C_D)         0.091     0.963    reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.227ns (59.119%)  route 0.157ns (40.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.128     0.823 r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/Q
                         net (fo=6, routed)           0.157     0.980    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[3]
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.099     1.079 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.079    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism             -0.214     0.710    
                         clock uncertainty            0.163     0.873    
    SLICE_X112Y120       FDRE (Hold_fdre_C_D)         0.121     0.994    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.164     0.859 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.145     1.004    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y127       FDRE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism             -0.227     0.695    
                         clock uncertainty            0.163     0.858    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.060     0.918    reg2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PCK_pckgen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.813%)  route 0.159ns (41.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.128     0.823 r  reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[3]/Q
                         net (fo=6, routed)           0.159     0.982    reg2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[3]
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.099     1.081 r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.081    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.983     0.924    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y120       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.214     0.710    
                         clock uncertainty            0.163     0.873    
    SLICE_X112Y120       FDRE (Hold_fdre_C_D)         0.120     0.993    reg2dvi/U0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       33.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.361ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 0.478ns (5.968%)  route 7.532ns (94.032%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 45.836 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.532    10.805    reg2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    45.836    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.820    
                         clock uncertainty           -0.634    45.186    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.166    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.166    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                 33.361    

Slack (MET) :             33.499ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 0.478ns (6.073%)  route 7.393ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 45.836 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.393    10.667    reg2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    45.836    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.820    
                         clock uncertainty           -0.634    45.186    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.166    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.166    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 33.499    

Slack (MET) :             33.646ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 0.478ns (6.189%)  route 7.245ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.245    10.519    reg2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.165    reg2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.165    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                 33.646    

Slack (MET) :             33.795ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 0.478ns (6.310%)  route 7.097ns (93.690%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.097    10.370    reg2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.165    reg2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.165    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 33.795    

Slack (MET) :             33.941ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 0.478ns (6.436%)  route 6.949ns (93.564%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.111ns = ( 45.833 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.949    10.222    reg2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    45.833    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.817    
                         clock uncertainty           -0.634    45.183    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.163    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.163    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                 33.941    

Slack (MET) :             34.089ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.478ns (6.568%)  route 6.800ns (93.432%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.111ns = ( 45.833 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.800    10.074    reg2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    45.833    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.817    
                         clock uncertainty           -0.634    45.183    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.163    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.163    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                 34.089    

Slack (MET) :             34.263ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.478ns (6.727%)  route 6.628ns (93.273%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.628     9.902    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.165    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.165    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                 34.263    

Slack (MET) :             34.411ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.478ns (6.869%)  route 6.481ns (93.131%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.481     9.754    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.165    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.165    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 34.411    

Slack (MET) :             34.426ns  (required time - arrival time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.252 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           6.882    10.134    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    44.560    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.560    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 34.426    

Slack (MET) :             34.426ns  (required time - arrival time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.252 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           6.882    10.134    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.634    45.185    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    44.560    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.560    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 34.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.141ns (5.332%)  route 2.503ns (94.668%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.710     0.697    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     0.838 r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.503     3.341    reg2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.445    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.491    
                         clock uncertainty            0.634     3.125    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.144    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.141ns (5.203%)  route 2.569ns (94.797%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141     0.837 r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.569     3.406    reg2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.445    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.491    
                         clock uncertainty            0.634     3.125    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.144    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.144    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.148ns (4.627%)  route 3.051ns (95.373%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.148     0.843 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.051     3.894    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.634     3.124    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     3.630    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.141ns (5.174%)  route 2.584ns (94.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDSE (Prop_fdse_C_Q)         0.141     0.837 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.584     3.421    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.634     3.124    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.143    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.164ns (5.990%)  route 2.574ns (94.010%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.164     0.857 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.574     3.431    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.634     3.123    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.142    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.164ns (5.955%)  route 2.590ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.164     0.857 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.590     3.447    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.634     3.123    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     3.142    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.164ns (5.951%)  route 2.592ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164     0.859 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.592     3.451    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.634     3.124    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.143    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.141ns (5.098%)  route 2.625ns (94.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.625     3.461    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.634     3.124    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.143    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.148ns (4.549%)  route 3.105ns (95.451%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.148     0.843 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.105     3.948    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.634     3.124    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     3.630    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           3.948    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.148ns (5.442%)  route 2.572ns (94.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.634ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.443ns
    Phase Error              (PE):    0.410ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.148     0.841 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.572     3.413    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.634     3.123    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     3.089    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.089    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
From Clock:  PCK_pckgen_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       33.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.365ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        8.010ns  (logic 0.478ns (5.968%)  route 7.532ns (94.032%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 45.836 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.532    10.805    reg2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    45.836    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.820    
                         clock uncertainty           -0.629    45.191    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.171    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.171    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                 33.365    

Slack (MET) :             33.504ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.871ns  (logic 0.478ns (6.073%)  route 7.393ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 45.836 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.393    10.667    reg2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    45.836    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.820    
                         clock uncertainty           -0.629    45.191    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.171    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.171    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 33.504    

Slack (MET) :             33.651ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 0.478ns (6.189%)  route 7.245ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.245    10.519    reg2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.170    reg2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                 33.651    

Slack (MET) :             33.799ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 0.478ns (6.310%)  route 7.097ns (93.690%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.097    10.370    reg2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.170    reg2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                 33.799    

Slack (MET) :             33.945ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 0.478ns (6.436%)  route 6.949ns (93.564%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.111ns = ( 45.833 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.949    10.222    reg2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    45.833    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.817    
                         clock uncertainty           -0.629    45.188    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.168    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.168    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                 33.945    

Slack (MET) :             34.094ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.478ns (6.568%)  route 6.800ns (93.432%))
  Logic Levels:           0  
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.111ns = ( 45.833 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.800    10.074    reg2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    45.833    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.817    
                         clock uncertainty           -0.629    45.188    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.168    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.168    
                         arrival time                         -10.074    
  -------------------------------------------------------------------
                         slack                                 34.094    

Slack (MET) :             34.268ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.106ns  (logic 0.478ns (6.727%)  route 6.628ns (93.273%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.628     9.902    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.170    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                 34.268    

Slack (MET) :             34.415ns  (required time - arrival time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.478ns (6.869%)  route 6.481ns (93.131%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.478     3.274 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.481     9.754    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    44.170    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.170    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 34.415    

Slack (MET) :             34.431ns  (required time - arrival time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.252 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           6.882    10.134    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    44.565    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.565    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 34.431    

Slack (MET) :             34.431ns  (required time - arrival time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (PixelClkIO_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 45.835 - 39.722 ) 
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.040     2.796    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.252 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           6.882    10.134    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.612    42.107    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    42.190 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.725    43.915    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.006 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    45.835    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.017    45.819    
                         clock uncertainty           -0.629    45.190    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    44.565    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         44.565    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                 34.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.141ns (5.332%)  route 2.503ns (94.668%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.710     0.697    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDRE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDRE (Prop_fdre_C_Q)         0.141     0.838 r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.503     3.341    reg2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.445    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.491    
                         clock uncertainty            0.629     3.120    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.139    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.141ns (5.203%)  route 2.569ns (94.797%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y129       FDSE                                         r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDSE (Prop_fdse_C_Q)         0.141     0.837 r  reg2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.569     3.406    reg2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.445    reg2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.491    
                         clock uncertainty            0.629     3.120    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.139    reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.148ns (4.627%)  route 3.051ns (95.373%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.148     0.843 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.051     3.894    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.629     3.119    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     3.625    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.625    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.141ns (5.174%)  route 2.584ns (94.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.709     0.696    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y120       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDSE (Prop_fdse_C_Q)         0.141     0.837 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.584     3.421    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.629     3.119    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.138    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.164ns (5.990%)  route 2.574ns (94.010%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.164     0.857 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.574     3.431    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.629     3.118    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.137    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.164ns (5.955%)  route 2.590ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.164     0.857 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.590     3.447    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.629     3.118    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     3.137    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 0.164ns (5.951%)  route 2.592ns (94.049%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.164     0.859 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.592     3.451    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.629     3.119    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.138    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.141ns (5.098%)  route 2.625ns (94.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.836 r  reg2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=5, routed)           2.625     3.461    reg2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.629     3.119    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.138    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.148ns (4.549%)  route 3.105ns (95.451%))
  Logic Levels:           0  
  Clock Path Skew:        1.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.708     0.695    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDPE (Prop_fdpe_C_Q)         0.148     0.843 r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.105     3.948    reg2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.444    reg2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.490    
                         clock uncertainty            0.629     3.119    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     3.625    reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.625    
                         arrival time                           3.948    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.148ns (5.442%)  route 2.572ns (94.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.629ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.706     0.693    reg2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.148     0.841 r  reg2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.572     3.413    reg2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.864     0.805    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.858 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.576     1.434    reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.463 r  reg2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.443    reg2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.046     2.489    
                         clock uncertainty            0.629     3.118    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     3.084    reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -3.084    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PCK_pckgen
  To Clock:  PCK_pckgen

Setup :            0  Failing Endpoints,  Worst Slack       36.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.468    reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.468    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.468    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.651ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.490    41.510    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         41.510    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.041     0.875    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.751    reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.041     0.875    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.751    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.041     0.875    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.751    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.041     0.875    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.751    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.743    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PCK_pckgen_1
  To Clock:  PCK_pckgen

Setup :            0  Failing Endpoints,  Worst Slack       36.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.468    reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.468    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.468    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.651ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.490    41.510    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         41.510    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.041     0.875    
                         clock uncertainty            0.163     1.037    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.913    reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.041     0.875    
                         clock uncertainty            0.163     1.037    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.913    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.041     0.875    
                         clock uncertainty            0.163     1.037    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.913    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.041     0.875    
                         clock uncertainty            0.163     1.037    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.913    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.580    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PCK_pckgen
  To Clock:  PCK_pckgen_1

Setup :            0  Failing Endpoints,  Worst Slack       36.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.468    reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.468    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.609ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.468    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         41.468    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.609    

Slack (MET) :             36.651ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.163    42.000    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.490    41.510    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         41.510    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.041     0.875    
                         clock uncertainty            0.163     1.037    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.913    reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.041     0.875    
                         clock uncertainty            0.163     1.037    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.913    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.041     0.875    
                         clock uncertainty            0.163     1.037    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.913    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.041     0.875    
                         clock uncertainty            0.163     1.037    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.913    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.580    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PCK_pckgen_1
  To Clock:  PCK_pckgen_1

Setup :            0  Failing Endpoints,  Worst Slack       36.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.150    42.013    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.481    reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.622    

Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.150    42.013    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.481    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.622    

Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.150    42.013    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.532    41.481    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         41.481    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.622    

Slack (MET) :             36.664ns  (required time - arrival time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (PCK_pckgen_1 rise@39.722ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.478ns (23.301%)  route 1.573ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 42.165 - 39.722 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          2.052     2.808    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.478     3.286 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           1.573     4.859    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                     39.722    39.722 r  
    H16                                               0.000    39.722 r  CLK (IN)
                         net (fo=0)                   0.000    39.722    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.103 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.265    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    38.391 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    40.403    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.494 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671    42.165    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.003    42.163    
                         clock uncertainty           -0.150    42.013    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.490    41.523    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         41.523    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                 36.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.041     0.875    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.751    reg2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.041     0.875    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.751    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.041     0.875    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.751    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCK_pckgen_1 rise@0.000ns - PCK_pckgen_1 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.148ns (18.677%)  route 0.644ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.714     0.701    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDPE (Prop_fdpe_C_Q)         0.148     0.849 f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.644     1.493    reg2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y76        FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y76        FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.041     0.875    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.124     0.751    reg2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.743    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PCK_pckgen

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 0.124ns (2.351%)  route 5.150ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.623     4.623    reg2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.124     4.747 f  reg2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     5.274    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y122       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846     2.618    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 0.124ns (2.351%)  route 5.150ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.623     4.623    reg2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.124     4.747 f  reg2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     5.274    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y122       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846     2.618    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.474ns  (logic 1.508ns (43.392%)  route 1.967ns (56.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.474    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_1[0]
    SLICE_X112Y114       FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.855     2.627    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.474ns  (logic 1.508ns (43.392%)  route 1.967ns (56.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.474    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_1[0]
    SLICE_X112Y114       FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.855     2.627    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.520ns  (logic 0.000ns (0.000%)  route 2.520ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.520     2.520    reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y76        FDRE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671     2.443    reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y76        FDRE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.000ns (0.000%)  route 1.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.028     1.028    reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y76        FDRE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y76        FDRE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.275ns (25.647%)  route 0.798ns (74.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=16, routed)          0.798     1.073    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_1[0]
    SLICE_X112Y114       FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.989     0.930    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.275ns (25.647%)  route 0.798ns (74.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=16, routed)          0.798     1.073    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_1[0]
    SLICE_X112Y114       FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.989     0.930    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.045ns (2.162%)  route 2.036ns (97.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.864     1.864    reg2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.045     1.909 f  reg2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     2.081    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y122       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.045ns (2.162%)  route 2.036ns (97.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.317ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.864     1.864    reg2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.045     1.909 f  reg2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     2.081    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y122       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PCK_pckgen_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 0.124ns (2.351%)  route 5.150ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.623     4.623    reg2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.124     4.747 f  reg2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     5.274    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y122       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846     2.618    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 0.124ns (2.351%)  route 5.150ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           4.623     4.623    reg2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.124     4.747 f  reg2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     5.274    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y122       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846     2.618    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.474ns  (logic 1.508ns (43.392%)  route 1.967ns (56.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.474    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_1[0]
    SLICE_X112Y114       FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.855     2.627    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.474ns  (logic 1.508ns (43.392%)  route 1.967ns (56.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          1.967     3.474    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_1[0]
    SLICE_X112Y114       FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.855     2.627    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.520ns  (logic 0.000ns (0.000%)  route 2.520ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           2.520     2.520    reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y76        FDRE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.671     2.443    reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y76        FDRE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.000ns (0.000%)  route 1.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.028     1.028    reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y76        FDRE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.893     0.834    reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y76        FDRE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.275ns (25.647%)  route 0.798ns (74.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=16, routed)          0.798     1.073    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_1[0]
    SLICE_X112Y114       FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.989     0.930    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.275ns (25.647%)  route 0.798ns (74.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_IBUF_inst/O
                         net (fo=16, routed)          0.798     1.073    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_1[0]
    SLICE_X112Y114       FDPE                                         f  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.989     0.930    reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y114       FDPE                                         r  reg2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.045ns (2.162%)  route 2.036ns (97.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.864     1.864    reg2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.045     1.909 f  reg2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     2.081    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y122       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.045ns (2.162%)  route 2.036ns (97.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.398ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.250ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.864     1.864    reg2dvi/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y122       LUT1 (Prop_lut1_I0_O)        0.045     1.909 f  reg2dvi/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     2.081    reg2dvi/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X112Y122       FDPE                                         f  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.981     0.922    reg2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y122       FDPE                                         r  reg2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   19.861    19.861 f  
    H16                                               0.000    19.861 f  CLK (IN)
                         net (fo=0)                   0.000    19.861    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.312 f  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.597    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    18.310 f  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    20.516    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.617 f  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806    22.423    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    22.511 f  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014    22.525    reg2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.437ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.638    reg2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.004%))
  Logic Levels:           0  
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                     19.861    19.861 f  
    H16                                               0.000    19.861 f  CLK (IN)
                         net (fo=0)                   0.000    19.861    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.312 f  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.597    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    18.310 f  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    20.516    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.617 f  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806    22.423    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    22.511 f  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014    22.525    reg2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.638    reg2dvi/U0/ClockGenInternal.ClockGenX/CLKFBIN
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     6.706    reg2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.178 r  reg2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.179    reg2dvi/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     9.126 r  reg2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.126    HDMI_CLK_N
    L17                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     6.706    reg2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.178 r  reg2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.179    reg2dvi/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     9.125 r  reg2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.125    HDMI_CLK_P
    L16                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     6.708    reg2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.180 r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.181    reg2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     9.075 r  reg2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.075    HDMI_N[1]
    J19                                                               r  HDMI_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     6.708    reg2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.180 r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.181    reg2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     9.074 r  reg2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.074    HDMI_P[1]
    K19                                                               r  HDMI_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     6.706    reg2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.178 r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.179    reg2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     9.038 r  reg2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.038    HDMI_N[2]
    H18                                                               r  HDMI_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     6.706    reg2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.178 r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.179    reg2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     9.037 r  reg2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.037    HDMI_P[2]
    J18                                                               r  HDMI_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     6.704    reg2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.176 r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.177    reg2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     9.036 r  reg2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.036    HDMI_N[0]
    K18                                                               r  HDMI_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     6.704    reg2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.176 r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.177    reg2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     9.035 r  reg2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.035    HDMI_P[0]
    K17                                                               r  HDMI_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.877 r  reg2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.877    HDMI_P[0]
    K17                                                               r  HDMI_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.878 r  reg2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.878    HDMI_P[2]
    J18                                                               r  HDMI_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.878 r  reg2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.878    HDMI_N[0]
    K18                                                               r  HDMI_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.879 r  reg2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.879    HDMI_N[2]
    H18                                                               r  HDMI_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.893    reg2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.070 r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.071    reg2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.913 r  reg2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.913    HDMI_P[1]
    K19                                                               r  HDMI_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.893    reg2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.070 r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.071    reg2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.914 r  reg2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.914    HDMI_N[1]
    J19                                                               r  HDMI_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.965 r  reg2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.965    HDMI_CLK_P
    L16                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.966 r  reg2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.966    HDMI_CLK_N
    L17                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     6.706    reg2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.178 r  reg2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.179    reg2dvi/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     9.126 r  reg2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.126    HDMI_CLK_N
    L17                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     6.706    reg2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.178 r  reg2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.179    reg2dvi/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     9.125 r  reg2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.125    HDMI_CLK_P
    L16                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     6.708    reg2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.180 r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.181    reg2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     9.075 r  reg2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.075    HDMI_N[1]
    J19                                                               r  HDMI_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     6.708    reg2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.180 r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.181    reg2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     9.074 r  reg2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.074    HDMI_P[1]
    K19                                                               r  HDMI_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     6.706    reg2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.178 r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.179    reg2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     9.038 r  reg2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.038    HDMI_N[2]
    H18                                                               r  HDMI_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     6.706    reg2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.178 r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.179    reg2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     9.037 r  reg2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.037    HDMI_P[2]
    J18                                                               r  HDMI_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     6.704    reg2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.176 r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.177    reg2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     9.036 r  reg2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     9.036    HDMI_N[0]
    K18                                                               r  HDMI_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.551 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.655    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.756 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.806     2.562    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.650 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.889     4.539    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.640 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     6.704    reg2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     7.176 r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     7.177    reg2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     9.035 r  reg2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     9.035    HDMI_P[0]
    K17                                                               r  HDMI_P[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.877 r  reg2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.877    HDMI_P[0]
    K17                                                               r  HDMI_P[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.878 r  reg2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.878    HDMI_P[2]
    J18                                                               r  HDMI_P[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.878 r  reg2dvi/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.878    HDMI_N[0]
    K18                                                               r  HDMI_N[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.879 r  reg2dvi/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.879    HDMI_N[2]
    H18                                                               r  HDMI_N[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_P[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.893    reg2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.070 r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.071    reg2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.913 r  reg2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.913    HDMI_P[1]
    K19                                                               r  HDMI_P[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_N[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.893    reg2dvi/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.070 r  reg2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.071    reg2dvi/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.914 r  reg2dvi/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.914    HDMI_N[1]
    J19                                                               r  HDMI_N[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.965 r  reg2dvi/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.965    HDMI_CLK_P
    L16                                                               r  HDMI_CLK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@3.972ns period=7.944ns})
  Destination:            HDMI_CLK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.471ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.583    reg2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.633 r  reg2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.529     1.162    reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.188 r  reg2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.892    reg2dvi/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  reg2dvi/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.069 r  reg2dvi/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.070    reg2dvi/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.966 r  reg2dvi/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.966    HDMI_CLK_N
    L17                                                               r  HDMI_CLK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pckgen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pckgen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pckgen fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  CLK (IN)
                         net (fo=0)                   0.000    20.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 f  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.287    18.449 f  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    20.655    pattern/syncgen/pckgen/inst/clkfbout_pckgen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.756 f  pattern/syncgen/pckgen/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    22.736    pattern/syncgen/pckgen/inst/clkfbout_buf_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pckgen'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.026ns (1.864%)  route 1.369ns (98.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/clkfbout_pckgen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkf_buf/O
                         net (fo=1, routed)           0.672     0.659    pattern/syncgen/pckgen/inst/clkfbout_buf_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pckgen_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pckgen_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pckgen_1 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  CLK (IN)
                         net (fo=0)                   0.000    20.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 f  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.287    18.449 f  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    20.655    pattern/syncgen/pckgen/inst/clkfbout_pckgen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.756 f  pattern/syncgen/pckgen/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    22.736    pattern/syncgen/pckgen/inst/clkfbout_buf_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pckgen_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.395ns  (logic 0.026ns (1.864%)  route 1.369ns (98.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.395    -0.736 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.696    -0.039    pattern/syncgen/pckgen/inst/clkfbout_pckgen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.013 r  pattern/syncgen/pckgen/inst/clkf_buf/O
                         net (fo=1, routed)           0.672     0.659    pattern/syncgen/pckgen/inst/clkfbout_buf_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PCK_pckgen

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.382ns  (logic 1.986ns (36.892%)  route 3.397ns (63.108%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          2.408     3.915    pattern/syncgen/RST_IBUF
    SLICE_X111Y127       LUT3 (Prop_lut3_I2_O)        0.152     4.067 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.989     5.056    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X112Y129       LUT5 (Prop_lut5_I0_O)        0.326     5.382 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000     5.382    pattern/syncgen_n_84
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.240ns  (logic 1.986ns (37.892%)  route 3.255ns (62.108%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          2.408     3.915    pattern/syncgen/RST_IBUF
    SLICE_X111Y127       LUT3 (Prop_lut3_I2_O)        0.152     4.067 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.847     4.914    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X112Y129       LUT6 (Prop_lut6_I0_O)        0.326     5.240 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000     5.240    pattern/syncgen_n_87
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.969ns  (logic 1.986ns (39.962%)  route 2.983ns (60.038%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          2.408     3.915    pattern/syncgen/RST_IBUF
    SLICE_X111Y127       LUT3 (Prop_lut3_I2_O)        0.152     4.067 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.575     4.643    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X110Y129       LUT6 (Prop_lut6_I0_O)        0.326     4.969 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000     4.969    pattern/syncgen_n_86
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.552ns  (logic 1.660ns (36.457%)  route 2.893ns (63.543%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          2.408     3.915    pattern/syncgen/RST_IBUF
    SLICE_X111Y127       LUT3 (Prop_lut3_I2_O)        0.152     4.067 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.485     4.552    pattern/syncgen_n_85
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846     2.618    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.316ns  (logic 1.632ns (37.806%)  route 2.684ns (62.194%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.699     3.207    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.124     3.331 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     4.316    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850     2.622    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.316ns  (logic 1.632ns (37.806%)  route 2.684ns (62.194%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.699     3.207    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.124     3.331 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     4.316    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850     2.622    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.269ns  (logic 1.632ns (38.217%)  route 2.638ns (61.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.699     3.207    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.124     3.331 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.939     4.269    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/syncgen/PCK
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 1.632ns (40.392%)  route 2.408ns (59.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          2.408     3.915    pattern/syncgen/RST_IBUF
    SLICE_X111Y127       LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  pattern/syncgen/VGA_VS_i_1/O
                         net (fo=1, routed)           0.000     4.039    pattern/syncgen/VGA_VS_i_1_n_0
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846     2.618    pattern/syncgen/PCK
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.994ns  (logic 1.632ns (40.849%)  route 2.363ns (59.151%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.699     3.207    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.124     3.331 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     3.994    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.994ns  (logic 1.632ns (40.849%)  route 2.363ns (59.151%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.699     3.207    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.124     3.331 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     3.994    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.320ns (35.960%)  route 0.570ns (64.040%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.570     0.845    pattern/syncgen/RST_IBUF
    SLICE_X111Y130       LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  pattern/syncgen/VGA_HS_i_1/O
                         net (fo=1, routed)           0.000     0.890    pattern/syncgen/VGA_HS_i_1_n_0
    SLICE_X111Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.984     0.925    pattern/syncgen/PCK
    SLICE_X111Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.275ns (29.341%)  route 0.663ns (70.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.663     0.938    pattern/syncgen/RST_IBUF
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.978     0.919    pattern/syncgen/PCK
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.275ns (29.341%)  route 0.663ns (70.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.663     0.938    pattern/syncgen/RST_IBUF
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.978     0.919    pattern/syncgen/PCK
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.275ns (29.341%)  route 0.663ns (70.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.663     0.938    pattern/syncgen/RST_IBUF
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.978     0.919    pattern/syncgen/PCK
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.275ns (29.341%)  route 0.663ns (70.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.663     0.938    pattern/syncgen/RST_IBUF
    SLICE_X113Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.978     0.919    pattern/syncgen/PCK
    SLICE_X113Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.275ns (29.195%)  route 0.667ns (70.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.667     0.942    pattern/syncgen/RST_IBUF
    SLICE_X107Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.975     0.916    pattern/syncgen/PCK
    SLICE_X107Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.275ns (29.195%)  route 0.667ns (70.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.667     0.942    pattern/syncgen/RST_IBUF
    SLICE_X107Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.975     0.916    pattern/syncgen/PCK
    SLICE_X107Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.275ns (27.611%)  route 0.721ns (72.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.721     0.997    pattern/syncgen/RST_IBUF
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.976     0.917    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.275ns (26.483%)  route 0.764ns (73.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.764     1.039    pattern/syncgen/RST_IBUF
    SLICE_X111Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.982     0.923    pattern/syncgen/PCK
    SLICE_X111Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.320ns (27.913%)  route 0.827ns (72.087%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.627     0.902    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.045     0.947 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.200     1.147    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.982     0.923    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  PCK_pckgen_1

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.382ns  (logic 1.986ns (36.892%)  route 3.397ns (63.108%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          2.408     3.915    pattern/syncgen/RST_IBUF
    SLICE_X111Y127       LUT3 (Prop_lut3_I2_O)        0.152     4.067 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.989     5.056    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X112Y129       LUT5 (Prop_lut5_I0_O)        0.326     5.382 r  pattern/syncgen/VGA_G[0]_i_1/O
                         net (fo=1, routed)           0.000     5.382    pattern/syncgen_n_84
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_G_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.240ns  (logic 1.986ns (37.892%)  route 3.255ns (62.108%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          2.408     3.915    pattern/syncgen/RST_IBUF
    SLICE_X111Y127       LUT3 (Prop_lut3_I2_O)        0.152     4.067 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.847     4.914    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X112Y129       LUT6 (Prop_lut6_I0_O)        0.326     5.240 r  pattern/syncgen/VGA_R[0]_i_1/O
                         net (fo=1, routed)           0.000     5.240    pattern/syncgen_n_87
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/PCK
    SLICE_X112Y129       FDRE                                         r  pattern/VGA_R_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.969ns  (logic 1.986ns (39.962%)  route 2.983ns (60.038%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          2.408     3.915    pattern/syncgen/RST_IBUF
    SLICE_X111Y127       LUT3 (Prop_lut3_I2_O)        0.152     4.067 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.575     4.643    pattern/syncgen/HCNT_reg[9]_0
    SLICE_X110Y129       LUT6 (Prop_lut6_I0_O)        0.326     4.969 r  pattern/syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.000     4.969    pattern/syncgen_n_86
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/PCK
    SLICE_X110Y129       FDRE                                         r  pattern/VGA_B_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/VGA_DE_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.552ns  (logic 1.660ns (36.457%)  route 2.893ns (63.543%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  RST_IBUF_inst/O
                         net (fo=16, routed)          2.408     3.915    pattern/syncgen/RST_IBUF
    SLICE_X111Y127       LUT3 (Prop_lut3_I2_O)        0.152     4.067 r  pattern/syncgen/VGA_DE_i_1/O
                         net (fo=4, routed)           0.485     4.552    pattern/syncgen_n_85
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846     2.618    pattern/PCK
    SLICE_X112Y127       FDRE                                         r  pattern/VGA_DE_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.316ns  (logic 1.632ns (37.806%)  route 2.684ns (62.194%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.699     3.207    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.124     3.331 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     4.316    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850     2.622    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.316ns  (logic 1.632ns (37.806%)  route 2.684ns (62.194%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.699     3.207    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.124     3.331 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.985     4.316    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.850     2.622    pattern/syncgen/PCK
    SLICE_X113Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.269ns  (logic 1.632ns (38.217%)  route 2.638ns (61.783%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.699     3.207    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.124     3.331 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.939     4.269    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/syncgen/PCK
    SLICE_X111Y129       FDRE                                         r  pattern/syncgen/HCNT_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 1.632ns (40.392%)  route 2.408ns (59.608%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          2.408     3.915    pattern/syncgen/RST_IBUF
    SLICE_X111Y127       LUT2 (Prop_lut2_I1_O)        0.124     4.039 r  pattern/syncgen/VGA_VS_i_1/O
                         net (fo=1, routed)           0.000     4.039    pattern/syncgen/VGA_VS_i_1_n_0
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.846     2.618    pattern/syncgen/PCK
    SLICE_X111Y127       FDRE                                         r  pattern/syncgen/VGA_VS_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.994ns  (logic 1.632ns (40.849%)  route 2.363ns (59.151%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.699     3.207    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.124     3.331 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     3.994    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.994ns  (logic 1.632ns (40.849%)  route 2.363ns (59.151%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  RST_IBUF_inst/O
                         net (fo=16, routed)          1.699     3.207    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.124     3.331 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.663     3.994    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -1.331 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     0.681    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.772 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          1.849     2.621    pattern/syncgen/PCK
    SLICE_X110Y130       FDRE                                         r  pattern/syncgen/HCNT_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.320ns (35.960%)  route 0.570ns (64.040%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.570     0.845    pattern/syncgen/RST_IBUF
    SLICE_X111Y130       LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  pattern/syncgen/VGA_HS_i_1/O
                         net (fo=1, routed)           0.000     0.890    pattern/syncgen/VGA_HS_i_1_n_0
    SLICE_X111Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.984     0.925    pattern/syncgen/PCK
    SLICE_X111Y130       FDRE                                         r  pattern/syncgen/VGA_HS_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.275ns (29.341%)  route 0.663ns (70.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.663     0.938    pattern/syncgen/RST_IBUF
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.978     0.919    pattern/syncgen/PCK
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.275ns (29.341%)  route 0.663ns (70.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.663     0.938    pattern/syncgen/RST_IBUF
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.978     0.919    pattern/syncgen/PCK
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.275ns (29.341%)  route 0.663ns (70.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.663     0.938    pattern/syncgen/RST_IBUF
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.978     0.919    pattern/syncgen/PCK
    SLICE_X112Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.275ns (29.341%)  route 0.663ns (70.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.663     0.938    pattern/syncgen/RST_IBUF
    SLICE_X113Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.978     0.919    pattern/syncgen/PCK
    SLICE_X113Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.275ns (29.195%)  route 0.667ns (70.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.667     0.942    pattern/syncgen/RST_IBUF
    SLICE_X107Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.975     0.916    pattern/syncgen/PCK
    SLICE_X107Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.275ns (29.195%)  route 0.667ns (70.805%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.667     0.942    pattern/syncgen/RST_IBUF
    SLICE_X107Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.975     0.916    pattern/syncgen/PCK
    SLICE_X107Y124       FDRE                                         r  pattern/syncgen/VCNT_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.275ns (27.611%)  route 0.721ns (72.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.721     0.997    pattern/syncgen/RST_IBUF
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.976     0.917    pattern/syncgen/PCK
    SLICE_X107Y123       FDRE                                         r  pattern/syncgen/VCNT_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/VCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.275ns (26.483%)  route 0.764ns (73.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.764     1.039    pattern/syncgen/RST_IBUF
    SLICE_X111Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.982     0.923    pattern/syncgen/PCK
    SLICE_X111Y121       FDRE                                         r  pattern/syncgen/VCNT_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            pattern/syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PCK_pckgen_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.320ns (27.913%)  route 0.827ns (72.087%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RST_IBUF_inst/O
                         net (fo=16, routed)          0.627     0.902    pattern/syncgen/RST_IBUF
    SLICE_X109Y129       LUT2 (Prop_lut2_I0_O)        0.045     0.947 r  pattern/syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.200     1.147    pattern/syncgen/HCNT[9]_i_1_n_0
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PCK_pckgen_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pattern/syncgen/pckgen/inst/SYSCLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pattern/syncgen/pckgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pattern/syncgen/pckgen/inst/SYSCLK_pckgen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.840 r  pattern/syncgen/pckgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.088    pattern/syncgen/pckgen/inst/PCK_pckgen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.059 r  pattern/syncgen/pckgen/inst/clkout1_buf/O
                         net (fo=76, routed)          0.982     0.923    pattern/syncgen/PCK
    SLICE_X109Y131       FDRE                                         r  pattern/syncgen/HCNT_reg[0]/C





