[Table of Contents](https://github.com/JeffDeCola/my-masters-thesis#table-of-contents)

# APPENDIX H

## LABORATORY 2B: VHDL MODEL AND LOGIC SYNTHESIS WITH VIEWLOGIC'S VHDL TOOLS
