<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `memory_map` mod in crate `libtegra`."><meta name="keywords" content="rust, rustlang, rust-lang, memory_map"><title>libtegra::memory_map - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css"><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script src="../../storage.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="shortcut icon" href="../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../libtegra/index.html'><div class='logo-container'><img src='../../rust-logo.png' alt='logo'></div></a><p class='location'>Module memory_map</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#constants">Constants</a></li></ul></div><p class='location'><a href='../index.html'>libtegra</a></p><script>window.sidebarCurrent = {name: 'memory_map', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../src/libtegra/memory_map.rs.html#1-332' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../index.html'>libtegra</a>::<wbr><a class="mod" href=''>memory_map</a></span></h1><div class='docblock'><p>Unified Tegra X1 Memory Address Map constants.</p>
<p>See Chapter 2 in the Tegra X1 Technical Reference Manual for details.</p>
</div><h2 id='modules' class='section-header'><a href="#modules">Modules</a></h2>
<table><tr class='module-item'><td><a class="mod" href="apb_dma/index.html" title='libtegra::memory_map::apb_dma mod'>apb_dma</a></td><td class='docblock-short'><p>Memory mappings of the APB DMA Controller.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="arm/index.html" title='libtegra::memory_map::arm mod'>arm</a></td><td class='docblock-short'><p>Memory mappings of the ARM registers.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="gpio/index.html" title='libtegra::memory_map::gpio mod'>gpio</a></td><td class='docblock-short'><p>Memory mappings of the GPIO Controller.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="gpu/index.html" title='libtegra::memory_map::gpu mod'>gpu</a></td><td class='docblock-short'><p>Memory mappings of the GPU Controller.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="i2c/index.html" title='libtegra::memory_map::i2c mod'>i2c</a></td><td class='docblock-short'><p>Memory mappings of the I2C Controller.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="pcie/index.html" title='libtegra::memory_map::pcie mod'>pcie</a></td><td class='docblock-short'><p>Memory mappings of the PCIe Controller.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="spi/index.html" title='libtegra::memory_map::spi mod'>spi</a></td><td class='docblock-short'><p>Memory mappings of the SPI Controller.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="uart/index.html" title='libtegra::memory_map::uart mod'>uart</a></td><td class='docblock-short'><p>Memory mappings of the UART Controller.</p>
</td></tr></table><h2 id='constants' class='section-header'><a href="#constants">Constants</a></h2>
<table><tr class='module-item'><td><a class="constant" href="constant.ACTMON.html" title='libtegra::memory_map::ACTMON constant'>ACTMON</a></td><td class='docblock-short'><p>Start of the Activity Monitor register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.APB.html" title='libtegra::memory_map::APB constant'>APB</a></td><td class='docblock-short'><p>Start of the APB register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.BPMP_CACHE.html" title='libtegra::memory_map::BPMP_CACHE constant'>BPMP_CACHE</a></td><td class='docblock-short'><p>Start address of the BPMP-Lite CACHE register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.CAR.html" title='libtegra::memory_map::CAR constant'>CAR</a></td><td class='docblock-short'><p>Start of the Clock and Reset Controller register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.CSI.html" title='libtegra::memory_map::CSI constant'>CSI</a></td><td class='docblock-short'><p>Start of the CSI register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.CSITE.html" title='libtegra::memory_map::CSITE constant'>CSITE</a></td><td class='docblock-short'><p>Start of the CSITE register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.DISPLAY_A.html" title='libtegra::memory_map::DISPLAY_A constant'>DISPLAY_A</a></td><td class='docblock-short'><p>Start of the Display A register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.DISPLAY_B.html" title='libtegra::memory_map::DISPLAY_B constant'>DISPLAY_B</a></td><td class='docblock-short'><p>Start of the Display B register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.DPAUX.html" title='libtegra::memory_map::DPAUX constant'>DPAUX</a></td><td class='docblock-short'><p>Start of the DPAUX register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.DPAUX1.html" title='libtegra::memory_map::DPAUX1 constant'>DPAUX1</a></td><td class='docblock-short'><p>Start of the DPAUX1 register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.DSI.html" title='libtegra::memory_map::DSI constant'>DSI</a></td><td class='docblock-short'><p>Start of the DSI register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.DSIB.html" title='libtegra::memory_map::DSIB constant'>DSIB</a></td><td class='docblock-short'><p>Start of the DSIB register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.DVFS.html" title='libtegra::memory_map::DVFS constant'>DVFS</a></td><td class='docblock-short'><p>Start of the DVFS register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.EXCEPTION_VECTORS.html" title='libtegra::memory_map::EXCEPTION_VECTORS constant'>EXCEPTION_VECTORS</a></td><td class='docblock-short'><p>Start of the Exception Vectors register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.FLOW.html" title='libtegra::memory_map::FLOW constant'>FLOW</a></td><td class='docblock-short'><p>Start of the Flow Controller register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.FUSE.html" title='libtegra::memory_map::FUSE constant'>FUSE</a></td><td class='docblock-short'><p>Start of the FUSE register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.GRAPHICS_HOST.html" title='libtegra::memory_map::GRAPHICS_HOST constant'>GRAPHICS_HOST</a></td><td class='docblock-short'><p>Start address of the Graphics Host register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.HOST1X.html" title='libtegra::memory_map::HOST1X constant'>HOST1X</a></td><td class='docblock-short'><p>Start address of the Host1x register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.IPATCH.html" title='libtegra::memory_map::IPATCH constant'>IPATCH</a></td><td class='docblock-short'><p>Start of the IPATCH register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.IROM.html" title='libtegra::memory_map::IROM constant'>IROM</a></td><td class='docblock-short'><p>Start of the boot code.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.ISP.html" title='libtegra::memory_map::ISP constant'>ISP</a></td><td class='docblock-short'><p>Start of the ISP register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.ISPB.html" title='libtegra::memory_map::ISPB constant'>ISPB</a></td><td class='docblock-short'><p>Start of the ISPB register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.KFUSE.html" title='libtegra::memory_map::KFUSE constant'>KFUSE</a></td><td class='docblock-short'><p>Start of the KFUSE register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.MC.html" title='libtegra::memory_map::MC constant'>MC</a></td><td class='docblock-short'><p>Start of the MC register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.MIPI_CAL.html" title='libtegra::memory_map::MIPI_CAL constant'>MIPI_CAL</a></td><td class='docblock-short'><p>Start of the MIPI CAL register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.MISC.html" title='libtegra::memory_map::MISC constant'>MISC</a></td><td class='docblock-short'><p>Start of the MISC register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.MSELECT.html" title='libtegra::memory_map::MSELECT constant'>MSELECT</a></td><td class='docblock-short'><p>Start address of the MSelect register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.NVDEC.html" title='libtegra::memory_map::NVDEC constant'>NVDEC</a></td><td class='docblock-short'><p>Start of the NVDEC register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.NVENC.html" title='libtegra::memory_map::NVENC constant'>NVENC</a></td><td class='docblock-short'><p>Start of the NVENC register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.NVJPG.html" title='libtegra::memory_map::NVJPG constant'>NVJPG</a></td><td class='docblock-short'><p>Start of the NVJPG register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.PMC.html" title='libtegra::memory_map::PMC constant'>PMC</a></td><td class='docblock-short'><p>Start of the PMC register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.PWM.html" title='libtegra::memory_map::PWM constant'>PWM</a></td><td class='docblock-short'><p>Start of the PWM register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.RTC.html" title='libtegra::memory_map::RTC constant'>RTC</a></td><td class='docblock-short'><p>Start of the RTC register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.SATA.html" title='libtegra::memory_map::SATA constant'>SATA</a></td><td class='docblock-short'><p>Start of the SATA register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.SE.html" title='libtegra::memory_map::SE constant'>SE</a></td><td class='docblock-short'><p>Start of the SE register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.SOR.html" title='libtegra::memory_map::SOR constant'>SOR</a></td><td class='docblock-short'><p>Start of the SOR register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.SOR1.html" title='libtegra::memory_map::SOR1 constant'>SOR1</a></td><td class='docblock-short'><p>Start of the SOR1 register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.SYSCTR0.html" title='libtegra::memory_map::SYSCTR0 constant'>SYSCTR0</a></td><td class='docblock-short'><p>Start of the SYSCTR0 register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.SYSCTR1.html" title='libtegra::memory_map::SYSCTR1 constant'>SYSCTR1</a></td><td class='docblock-short'><p>Start of the SYSCTR1 register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.SYSREG.html" title='libtegra::memory_map::SYSREG constant'>SYSREG</a></td><td class='docblock-short'><p>Start of the System Registers block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.TMR.html" title='libtegra::memory_map::TMR constant'>TMR</a></td><td class='docblock-short'><p>Start of the TMR register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.TSEC.html" title='libtegra::memory_map::TSEC constant'>TSEC</a></td><td class='docblock-short'><p>Start of the TSEC register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.TSEC2.html" title='libtegra::memory_map::TSEC2 constant'>TSEC2</a></td><td class='docblock-short'><p>Start of the TSEC2 register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.TZRAM.html" title='libtegra::memory_map::TZRAM constant'>TZRAM</a></td><td class='docblock-short'><p>Start of the TZRAM register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.USB.html" title='libtegra::memory_map::USB constant'>USB</a></td><td class='docblock-short'><p>Start of the USB register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.USB2.html" title='libtegra::memory_map::USB2 constant'>USB2</a></td><td class='docblock-short'><p>Start of the USB2 register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.VI.html" title='libtegra::memory_map::VI constant'>VI</a></td><td class='docblock-short'><p>Start of the VI register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.VIC.html" title='libtegra::memory_map::VIC constant'>VIC</a></td><td class='docblock-short'><p>Start of the VIC register block.</p>
</td></tr><tr class='module-item'><td><a class="constant" href="constant.VII2C.html" title='libtegra::memory_map::VII2C constant'>VII2C</a></td><td class='docblock-short'><p>Start of the VII2C register block.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../";window.currentCrate = "libtegra";</script><script src="../../aliases.js"></script><script src="../../main.js"></script><script defer src="../../search-index.js"></script></body></html>