INFO-FLOW: Workspace C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1 opened at Tue Nov 22 23:33:46 +0000 2022
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcvc1902-vsva2197-2MP-e-S 
Execute       create_platform xcvc1902-vsva2197-2MP-e-S -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsva2197-2MP-e-S'
Command       create_platform done; 1.744 sec.
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.134 sec.
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 1.894 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.931 sec.
Execute   set_part xcvc1902-vsva2197-2MP-e-S 
INFO: [HLS 200-1510] Running: set_part xcvc1902-vsva2197-2MP-e-S 
Execute     create_platform xcvc1902-vsva2197-2MP-e-S -board  
Execute     source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.133 sec.
Execute     ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
Execute     config_compile -quiet -complex-mul-dsp=1 
Command   set_part done; 0.156 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'src/edge_detect_tasks_v0.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/edge_detect_tasks_v0.c as C
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang src/edge_detect_tasks_v0.c -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.c.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top edge_detect -name=edge_detect 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/clang.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'src/common.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling src/common.c as C
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang src/common.c -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.c.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top edge_detect -name=edge_detect 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/clang.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.138 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.212 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.pp.0.c.clang.err.log 
Command       ap_eval done; 0.132 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.458 seconds; current allocated memory: 1.443 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.g.bc" "C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_tasks_v0.g.bc C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/common.g.bc -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.305 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.308 sec.
Execute       run_link_or_opt -opt -out C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edge_detect -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edge_detect -reflow-float-conversion -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.928 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.931 sec.
Execute       run_link_or_opt -out C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.174 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.176 sec.
Execute       run_link_or_opt -opt -out C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edge_detect 
Execute         ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edge_detect -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.128 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.131 sec.
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=edge_detect -mllvm -hls-db-dir -mllvm C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=versal_medium -device-resource-info=BRAM_1934.000000_DSP_1968.000000_FF_1799680.000000_LUT_899840.000000_SLICE_112480.000000_URAM_463.000000 > C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 2.342 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(unsigned long long)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:219:72)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_uint<64>::ap_uint(unsigned long long)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:292:63)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:845:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:845:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi11ELb0EEC2EDq11_j' into 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi52ELb0EEC2EDq52_j' into 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:488:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:491:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:491:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:491:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:490:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:490:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:490:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:489:19)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><11, false>(ap_int_base<11, false> const&) const' into 'bool operator><11, false>(int, ap_int_base<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:182)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:542:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<52, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1146:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:508:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:508:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:508:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:507:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:506:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:525:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:220:92)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb0EEC2EDq65_j' into 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb0EEC2EDq65_j' into 'ap_int_base<65, false>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<65>::ap_uint<65, false>(ap_int_base<65, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base(int)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1638:1068)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<64, false>::plus operator+<64, false, 64, false>(ap_int_base<64, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1638:1066)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base<65, false>(ap_int_base<65, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<65, false>(ap_int_base<65, false> const&)' into 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:186:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:496:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:496:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:496:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:495:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:495:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:495:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(ap_uint<64>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:494:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, false>::ssdm_int(unsigned long)' into 'ap_int_base<64, false>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<64, false>(ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1497:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(int)' into 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base(unsigned long long)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1638:3296)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<64, false>::logic operator&<52, false, 64, false>(ap_int_base<52, false> const&, ap_int_base<64, false> const&)' into 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1638:3294)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:186:90)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(int, ap_int_base<11, false> const&)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:18:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<52, false>(ap_int_base<52, false> const&, int)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<52>::ap_uint<64>(ap_uint<64> const&)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:39:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::RType<($_0)64, false>::logic operator&<52, false>(ap_int_base<52, false> const&, unsigned long long)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:39:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint<65>(ap_uint<65> const&)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:36:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::RType<($_0)64, false>::plus operator+<64, false>(ap_int_base<64, false> const&, unsigned long long)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:36:52)
INFO: [HLS 214-131] Inlining function 'bool operator><11, false>(ap_int_base<11, false> const&, int)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:24:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:31:66)
INFO: [HLS 214-131] Inlining function 'ap_int_base<6, false>::operator unsigned long long() const' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:32:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<6>::ap_uint<11, false>(ap_range_ref<11, false> const&)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:31:66)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:300:80)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:535:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:535:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:535:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:534:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:534:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:534:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:534:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi137ELb0EEC2EDq137_j' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1487:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1510:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1516:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1514:14)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi137ELb0EEC2EDq137_j' into 'ap_int_base<137, false>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<137>::ap_uint<137, false>(ap_int_base<137, false> const&)' into 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1669:656)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:357:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<137, false>::operator==<137, false>(ap_int_base<137, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::RType<137, false>::arg1 operator>><137, false>(ap_int_base<137, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<137, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1654:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:13031)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:133:57)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1653:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:2075)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1407:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1409:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:983:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1022:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1022:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1197:91)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<137, 84, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_floor<double>(double)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'floor' into 'rgbToGrayscale' (src/common.c:7:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'rgbToGrayscale' (src/common.c:7:0)
INFO: [HLS 214-178] Inlining function 'rgbToGrayscale' into 'edge_detect' (src/edge_detect_tasks_v0.c:9:0)
INFO: [HLS 214-178] Inlining function 'combthreshold' into 'edge_detect' (src/edge_detect_tasks_v0.c:9:0)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/common.c:12:26)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/common.c:88:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/../../../kernel.xml -> C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.529 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.443 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top edge_detect -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.648 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.515 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.405 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.443 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.g.1.bc to C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (src/common.c:42) in function 'convolve2d.286.288.290.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_4' (src/common.c:45) in function 'convolve2d.286.288.290.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_2' (src/common.c:8) in function 'edge_detect' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (src/common.c:83) in function 'edge_detect' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_66_4' (src/common.c:45) in function 'convolve2d.286.288.290.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_5' (src/common.c:40) in function 'convolve2d.286.288.290.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_71_6' (src/common.c:41) in function 'convolve2d.286.288.290.1' completely with a factor of 3.
Command         transform done; 0.608 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:13:19) to (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:42:1) in function 'generic_floor<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_floor<double>' into 'edge_detect' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/floordouble.cpp:7) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'convolve2d.286.288.290.1' (src/common.c:42:26)...11 expression(s) balanced.
Command         transform done; 0.496 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.115 seconds; current allocated memory: 1.443 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_1' (src/common.c:8:9) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_1' (src/common.c:83:9) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (src/common.c:43:9) in function 'convolve2d.286.288.290.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_3' (src/common.c:43:9) in function 'convolve2d.286.288.290.1'.
Command         transform done; 0.613 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.443 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.401 sec.
Command     elaborate done; 14.408 sec.
Execute     ap_eval exec zip -j C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.273 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'edge_detect' ...
Execute       ap_set_top_model edge_detect 
WARNING: [SYN 201-103] Legalizing function name 'convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' to 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' to 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4'.
WARNING: [SYN 201-103] Legalizing function name 'convolve2d.286.288.290.1' to 'convolve2d_286_288_290_1'.
Execute       get_model_list edge_detect -filter all-wo-channel -topdown 
Execute       preproc_iomode -model edge_detect 
Execute       preproc_iomode -model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
Execute       preproc_iomode -model convolve2d.286.288.290.1 
Execute       preproc_iomode -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       preproc_iomode -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       preproc_iomode -model edge_detect_Pipeline_VITIS_LOOP_12_2 
Execute       get_model_list edge_detect -filter all-wo-channel 
INFO-FLOW: Model list for configure: edge_detect_Pipeline_VITIS_LOOP_12_2 convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 convolve2d.286.288.290.1 edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 edge_detect
INFO-FLOW: Configuring Module : edge_detect_Pipeline_VITIS_LOOP_12_2 ...
Execute       set_default_model edge_detect_Pipeline_VITIS_LOOP_12_2 
Execute       apply_spec_resource_limit edge_detect_Pipeline_VITIS_LOOP_12_2 
INFO-FLOW: Configuring Module : convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 ...
Execute       set_default_model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       apply_spec_resource_limit convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
INFO-FLOW: Configuring Module : convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 ...
Execute       set_default_model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       apply_spec_resource_limit convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
INFO-FLOW: Configuring Module : convolve2d.286.288.290.1 ...
Execute       set_default_model convolve2d.286.288.290.1 
Execute       apply_spec_resource_limit convolve2d.286.288.290.1 
INFO-FLOW: Configuring Module : edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 ...
Execute       set_default_model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
Execute       apply_spec_resource_limit edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
INFO-FLOW: Configuring Module : edge_detect ...
Execute       set_default_model edge_detect 
Execute       apply_spec_resource_limit edge_detect 
INFO-FLOW: Model list for preprocess: edge_detect_Pipeline_VITIS_LOOP_12_2 convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 convolve2d.286.288.290.1 edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 edge_detect
INFO-FLOW: Preprocessing Module: edge_detect_Pipeline_VITIS_LOOP_12_2 ...
Execute       set_default_model edge_detect_Pipeline_VITIS_LOOP_12_2 
Execute       cdfg_preprocess -model edge_detect_Pipeline_VITIS_LOOP_12_2 
Execute       rtl_gen_preprocess edge_detect_Pipeline_VITIS_LOOP_12_2 
INFO-FLOW: Preprocessing Module: convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 ...
Execute       set_default_model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       cdfg_preprocess -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       rtl_gen_preprocess convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
INFO-FLOW: Preprocessing Module: convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 ...
Execute       set_default_model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       cdfg_preprocess -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       rtl_gen_preprocess convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
INFO-FLOW: Preprocessing Module: convolve2d.286.288.290.1 ...
Execute       set_default_model convolve2d.286.288.290.1 
Execute       cdfg_preprocess -model convolve2d.286.288.290.1 
Execute       rtl_gen_preprocess convolve2d.286.288.290.1 
INFO-FLOW: Preprocessing Module: edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 ...
Execute       set_default_model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
Execute       cdfg_preprocess -model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
Execute       rtl_gen_preprocess edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
INFO-FLOW: Preprocessing Module: edge_detect ...
Execute       set_default_model edge_detect 
Execute       cdfg_preprocess -model edge_detect 
Execute       rtl_gen_preprocess edge_detect 
INFO-FLOW: Model list for synthesis: edge_detect_Pipeline_VITIS_LOOP_12_2 convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 convolve2d.286.288.290.1 edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 edge_detect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_VITIS_LOOP_12_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edge_detect_Pipeline_VITIS_LOOP_12_2 
Execute       schedule -model edge_detect_Pipeline_VITIS_LOOP_12_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1_VITIS_LOOP_12_2'.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_VITIS_LOOP_12_2' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_12_2'): Unable to schedule bus request operation ('gmem_load_1_req', src/common.c:14) on port 'gmem' (src/common.c:14) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_VITIS_LOOP_12_2' (loop 'VITIS_LOOP_10_1_VITIS_LOOP_12_2'): Unable to schedule bus request operation ('gmem_load_2_req', src/common.c:14) on port 'gmem' (src/common.c:14) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 161, loop 'VITIS_LOOP_10_1_VITIS_LOOP_12_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.403 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.778 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_12_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.651 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_12_2.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect_Pipeline_VITIS_LOOP_12_2.
Execute       set_default_model edge_detect_Pipeline_VITIS_LOOP_12_2 
Execute       bind -model edge_detect_Pipeline_VITIS_LOOP_12_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.428 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_12_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.434 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_12_2.bind.adb -f 
INFO-FLOW: Finish binding edge_detect_Pipeline_VITIS_LOOP_12_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       schedule -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.256 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.sched.adb -f 
INFO-FLOW: Finish scheduling convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.
Execute       set_default_model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       bind -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.193 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.129 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.bind.adb -f 
INFO-FLOW: Finish binding convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       schedule -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'.
WARNING: [HLS 200-880] The II Violation in module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' (loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_49', src/common.c:76) on port 'gmem' (src/common.c:76) and bus request operation ('gmem_load_5_req', src/common.c:73) on port 'gmem' (src/common.c:73).
WARNING: [HLS 200-880] The II Violation in module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' (loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_49', src/common.c:76) on port 'gmem' (src/common.c:76) and bus request operation ('gmem_load_5_req', src/common.c:73) on port 'gmem' (src/common.c:73).
WARNING: [HLS 200-880] The II Violation in module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' (loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_49', src/common.c:76) on port 'gmem' (src/common.c:76) and bus request operation ('gmem_load_5_req', src/common.c:73) on port 'gmem' (src/common.c:73).
WARNING: [HLS 200-880] The II Violation in module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' (loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_49', src/common.c:76) on port 'gmem' (src/common.c:76) and bus request operation ('gmem_load_5_req', src/common.c:73) on port 'gmem' (src/common.c:73).
WARNING: [HLS 200-880] The II Violation in module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' (loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_49', src/common.c:76) on port 'gmem' (src/common.c:76) and bus request operation ('gmem_load_5_req', src/common.c:73) on port 'gmem' (src/common.c:73).
WARNING: [HLS 200-880] The II Violation in module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' (loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'): Unable to enforce a carried dependence constraint (II = 161, distance = 1, offset = 1) between bus response operation ('empty_49', src/common.c:76) on port 'gmem' (src/common.c:76) and bus request operation ('gmem_load_5_req', src/common.c:73) on port 'gmem' (src/common.c:73).
WARNING: [HLS 200-880] The II Violation in module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' (loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'): Unable to enforce a carried dependence constraint (II = 165, distance = 1, offset = 1) between bus response operation ('empty_49', src/common.c:76) on port 'gmem' (src/common.c:76) and bus request operation ('gmem_load_5_req', src/common.c:73) on port 'gmem' (src/common.c:73).
WARNING: [HLS 200-880] The II Violation in module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' (loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'): Unable to enforce a carried dependence constraint (II = 166, distance = 1, offset = 1) between bus response operation ('empty_49', src/common.c:76) on port 'gmem' (src/common.c:76) and bus request operation ('gmem_load_5_req', src/common.c:73) on port 'gmem' (src/common.c:73).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 167, Depth = 169, loop 'VITIS_LOOP_64_3_VITIS_LOOP_66_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.624 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.802 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.642 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.sched.adb -f 
INFO-FLOW: Finish scheduling convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.
Execute       set_default_model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       bind -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.502 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.177 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.63 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.bind.adb -f 
INFO-FLOW: Finish binding convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolve2d_286_288_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model convolve2d.286.288.290.1 
Execute       schedule -model convolve2d.286.288.290.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.439 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.154 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.324 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1.sched.adb -f 
INFO-FLOW: Finish scheduling convolve2d.286.288.290.1.
Execute       set_default_model convolve2d.286.288.290.1 
Execute       bind -model convolve2d.286.288.290.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.401 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.746 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1.bind.adb -f 
INFO-FLOW: Finish binding convolve2d.286.288.290.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
Execute       schedule -model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1_VITIS_LOOP_90_2'.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2' (loop 'VITIS_LOOP_88_1_VITIS_LOOP_90_2'): Unable to schedule bus request operation ('gmem_load_4_req', src/common.c:93) on port 'gmem' (src/common.c:93) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 77, loop 'VITIS_LOOP_88_1_VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.396 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.264 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.
Execute       set_default_model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
Execute       bind -model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.222 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.bind.adb -f 
INFO-FLOW: Finish binding edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model edge_detect 
Execute       schedule -model edge_detect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.571 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.902 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect.
Execute       set_default_model edge_detect 
Execute       bind -model edge_detect 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.897 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.811 seconds; current allocated memory: 1.443 GB.
Execute       syn_report -verbosereport -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.147 sec.
Execute       db_write -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.bind.adb -f 
INFO-FLOW: Finish binding edge_detect.
Execute       get_model_list edge_detect -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess edge_detect_Pipeline_VITIS_LOOP_12_2 
Execute       rtl_gen_preprocess convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       rtl_gen_preprocess convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       rtl_gen_preprocess convolve2d.286.288.290.1 
Execute       rtl_gen_preprocess edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
Execute       rtl_gen_preprocess edge_detect 
INFO-FLOW: Model list for RTL generation: edge_detect_Pipeline_VITIS_LOOP_12_2 convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 convolve2d.286.288.290.1 edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 edge_detect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_VITIS_LOOP_12_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model edge_detect_Pipeline_VITIS_LOOP_12_2 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_12_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_VITIS_LOOP_12_2' pipeline 'VITIS_LOOP_10_1_VITIS_LOOP_12_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_VITIS_LOOP_12_2'.
Command       create_rtl_model done; 0.645 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.853 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edge_detect_Pipeline_VITIS_LOOP_12_2 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/vhdl/edge_detect_edge_detect_Pipeline_VITIS_LOOP_12_2 
Execute       gen_rtl edge_detect_Pipeline_VITIS_LOOP_12_2 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/verilog/edge_detect_edge_detect_Pipeline_VITIS_LOOP_12_2 
Execute       syn_report -csynth -model edge_detect_Pipeline_VITIS_LOOP_12_2 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/edge_detect_Pipeline_VITIS_LOOP_12_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.378 sec.
Execute       syn_report -rtlxml -model edge_detect_Pipeline_VITIS_LOOP_12_2 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/edge_detect_Pipeline_VITIS_LOOP_12_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       syn_report -verbosereport -model edge_detect_Pipeline_VITIS_LOOP_12_2 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_12_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.629 sec.
Execute       db_write -model edge_detect_Pipeline_VITIS_LOOP_12_2 -f -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_12_2.adb 
Command       db_write done; 0.236 sec.
Execute       db_write -model edge_detect_Pipeline_VITIS_LOOP_12_2 -bindview -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edge_detect_Pipeline_VITIS_LOOP_12_2 -p C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_12_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2' pipeline 'VITIS_LOOP_53_1_VITIS_LOOP_55_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/vhdl/edge_detect_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       gen_rtl convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/verilog/edge_detect_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
Execute       syn_report -csynth -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.105 sec.
Execute       syn_report -rtlxml -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.177 sec.
Execute       db_write -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -f -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.adb 
Execute       db_write -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -bindview -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 -p C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4' pipeline 'VITIS_LOOP_64_3_VITIS_LOOP_66_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_16_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4'.
Command       create_rtl_model done; 0.252 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/vhdl/edge_detect_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       gen_rtl convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/verilog/edge_detect_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
Execute       syn_report -csynth -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.397 sec.
Execute       syn_report -rtlxml -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.174 sec.
Execute       syn_report -verbosereport -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.838 sec.
Execute       db_write -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -f -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.adb 
Command       db_write done; 0.257 sec.
Execute       db_write -model convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -bindview -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.132 sec.
Execute       gen_tb_info convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 -p C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolve2d_286_288_290_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model convolve2d.286.288.290.1 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolve2d_286_288_290_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.15 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       gen_rtl convolve2d.286.288.290.1 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/vhdl/edge_detect_convolve2d_286_288_290_1 
Execute       gen_rtl convolve2d.286.288.290.1 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/verilog/edge_detect_convolve2d_286_288_290_1 
Execute       syn_report -csynth -model convolve2d.286.288.290.1 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/convolve2d_286_288_290_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.103 sec.
Execute       syn_report -rtlxml -model convolve2d.286.288.290.1 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/convolve2d_286_288_290_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model convolve2d.286.288.290.1 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.83 sec.
Execute       db_write -model convolve2d.286.288.290.1 -f -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1.adb 
Command       db_write done; 0.104 sec.
Execute       db_write -model convolve2d.286.288.290.1 -bindview -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info convolve2d.286.288.290.1 -p C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_88_1_VITIS_LOOP_90_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2'.
Command       create_rtl_model done; 2.376 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.698 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/vhdl/edge_detect_edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
Execute       gen_rtl edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/verilog/edge_detect_edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
Execute       syn_report -csynth -model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.154 sec.
Execute       syn_report -rtlxml -model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.264 sec.
Execute       db_write -model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 -f -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.adb 
Command       db_write done; 0.115 sec.
Execute       db_write -model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 -bindview -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 -p C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model edge_detect -top_prefix  -sub_prefix edge_detect_ -mg_file C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/image_rgb' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/image_gray' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/temp_buf' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/filter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detect' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'image_rgb', 'image_gray', 'temp_buf', 'filter', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect'.
Command       create_rtl_model done; 0.343 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 1.443 GB.
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       gen_rtl edge_detect -istop -style xilinx -f -lang vhdl -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/vhdl/edge_detect 
Execute       gen_rtl edge_detect -istop -style xilinx -f -lang vlog -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/verilog/edge_detect 
Execute       syn_report -csynth -model edge_detect -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/edge_detect_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model edge_detect -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/edge_detect_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model edge_detect -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.157 sec.
Execute       db_write -model edge_detect -f -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.adb 
Execute       db_write -model edge_detect -bindview -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info edge_detect -p C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect 
Execute       export_constraint_db -f -tool general -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute       syn_report -designview -model edge_detect -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.design.xml 
Command       syn_report done; 1.025 sec.
Execute       syn_report -csynthDesign -model edge_detect -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model edge_detect -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model edge_detect -o C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks edge_detect 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain edge_detect 
INFO-FLOW: Model list for RTL component generation: edge_detect_Pipeline_VITIS_LOOP_12_2 convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 convolve2d.286.288.290.1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 convolve2d.286.288.290.1 edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 edge_detect
INFO-FLOW: Handling components in module [edge_detect_Pipeline_VITIS_LOOP_12_2] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_12_2.compgen.tcl 
INFO-FLOW: Found component edge_detect_fptrunc_64ns_32_1_no_dsp_1.
INFO-FLOW: Append model edge_detect_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: Found component edge_detect_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model edge_detect_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component edge_detect_dadd_64ns_64ns_64_5_no_dsp_1.
INFO-FLOW: Append model edge_detect_dadd_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: Found component edge_detect_dmul_64ns_64ns_64_4_med_dsp_1.
INFO-FLOW: Append model edge_detect_dmul_64ns_64ns_64_4_med_dsp_1
INFO-FLOW: Found component edge_detect_sitodp_32ns_64_4_no_dsp_1.
INFO-FLOW: Append model edge_detect_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: Found component edge_detect_edge_detect_Pipeline_VITIS_LOOP_12_2_mask_table_ROM_AUTO_1R.
INFO-FLOW: Append model edge_detect_edge_detect_Pipeline_VITIS_LOOP_12_2_mask_table_ROM_AUTO_1R
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.compgen.tcl 
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.compgen.tcl 
INFO-FLOW: Found component edge_detect_mul_32s_32s_32_1_1.
INFO-FLOW: Append model edge_detect_mul_32s_32s_32_1_1
INFO-FLOW: Found component edge_detect_sdiv_32ns_32ns_32_16_1.
INFO-FLOW: Append model edge_detect_sdiv_32ns_32ns_32_16_1
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [convolve2d_286_288_290_1] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1.compgen.tcl 
INFO-FLOW: Handling components in module [edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.compgen.tcl 
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edge_detect] ... 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.compgen.tcl 
INFO-FLOW: Found component edge_detect_gmem_m_axi.
INFO-FLOW: Append model edge_detect_gmem_m_axi
INFO-FLOW: Found component edge_detect_control_s_axi.
INFO-FLOW: Append model edge_detect_control_s_axi
INFO-FLOW: Append model edge_detect_Pipeline_VITIS_LOOP_12_2
INFO-FLOW: Append model convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2
INFO-FLOW: Append model convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4
INFO-FLOW: Append model convolve2d_286_288_290_1
INFO-FLOW: Append model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2
INFO-FLOW: Append model edge_detect
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: edge_detect_fptrunc_64ns_32_1_no_dsp_1 edge_detect_fpext_32ns_64_1_no_dsp_1 edge_detect_dadd_64ns_64ns_64_5_no_dsp_1 edge_detect_dmul_64ns_64ns_64_4_med_dsp_1 edge_detect_sitodp_32ns_64_4_no_dsp_1 edge_detect_edge_detect_Pipeline_VITIS_LOOP_12_2_mask_table_ROM_AUTO_1R edge_detect_flow_control_loop_pipe_sequential_init edge_detect_flow_control_loop_pipe_sequential_init edge_detect_mul_32s_32s_32_1_1 edge_detect_sdiv_32ns_32ns_32_16_1 edge_detect_flow_control_loop_pipe_sequential_init edge_detect_flow_control_loop_pipe_sequential_init edge_detect_gmem_m_axi edge_detect_control_s_axi edge_detect_Pipeline_VITIS_LOOP_12_2 convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 convolve2d_286_288_290_1 edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 edge_detect
INFO-FLOW: Generating C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model edge_detect_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: To file: write model edge_detect_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model edge_detect_dadd_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: To file: write model edge_detect_dmul_64ns_64ns_64_4_med_dsp_1
INFO-FLOW: To file: write model edge_detect_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: To file: write model edge_detect_edge_detect_Pipeline_VITIS_LOOP_12_2_mask_table_ROM_AUTO_1R
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model edge_detect_sdiv_32ns_32ns_32_16_1
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_gmem_m_axi
INFO-FLOW: To file: write model edge_detect_control_s_axi
INFO-FLOW: To file: write model edge_detect_Pipeline_VITIS_LOOP_12_2
INFO-FLOW: To file: write model convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2
INFO-FLOW: To file: write model convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4
INFO-FLOW: To file: write model convolve2d_286_288_290_1
INFO-FLOW: To file: write model edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2
INFO-FLOW: To file: write model edge_detect
INFO-FLOW: Generating C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name versalprimees1 -data parts 
Execute       source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.107 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/vlog' tclDir='C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db' modelList='edge_detect_fptrunc_64ns_32_1_no_dsp_1
edge_detect_fpext_32ns_64_1_no_dsp_1
edge_detect_dadd_64ns_64ns_64_5_no_dsp_1
edge_detect_dmul_64ns_64ns_64_4_med_dsp_1
edge_detect_sitodp_32ns_64_4_no_dsp_1
edge_detect_edge_detect_Pipeline_VITIS_LOOP_12_2_mask_table_ROM_AUTO_1R
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_32s_32s_32_1_1
edge_detect_sdiv_32ns_32ns_32_16_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_gmem_m_axi
edge_detect_control_s_axi
edge_detect_Pipeline_VITIS_LOOP_12_2
convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2
convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4
convolve2d_286_288_290_1
edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2
edge_detect
' expOnly='0'
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_12_2.compgen.tcl 
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'edge_detect_edge_detect_Pipeline_VITIS_LOOP_12_2_mask_table_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute         ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.compgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.955 seconds; current allocated memory: 1.443 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='edge_detect_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name edge_detect
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='edge_detect_fptrunc_64ns_32_1_no_dsp_1
edge_detect_fpext_32ns_64_1_no_dsp_1
edge_detect_dadd_64ns_64ns_64_5_no_dsp_1
edge_detect_dmul_64ns_64ns_64_4_med_dsp_1
edge_detect_sitodp_32ns_64_4_no_dsp_1
edge_detect_edge_detect_Pipeline_VITIS_LOOP_12_2_mask_table_ROM_AUTO_1R
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_32s_32s_32_1_1
edge_detect_sdiv_32ns_32ns_32_16_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_gmem_m_axi
edge_detect_control_s_axi
edge_detect_Pipeline_VITIS_LOOP_12_2
convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2
convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4
convolve2d_286_288_290_1
edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2
edge_detect
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_12_2.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/convolve2d_286_288_290_1.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data names -quiet 
Execute       ap_part_info -name xcvc1902-vsva2197-2MP-e-S -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute       sc_get_clocks edge_detect 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/impl/misc/edge_detect_dadd_64ns_64ns_64_5_no_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/impl/misc/edge_detect_dmul_64ns_64ns_64_4_med_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/impl/misc/edge_detect_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/impl/misc/edge_detect_fptrunc_64ns_32_1_no_dsp_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/impl/misc/edge_detect_sdiv_32ns_32ns_32_16_1_ip.tcl 
Execute       source C:/Users/Tiago/Dev/Experiments/TaskgraphsEdgeDetect/vitishls/solution1/impl/misc/edge_detect_sitodp_32ns_64_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE edge_detect LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE edge_detect LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST edge_detect MODULE2INSTS {edge_detect edge_detect edge_detect_Pipeline_VITIS_LOOP_12_2 grp_edge_detect_Pipeline_VITIS_LOOP_12_2_fu_163 convolve2d_286_288_290_1 grp_convolve2d_286_288_290_1_fu_176 convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 grp_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_212 convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 grp_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_fu_222 edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 grp_edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2_fu_187} INST2MODULE {edge_detect edge_detect grp_edge_detect_Pipeline_VITIS_LOOP_12_2_fu_163 edge_detect_Pipeline_VITIS_LOOP_12_2 grp_convolve2d_286_288_290_1_fu_176 convolve2d_286_288_290_1 grp_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_212 convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 grp_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_fu_222 convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 grp_edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2_fu_187 edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2} INSTDATA {edge_detect {DEPTH 1 CHILDREN {grp_edge_detect_Pipeline_VITIS_LOOP_12_2_fu_163 grp_convolve2d_286_288_290_1_fu_176 grp_edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2_fu_187}} grp_edge_detect_Pipeline_VITIS_LOOP_12_2_fu_163 {DEPTH 2 CHILDREN {}} grp_convolve2d_286_288_290_1_fu_176 {DEPTH 2 CHILDREN {grp_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_212 grp_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_fu_222}} grp_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2_fu_212 {DEPTH 3 CHILDREN {}} grp_convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4_fu_222 {DEPTH 3 CHILDREN {}} grp_edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2_fu_187 {DEPTH 2 CHILDREN {}}} MODULEDATA {edge_detect_Pipeline_VITIS_LOOP_12_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_359_p2 SOURCE src/common.c:10 VARIABLE add_ln10 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln14_fu_393_p2 SOURCE src/common.c:14 VARIABLE sub_ln14 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_2_fu_420_p2 SOURCE src/common.c:10 VARIABLE add_ln10_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln14_1_fu_454_p2 SOURCE src/common.c:14 VARIABLE sub_ln14_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_1_fu_480_p2 SOURCE src/common.c:10 VARIABLE add_ln10_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_513_p2 SOURCE src/common.c:14 VARIABLE add_ln14 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_1_fu_534_p2 SOURCE src/common.c:14 VARIABLE add_ln14_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_2_fu_681_p2 SOURCE src/common.c:14 VARIABLE add_ln14_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_3_fu_595_p2 SOURCE src/common.c:14 VARIABLE add_ln14_3 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_4_fu_617_p2 SOURCE src/common.c:14 VARIABLE add_ln14_4 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_6_fu_703_p2 SOURCE src/common.c:14 VARIABLE add_ln14_6 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_7_fu_632_p2 SOURCE src/common.c:14 VARIABLE add_ln14_7 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_5_fu_726_p2 SOURCE src/common.c:14 VARIABLE add_ln14_5 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_8_fu_741_p2 SOURCE src/common.c:14 VARIABLE add_ln14_8 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL meddsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_med_dsp_1_U4 SOURCE src/common.c:18 VARIABLE mul_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL meddsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_med_dsp_1_U4 SOURCE src/common.c:18 VARIABLE mul16_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_no_dsp_1_U3 SOURCE src/common.c:18 VARIABLE add17_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL meddsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_med_dsp_1_U4 SOURCE src/common.c:18 VARIABLE mul19_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_no_dsp_1_U3 SOURCE src/common.c:18 VARIABLE add20_i LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_V_1_fu_902_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:186} VARIABLE data_V_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln515_fu_1071_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515} VARIABLE add_ln515 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_1085_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1512} VARIABLE sub_ln1512 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_1172_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:813} VARIABLE result_V_2 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_648_p2 SOURCE src/common.c:12 VARIABLE add_ln12 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_1_fu_746_p2 SOURCE src/common.c:12 VARIABLE add_ln12_1 LOOP VITIS_LOOP_10_1_VITIS_LOOP_12_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mask_table_U SOURCE {} VARIABLE mask_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 6 BRAM 0 URAM 0}} convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_153_p2 SOURCE src/common.c:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln57_fu_175_p2 SOURCE src/common.c:57 VARIABLE sub_ln57 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_204_p2 SOURCE src/common.c:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln57_1_fu_226_p2 SOURCE src/common.c:57 VARIABLE sub_ln57_1 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_252_p2 SOURCE src/common.c:57 VARIABLE add_ln57 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_274_p2 SOURCE src/common.c:57 VARIABLE add_ln57_1 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_2_fu_328_p2 SOURCE src/common.c:57 VARIABLE add_ln57_2 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg_fu_362_p2 SOURCE src/common.c:57 VARIABLE neg LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME normal_factor_2_fu_373_p2 SOURCE src/common.c:57 VARIABLE normal_factor_2 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_290_p2 SOURCE src/common.c:55 VARIABLE add_ln55 LOOP VITIS_LOOP_53_1_VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convolve2d_286_288_290_1_Pipeline_VITIS_LOOP_64_3_VITIS_LOOP_66_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_368_p2 SOURCE src/common.c:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_374_p2 SOURCE {} VARIABLE empty LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_557_p2 SOURCE {} VARIABLE p_mid1 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_692_p2 SOURCE src/common.c:43 VARIABLE add_ln43 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_455_p2 SOURCE src/common.c:43 VARIABLE empty_47 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_460_p2 SOURCE src/common.c:73 VARIABLE add_ln73 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_476_p2 SOURCE src/common.c:73 VARIABLE add_ln73_1 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U20 SOURCE src/common.c:73 VARIABLE mul_ln73 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_2_fu_517_p2 SOURCE src/common.c:73 VARIABLE add_ln73_2 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_3_fu_818_p2 SOURCE src/common.c:73 VARIABLE add_ln73_3 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U21 SOURCE src/common.c:73 VARIABLE mul_ln73_1 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_4_fu_532_p2 SOURCE src/common.c:73 VARIABLE add_ln73_4 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_5_fu_848_p2 SOURCE src/common.c:73 VARIABLE add_ln73_5 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U22 SOURCE src/common.c:73 VARIABLE mul_ln73_2 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_6_fu_595_p2 SOURCE src/common.c:73 VARIABLE add_ln73_6 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U23 SOURCE src/common.c:73 VARIABLE mul_ln73_3 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_7_fu_645_p2 SOURCE src/common.c:73 VARIABLE add_ln73_7 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U24 SOURCE src/common.c:73 VARIABLE mul_ln73_4 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_8_fu_660_p2 SOURCE src/common.c:73 VARIABLE add_ln73_8 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U25 SOURCE src/common.c:73 VARIABLE mul_ln73_5 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_9_fu_719_p2 SOURCE src/common.c:73 VARIABLE add_ln73_9 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U26 SOURCE src/common.c:73 VARIABLE mul_ln73_6 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_10_fu_744_p2 SOURCE src/common.c:73 VARIABLE add_ln73_10 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U27 SOURCE src/common.c:73 VARIABLE mul_ln73_7 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_11_fu_759_p2 SOURCE src/common.c:73 VARIABLE add_ln73_11 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U28 SOURCE src/common.c:73 VARIABLE mul_ln73_8 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_12_fu_886_p2 SOURCE src/common.c:73 VARIABLE add_ln73_12 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_13_fu_914_p2 SOURCE src/common.c:73 VARIABLE add_ln73_13 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_1027_p2 SOURCE src/common.c:76 VARIABLE add_ln76 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_2_fu_610_p2 SOURCE src/common.c:76 VARIABLE add_ln76_2 LOOP VITIS_LOOP_64_3_VITIS_LOOP_66_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} convolve2d_286_288_290_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_4_fu_269_p2 SOURCE src/common.c:73 VARIABLE add_ln73_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_5_fu_489_p2 SOURCE src/common.c:73 VARIABLE add_ln73_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_6_fu_294_p2 SOURCE src/common.c:73 VARIABLE add_ln73_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_9_fu_515_p2 SOURCE src/common.c:73 VARIABLE add_ln73_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_10_fu_319_p2 SOURCE src/common.c:73 VARIABLE add_ln73_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_11_fu_541_p2 SOURCE src/common.c:73 VARIABLE add_ln73_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_13_fu_344_p2 SOURCE src/common.c:73 VARIABLE add_ln73_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_14_fu_567_p2 SOURCE src/common.c:73 VARIABLE add_ln73_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_15_fu_369_p2 SOURCE src/common.c:73 VARIABLE add_ln73_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_17_fu_593_p2 SOURCE src/common.c:73 VARIABLE add_ln73_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_18_fu_394_p2 SOURCE src/common.c:73 VARIABLE add_ln73_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_19_fu_619_p2 SOURCE src/common.c:73 VARIABLE add_ln73_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_419_p2 SOURCE src/common.c:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_20_fu_645_p2 SOURCE src/common.c:73 VARIABLE add_ln73_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_21_fu_434_p2 SOURCE src/common.c:73 VARIABLE add_ln73_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} edge_detect_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_90_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_343_p2 SOURCE src/common.c:88 VARIABLE add_ln88 LOOP VITIS_LOOP_88_1_VITIS_LOOP_90_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_1_fu_267_p2 SOURCE src/common.c:88 VARIABLE add_ln88_1 LOOP VITIS_LOOP_88_1_VITIS_LOOP_90_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_301_p2 SOURCE src/common.c:92 VARIABLE add_ln92 LOOP VITIS_LOOP_88_1_VITIS_LOOP_90_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_1_fu_327_p2 SOURCE src/common.c:92 VARIABLE add_ln92_1 LOOP VITIS_LOOP_88_1_VITIS_LOOP_90_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg_fu_429_p2 SOURCE src/common.c:92 VARIABLE neg LOOP VITIS_LOOP_88_1_VITIS_LOOP_90_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_332_p2 SOURCE src/common.c:93 VARIABLE add_ln93 LOOP VITIS_LOOP_88_1_VITIS_LOOP_90_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME neg3_fu_483_p2 SOURCE src/common.c:93 VARIABLE neg3 LOOP VITIS_LOOP_88_1_VITIS_LOOP_90_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_358_p2 SOURCE src/common.c:90 VARIABLE add_ln90 LOOP VITIS_LOOP_88_1_VITIS_LOOP_90_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} edge_detect {AREA {DSP 6 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.075 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detect.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detect.
Execute       syn_report -model edge_detect -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command     autosyn done; 28.803 sec.
Command   csynth_design done; 43.493 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30 seconds. CPU system time: 2 seconds. Elapsed time: 43.493 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 45.64 sec.
Execute cleanup_all 
