Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sat Apr 24 18:32:17 2021
| Host             : DESKTOP-JSL1OMH running 64-bit major release  (build 9200)
| Command          : report_power -file TwoMatrixMultiplication_wrapper_power_routed.rpt -pb TwoMatrixMultiplication_wrapper_power_summary_routed.pb -rpx TwoMatrixMultiplication_wrapper_power_routed.rpx
| Design           : TwoMatrixMultiplication_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.317        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.219        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.036 |        7 |       --- |             --- |
| Slice Logic              |     0.012 |    14875 |       --- |             --- |
|   LUT as Logic           |     0.008 |     5020 |     63400 |            7.92 |
|   Register               |     0.002 |     7790 |    126800 |            6.14 |
|   LUT as Distributed RAM |    <0.001 |       64 |     19000 |            0.34 |
|   CARRY4                 |    <0.001 |      218 |     15850 |            1.38 |
|   F7/F8 Muxes            |    <0.001 |      159 |     63400 |            0.25 |
|   LUT as Shift Register  |    <0.001 |       74 |     19000 |            0.39 |
|   Others                 |    <0.001 |      679 |       --- |             --- |
| Signals                  |     0.024 |    13761 |       --- |             --- |
| Block RAM                |     0.002 |        8 |       135 |            5.93 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| DSPs                     |     0.016 |       81 |       240 |           33.75 |
| I/O                      |     0.022 |       26 |       210 |           12.38 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.317 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.107 |       0.091 |      0.016 |
| Vccaux    |       1.800 |     0.078 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.010 |       0.006 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| Clock                                                                     | Domain                                                                                | Constraint (ns) |
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------+
| TwoMatrixMultiplication_i/clk_wiz_0/inst/clk_in1                          | clk_IBUF_BUFG                                                                         |            10.0 |
| TwoMatrixMultiplication_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | TwoMatrixMultiplication_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                |            33.3 |
| TwoMatrixMultiplication_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | TwoMatrixMultiplication_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                        |            33.3 |
| clk_out1_TwoMatrixMultiplication_clk_wiz_0_0                              | TwoMatrixMultiplication_i/clk_wiz_0/inst/clk_out1_TwoMatrixMultiplication_clk_wiz_0_0 |            10.0 |
| clkfbout_TwoMatrixMultiplication_clk_wiz_0_0                              | TwoMatrixMultiplication_i/clk_wiz_0/inst/clkfbout_TwoMatrixMultiplication_clk_wiz_0_0 |            10.0 |
+---------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| TwoMatrixMultiplication_wrapper |     0.219 |
|   TwoMatrixMultiplication_i     |     0.196 |
|     axi_gpio_18                 |     0.003 |
|       U0                        |     0.003 |
|     axi_gpio_19                 |     0.003 |
|       U0                        |     0.003 |
|     axi_gpio_20                 |     0.003 |
|       U0                        |     0.003 |
|     axi_gpio_21                 |     0.003 |
|       U0                        |     0.003 |
|     axi_gpio_22                 |     0.003 |
|       U0                        |     0.003 |
|     axi_gpio_23                 |     0.003 |
|       U0                        |     0.003 |
|     axi_gpio_24                 |     0.003 |
|       U0                        |     0.003 |
|     axi_gpio_25                 |     0.003 |
|       U0                        |     0.003 |
|     axi_gpio_26                 |     0.003 |
|       U0                        |     0.003 |
|     clk_wiz_0                   |     0.107 |
|       inst                      |     0.107 |
|     microblaze_0                |     0.012 |
|       U0                        |     0.012 |
|     microblaze_0_axi_periph     |     0.005 |
|       tier2_xbar_0              |     0.001 |
|       tier2_xbar_1              |     0.001 |
|       tier2_xbar_2              |     0.001 |
|       xbar                      |     0.001 |
|     microblaze_0_local_memory   |     0.002 |
|       lmb_bram                  |     0.002 |
|     topLevel_0                  |     0.033 |
|       inst                      |     0.033 |
+---------------------------------+-----------+


