-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Tue Oct 15 15:16:25 2024
-- Host        : wushen running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_Aff_channel_0_0_sim_netlist.vhdl
-- Design      : design_1_Aff_channel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_AXILiteS_s_axi is
  port (
    ap_done : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_dim_V_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_input_width_V_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_input_height_V_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_input_data_V_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_alpha_V_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_beta_V_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_color_V_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_out_data_V_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_i_2_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_height_V_read_reg_635 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_AXILiteS_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_AXILiteS_s_axi is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^ap_done\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal int_alpha_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_alpha_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_alpha_v_reg[31]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \int_alpha_V_reg_n_0_[0]\ : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_10_n_0 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_ap_start_i_5_n_0 : STD_LOGIC;
  signal int_ap_start_i_6_n_0 : STD_LOGIC;
  signal int_ap_start_i_7_n_0 : STD_LOGIC;
  signal int_ap_start_i_8_n_0 : STD_LOGIC;
  signal int_ap_start_i_9_n_0 : STD_LOGIC;
  signal int_ap_start_reg_i_2_n_3 : STD_LOGIC;
  signal int_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal int_ap_start_reg_i_4_n_1 : STD_LOGIC;
  signal int_ap_start_reg_i_4_n_2 : STD_LOGIC;
  signal int_ap_start_reg_i_4_n_3 : STD_LOGIC;
  signal int_auto_restart : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_beta_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_beta_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_beta_v_reg[31]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \int_beta_V_reg_n_0_[0]\ : STD_LOGIC;
  signal int_color_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_color_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_color_V[31]_i_3_n_0\ : STD_LOGIC;
  signal \^int_color_v_reg[31]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \int_color_V_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_dim_V[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_dim_V[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_dim_V[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_dim_V[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_dim_V[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_dim_V[5]_i_1_n_0\ : STD_LOGIC;
  signal \int_dim_V[6]_i_1_n_0\ : STD_LOGIC;
  signal \int_dim_V[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_dim_V[7]_i_2_n_0\ : STD_LOGIC;
  signal \^int_dim_v_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_i_3_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_3_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_input_data_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_input_data_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_input_data_v_reg[31]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \int_input_data_V_reg_n_0_[0]\ : STD_LOGIC;
  signal int_input_height_V0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_input_height_V[15]_i_1_n_0\ : STD_LOGIC;
  signal \^int_input_height_v_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_input_width_V0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_input_width_V[15]_i_1_n_0\ : STD_LOGIC;
  signal \^int_input_width_v_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_out_data_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_out_data_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_out_data_v_reg[31]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \int_out_data_V_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC;
  signal \^s_axi_axilites_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal NLW_int_ap_start_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_int_ap_start_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_int_ap_start_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair10";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \i_op_assign_reg_236[15]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_alpha_V[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_alpha_V[10]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_alpha_V[11]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_alpha_V[12]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_alpha_V[13]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_alpha_V[14]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_alpha_V[15]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_alpha_V[16]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_alpha_V[17]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_alpha_V[18]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_alpha_V[19]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_alpha_V[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_alpha_V[20]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_alpha_V[21]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_alpha_V[22]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_alpha_V[23]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_alpha_V[24]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_alpha_V[25]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_alpha_V[26]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_alpha_V[27]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_alpha_V[28]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_alpha_V[29]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_alpha_V[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_alpha_V[30]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_alpha_V[31]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_alpha_V[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_alpha_V[4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_alpha_V[5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_alpha_V[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_alpha_V[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_alpha_V[8]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_alpha_V[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair5";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of int_ap_start_reg_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of int_ap_start_reg_i_4 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \int_beta_V[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_beta_V[10]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_beta_V[11]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_beta_V[12]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_beta_V[13]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_beta_V[14]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_beta_V[15]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_beta_V[16]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_beta_V[17]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_beta_V[18]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_beta_V[19]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_beta_V[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_beta_V[20]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_beta_V[21]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_beta_V[22]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_beta_V[23]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_beta_V[24]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_beta_V[25]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_beta_V[26]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_beta_V[27]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_beta_V[28]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_beta_V[29]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_beta_V[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_beta_V[30]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_beta_V[31]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_beta_V[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_beta_V[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_beta_V[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_beta_V[6]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_beta_V[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_beta_V[8]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_beta_V[9]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_color_V[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_color_V[10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_color_V[11]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_color_V[12]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_color_V[13]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_color_V[14]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_color_V[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_color_V[16]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_color_V[17]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_color_V[18]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_color_V[19]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_color_V[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_color_V[20]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_color_V[21]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_color_V[22]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_color_V[23]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_color_V[24]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_color_V[25]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_color_V[26]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_color_V[27]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_color_V[28]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_color_V[29]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_color_V[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_color_V[30]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_color_V[31]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_color_V[31]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_color_V[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_color_V[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_color_V[5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_color_V[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_color_V[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_color_V[8]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_color_V[9]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_dim_V[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_dim_V[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_dim_V[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_dim_V[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_dim_V[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_dim_V[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_dim_V[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_dim_V[7]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_gie_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of int_gie_i_3 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_input_data_V[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_input_data_V[10]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_input_data_V[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_input_data_V[12]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_input_data_V[13]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_input_data_V[14]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_input_data_V[15]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_input_data_V[16]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_input_data_V[17]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_input_data_V[18]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_input_data_V[19]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_input_data_V[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_input_data_V[20]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_input_data_V[21]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_input_data_V[22]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_input_data_V[23]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_input_data_V[24]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_input_data_V[25]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_input_data_V[26]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_input_data_V[27]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_input_data_V[28]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_input_data_V[29]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_input_data_V[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_input_data_V[30]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_input_data_V[31]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_input_data_V[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_input_data_V[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_input_data_V[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_input_data_V[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_input_data_V[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_input_data_V[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_input_data_V[9]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_input_height_V[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_input_height_V[10]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_input_height_V[11]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_input_height_V[12]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_input_height_V[13]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_input_height_V[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_input_height_V[15]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_input_height_V[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_input_height_V[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_input_height_V[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_input_height_V[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_input_height_V[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_input_height_V[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_input_height_V[7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_input_height_V[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_input_height_V[9]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_input_width_V[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_input_width_V[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_input_width_V[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_input_width_V[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_input_width_V[13]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_input_width_V[14]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_input_width_V[15]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_input_width_V[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_input_width_V[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_input_width_V[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_input_width_V[4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_input_width_V[5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_input_width_V[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_input_width_V[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_input_width_V[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_input_width_V[9]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_out_data_V[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_out_data_V[10]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_out_data_V[11]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_out_data_V[12]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_out_data_V[13]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_out_data_V[14]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_out_data_V[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_out_data_V[16]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_out_data_V[17]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_out_data_V[18]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_out_data_V[19]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_out_data_V[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_out_data_V[20]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_out_data_V[21]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_out_data_V[22]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_out_data_V[23]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_out_data_V[24]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_out_data_V[25]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_out_data_V[26]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_out_data_V[27]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_out_data_V[28]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_out_data_V[29]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_out_data_V[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_out_data_V[30]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_out_data_V[31]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_out_data_V[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_out_data_V[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_out_data_V[5]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_out_data_V[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_out_data_V[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_out_data_V[8]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_out_data_V[9]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \rdata[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[0]_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[15]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[1]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rdata[2]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[31]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[31]_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[6]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rdata[9]_i_2\ : label is "soft_lutpair0";
begin
  CO(0) <= \^co\(0);
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_done <= \^ap_done\;
  \int_alpha_V_reg[31]_0\(30 downto 0) <= \^int_alpha_v_reg[31]_0\(30 downto 0);
  \int_beta_V_reg[31]_0\(30 downto 0) <= \^int_beta_v_reg[31]_0\(30 downto 0);
  \int_color_V_reg[31]_0\(30 downto 0) <= \^int_color_v_reg[31]_0\(30 downto 0);
  \int_dim_V_reg[7]_0\(7 downto 0) <= \^int_dim_v_reg[7]_0\(7 downto 0);
  \int_input_data_V_reg[31]_0\(30 downto 0) <= \^int_input_data_v_reg[31]_0\(30 downto 0);
  \int_input_height_V_reg[15]_0\(15 downto 0) <= \^int_input_height_v_reg[15]_0\(15 downto 0);
  \int_input_width_V_reg[15]_0\(15 downto 0) <= \^int_input_width_v_reg[15]_0\(15 downto 0);
  \int_out_data_V_reg[31]_0\(30 downto 0) <= \^int_out_data_v_reg[31]_0\(30 downto 0);
  s_axi_AXILiteS_BVALID <= \^s_axi_axilites_bvalid\;
  s_axi_AXILiteS_RVALID <= \^s_axi_axilites_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_AXILiteS_RREADY,
      I1 => \^s_axi_axilites_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_AXILiteS_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_RREADY,
      I3 => \^s_axi_axilites_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_axilites_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_AXILiteS_BREADY,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_AWVALID,
      I3 => \^s_axi_axilites_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_AXILiteS_WVALID,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => \^s_axi_axilites_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_axilites_bvalid\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4444444444444"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[0]\,
      I3 => \ap_CS_fsm_reg[0]_0\,
      I4 => \ap_CS_fsm_reg[0]_1\,
      I5 => \ap_CS_fsm_reg[0]_2\,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[1]\(0),
      I3 => Q(2),
      O => D(1)
    );
\dim_V_read_reg_645[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      O => E(0)
    );
\i_op_assign_reg_236[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => Q(2),
      I3 => \ap_CS_fsm_reg[1]\(0),
      O => SR(0)
    );
\int_alpha_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_alpha_V_reg_n_0_[0]\,
      O => int_alpha_V0(0)
    );
\int_alpha_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_alpha_v_reg[31]_0\(9),
      O => int_alpha_V0(10)
    );
\int_alpha_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_alpha_v_reg[31]_0\(10),
      O => int_alpha_V0(11)
    );
\int_alpha_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_alpha_v_reg[31]_0\(11),
      O => int_alpha_V0(12)
    );
\int_alpha_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_alpha_v_reg[31]_0\(12),
      O => int_alpha_V0(13)
    );
\int_alpha_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_alpha_v_reg[31]_0\(13),
      O => int_alpha_V0(14)
    );
\int_alpha_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_alpha_v_reg[31]_0\(14),
      O => int_alpha_V0(15)
    );
\int_alpha_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_alpha_v_reg[31]_0\(15),
      O => int_alpha_V0(16)
    );
\int_alpha_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_alpha_v_reg[31]_0\(16),
      O => int_alpha_V0(17)
    );
\int_alpha_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_alpha_v_reg[31]_0\(17),
      O => int_alpha_V0(18)
    );
\int_alpha_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_alpha_v_reg[31]_0\(18),
      O => int_alpha_V0(19)
    );
\int_alpha_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_alpha_v_reg[31]_0\(0),
      O => int_alpha_V0(1)
    );
\int_alpha_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_alpha_v_reg[31]_0\(19),
      O => int_alpha_V0(20)
    );
\int_alpha_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_alpha_v_reg[31]_0\(20),
      O => int_alpha_V0(21)
    );
\int_alpha_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_alpha_v_reg[31]_0\(21),
      O => int_alpha_V0(22)
    );
\int_alpha_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_alpha_v_reg[31]_0\(22),
      O => int_alpha_V0(23)
    );
\int_alpha_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_alpha_v_reg[31]_0\(23),
      O => int_alpha_V0(24)
    );
\int_alpha_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_alpha_v_reg[31]_0\(24),
      O => int_alpha_V0(25)
    );
\int_alpha_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_alpha_v_reg[31]_0\(25),
      O => int_alpha_V0(26)
    );
\int_alpha_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_alpha_v_reg[31]_0\(26),
      O => int_alpha_V0(27)
    );
\int_alpha_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_alpha_v_reg[31]_0\(27),
      O => int_alpha_V0(28)
    );
\int_alpha_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_alpha_v_reg[31]_0\(28),
      O => int_alpha_V0(29)
    );
\int_alpha_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_alpha_v_reg[31]_0\(1),
      O => int_alpha_V0(2)
    );
\int_alpha_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_alpha_v_reg[31]_0\(29),
      O => int_alpha_V0(30)
    );
\int_alpha_V[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_ier[1]_i_3_n_0\,
      O => \int_alpha_V[31]_i_1_n_0\
    );
\int_alpha_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_alpha_v_reg[31]_0\(30),
      O => int_alpha_V0(31)
    );
\int_alpha_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_alpha_v_reg[31]_0\(2),
      O => int_alpha_V0(3)
    );
\int_alpha_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_alpha_v_reg[31]_0\(3),
      O => int_alpha_V0(4)
    );
\int_alpha_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_alpha_v_reg[31]_0\(4),
      O => int_alpha_V0(5)
    );
\int_alpha_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_alpha_v_reg[31]_0\(5),
      O => int_alpha_V0(6)
    );
\int_alpha_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_alpha_v_reg[31]_0\(6),
      O => int_alpha_V0(7)
    );
\int_alpha_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_alpha_v_reg[31]_0\(7),
      O => int_alpha_V0(8)
    );
\int_alpha_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_alpha_v_reg[31]_0\(8),
      O => int_alpha_V0(9)
    );
\int_alpha_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(0),
      Q => \int_alpha_V_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(10),
      Q => \^int_alpha_v_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(11),
      Q => \^int_alpha_v_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(12),
      Q => \^int_alpha_v_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(13),
      Q => \^int_alpha_v_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(14),
      Q => \^int_alpha_v_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(15),
      Q => \^int_alpha_v_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(16),
      Q => \^int_alpha_v_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(17),
      Q => \^int_alpha_v_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(18),
      Q => \^int_alpha_v_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(19),
      Q => \^int_alpha_v_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(1),
      Q => \^int_alpha_v_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(20),
      Q => \^int_alpha_v_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(21),
      Q => \^int_alpha_v_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(22),
      Q => \^int_alpha_v_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(23),
      Q => \^int_alpha_v_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(24),
      Q => \^int_alpha_v_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(25),
      Q => \^int_alpha_v_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(26),
      Q => \^int_alpha_v_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(27),
      Q => \^int_alpha_v_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(28),
      Q => \^int_alpha_v_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(29),
      Q => \^int_alpha_v_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(2),
      Q => \^int_alpha_v_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(30),
      Q => \^int_alpha_v_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(31),
      Q => \^int_alpha_v_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(3),
      Q => \^int_alpha_v_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(4),
      Q => \^int_alpha_v_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(5),
      Q => \^int_alpha_v_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(6),
      Q => \^int_alpha_v_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(7),
      Q => \^int_alpha_v_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(8),
      Q => \^int_alpha_v_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_alpha_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_alpha_V[31]_i_1_n_0\,
      D => int_alpha_V0(9),
      Q => \^int_alpha_v_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^ap_done\,
      I1 => int_ap_done_i_2_n_0,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => ar_hs,
      I4 => \rdata[1]_i_5_n_0\,
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(5),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => s_axi_AXILiteS_ARADDR(4),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(1),
      O => \^ap_done\
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done\,
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => int_auto_restart,
      I1 => Q(1),
      I2 => \^co\(0),
      I3 => int_ap_start3_out,
      I4 => ap_start,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => int_ap_start_reg_i_2_0(0),
      I1 => input_height_V_read_reg_635(0),
      I2 => int_ap_start_reg_i_2_0(1),
      I3 => input_height_V_read_reg_635(1),
      I4 => input_height_V_read_reg_635(2),
      I5 => int_ap_start_reg_i_2_0(2),
      O => int_ap_start_i_10_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_ier[1]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => int_ap_start3_out
    );
int_ap_start_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_height_V_read_reg_635(15),
      I1 => int_ap_start_reg_i_2_0(15),
      O => int_ap_start_i_5_n_0
    );
int_ap_start_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => int_ap_start_reg_i_2_0(13),
      I1 => input_height_V_read_reg_635(13),
      I2 => int_ap_start_reg_i_2_0(12),
      I3 => input_height_V_read_reg_635(12),
      I4 => input_height_V_read_reg_635(14),
      I5 => int_ap_start_reg_i_2_0(14),
      O => int_ap_start_i_6_n_0
    );
int_ap_start_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => int_ap_start_reg_i_2_0(9),
      I1 => input_height_V_read_reg_635(9),
      I2 => int_ap_start_reg_i_2_0(10),
      I3 => input_height_V_read_reg_635(10),
      I4 => input_height_V_read_reg_635(11),
      I5 => int_ap_start_reg_i_2_0(11),
      O => int_ap_start_i_7_n_0
    );
int_ap_start_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => int_ap_start_reg_i_2_0(6),
      I1 => input_height_V_read_reg_635(6),
      I2 => int_ap_start_reg_i_2_0(7),
      I3 => input_height_V_read_reg_635(7),
      I4 => input_height_V_read_reg_635(8),
      I5 => int_ap_start_reg_i_2_0(8),
      O => int_ap_start_i_8_n_0
    );
int_ap_start_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => int_ap_start_reg_i_2_0(3),
      I1 => input_height_V_read_reg_635(3),
      I2 => int_ap_start_reg_i_2_0(4),
      I3 => input_height_V_read_reg_635(4),
      I4 => input_height_V_read_reg_635(5),
      I5 => int_ap_start_reg_i_2_0(5),
      O => int_ap_start_i_9_n_0
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => ap_start,
      R => ap_rst_n_inv
    );
int_ap_start_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => int_ap_start_reg_i_4_n_0,
      CO(3 downto 2) => NLW_int_ap_start_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => int_ap_start_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_int_ap_start_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => int_ap_start_i_5_n_0,
      S(0) => int_ap_start_i_6_n_0
    );
int_ap_start_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => int_ap_start_reg_i_4_n_0,
      CO(2) => int_ap_start_reg_i_4_n_1,
      CO(1) => int_ap_start_reg_i_4_n_2,
      CO(0) => int_ap_start_reg_i_4_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_int_ap_start_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => int_ap_start_i_7_n_0,
      S(2) => int_ap_start_i_8_n_0,
      S(1) => int_ap_start_i_9_n_0,
      S(0) => int_ap_start_i_10_n_0
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \int_ier[1]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_AXILiteS_WSTRB(0),
      I5 => int_auto_restart,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart,
      R => ap_rst_n_inv
    );
\int_beta_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_beta_V_reg_n_0_[0]\,
      O => int_beta_V0(0)
    );
\int_beta_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_beta_v_reg[31]_0\(9),
      O => int_beta_V0(10)
    );
\int_beta_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_beta_v_reg[31]_0\(10),
      O => int_beta_V0(11)
    );
\int_beta_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_beta_v_reg[31]_0\(11),
      O => int_beta_V0(12)
    );
\int_beta_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_beta_v_reg[31]_0\(12),
      O => int_beta_V0(13)
    );
\int_beta_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_beta_v_reg[31]_0\(13),
      O => int_beta_V0(14)
    );
\int_beta_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_beta_v_reg[31]_0\(14),
      O => int_beta_V0(15)
    );
\int_beta_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_beta_v_reg[31]_0\(15),
      O => int_beta_V0(16)
    );
\int_beta_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_beta_v_reg[31]_0\(16),
      O => int_beta_V0(17)
    );
\int_beta_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_beta_v_reg[31]_0\(17),
      O => int_beta_V0(18)
    );
\int_beta_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_beta_v_reg[31]_0\(18),
      O => int_beta_V0(19)
    );
\int_beta_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_beta_v_reg[31]_0\(0),
      O => int_beta_V0(1)
    );
\int_beta_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_beta_v_reg[31]_0\(19),
      O => int_beta_V0(20)
    );
\int_beta_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_beta_v_reg[31]_0\(20),
      O => int_beta_V0(21)
    );
\int_beta_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_beta_v_reg[31]_0\(21),
      O => int_beta_V0(22)
    );
\int_beta_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_beta_v_reg[31]_0\(22),
      O => int_beta_V0(23)
    );
\int_beta_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_beta_v_reg[31]_0\(23),
      O => int_beta_V0(24)
    );
\int_beta_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_beta_v_reg[31]_0\(24),
      O => int_beta_V0(25)
    );
\int_beta_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_beta_v_reg[31]_0\(25),
      O => int_beta_V0(26)
    );
\int_beta_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_beta_v_reg[31]_0\(26),
      O => int_beta_V0(27)
    );
\int_beta_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_beta_v_reg[31]_0\(27),
      O => int_beta_V0(28)
    );
\int_beta_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_beta_v_reg[31]_0\(28),
      O => int_beta_V0(29)
    );
\int_beta_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_beta_v_reg[31]_0\(1),
      O => int_beta_V0(2)
    );
\int_beta_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_beta_v_reg[31]_0\(29),
      O => int_beta_V0(30)
    );
\int_beta_V[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_ier[1]_i_3_n_0\,
      O => \int_beta_V[31]_i_1_n_0\
    );
\int_beta_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_beta_v_reg[31]_0\(30),
      O => int_beta_V0(31)
    );
\int_beta_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_beta_v_reg[31]_0\(2),
      O => int_beta_V0(3)
    );
\int_beta_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_beta_v_reg[31]_0\(3),
      O => int_beta_V0(4)
    );
\int_beta_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_beta_v_reg[31]_0\(4),
      O => int_beta_V0(5)
    );
\int_beta_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_beta_v_reg[31]_0\(5),
      O => int_beta_V0(6)
    );
\int_beta_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_beta_v_reg[31]_0\(6),
      O => int_beta_V0(7)
    );
\int_beta_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_beta_v_reg[31]_0\(7),
      O => int_beta_V0(8)
    );
\int_beta_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_beta_v_reg[31]_0\(8),
      O => int_beta_V0(9)
    );
\int_beta_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(0),
      Q => \int_beta_V_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_beta_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(10),
      Q => \^int_beta_v_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(11),
      Q => \^int_beta_v_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(12),
      Q => \^int_beta_v_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(13),
      Q => \^int_beta_v_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(14),
      Q => \^int_beta_v_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(15),
      Q => \^int_beta_v_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(16),
      Q => \^int_beta_v_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(17),
      Q => \^int_beta_v_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(18),
      Q => \^int_beta_v_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(19),
      Q => \^int_beta_v_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(1),
      Q => \^int_beta_v_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(20),
      Q => \^int_beta_v_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(21),
      Q => \^int_beta_v_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(22),
      Q => \^int_beta_v_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(23),
      Q => \^int_beta_v_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(24),
      Q => \^int_beta_v_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(25),
      Q => \^int_beta_v_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(26),
      Q => \^int_beta_v_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(27),
      Q => \^int_beta_v_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(28),
      Q => \^int_beta_v_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(29),
      Q => \^int_beta_v_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(2),
      Q => \^int_beta_v_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(30),
      Q => \^int_beta_v_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(31),
      Q => \^int_beta_v_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(3),
      Q => \^int_beta_v_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(4),
      Q => \^int_beta_v_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(5),
      Q => \^int_beta_v_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(6),
      Q => \^int_beta_v_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(7),
      Q => \^int_beta_v_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(8),
      Q => \^int_beta_v_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_beta_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_beta_V[31]_i_1_n_0\,
      D => int_beta_V0(9),
      Q => \^int_beta_v_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
\int_color_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_color_V_reg_n_0_[0]\,
      O => int_color_V0(0)
    );
\int_color_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_color_v_reg[31]_0\(9),
      O => int_color_V0(10)
    );
\int_color_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_color_v_reg[31]_0\(10),
      O => int_color_V0(11)
    );
\int_color_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_color_v_reg[31]_0\(11),
      O => int_color_V0(12)
    );
\int_color_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_color_v_reg[31]_0\(12),
      O => int_color_V0(13)
    );
\int_color_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_color_v_reg[31]_0\(13),
      O => int_color_V0(14)
    );
\int_color_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_color_v_reg[31]_0\(14),
      O => int_color_V0(15)
    );
\int_color_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_color_v_reg[31]_0\(15),
      O => int_color_V0(16)
    );
\int_color_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_color_v_reg[31]_0\(16),
      O => int_color_V0(17)
    );
\int_color_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_color_v_reg[31]_0\(17),
      O => int_color_V0(18)
    );
\int_color_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_color_v_reg[31]_0\(18),
      O => int_color_V0(19)
    );
\int_color_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_color_v_reg[31]_0\(0),
      O => int_color_V0(1)
    );
\int_color_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_color_v_reg[31]_0\(19),
      O => int_color_V0(20)
    );
\int_color_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_color_v_reg[31]_0\(20),
      O => int_color_V0(21)
    );
\int_color_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_color_v_reg[31]_0\(21),
      O => int_color_V0(22)
    );
\int_color_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_color_v_reg[31]_0\(22),
      O => int_color_V0(23)
    );
\int_color_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_color_v_reg[31]_0\(23),
      O => int_color_V0(24)
    );
\int_color_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_color_v_reg[31]_0\(24),
      O => int_color_V0(25)
    );
\int_color_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_color_v_reg[31]_0\(25),
      O => int_color_V0(26)
    );
\int_color_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_color_v_reg[31]_0\(26),
      O => int_color_V0(27)
    );
\int_color_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_color_v_reg[31]_0\(27),
      O => int_color_V0(28)
    );
\int_color_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_color_v_reg[31]_0\(28),
      O => int_color_V0(29)
    );
\int_color_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_color_v_reg[31]_0\(1),
      O => int_color_V0(2)
    );
\int_color_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_color_v_reg[31]_0\(29),
      O => int_color_V0(30)
    );
\int_color_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \int_color_V[31]_i_3_n_0\,
      O => \int_color_V[31]_i_1_n_0\
    );
\int_color_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_color_v_reg[31]_0\(30),
      O => int_color_V0(31)
    );
\int_color_V[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => s_axi_AXILiteS_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[1]\,
      O => \int_color_V[31]_i_3_n_0\
    );
\int_color_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_color_v_reg[31]_0\(2),
      O => int_color_V0(3)
    );
\int_color_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_color_v_reg[31]_0\(3),
      O => int_color_V0(4)
    );
\int_color_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_color_v_reg[31]_0\(4),
      O => int_color_V0(5)
    );
\int_color_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_color_v_reg[31]_0\(5),
      O => int_color_V0(6)
    );
\int_color_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_color_v_reg[31]_0\(6),
      O => int_color_V0(7)
    );
\int_color_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_color_v_reg[31]_0\(7),
      O => int_color_V0(8)
    );
\int_color_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_color_v_reg[31]_0\(8),
      O => int_color_V0(9)
    );
\int_color_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(0),
      Q => \int_color_V_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_color_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(10),
      Q => \^int_color_v_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
\int_color_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(11),
      Q => \^int_color_v_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_color_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(12),
      Q => \^int_color_v_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_color_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(13),
      Q => \^int_color_v_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_color_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(14),
      Q => \^int_color_v_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_color_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(15),
      Q => \^int_color_v_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_color_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(16),
      Q => \^int_color_v_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_color_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(17),
      Q => \^int_color_v_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_color_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(18),
      Q => \^int_color_v_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_color_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(19),
      Q => \^int_color_v_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_color_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(1),
      Q => \^int_color_v_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_color_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(20),
      Q => \^int_color_v_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_color_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(21),
      Q => \^int_color_v_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_color_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(22),
      Q => \^int_color_v_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_color_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(23),
      Q => \^int_color_v_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_color_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(24),
      Q => \^int_color_v_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_color_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(25),
      Q => \^int_color_v_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_color_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(26),
      Q => \^int_color_v_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_color_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(27),
      Q => \^int_color_v_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_color_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(28),
      Q => \^int_color_v_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_color_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(29),
      Q => \^int_color_v_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_color_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(2),
      Q => \^int_color_v_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_color_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(30),
      Q => \^int_color_v_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_color_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(31),
      Q => \^int_color_v_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_color_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(3),
      Q => \^int_color_v_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_color_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(4),
      Q => \^int_color_v_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_color_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(5),
      Q => \^int_color_v_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_color_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(6),
      Q => \^int_color_v_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_color_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(7),
      Q => \^int_color_v_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_color_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(8),
      Q => \^int_color_v_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_color_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_color_V[31]_i_1_n_0\,
      D => int_color_V0(9),
      Q => \^int_color_v_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
\int_dim_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_dim_v_reg[7]_0\(0),
      O => \int_dim_V[0]_i_1_n_0\
    );
\int_dim_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_dim_v_reg[7]_0\(1),
      O => \int_dim_V[1]_i_1_n_0\
    );
\int_dim_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_dim_v_reg[7]_0\(2),
      O => \int_dim_V[2]_i_1_n_0\
    );
\int_dim_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_dim_v_reg[7]_0\(3),
      O => \int_dim_V[3]_i_1_n_0\
    );
\int_dim_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_dim_v_reg[7]_0\(4),
      O => \int_dim_V[4]_i_1_n_0\
    );
\int_dim_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_dim_v_reg[7]_0\(5),
      O => \int_dim_V[5]_i_1_n_0\
    );
\int_dim_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_dim_v_reg[7]_0\(6),
      O => \int_dim_V[6]_i_1_n_0\
    );
\int_dim_V[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_ier[1]_i_3_n_0\,
      O => \int_dim_V[7]_i_1_n_0\
    );
\int_dim_V[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_dim_v_reg[7]_0\(7),
      O => \int_dim_V[7]_i_2_n_0\
    );
\int_dim_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dim_V[7]_i_1_n_0\,
      D => \int_dim_V[0]_i_1_n_0\,
      Q => \^int_dim_v_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\int_dim_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dim_V[7]_i_1_n_0\,
      D => \int_dim_V[1]_i_1_n_0\,
      Q => \^int_dim_v_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\int_dim_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dim_V[7]_i_1_n_0\,
      D => \int_dim_V[2]_i_1_n_0\,
      Q => \^int_dim_v_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\int_dim_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dim_V[7]_i_1_n_0\,
      D => \int_dim_V[3]_i_1_n_0\,
      Q => \^int_dim_v_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\int_dim_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dim_V[7]_i_1_n_0\,
      D => \int_dim_V[4]_i_1_n_0\,
      Q => \^int_dim_v_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\int_dim_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dim_V[7]_i_1_n_0\,
      D => \int_dim_V[5]_i_1_n_0\,
      Q => \^int_dim_v_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\int_dim_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dim_V[7]_i_1_n_0\,
      D => \int_dim_V[6]_i_1_n_0\,
      Q => \^int_dim_v_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\int_dim_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_dim_V[7]_i_1_n_0\,
      D => \int_dim_V[7]_i_2_n_0\,
      Q => \^int_dim_v_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => int_gie_i_2_n_0,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => int_gie_i_3_n_0,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => int_gie_i_2_n_0
    );
int_gie_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_AXILiteS_WVALID,
      O => int_gie_i_3_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \int_ier[1]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_AXILiteS_WSTRB(0),
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \int_ier[1]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_AXILiteS_WSTRB(0),
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_AXILiteS_WVALID,
      I5 => \waddr_reg_n_0_[2]\,
      O => \int_ier[1]_i_3_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_input_data_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_input_data_V_reg_n_0_[0]\,
      O => int_input_data_V0(0)
    );
\int_input_data_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_data_v_reg[31]_0\(9),
      O => int_input_data_V0(10)
    );
\int_input_data_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_data_v_reg[31]_0\(10),
      O => int_input_data_V0(11)
    );
\int_input_data_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_data_v_reg[31]_0\(11),
      O => int_input_data_V0(12)
    );
\int_input_data_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_data_v_reg[31]_0\(12),
      O => int_input_data_V0(13)
    );
\int_input_data_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_data_v_reg[31]_0\(13),
      O => int_input_data_V0(14)
    );
\int_input_data_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_data_v_reg[31]_0\(14),
      O => int_input_data_V0(15)
    );
\int_input_data_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_input_data_v_reg[31]_0\(15),
      O => int_input_data_V0(16)
    );
\int_input_data_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_input_data_v_reg[31]_0\(16),
      O => int_input_data_V0(17)
    );
\int_input_data_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_input_data_v_reg[31]_0\(17),
      O => int_input_data_V0(18)
    );
\int_input_data_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_input_data_v_reg[31]_0\(18),
      O => int_input_data_V0(19)
    );
\int_input_data_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_data_v_reg[31]_0\(0),
      O => int_input_data_V0(1)
    );
\int_input_data_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_input_data_v_reg[31]_0\(19),
      O => int_input_data_V0(20)
    );
\int_input_data_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_input_data_v_reg[31]_0\(20),
      O => int_input_data_V0(21)
    );
\int_input_data_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_input_data_v_reg[31]_0\(21),
      O => int_input_data_V0(22)
    );
\int_input_data_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_input_data_v_reg[31]_0\(22),
      O => int_input_data_V0(23)
    );
\int_input_data_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_input_data_v_reg[31]_0\(23),
      O => int_input_data_V0(24)
    );
\int_input_data_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_input_data_v_reg[31]_0\(24),
      O => int_input_data_V0(25)
    );
\int_input_data_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_input_data_v_reg[31]_0\(25),
      O => int_input_data_V0(26)
    );
\int_input_data_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_input_data_v_reg[31]_0\(26),
      O => int_input_data_V0(27)
    );
\int_input_data_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_input_data_v_reg[31]_0\(27),
      O => int_input_data_V0(28)
    );
\int_input_data_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_input_data_v_reg[31]_0\(28),
      O => int_input_data_V0(29)
    );
\int_input_data_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_data_v_reg[31]_0\(1),
      O => int_input_data_V0(2)
    );
\int_input_data_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_input_data_v_reg[31]_0\(29),
      O => int_input_data_V0(30)
    );
\int_input_data_V[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \int_ier[1]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      O => \int_input_data_V[31]_i_1_n_0\
    );
\int_input_data_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_input_data_v_reg[31]_0\(30),
      O => int_input_data_V0(31)
    );
\int_input_data_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_data_v_reg[31]_0\(2),
      O => int_input_data_V0(3)
    );
\int_input_data_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_data_v_reg[31]_0\(3),
      O => int_input_data_V0(4)
    );
\int_input_data_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_data_v_reg[31]_0\(4),
      O => int_input_data_V0(5)
    );
\int_input_data_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_data_v_reg[31]_0\(5),
      O => int_input_data_V0(6)
    );
\int_input_data_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_data_v_reg[31]_0\(6),
      O => int_input_data_V0(7)
    );
\int_input_data_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_data_v_reg[31]_0\(7),
      O => int_input_data_V0(8)
    );
\int_input_data_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_data_v_reg[31]_0\(8),
      O => int_input_data_V0(9)
    );
\int_input_data_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(0),
      Q => \int_input_data_V_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(10),
      Q => \^int_input_data_v_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(11),
      Q => \^int_input_data_v_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(12),
      Q => \^int_input_data_v_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(13),
      Q => \^int_input_data_v_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(14),
      Q => \^int_input_data_v_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(15),
      Q => \^int_input_data_v_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(16),
      Q => \^int_input_data_v_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(17),
      Q => \^int_input_data_v_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(18),
      Q => \^int_input_data_v_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(19),
      Q => \^int_input_data_v_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(1),
      Q => \^int_input_data_v_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(20),
      Q => \^int_input_data_v_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(21),
      Q => \^int_input_data_v_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(22),
      Q => \^int_input_data_v_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(23),
      Q => \^int_input_data_v_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(24),
      Q => \^int_input_data_v_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(25),
      Q => \^int_input_data_v_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(26),
      Q => \^int_input_data_v_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(27),
      Q => \^int_input_data_v_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(28),
      Q => \^int_input_data_v_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(29),
      Q => \^int_input_data_v_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(2),
      Q => \^int_input_data_v_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(30),
      Q => \^int_input_data_v_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(31),
      Q => \^int_input_data_v_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(3),
      Q => \^int_input_data_v_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(4),
      Q => \^int_input_data_v_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(5),
      Q => \^int_input_data_v_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(6),
      Q => \^int_input_data_v_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(7),
      Q => \^int_input_data_v_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(8),
      Q => \^int_input_data_v_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_input_data_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_data_V[31]_i_1_n_0\,
      D => int_input_data_V0(9),
      Q => \^int_input_data_v_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
\int_input_height_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_height_v_reg[15]_0\(0),
      O => int_input_height_V0(0)
    );
\int_input_height_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_height_v_reg[15]_0\(10),
      O => int_input_height_V0(10)
    );
\int_input_height_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_height_v_reg[15]_0\(11),
      O => int_input_height_V0(11)
    );
\int_input_height_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_height_v_reg[15]_0\(12),
      O => int_input_height_V0(12)
    );
\int_input_height_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_height_v_reg[15]_0\(13),
      O => int_input_height_V0(13)
    );
\int_input_height_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_height_v_reg[15]_0\(14),
      O => int_input_height_V0(14)
    );
\int_input_height_V[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \int_ier[1]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      O => \int_input_height_V[15]_i_1_n_0\
    );
\int_input_height_V[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_height_v_reg[15]_0\(15),
      O => int_input_height_V0(15)
    );
\int_input_height_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_height_v_reg[15]_0\(1),
      O => int_input_height_V0(1)
    );
\int_input_height_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_height_v_reg[15]_0\(2),
      O => int_input_height_V0(2)
    );
\int_input_height_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_height_v_reg[15]_0\(3),
      O => int_input_height_V0(3)
    );
\int_input_height_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_height_v_reg[15]_0\(4),
      O => int_input_height_V0(4)
    );
\int_input_height_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_height_v_reg[15]_0\(5),
      O => int_input_height_V0(5)
    );
\int_input_height_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_height_v_reg[15]_0\(6),
      O => int_input_height_V0(6)
    );
\int_input_height_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_height_v_reg[15]_0\(7),
      O => int_input_height_V0(7)
    );
\int_input_height_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_height_v_reg[15]_0\(8),
      O => int_input_height_V0(8)
    );
\int_input_height_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_height_v_reg[15]_0\(9),
      O => int_input_height_V0(9)
    );
\int_input_height_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(0),
      Q => \^int_input_height_v_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(10),
      Q => \^int_input_height_v_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(11),
      Q => \^int_input_height_v_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(12),
      Q => \^int_input_height_v_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(13),
      Q => \^int_input_height_v_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(14),
      Q => \^int_input_height_v_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(15),
      Q => \^int_input_height_v_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(1),
      Q => \^int_input_height_v_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(2),
      Q => \^int_input_height_v_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(3),
      Q => \^int_input_height_v_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(4),
      Q => \^int_input_height_v_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(5),
      Q => \^int_input_height_v_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(6),
      Q => \^int_input_height_v_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(7),
      Q => \^int_input_height_v_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(8),
      Q => \^int_input_height_v_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\int_input_height_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_height_V[15]_i_1_n_0\,
      D => int_input_height_V0(9),
      Q => \^int_input_height_v_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\int_input_width_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_width_v_reg[15]_0\(0),
      O => int_input_width_V0(0)
    );
\int_input_width_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_width_v_reg[15]_0\(10),
      O => int_input_width_V0(10)
    );
\int_input_width_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_width_v_reg[15]_0\(11),
      O => int_input_width_V0(11)
    );
\int_input_width_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_width_v_reg[15]_0\(12),
      O => int_input_width_V0(12)
    );
\int_input_width_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_width_v_reg[15]_0\(13),
      O => int_input_width_V0(13)
    );
\int_input_width_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_width_v_reg[15]_0\(14),
      O => int_input_width_V0(14)
    );
\int_input_width_V[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_ier[1]_i_3_n_0\,
      O => \int_input_width_V[15]_i_1_n_0\
    );
\int_input_width_V[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_width_v_reg[15]_0\(15),
      O => int_input_width_V0(15)
    );
\int_input_width_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_width_v_reg[15]_0\(1),
      O => int_input_width_V0(1)
    );
\int_input_width_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_width_v_reg[15]_0\(2),
      O => int_input_width_V0(2)
    );
\int_input_width_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_width_v_reg[15]_0\(3),
      O => int_input_width_V0(3)
    );
\int_input_width_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_width_v_reg[15]_0\(4),
      O => int_input_width_V0(4)
    );
\int_input_width_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_width_v_reg[15]_0\(5),
      O => int_input_width_V0(5)
    );
\int_input_width_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_width_v_reg[15]_0\(6),
      O => int_input_width_V0(6)
    );
\int_input_width_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_input_width_v_reg[15]_0\(7),
      O => int_input_width_V0(7)
    );
\int_input_width_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_width_v_reg[15]_0\(8),
      O => int_input_width_V0(8)
    );
\int_input_width_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_input_width_v_reg[15]_0\(9),
      O => int_input_width_V0(9)
    );
\int_input_width_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(0),
      Q => \^int_input_width_v_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(10),
      Q => \^int_input_width_v_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(11),
      Q => \^int_input_width_v_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(12),
      Q => \^int_input_width_v_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(13),
      Q => \^int_input_width_v_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(14),
      Q => \^int_input_width_v_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(15),
      Q => \^int_input_width_v_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(1),
      Q => \^int_input_width_v_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(2),
      Q => \^int_input_width_v_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(3),
      Q => \^int_input_width_v_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(4),
      Q => \^int_input_width_v_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(5),
      Q => \^int_input_width_v_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(6),
      Q => \^int_input_width_v_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(7),
      Q => \^int_input_width_v_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(8),
      Q => \^int_input_width_v_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\int_input_width_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_width_V[15]_i_1_n_0\,
      D => int_input_width_V0(9),
      Q => \^int_input_width_v_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \^co\(0),
      I3 => Q(1),
      I4 => \int_ier_reg_n_0_[0]\,
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_gie_i_2_n_0,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => \^co\(0),
      I3 => Q(1),
      I4 => p_0_in,
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
\int_out_data_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \int_out_data_V_reg_n_0_[0]\,
      O => int_out_data_V0(0)
    );
\int_out_data_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_out_data_v_reg[31]_0\(9),
      O => int_out_data_V0(10)
    );
\int_out_data_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_out_data_v_reg[31]_0\(10),
      O => int_out_data_V0(11)
    );
\int_out_data_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_out_data_v_reg[31]_0\(11),
      O => int_out_data_V0(12)
    );
\int_out_data_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_out_data_v_reg[31]_0\(12),
      O => int_out_data_V0(13)
    );
\int_out_data_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_out_data_v_reg[31]_0\(13),
      O => int_out_data_V0(14)
    );
\int_out_data_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_out_data_v_reg[31]_0\(14),
      O => int_out_data_V0(15)
    );
\int_out_data_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_out_data_v_reg[31]_0\(15),
      O => int_out_data_V0(16)
    );
\int_out_data_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_out_data_v_reg[31]_0\(16),
      O => int_out_data_V0(17)
    );
\int_out_data_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_out_data_v_reg[31]_0\(17),
      O => int_out_data_V0(18)
    );
\int_out_data_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_out_data_v_reg[31]_0\(18),
      O => int_out_data_V0(19)
    );
\int_out_data_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_out_data_v_reg[31]_0\(0),
      O => int_out_data_V0(1)
    );
\int_out_data_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_out_data_v_reg[31]_0\(19),
      O => int_out_data_V0(20)
    );
\int_out_data_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_out_data_v_reg[31]_0\(20),
      O => int_out_data_V0(21)
    );
\int_out_data_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_out_data_v_reg[31]_0\(21),
      O => int_out_data_V0(22)
    );
\int_out_data_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^int_out_data_v_reg[31]_0\(22),
      O => int_out_data_V0(23)
    );
\int_out_data_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_out_data_v_reg[31]_0\(23),
      O => int_out_data_V0(24)
    );
\int_out_data_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_out_data_v_reg[31]_0\(24),
      O => int_out_data_V0(25)
    );
\int_out_data_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_out_data_v_reg[31]_0\(25),
      O => int_out_data_V0(26)
    );
\int_out_data_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_out_data_v_reg[31]_0\(26),
      O => int_out_data_V0(27)
    );
\int_out_data_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_out_data_v_reg[31]_0\(27),
      O => int_out_data_V0(28)
    );
\int_out_data_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_out_data_v_reg[31]_0\(28),
      O => int_out_data_V0(29)
    );
\int_out_data_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_out_data_v_reg[31]_0\(1),
      O => int_out_data_V0(2)
    );
\int_out_data_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_out_data_v_reg[31]_0\(29),
      O => int_out_data_V0(30)
    );
\int_out_data_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \int_color_V[31]_i_3_n_0\,
      O => \int_out_data_V[31]_i_1_n_0\
    );
\int_out_data_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^int_out_data_v_reg[31]_0\(30),
      O => int_out_data_V0(31)
    );
\int_out_data_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_out_data_v_reg[31]_0\(2),
      O => int_out_data_V0(3)
    );
\int_out_data_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_out_data_v_reg[31]_0\(3),
      O => int_out_data_V0(4)
    );
\int_out_data_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_out_data_v_reg[31]_0\(4),
      O => int_out_data_V0(5)
    );
\int_out_data_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_out_data_v_reg[31]_0\(5),
      O => int_out_data_V0(6)
    );
\int_out_data_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^int_out_data_v_reg[31]_0\(6),
      O => int_out_data_V0(7)
    );
\int_out_data_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_out_data_v_reg[31]_0\(7),
      O => int_out_data_V0(8)
    );
\int_out_data_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^int_out_data_v_reg[31]_0\(8),
      O => int_out_data_V0(9)
    );
\int_out_data_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(0),
      Q => \int_out_data_V_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(10),
      Q => \^int_out_data_v_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(11),
      Q => \^int_out_data_v_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(12),
      Q => \^int_out_data_v_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(13),
      Q => \^int_out_data_v_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(14),
      Q => \^int_out_data_v_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(15),
      Q => \^int_out_data_v_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(16),
      Q => \^int_out_data_v_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(17),
      Q => \^int_out_data_v_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(18),
      Q => \^int_out_data_v_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(19),
      Q => \^int_out_data_v_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(1),
      Q => \^int_out_data_v_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(20),
      Q => \^int_out_data_v_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(21),
      Q => \^int_out_data_v_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(22),
      Q => \^int_out_data_v_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(23),
      Q => \^int_out_data_v_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(24),
      Q => \^int_out_data_v_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(25),
      Q => \^int_out_data_v_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(26),
      Q => \^int_out_data_v_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(27),
      Q => \^int_out_data_v_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(28),
      Q => \^int_out_data_v_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(29),
      Q => \^int_out_data_v_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(2),
      Q => \^int_out_data_v_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(30),
      Q => \^int_out_data_v_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(31),
      Q => \^int_out_data_v_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(3),
      Q => \^int_out_data_v_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(4),
      Q => \^int_out_data_v_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(5),
      Q => \^int_out_data_v_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(6),
      Q => \^int_out_data_v_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(7),
      Q => \^int_out_data_v_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(8),
      Q => \^int_out_data_v_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_out_data_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_out_data_V[31]_i_1_n_0\,
      D => int_out_data_V0(9),
      Q => \^int_out_data_v_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_2_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(2),
      I2 => \rdata[0]_i_3_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(0),
      O => rdata(0)
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => s_axi_AXILiteS_ARADDR(5),
      I3 => int_gie_reg_n_0,
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \int_isr_reg_n_0_[0]\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^int_dim_v_reg[7]_0\(0),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \int_alpha_V_reg_n_0_[0]\,
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \rdata[0]_i_6_n_0\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(0),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \int_beta_V_reg_n_0_[0]\,
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \rdata[0]_i_7_n_0\,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_input_height_v_reg[15]_0\(0),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \int_color_V_reg_n_0_[0]\,
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => ap_start,
      O => \rdata[0]_i_6_n_0\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \int_input_data_V_reg_n_0_[0]\,
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \int_out_data_V_reg_n_0_[0]\,
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_7_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000F0FF80"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(10),
      I1 => \rdata[15]_i_2_n_0\,
      I2 => \rdata[10]_i_2_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => s_axi_AXILiteS_ARADDR(6),
      I5 => \rdata[10]_i_3_n_0\,
      O => \rdata[10]_i_1_n_0\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333BBF3"
    )
        port map (
      I0 => \^int_out_data_v_reg[31]_0\(9),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => \^int_color_v_reg[31]_0\(9),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[10]_i_2_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \^int_beta_v_reg[31]_0\(9),
      I1 => \^int_input_height_v_reg[15]_0\(10),
      I2 => \^int_input_data_v_reg[31]_0\(9),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \^int_alpha_v_reg[31]_0\(9),
      O => \rdata[10]_i_3_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000F0FF80"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(11),
      I1 => \rdata[15]_i_2_n_0\,
      I2 => \rdata[11]_i_2_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => s_axi_AXILiteS_ARADDR(6),
      I5 => \rdata[11]_i_3_n_0\,
      O => \rdata[11]_i_1_n_0\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333F3BB"
    )
        port map (
      I0 => \^int_color_v_reg[31]_0\(10),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => \^int_out_data_v_reg[31]_0\(10),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[11]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \^int_beta_v_reg[31]_0\(10),
      I1 => \^int_input_height_v_reg[15]_0\(11),
      I2 => \^int_input_data_v_reg[31]_0\(10),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \^int_alpha_v_reg[31]_0\(10),
      O => \rdata[11]_i_3_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000F0FF80"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(12),
      I1 => \rdata[15]_i_2_n_0\,
      I2 => \rdata[12]_i_2_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => s_axi_AXILiteS_ARADDR(6),
      I5 => \rdata[12]_i_3_n_0\,
      O => \rdata[12]_i_1_n_0\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333BBF3"
    )
        port map (
      I0 => \^int_out_data_v_reg[31]_0\(11),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => \^int_color_v_reg[31]_0\(11),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[12]_i_2_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \^int_beta_v_reg[31]_0\(11),
      I1 => \^int_input_height_v_reg[15]_0\(12),
      I2 => \^int_input_data_v_reg[31]_0\(11),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \^int_alpha_v_reg[31]_0\(11),
      O => \rdata[12]_i_3_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000F0FF80"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(13),
      I1 => \rdata[15]_i_2_n_0\,
      I2 => \rdata[13]_i_2_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => s_axi_AXILiteS_ARADDR(6),
      I5 => \rdata[13]_i_3_n_0\,
      O => \rdata[13]_i_1_n_0\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333F3BB"
    )
        port map (
      I0 => \^int_color_v_reg[31]_0\(12),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => \^int_out_data_v_reg[31]_0\(12),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[13]_i_2_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \^int_beta_v_reg[31]_0\(12),
      I1 => \^int_input_height_v_reg[15]_0\(13),
      I2 => \^int_input_data_v_reg[31]_0\(12),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \^int_alpha_v_reg[31]_0\(12),
      O => \rdata[13]_i_3_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000F0FF80"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(14),
      I1 => \rdata[15]_i_2_n_0\,
      I2 => \rdata[14]_i_2_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => s_axi_AXILiteS_ARADDR(6),
      I5 => \rdata[14]_i_3_n_0\,
      O => \rdata[14]_i_1_n_0\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333BBF3"
    )
        port map (
      I0 => \^int_out_data_v_reg[31]_0\(13),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => \^int_color_v_reg[31]_0\(13),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[14]_i_2_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \^int_beta_v_reg[31]_0\(13),
      I1 => \^int_input_height_v_reg[15]_0\(14),
      I2 => \^int_input_data_v_reg[31]_0\(13),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \^int_alpha_v_reg[31]_0\(13),
      O => \rdata[14]_i_3_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000F0FF80"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(15),
      I1 => \rdata[15]_i_2_n_0\,
      I2 => \rdata[15]_i_3_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => s_axi_AXILiteS_ARADDR(6),
      I5 => \rdata[15]_i_4_n_0\,
      O => \rdata[15]_i_1_n_0\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(4),
      I1 => s_axi_AXILiteS_ARADDR(3),
      O => \rdata[15]_i_2_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333F3BB"
    )
        port map (
      I0 => \^int_color_v_reg[31]_0\(14),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => \^int_out_data_v_reg[31]_0\(14),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[15]_i_3_n_0\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \^int_beta_v_reg[31]_0\(14),
      I1 => \^int_input_height_v_reg[15]_0\(15),
      I2 => \^int_input_data_v_reg[31]_0\(14),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \^int_alpha_v_reg[31]_0\(14),
      O => \rdata[15]_i_4_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[16]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(15),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(15),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[16]_i_1_n_0\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(15),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(15),
      I5 => \^int_beta_v_reg[31]_0\(15),
      O => \rdata[16]_i_2_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[17]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(16),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(16),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[17]_i_1_n_0\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(16),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(16),
      I5 => \^int_beta_v_reg[31]_0\(16),
      O => \rdata[17]_i_2_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[18]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(17),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(17),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[18]_i_1_n_0\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(17),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(17),
      I5 => \^int_beta_v_reg[31]_0\(17),
      O => \rdata[18]_i_2_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[19]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(18),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(18),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[19]_i_1_n_0\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(18),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(18),
      I5 => \^int_beta_v_reg[31]_0\(18),
      O => \rdata[19]_i_2_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55F70000"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => \rdata[1]_i_3_n_0\,
      I2 => \rdata[1]_i_4_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => \rdata[1]_i_5_n_0\,
      I5 => \rdata[1]_i_6_n_0\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDDFFFFDFFF"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(6),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \^int_out_data_v_reg[31]_0\(0),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \^int_color_v_reg[31]_0\(0),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEFFF"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \^int_input_height_v_reg[15]_0\(1),
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => int_ap_done,
      I5 => \rdata[1]_i_7_n_0\,
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88088000"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(5),
      I3 => \^int_beta_v_reg[31]_0\(0),
      I4 => \^int_input_width_v_reg[15]_0\(1),
      I5 => \rdata[1]_i_8_n_0\,
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(2),
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[1]_i_5_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => int_ap_done_i_2_n_0,
      I1 => p_1_in,
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => s_axi_AXILiteS_ARADDR(0),
      I5 => s_axi_AXILiteS_ARADDR(1),
      O => \rdata[1]_i_6_n_0\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC0000"
    )
        port map (
      I0 => \^int_alpha_v_reg[31]_0\(0),
      I1 => \^int_dim_v_reg[7]_0\(1),
      I2 => s_axi_AXILiteS_ARADDR(5),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[1]_i_7_n_0\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => p_0_in,
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \^int_input_data_v_reg[31]_0\(0),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      O => \rdata[1]_i_8_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[20]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(19),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(19),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[20]_i_1_n_0\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(19),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(19),
      I5 => \^int_beta_v_reg[31]_0\(19),
      O => \rdata[20]_i_2_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[21]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(20),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(20),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[21]_i_1_n_0\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(20),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(20),
      I5 => \^int_beta_v_reg[31]_0\(20),
      O => \rdata[21]_i_2_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[22]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(21),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(21),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[22]_i_1_n_0\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(21),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(21),
      I5 => \^int_beta_v_reg[31]_0\(21),
      O => \rdata[22]_i_2_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[23]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(22),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(22),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[23]_i_1_n_0\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(22),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(22),
      I5 => \^int_beta_v_reg[31]_0\(22),
      O => \rdata[23]_i_2_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[24]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(23),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(23),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[24]_i_1_n_0\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(23),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(23),
      I5 => \^int_beta_v_reg[31]_0\(23),
      O => \rdata[24]_i_2_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[25]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(24),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(24),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[25]_i_1_n_0\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(24),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(24),
      I5 => \^int_beta_v_reg[31]_0\(24),
      O => \rdata[25]_i_2_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[26]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(25),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(25),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[26]_i_1_n_0\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(25),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(25),
      I5 => \^int_beta_v_reg[31]_0\(25),
      O => \rdata[26]_i_2_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[27]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(26),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(26),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[27]_i_1_n_0\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(26),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(26),
      I5 => \^int_beta_v_reg[31]_0\(26),
      O => \rdata[27]_i_2_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[28]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(27),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(27),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[28]_i_1_n_0\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(27),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(27),
      I5 => \^int_beta_v_reg[31]_0\(27),
      O => \rdata[28]_i_2_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[29]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(28),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(28),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[29]_i_1_n_0\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(28),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(28),
      I5 => \^int_beta_v_reg[31]_0\(28),
      O => \rdata[29]_i_2_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \rdata[2]_i_3_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(0),
      I4 => s_axi_AXILiteS_ARADDR(1),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^int_dim_v_reg[7]_0\(2),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \^int_alpha_v_reg[31]_0\(1),
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \rdata[2]_i_4_n_0\,
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(2),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \^int_beta_v_reg[31]_0\(1),
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \rdata[2]_i_5_n_0\,
      O => \rdata[2]_i_3_n_0\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_input_height_v_reg[15]_0\(2),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \^int_color_v_reg[31]_0\(1),
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => int_ap_idle,
      O => \rdata[2]_i_4_n_0\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^int_input_data_v_reg[31]_0\(1),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => s_axi_AXILiteS_ARADDR(6),
      I3 => \^int_out_data_v_reg[31]_0\(1),
      O => \rdata[2]_i_5_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAFAEAA"
    )
        port map (
      I0 => \rdata[30]_i_2_n_0\,
      I1 => \^int_out_data_v_reg[31]_0\(29),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_color_v_reg[31]_0\(29),
      I5 => \rdata[31]_i_5_n_0\,
      O => \rdata[30]_i_1_n_0\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80A0800A800080"
    )
        port map (
      I0 => \rdata[31]_i_6_n_0\,
      I1 => \^int_alpha_v_reg[31]_0\(29),
      I2 => s_axi_AXILiteS_ARADDR(4),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^int_input_data_v_reg[31]_0\(29),
      I5 => \^int_beta_v_reg[31]_0\(29),
      O => \rdata[30]_i_2_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(1),
      I4 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABBAABAAAAA"
    )
        port map (
      I0 => \rdata[31]_i_4_n_0\,
      I1 => \rdata[31]_i_5_n_0\,
      I2 => \^int_out_data_v_reg[31]_0\(30),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(3),
      I5 => \^int_color_v_reg[31]_0\(30),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \^int_alpha_v_reg[31]_0\(30),
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => \^int_input_data_v_reg[31]_0\(30),
      I4 => \^int_beta_v_reg[31]_0\(30),
      I5 => \rdata[31]_i_6_n_0\,
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(5),
      I1 => s_axi_AXILiteS_ARADDR(6),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(5),
      I1 => s_axi_AXILiteS_ARADDR(6),
      O => \rdata[31]_i_6_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \rdata[3]_i_3_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(0),
      I4 => s_axi_AXILiteS_ARADDR(1),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^int_dim_v_reg[7]_0\(3),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \^int_alpha_v_reg[31]_0\(2),
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \rdata[3]_i_4_n_0\,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(3),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \^int_beta_v_reg[31]_0\(2),
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \rdata[3]_i_5_n_0\,
      O => \rdata[3]_i_3_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_input_height_v_reg[15]_0\(3),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \^int_color_v_reg[31]_0\(2),
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => int_ap_ready,
      O => \rdata[3]_i_4_n_0\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^int_input_data_v_reg[31]_0\(2),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => s_axi_AXILiteS_ARADDR(6),
      I3 => \^int_out_data_v_reg[31]_0\(2),
      O => \rdata[3]_i_5_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001D331DCC1DFF1D"
    )
        port map (
      I0 => \rdata[4]_i_2_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \rdata[4]_i_3_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \rdata[4]_i_4_n_0\,
      I5 => \rdata[4]_i_5_n_0\,
      O => \rdata[4]_i_1_n_0\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \^int_color_v_reg[31]_0\(3),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => s_axi_AXILiteS_ARADDR(6),
      I3 => \^int_input_height_v_reg[15]_0\(4),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(6),
      I1 => \^int_dim_v_reg[7]_0\(4),
      I2 => s_axi_AXILiteS_ARADDR(5),
      I3 => \^int_alpha_v_reg[31]_0\(3),
      O => \rdata[4]_i_3_n_0\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \^int_out_data_v_reg[31]_0\(3),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => s_axi_AXILiteS_ARADDR(6),
      I3 => \^int_input_data_v_reg[31]_0\(3),
      O => \rdata[4]_i_4_n_0\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(6),
      I1 => \^int_input_width_v_reg[15]_0\(4),
      I2 => s_axi_AXILiteS_ARADDR(5),
      I3 => \^int_beta_v_reg[31]_0\(3),
      O => \rdata[4]_i_5_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001D331DCC1DFF1D"
    )
        port map (
      I0 => \rdata[5]_i_2_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \rdata[5]_i_3_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \rdata[5]_i_4_n_0\,
      I5 => \rdata[5]_i_5_n_0\,
      O => \rdata[5]_i_1_n_0\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \^int_color_v_reg[31]_0\(4),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => s_axi_AXILiteS_ARADDR(6),
      I3 => \^int_input_height_v_reg[15]_0\(5),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(6),
      I1 => \^int_dim_v_reg[7]_0\(5),
      I2 => s_axi_AXILiteS_ARADDR(5),
      I3 => \^int_alpha_v_reg[31]_0\(4),
      O => \rdata[5]_i_3_n_0\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \^int_out_data_v_reg[31]_0\(4),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => s_axi_AXILiteS_ARADDR(6),
      I3 => \^int_input_data_v_reg[31]_0\(4),
      O => \rdata[5]_i_4_n_0\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(6),
      I1 => \^int_input_width_v_reg[15]_0\(5),
      I2 => s_axi_AXILiteS_ARADDR(5),
      I3 => \^int_beta_v_reg[31]_0\(4),
      O => \rdata[5]_i_5_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001D331DCC1DFF1D"
    )
        port map (
      I0 => \rdata[6]_i_2_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => \rdata[6]_i_3_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \rdata[6]_i_4_n_0\,
      I5 => \rdata[6]_i_5_n_0\,
      O => \rdata[6]_i_1_n_0\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \^int_color_v_reg[31]_0\(5),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => s_axi_AXILiteS_ARADDR(6),
      I3 => \^int_input_height_v_reg[15]_0\(6),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(6),
      I1 => \^int_dim_v_reg[7]_0\(6),
      I2 => s_axi_AXILiteS_ARADDR(5),
      I3 => \^int_alpha_v_reg[31]_0\(5),
      O => \rdata[6]_i_3_n_0\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D3DF"
    )
        port map (
      I0 => \^int_out_data_v_reg[31]_0\(5),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => s_axi_AXILiteS_ARADDR(6),
      I3 => \^int_input_data_v_reg[31]_0\(5),
      O => \rdata[6]_i_4_n_0\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(6),
      I1 => \^int_input_width_v_reg[15]_0\(6),
      I2 => s_axi_AXILiteS_ARADDR(5),
      I3 => \^int_beta_v_reg[31]_0\(5),
      O => \rdata[6]_i_5_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E2"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => s_axi_AXILiteS_ARADDR(3),
      I2 => \rdata[7]_i_3_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(0),
      I4 => s_axi_AXILiteS_ARADDR(1),
      I5 => s_axi_AXILiteS_ARADDR(2),
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^int_dim_v_reg[7]_0\(7),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \^int_alpha_v_reg[31]_0\(6),
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \rdata[7]_i_4_n_0\,
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(7),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \^int_beta_v_reg[31]_0\(6),
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \rdata[7]_i_5_n_0\,
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^int_input_height_v_reg[15]_0\(7),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => \^int_color_v_reg[31]_0\(6),
      I3 => s_axi_AXILiteS_ARADDR(6),
      I4 => int_auto_restart,
      O => \rdata[7]_i_4_n_0\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^int_input_data_v_reg[31]_0\(6),
      I1 => s_axi_AXILiteS_ARADDR(5),
      I2 => s_axi_AXILiteS_ARADDR(6),
      I3 => \^int_out_data_v_reg[31]_0\(6),
      O => \rdata[7]_i_5_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000F0FF80"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(8),
      I1 => \rdata[15]_i_2_n_0\,
      I2 => \rdata[8]_i_2_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => s_axi_AXILiteS_ARADDR(6),
      I5 => \rdata[8]_i_3_n_0\,
      O => \rdata[8]_i_1_n_0\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333F3BB"
    )
        port map (
      I0 => \^int_color_v_reg[31]_0\(7),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => \^int_out_data_v_reg[31]_0\(7),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \^int_beta_v_reg[31]_0\(7),
      I1 => \^int_input_height_v_reg[15]_0\(8),
      I2 => \^int_input_data_v_reg[31]_0\(7),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \^int_alpha_v_reg[31]_0\(7),
      O => \rdata[8]_i_3_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000F0FF80"
    )
        port map (
      I0 => \^int_input_width_v_reg[15]_0\(9),
      I1 => \rdata[15]_i_2_n_0\,
      I2 => \rdata[9]_i_2_n_0\,
      I3 => s_axi_AXILiteS_ARADDR(5),
      I4 => s_axi_AXILiteS_ARADDR(6),
      I5 => \rdata[9]_i_3_n_0\,
      O => \rdata[9]_i_1_n_0\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333F3BB"
    )
        port map (
      I0 => \^int_color_v_reg[31]_0\(8),
      I1 => s_axi_AXILiteS_ARADDR(6),
      I2 => \^int_out_data_v_reg[31]_0\(8),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000F3355FF0F33"
    )
        port map (
      I0 => \^int_beta_v_reg[31]_0\(8),
      I1 => \^int_input_height_v_reg[15]_0\(9),
      I2 => \^int_input_data_v_reg[31]_0\(8),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => \^int_alpha_v_reg[31]_0\(8),
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_AXILiteS_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_4_n_0\,
      I1 => \rdata[0]_i_5_n_0\,
      O => \rdata_reg[0]_i_2_n_0\,
      S => s_axi_AXILiteS_ARADDR(3)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_AXILiteS_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => s_axi_AXILiteS_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_0\,
      Q => s_axi_AXILiteS_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_buffer is
  port (
    data_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    \usedw_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \usedw_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.strb_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[3]\ : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[2]\ : out STD_LOGIC;
    \dout_buf_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]_0\ : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    dout_valid_reg_1 : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    m_axi_gmem_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.strb_buf_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.strb_buf_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \usedw_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_buffer is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal dout_valid_i_1_n_0 : STD_LOGIC;
  signal \^dout_valid_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \full_n_i_3__1_n_0\ : STD_LOGIC;
  signal gmem_WREADY : STD_LOGIC;
  signal \^m_axi_gmem_wready_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_reg_i_10__0_n_0\ : STD_LOGIC;
  signal mem_reg_i_9_n_0 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_0\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \usedw[0]_i_1_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_0\ : STD_LOGIC;
  signal \^usedw_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \full_n_i_3__1\ : label is "soft_lutpair227";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 4608;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 17;
  attribute SOFT_HLUTNM of \mem_reg_i_10__0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \raddr[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair237";
begin
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[24]\(0) <= \^ap_cs_fsm_reg[24]\(0);
  data_valid <= \^data_valid\;
  dout_valid_reg_0 <= \^dout_valid_reg_0\;
  m_axi_gmem_WREADY_0(0) <= \^m_axi_gmem_wready_0\(0);
  \usedw_reg[5]_0\(5 downto 0) <= \^usedw_reg[5]_0\(5 downto 0);
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => gmem_WREADY,
      I2 => Q(1),
      O => ap_NS_fsm(0)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^dout_valid_reg_0\,
      I1 => m_axi_gmem_WREADY,
      I2 => dout_valid_reg_1,
      O => \^m_axi_gmem_wready_0\(0)
    );
\bus_wide_gen.data_buf[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_valid\,
      I1 => \bus_wide_gen.data_buf_reg[16]_0\,
      O => \^dout_valid_reg_0\
    );
\bus_wide_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000000E000E000"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      I2 => \^data_valid\,
      I3 => \bus_wide_gen.data_buf_reg[16]_0\,
      I4 => m_axi_gmem_WREADY,
      I5 => dout_valid_reg_1,
      O => \^e\(0)
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFFFFFA2000000"
    )
        port map (
      I0 => \^dout_valid_reg_0\,
      I1 => dout_valid_reg_1,
      I2 => m_axi_gmem_WREADY,
      I3 => burst_valid,
      I4 => \^data_valid\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => \bus_wide_gen.WVALID_Dummy_reg\
    );
\bus_wide_gen.strb_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_gmem_WSTRB(0),
      I1 => \^m_axi_gmem_wready_0\(0),
      I2 => tmp_strb(0),
      I3 => ap_rst_n,
      I4 => \bus_wide_gen.strb_buf_reg[1]_0\(0),
      O => \bus_wide_gen.strb_buf_reg[0]\
    );
\bus_wide_gen.strb_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_gmem_WSTRB(1),
      I1 => \^m_axi_gmem_wready_0\(0),
      I2 => tmp_strb(1),
      I3 => ap_rst_n,
      I4 => \bus_wide_gen.strb_buf_reg[1]_0\(0),
      O => \bus_wide_gen.strb_buf_reg[1]\
    );
\bus_wide_gen.strb_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_gmem_WSTRB(2),
      I1 => \^e\(0),
      I2 => tmp_strb(0),
      I3 => ap_rst_n,
      I4 => \bus_wide_gen.strb_buf_reg[3]_0\(0),
      O => \bus_wide_gen.strb_buf_reg[2]\
    );
\bus_wide_gen.strb_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => m_axi_gmem_WSTRB(3),
      I1 => \^e\(0),
      I2 => tmp_strb(1),
      I3 => ap_rst_n,
      I4 => \bus_wide_gen.strb_buf_reg[3]_0\(0),
      O => \bus_wide_gen.strb_buf_reg[3]\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_0\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_0\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_0\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_0\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_0\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_0\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_0\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(0),
      R => SR(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(10),
      R => SR(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(11),
      R => SR(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(12),
      R => SR(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(13),
      R => SR(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(14),
      R => SR(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(15),
      R => SR(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_0\,
      Q => tmp_strb(0),
      R => SR(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_0\,
      Q => tmp_strb(1),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(1),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(2),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(7),
      R => SR(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(8),
      R => SR(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_0\,
      Q => \dout_buf_reg[15]_0\(9),
      R => SR(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF08AA"
    )
        port map (
      I0 => \^data_valid\,
      I1 => dout_valid_reg_1,
      I2 => m_axi_gmem_WREADY,
      I3 => burst_valid,
      I4 => empty_n_reg_n_0,
      O => dout_valid_i_1_n_0
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_0,
      Q => \^data_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDF0FD0D0D0"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(0),
      I1 => \empty_n_i_2__0_n_0\,
      I2 => pop,
      I3 => Q(1),
      I4 => gmem_WREADY,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(5),
      I1 => \^usedw_reg[5]_0\(3),
      I2 => \^usedw_reg[5]_0\(2),
      I3 => empty_n_i_3_n_0,
      O => \empty_n_i_2__0_n_0\
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^usedw_reg[5]_0\(1),
      I3 => \^usedw_reg[5]_0\(4),
      O => empty_n_i_3_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__2_n_0\,
      I2 => \full_n_i_3__1_n_0\,
      I3 => gmem_WREADY,
      I4 => Q(1),
      I5 => pop,
      O => full_n_i_1_n_0
    );
\full_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(2),
      I1 => \^usedw_reg[5]_0\(5),
      I2 => \^usedw_reg[5]_0\(3),
      I3 => \^usedw_reg[5]_0\(4),
      O => \full_n_i_2__2_n_0\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^usedw_reg[5]_0\(1),
      I3 => \^usedw_reg[5]_0\(0),
      O => \full_n_i_3__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => gmem_WREADY,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => waddr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => rnext(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => q_buf(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => q_buf(17 downto 16),
      ENARDEN => gmem_WREADY,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => Q(1),
      WEA(0) => Q(1),
      WEBWE(3 downto 0) => B"0000"
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => mem_reg_i_9_n_0,
      I1 => raddr(6),
      I2 => pop,
      I3 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => raddr(4),
      O => \mem_reg_i_10__0_n_0\
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_i_9_n_0,
      I2 => pop,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_i_10__0_n_0\,
      I2 => pop,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => pop,
      I5 => raddr(4),
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => pop,
      I4 => raddr(3),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      I2 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959999AAAAAAAA"
    )
        port map (
      I0 => raddr(0),
      I1 => \^data_valid\,
      I2 => dout_valid_reg_1,
      I3 => m_axi_gmem_WREADY,
      I4 => burst_valid,
      I5 => empty_n_reg_n_0,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(5),
      O => mem_reg_i_9_n_0
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(4),
      I1 => \^usedw_reg[5]_0\(5),
      O => \usedw_reg[6]_0\(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(3),
      I1 => \^usedw_reg[5]_0\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(2),
      I1 => \^usedw_reg[5]_0\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(1),
      I1 => \^usedw_reg[5]_0\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(1),
      I1 => pop,
      I2 => Q(1),
      I3 => gmem_WREADY,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(0),
      Q => q_tmp(0),
      R => SR(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(10),
      Q => q_tmp(10),
      R => SR(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(11),
      Q => q_tmp(11),
      R => SR(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(12),
      Q => q_tmp(12),
      R => SR(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(13),
      Q => q_tmp(13),
      R => SR(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(14),
      Q => q_tmp(14),
      R => SR(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(15),
      Q => q_tmp(15),
      R => SR(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => '1',
      Q => q_tmp(17),
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(1),
      Q => q_tmp(1),
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(2),
      Q => q_tmp(2),
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(3),
      Q => q_tmp(3),
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(4),
      Q => q_tmp(4),
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(5),
      Q => q_tmp(5),
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(6),
      Q => q_tmp(6),
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(7),
      Q => q_tmp(7),
      R => SR(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(8),
      Q => q_tmp(8),
      R => SR(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => D(9),
      Q => q_tmp(9),
      R => SR(0)
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      O => \raddr[1]_i_1_n_0\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => \raddr[3]_i_1_n_0\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(3),
      O => \raddr[4]_i_1_n_0\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088AAAA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => burst_valid,
      I2 => m_axi_gmem_WREADY,
      I3 => dout_valid_reg_1,
      I4 => \^data_valid\,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(7),
      I1 => mem_reg_i_9_n_0,
      I2 => raddr(6),
      O => \raddr[7]_i_2_n_0\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_0\,
      Q => raddr(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_0\,
      Q => raddr(4),
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_0\,
      Q => raddr(7),
      R => SR(0)
    );
show_ahead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000040"
    )
        port map (
      I0 => \empty_n_i_2__0_n_0\,
      I1 => gmem_WREADY,
      I2 => Q(1),
      I3 => \^usedw_reg[5]_0\(0),
      I4 => pop,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => SR(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(0),
      O => \usedw[0]_i_1_n_0\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => gmem_WREADY,
      I2 => Q(1),
      O => \usedw[7]_i_1_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw[0]_i_1_n_0\,
      Q => \^usedw_reg[5]_0\(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(0),
      Q => \^usedw_reg[5]_0\(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(1),
      Q => \^usedw_reg[5]_0\(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(2),
      Q => \^usedw_reg[5]_0\(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(3),
      Q => \^usedw_reg[5]_0\(4),
      R => SR(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(4),
      Q => \^usedw_reg[5]_0\(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(5),
      Q => \usedw_reg__0\(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(6),
      Q => \usedw_reg__0\(7),
      R => SR(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_0\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_0\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => gmem_WREADY,
      O => \^ap_cs_fsm_reg[24]\(0)
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_0\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_0\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => \waddr[0]_i_1_n_0\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => \waddr[1]_i_1_n_0\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => \waddr[2]_i_1_n_0\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => \waddr[3]_i_1_n_0\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => \waddr[4]_i_1_n_0\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => \waddr[5]_i_1_n_0\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => \waddr[6]_i_1__0_n_0\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[24]\(0),
      D => \waddr[7]_i_2_n_0\,
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    empty_n_reg_0 : out STD_LOGIC;
    \dout_buf_reg[34]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_wide_gen.split_cnt_buf\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_buf_reg[16]_0\ : out STD_LOGIC;
    \dout_buf_reg[17]_0\ : out STD_LOGIC;
    \dout_buf_reg[18]_0\ : out STD_LOGIC;
    \dout_buf_reg[19]_0\ : out STD_LOGIC;
    \dout_buf_reg[20]_0\ : out STD_LOGIC;
    \dout_buf_reg[21]_0\ : out STD_LOGIC;
    \dout_buf_reg[22]_0\ : out STD_LOGIC;
    \dout_buf_reg[23]_0\ : out STD_LOGIC;
    \dout_buf_reg[24]_0\ : out STD_LOGIC;
    \dout_buf_reg[25]_0\ : out STD_LOGIC;
    \dout_buf_reg[26]_0\ : out STD_LOGIC;
    \dout_buf_reg[27]_0\ : out STD_LOGIC;
    \dout_buf_reg[28]_0\ : out STD_LOGIC;
    \dout_buf_reg[29]_0\ : out STD_LOGIC;
    \dout_buf_reg[30]_0\ : out STD_LOGIC;
    \dout_buf_reg[31]_0\ : out STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    \usedw_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[1]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[2]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[3]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[4]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[5]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[6]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[9]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[10]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[11]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[12]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[13]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[14]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \usedw_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_buffer__parameterized0\ : entity is "Aff_channel_gmem_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_split\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal \^dout_buf_reg[34]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dout_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \dout_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_3__2_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mem_reg_i_10_n_0 : STD_LOGIC;
  signal \mem_reg_i_9__0_n_0\ : STD_LOGIC;
  signal mem_reg_n_32 : STD_LOGIC;
  signal mem_reg_n_33 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_4__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[16]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[17]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[18]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[19]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[20]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[21]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[22]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[24]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[25]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[26]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[27]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[28]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[29]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[30]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_2__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair114";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of mem_reg_i_10 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mem_reg_i_9__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair131";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  SR(0) <= \^sr\(0);
  beat_valid <= \^beat_valid\;
  \dout_buf_reg[34]_0\(0) <= \^dout_buf_reg[34]_0\(0);
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[16]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[0]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[0]_0\,
      O => D(0)
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[26]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[10]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[10]\,
      O => D(10)
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[27]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[11]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[11]\,
      O => D(11)
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[28]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[12]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[12]\,
      O => D(12)
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[29]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[13]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[13]\,
      O => D(13)
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[30]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[14]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[14]\,
      O => D(14)
    );
\bus_wide_gen.data_buf[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[31]\,
      I1 => \^beat_valid\,
      I2 => rdata_ack_t,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\,
      O => \bus_wide_gen.split_cnt_buf\
    );
\bus_wide_gen.data_buf[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[31]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[15]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[15]\,
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \bus_wide_gen.first_split\,
      I1 => burst_valid,
      I2 => \^beat_valid\,
      I3 => \bus_wide_gen.data_buf_reg[15]_0\,
      O => \bus_wide_gen.data_buf[15]_i_3__0_n_0\
    );
\bus_wide_gen.data_buf[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.data_buf_reg[31]\,
      I2 => \bus_wide_gen.data_buf_reg[16]\,
      I3 => \bus_wide_gen.data_buf_reg[31]_0\,
      I4 => rdata_ack_t,
      O => \bus_wide_gen.first_split\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[16]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[16]_0\
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[17]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[17]_0\
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[18]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[18]_0\
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[19]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[19]_0\
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[17]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[1]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[1]\,
      O => D(1)
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[20]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[20]_0\
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[21]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[21]_0\
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[22]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[22]_0\
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[23]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[23]_0\
    );
\bus_wide_gen.data_buf[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[24]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[24]_0\
    );
\bus_wide_gen.data_buf[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[25]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[25]_0\
    );
\bus_wide_gen.data_buf[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[26]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[26]_0\
    );
\bus_wide_gen.data_buf[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[27]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[27]_0\
    );
\bus_wide_gen.data_buf[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[28]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[28]_0\
    );
\bus_wide_gen.data_buf[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[29]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[29]_0\
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[18]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[2]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[2]\,
      O => D(2)
    );
\bus_wide_gen.data_buf[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[30]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[30]_0\
    );
\bus_wide_gen.data_buf[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DDD0"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[31]_0\,
      I1 => rdata_ack_t,
      I2 => \^beat_valid\,
      I3 => \bus_wide_gen.data_buf_reg[31]\,
      I4 => \bus_wide_gen.first_split\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\bus_wide_gen.data_buf[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[31]\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      O => \dout_buf_reg[31]_0\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[19]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[3]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[3]\,
      O => D(3)
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[20]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[4]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[4]\,
      O => D(4)
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[21]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[5]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[5]\,
      O => D(5)
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[22]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[6]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[6]\,
      O => D(6)
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[23]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[7]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[7]\,
      O => D(7)
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[24]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[8]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[8]\,
      O => D(8)
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => \dout_buf_reg_n_0_[25]\,
      I1 => \bus_wide_gen.data_buf_reg[0]\(0),
      I2 => \bus_wide_gen.data_buf[15]_i_3__0_n_0\,
      I3 => \dout_buf_reg_n_0_[9]\,
      I4 => \bus_wide_gen.first_split\,
      I5 => \bus_wide_gen.data_buf_reg[9]\,
      O => D(9)
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_0\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_0\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_0\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_0\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_0\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_0\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_0\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_0\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_0\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_0\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_0\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_0\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_0\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_0\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_0\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_0\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_0\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_0\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_0\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_0\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \bus_wide_gen.last_split\,
      I2 => \^beat_valid\,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_0\,
      Q => \^dout_buf_reg[34]_0\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_0\,
      Q => \dout_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.last_split\,
      I2 => empty_n_reg_n_0,
      O => \dout_valid_i_1__0_n_0\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_0\,
      Q => \^beat_valid\,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDF0FD0D0D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \empty_n_i_2__2_n_0\,
      I2 => pop,
      I3 => m_axi_gmem_RVALID,
      I4 => \^full_n_reg_0\,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \empty_n_i_3__0_n_0\,
      O => \empty_n_i_2__2_n_0\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => \empty_n_i_3__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => \^sr\(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => \^full_n_reg_0\,
      I3 => m_axi_gmem_RVALID,
      I4 => pop,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \full_n_i_3__2_n_0\,
      O => p_1_in
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_3__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => mem_reg_0(15 downto 0),
      DIBDI(15 downto 0) => mem_reg_0(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_gmem_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => mem_reg_0(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_32,
      DOPADOP(0) => mem_reg_n_33,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_gmem_RVALID,
      WEBWE(2) => m_axi_gmem_RVALID,
      WEBWE(1) => m_axi_gmem_RVALID,
      WEBWE(0) => m_axi_gmem_RVALID
    );
mem_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => raddr(2),
      O => mem_reg_i_10_n_0
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(5),
      I2 => raddr(6),
      I3 => raddr(4),
      I4 => \mem_reg_i_9__0_n_0\,
      I5 => pop,
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6CCCCCCCCCCCCC"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(6),
      I2 => raddr(4),
      I3 => mem_reg_i_10_n_0,
      I4 => raddr(3),
      I5 => pop,
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => raddr(5),
      I1 => pop,
      I2 => raddr(3),
      I3 => mem_reg_i_10_n_0,
      I4 => raddr(4),
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      I5 => pop,
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(2),
      I4 => pop,
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      I2 => raddr(1),
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(3),
      O => \mem_reg_i_9__0_n_0\
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[6]_0\(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[6]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[6]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => m_axi_gmem_RVALID,
      I3 => \^full_n_reg_0\,
      O => S(0)
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => \^beat_valid\,
      I2 => \^dout_buf_reg[34]_0\(0),
      I3 => \bus_wide_gen.last_split\,
      O => empty_n_reg_0
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(0),
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(10),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(11),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(12),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(13),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(14),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(15),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(16),
      Q => q_tmp(16),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(17),
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(18),
      Q => q_tmp(18),
      R => \^sr\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(19),
      Q => q_tmp(19),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(20),
      Q => q_tmp(20),
      R => \^sr\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(21),
      Q => q_tmp(21),
      R => \^sr\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(22),
      Q => q_tmp(22),
      R => \^sr\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(23),
      Q => q_tmp(23),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(24),
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(25),
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(26),
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(27),
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(28),
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(29),
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(2),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(30),
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(31),
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(32),
      Q => q_tmp(34),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(3),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(4),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(5),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(6),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(7),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(8),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => mem_reg_0(9),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009000"
    )
        port map (
      I0 => pop,
      I1 => \^q\(0),
      I2 => m_axi_gmem_RVALID,
      I3 => \^full_n_reg_0\,
      I4 => \empty_n_i_2__2_n_0\,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__0_n_0\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => m_axi_gmem_RVALID,
      O => \usedw[7]_i_1__0_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(0),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(1),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(2),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(3),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(4),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(5),
      Q => \usedw_reg__0\(6),
      R => \^sr\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(6),
      Q => \usedw_reg__0\(7),
      R => \^sr\(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_0\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_0\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_0\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_0\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_0\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_0\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__1_n_0\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_0\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \^full_n_reg_0\,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_0\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_0\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_0\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_0\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_0\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_0\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_0\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_0\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__1_n_0\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_0\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \q_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WREADY_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.len_cnt_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_wreq : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[1]\ : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_1\ : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_2\ : out STD_LOGIC;
    \start_addr_buf_reg[2]\ : out STD_LOGIC;
    \end_addr_buf_reg[3]\ : out STD_LOGIC;
    \start_addr_buf_reg[4]\ : out STD_LOGIC;
    \end_addr_buf_reg[5]\ : out STD_LOGIC;
    \end_addr_buf_reg[6]\ : out STD_LOGIC;
    \start_addr_buf_reg[7]\ : out STD_LOGIC;
    \end_addr_buf_reg[8]\ : out STD_LOGIC;
    \start_addr_buf_reg[9]\ : out STD_LOGIC;
    \start_addr_buf_reg[10]\ : out STD_LOGIC;
    \start_addr_buf_reg[11]\ : out STD_LOGIC;
    \end_addr_buf_reg[1]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_1\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_1 : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_3\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    \could_multi_bursts.awlen_buf[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC;
    \could_multi_bursts.awaddr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WLAST : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sect_len_buf_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_wide_gen.WVALID_Dummy_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.WVALID_Dummy_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.WVALID_Dummy_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.WVALID_Dummy_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.WVALID_Dummy_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.burst_pack\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \bus_wide_gen.data_buf[15]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_8_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.len_cnt_reg[5]\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \could_multi_bursts.awaddr_buf[31]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.loop_cnt_reg[1]\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg\ : STD_LOGIC;
  signal data_vld_i_1_n_0 : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal empty_n_i_2_n_0 : STD_LOGIC;
  signal \empty_n_i_3__1_n_0\ : STD_LOGIC;
  signal empty_n_i_4_n_0 : STD_LOGIC;
  signal empty_n_i_5_n_0 : STD_LOGIC;
  signal empty_n_i_6_n_0 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sect_len_buf_reg[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \bus_wide_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \bus_wide_gen.WVALID_Dummy_i_6\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_8\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \could_multi_bursts.AWVALID_Dummy_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of empty_n_i_4 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_1 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_2 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of invalid_len_event_reg2_i_1 : label is "soft_lutpair260";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1\ : label is "soft_lutpair259";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair242";
begin
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.len_cnt_reg[5]\ <= \^bus_wide_gen.len_cnt_reg[5]\;
  \could_multi_bursts.loop_cnt_reg[1]\ <= \^could_multi_bursts.loop_cnt_reg[1]\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  \could_multi_bursts.sect_handling_reg\ <= \^could_multi_bursts.sect_handling_reg\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  next_wreq <= \^next_wreq\;
  \sect_len_buf_reg[7]\ <= \^sect_len_buf_reg[7]\;
\bus_wide_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => m_axi_gmem_WLAST,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      I2 => m_axi_gmem_WREADY,
      I3 => \bus_wide_gen.data_buf[31]_i_3_n_0\,
      I4 => \bus_wide_gen.WVALID_Dummy_i_2_n_0\,
      O => \bus_wide_gen.WLAST_Dummy_reg\
    );
\bus_wide_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      I1 => m_axi_gmem_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_i_2_n_0\,
      O => \bus_wide_gen.WVALID_Dummy_reg\
    );
\bus_wide_gen.WVALID_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55545557FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_i_3_n_0\,
      I1 => \bus_wide_gen.burst_pack\(8),
      I2 => \bus_wide_gen.WVALID_Dummy_i_4_n_0\,
      I3 => \bus_wide_gen.WVALID_Dummy_i_5_n_0\,
      I4 => \bus_wide_gen.len_cnt_reg[7]\,
      I5 => \empty_n_i_3__1_n_0\,
      O => \bus_wide_gen.WVALID_Dummy_i_2_n_0\
    );
\bus_wide_gen.WVALID_Dummy_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^bus_wide_gen.len_cnt_reg[5]\,
      I1 => data_valid,
      I2 => \bus_wide_gen.first_pad_reg\,
      I3 => \q_reg[9]_0\,
      O => \bus_wide_gen.WVALID_Dummy_i_3_n_0\
    );
\bus_wide_gen.WVALID_Dummy_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \^q\(1),
      I4 => Q(0),
      I5 => \^q\(0),
      O => \bus_wide_gen.WVALID_Dummy_i_4_n_0\
    );
\bus_wide_gen.WVALID_Dummy_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF6FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => Q(2),
      I2 => \bus_wide_gen.WVALID_Dummy_i_6_n_0\,
      I3 => \^burst_valid\,
      I4 => Q(6),
      I5 => Q(7),
      O => \bus_wide_gen.WVALID_Dummy_i_5_n_0\
    );
\bus_wide_gen.WVALID_Dummy_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => \bus_wide_gen.WVALID_Dummy_i_6_n_0\
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_3_n_0\,
      I1 => m_axi_gmem_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      O => m_axi_gmem_WREADY_0(0)
    );
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_7_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(4),
      I4 => Q(5),
      O => \bus_wide_gen.data_buf[15]_i_3_n_0\
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => \bus_wide_gen.burst_pack\(8),
      I1 => \bus_wide_gen.data_buf[31]_i_3_n_0\,
      I2 => m_axi_gmem_WREADY,
      I3 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      O => \q_reg[8]_0\(0)
    );
\bus_wide_gen.data_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009099"
    )
        port map (
      I0 => Q(2),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => Q(3),
      I4 => \bus_wide_gen.data_buf[31]_i_5_n_0\,
      I5 => \bus_wide_gen.data_buf[31]_i_6_n_0\,
      O => \bus_wide_gen.data_buf[31]_i_3_n_0\
    );
\bus_wide_gen.data_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(7),
      I3 => Q(6),
      I4 => \bus_wide_gen.data_buf[31]_i_7_n_0\,
      I5 => \bus_wide_gen.first_pad_reg\,
      O => \^bus_wide_gen.len_cnt_reg[5]\
    );
\bus_wide_gen.data_buf[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFFFFFEFF"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_8_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^burst_valid\,
      I4 => \^q\(0),
      I5 => Q(0),
      O => \bus_wide_gen.data_buf[31]_i_5_n_0\
    );
\bus_wide_gen.data_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FF22FF2FFFF2FF2"
    )
        port map (
      I0 => \^q\(3),
      I1 => Q(3),
      I2 => \^q\(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^q\(0),
      O => \bus_wide_gen.data_buf[31]_i_6_n_0\
    );
\bus_wide_gen.data_buf[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \^burst_valid\,
      I3 => \bus_wide_gen.burst_pack\(9),
      I4 => Q(1),
      I5 => Q(0),
      O => \bus_wide_gen.data_buf[31]_i_7_n_0\
    );
\bus_wide_gen.data_buf[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      O => \bus_wide_gen.data_buf[31]_i_8_n_0\
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFF51000000"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_i_2_n_0\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      I2 => m_axi_gmem_WREADY,
      I3 => \^burst_valid\,
      I4 => data_valid,
      I5 => \bus_wide_gen.first_pad_reg\,
      O => \bus_wide_gen.WVALID_Dummy_reg_0\
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_i_2_n_0\,
      I1 => \^burst_valid\,
      I2 => empty_n_i_4_n_0,
      I3 => Q(6),
      I4 => Q(7),
      I5 => ap_rst_n,
      O => empty_n_reg_0(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_i_2_n_0\,
      O => E(0)
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"440C4400"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => ap_rst_n,
      I2 => \could_multi_bursts.AWVALID_Dummy_reg\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => AWVALID_Dummy,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000555D"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => m_axi_gmem_AWREADY,
      I2 => \could_multi_bursts.loop_cnt_reg[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg[0]_0\,
      I4 => \could_multi_bursts.awaddr_buf[31]_i_5_n_0\,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => fifo_burst_ready,
      I1 => \could_multi_bursts.sect_handling_reg_3\,
      I2 => fifo_resp_ready,
      O => \could_multi_bursts.awaddr_buf[31]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf_reg[31]\(1),
      I1 => \could_multi_bursts.awaddr_buf_reg[31]\(0),
      I2 => \could_multi_bursts.awaddr_buf_reg[31]\(2),
      I3 => \could_multi_bursts.awaddr_buf_reg[31]\(3),
      I4 => \could_multi_bursts.awaddr_buf_reg[31]\(4),
      I5 => \could_multi_bursts.awaddr_buf_reg[31]\(5),
      O => \^could_multi_bursts.loop_cnt_reg[1]\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(0),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(1),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(2),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(3),
      I1 => \^sect_len_buf_reg[7]\,
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_3_n_0\,
      I1 => \could_multi_bursts.awlen_buf[3]_i_4_n_0\,
      O => \^sect_len_buf_reg[7]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(7),
      I1 => \could_multi_bursts.awaddr_buf_reg[31]\(3),
      I2 => \could_multi_bursts.awaddr_buf_reg[31]\(5),
      I3 => \could_multi_bursts.awlen_buf[3]_i_2_0\(9),
      I4 => \could_multi_bursts.awaddr_buf_reg[31]\(4),
      I5 => \could_multi_bursts.awlen_buf[3]_i_2_0\(8),
      O => \could_multi_bursts.awlen_buf[3]_i_3_n_0\
    );
\could_multi_bursts.awlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_2_0\(4),
      I1 => \could_multi_bursts.awaddr_buf_reg[31]\(0),
      I2 => \could_multi_bursts.awaddr_buf_reg[31]\(1),
      I3 => \could_multi_bursts.awlen_buf[3]_i_2_0\(5),
      I4 => \could_multi_bursts.awaddr_buf_reg[31]\(2),
      I5 => \could_multi_bursts.awlen_buf[3]_i_2_0\(6),
      O => \could_multi_bursts.awlen_buf[3]_i_4_n_0\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \could_multi_bursts.last_sect_buf_reg_0\,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_3\,
      I1 => wreq_handling_reg_0,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \^sect_len_buf_reg[7]\,
      O => \could_multi_bursts.sect_handling_reg_1\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FF00FFFFFFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => data_vld_reg_n_0,
      I4 => \empty_n_i_1__2_n_0\,
      I5 => \pout[2]_i_2_n_0\,
      O => data_vld_i_1_n_0
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_0,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008FFFFFFFF"
    )
        port map (
      I0 => empty_n_i_2_n_0,
      I1 => \empty_n_i_3__1_n_0\,
      I2 => empty_n_i_4_n_0,
      I3 => Q(6),
      I4 => Q(7),
      I5 => \^burst_valid\,
      O => \empty_n_i_1__2_n_0\
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D200D200D2000200"
    )
        port map (
      I0 => empty_n_i_5_n_0,
      I1 => \bus_wide_gen.burst_pack\(8),
      I2 => \^bus_wide_gen.len_cnt_reg[5]\,
      I3 => data_valid,
      I4 => \bus_wide_gen.first_pad_reg\,
      I5 => \q_reg[9]_0\,
      O => empty_n_i_2_n_0
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_1\,
      I1 => m_axi_gmem_WREADY,
      I2 => \^burst_valid\,
      I3 => data_valid,
      O => \empty_n_i_3__1_n_0\
    );
empty_n_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => Q(3),
      I1 => \^q\(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => empty_n_i_6_n_0,
      O => empty_n_i_4_n_0
    );
empty_n_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000010"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_i_4_n_0\,
      I1 => \bus_wide_gen.data_buf[31]_i_8_n_0\,
      I2 => \^burst_valid\,
      I3 => \bus_wide_gen.WVALID_Dummy_i_6_n_0\,
      I4 => Q(2),
      I5 => \^q\(2),
      O => empty_n_i_5_n_0
    );
empty_n_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^q\(2),
      I4 => Q(1),
      I5 => \^q\(1),
      O => empty_n_i_6_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => data_vld_reg_n_0,
      Q => \^burst_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D00"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => wreq_handling_reg_1,
      I4 => fifo_wreq_valid,
      O => \^next_wreq\
    );
fifo_wreq_valid_buf_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \^sect_len_buf_reg[7]\,
      I2 => \could_multi_bursts.sect_handling_reg_3\,
      I3 => wreq_handling_reg_0,
      O => \^could_multi_bursts.sect_handling_reg\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDF5DDFDDDFDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_burst_ready,
      I2 => \empty_n_i_1__2_n_0\,
      I3 => data_vld_reg_n_0,
      I4 => \pout[2]_i_2_n_0\,
      I5 => \full_n_i_2__1_n_0\,
      O => \full_n_i_1__1_n_0\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[2]\,
      O => \full_n_i_2__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => fifo_burst_ready,
      R => '0'
    );
invalid_len_event_reg2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_0\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => invalid_len_event_reg2,
      O => push
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_end_buf_reg[1]\,
      I1 => \^sect_len_buf_reg[7]\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_1\(0),
      I1 => \^could_multi_bursts.loop_cnt_reg[1]\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B7B7B7B84848404"
    )
        port map (
      I0 => \empty_n_i_1__2_n_0\,
      I1 => data_vld_reg_n_0,
      I2 => \pout[2]_i_2_n_0\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2F0F0F0F03CF0F0"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout[2]_i_2_n_0\,
      I4 => data_vld_reg_n_0,
      I5 => \empty_n_i_1__2_n_0\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAAA6AAAAA"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout[2]_i_2_n_0\,
      I4 => data_vld_reg_n_0,
      I5 => \empty_n_i_1__2_n_0\,
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => \^could_multi_bursts.next_loop\,
      O => \pout[2]_i_2_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \bus_wide_gen.burst_pack\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_0\,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \bus_wide_gen.burst_pack\(9),
      R => SR(0)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[1]\(0),
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(0),
      I1 => \^next_wreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(11),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(12),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(14),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(15),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(17),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(19),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(2),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(3),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(5),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(8),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(9),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF23"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => \sect_end_buf_reg[1]\,
      O => \end_addr_buf_reg[1]\
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(0),
      I4 => \sect_len_buf_reg[9]_0\(1),
      I5 => \sect_len_buf_reg[9]_1\(0),
      O => \start_addr_buf_reg[2]\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A1FFAB55015F0B"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(2),
      I4 => \sect_len_buf_reg[9]\(1),
      I5 => \sect_len_buf_reg[9]_1\(1),
      O => \end_addr_buf_reg[3]\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(2),
      I4 => \sect_len_buf_reg[9]_0\(3),
      I5 => \sect_len_buf_reg[9]_1\(2),
      O => \start_addr_buf_reg[4]\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A15501FFAB5F0B"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(4),
      I4 => \sect_len_buf_reg[9]_1\(3),
      I5 => \sect_len_buf_reg[9]\(3),
      O => \end_addr_buf_reg[5]\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A15501FFAB5F0B"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(5),
      I4 => \sect_len_buf_reg[9]_1\(4),
      I5 => \sect_len_buf_reg[9]\(4),
      O => \end_addr_buf_reg[6]\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(5),
      I4 => \sect_len_buf_reg[9]_0\(6),
      I5 => \sect_len_buf_reg[9]_1\(5),
      O => \start_addr_buf_reg[7]\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A15501FFAB5F0B"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]_0\(7),
      I4 => \sect_len_buf_reg[9]_1\(6),
      I5 => \sect_len_buf_reg[9]\(6),
      O => \end_addr_buf_reg[8]\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(7),
      I4 => \sect_len_buf_reg[9]_0\(8),
      I5 => \sect_len_buf_reg[9]_1\(7),
      O => \start_addr_buf_reg[9]\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(8),
      I4 => \sect_len_buf_reg[9]_0\(9),
      I5 => \sect_len_buf_reg[9]_1\(8),
      O => \start_addr_buf_reg[10]\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_2\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FFA1AB555F010B"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => \sect_len_buf_reg[9]\(9),
      I4 => \sect_len_buf_reg[9]_0\(10),
      I5 => \sect_len_buf_reg[9]_1\(9),
      O => \start_addr_buf_reg[11]\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => wreq_handling_reg_1,
      I2 => CO(0),
      I3 => \^could_multi_bursts.sect_handling_reg\,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo_2 is
  port (
    burst_valid : out STD_LOGIC;
    invalid_len_event_reg2_reg : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \bus_wide_gen.last_split\ : out STD_LOGIC;
    \q_reg[9]_0\ : out STD_LOGIC;
    \dout_buf_reg[34]\ : out STD_LOGIC;
    \q_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_rreq : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[1]\ : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    ap_rst_n_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : out STD_LOGIC;
    rreq_handling_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    \beat_len_buf_reg[0]\ : out STD_LOGIC;
    \end_addr_buf_reg[3]\ : out STD_LOGIC;
    \start_addr_buf_reg[4]\ : out STD_LOGIC;
    \start_addr_buf_reg[5]\ : out STD_LOGIC;
    \start_addr_buf_reg[6]\ : out STD_LOGIC;
    \start_addr_buf_reg[7]\ : out STD_LOGIC;
    \start_addr_buf_reg[8]\ : out STD_LOGIC;
    \start_addr_buf_reg[9]\ : out STD_LOGIC;
    \end_addr_buf_reg[10]\ : out STD_LOGIC;
    \end_addr_buf_reg[11]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.sect_handling_reg_1\ : out STD_LOGIC;
    \end_addr_buf_reg[1]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARVALID : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \pout_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC;
    \pout_reg[2]_1\ : in STD_LOGIC;
    \pout_reg[2]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_3 : in STD_LOGIC;
    fifo_rreq_valid : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.sect_handling_reg_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[9]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event : in STD_LOGIC;
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sect_len_buf_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo_2 : entity is "Aff_channel_gmem_m_axi_fifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo_2 is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \^bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.tail_split\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal \could_multi_bursts.arlen_buf[3]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.loop_cnt_reg[1]\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg\ : STD_LOGIC;
  signal \data_vld_i_1__3_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal \full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q_reg[9]_0\ : STD_LOGIC;
  signal \^q_reg[9]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \invalid_len_event_reg2_i_1__0\ : label is "soft_lutpair144";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1__0\ : label is "soft_lutpair157";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_2__2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__0\ : label is "soft_lutpair145";
begin
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.last_split\ <= \^bus_wide_gen.last_split\;
  \could_multi_bursts.loop_cnt_reg[1]\ <= \^could_multi_bursts.loop_cnt_reg[1]\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  \could_multi_bursts.sect_handling_reg\ <= \^could_multi_bursts.sect_handling_reg\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  next_rreq <= \^next_rreq\;
  \q_reg[9]_0\ <= \^q_reg[9]_0\;
  \q_reg[9]_1\(0) <= \^q_reg[9]_1\(0);
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D00"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => fifo_rreq_valid,
      O => rreq_handling_reg_1(0)
    );
\bus_wide_gen.data_buf[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^q_reg[9]_1\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \bus_wide_gen.data_buf[31]_i_4__0_n_0\,
      O => \^q_reg[9]_0\
    );
\bus_wide_gen.data_buf[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(7),
      I3 => \^burst_valid\,
      I4 => Q(6),
      I5 => beat_valid,
      O => \bus_wide_gen.data_buf[31]_i_4__0_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => ap_rst_n,
      O => ap_rst_n_2(0)
    );
\bus_wide_gen.len_cnt[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB0BBB0BBB0000B"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => \bus_wide_gen.len_cnt_reg[0]\,
      I2 => \bus_wide_gen.tail_split\,
      I3 => \bus_wide_gen.len_cnt[7]_i_4__0_n_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I5 => \^q_reg[9]_0\,
      O => \^bus_wide_gen.last_split\
    );
\bus_wide_gen.len_cnt[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_4__0_n_0\,
      I1 => \bus_wide_gen.len_cnt[7]_i_6_n_0\,
      I2 => \q_reg_n_0_[0]\,
      I3 => Q(0),
      I4 => \q_reg_n_0_[1]\,
      I5 => Q(1),
      O => \bus_wide_gen.len_cnt[7]_i_4__0_n_0\
    );
\bus_wide_gen.len_cnt[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \q_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \q_reg_n_0_[2]\,
      I3 => Q(2),
      O => \bus_wide_gen.len_cnt[7]_i_6_n_0\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440400"
    )
        port map (
      I0 => \^bus_wide_gen.last_split\,
      I1 => ap_rst_n,
      I2 => \^q_reg[9]_0\,
      I3 => \bus_wide_gen.split_cnt_buf\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      O => ap_rst_n_0
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"440C4400"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => ap_rst_n,
      I2 => m_axi_gmem_ARREADY,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => m_axi_gmem_ARVALID,
      O => invalid_len_event_reg2_reg
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => m_axi_gmem_ARVALID,
      I1 => m_axi_gmem_ARREADY,
      I2 => fifo_burst_ready,
      I3 => \could_multi_bursts.loop_cnt_reg[0]\,
      I4 => fifo_rctl_ready,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_3\(1),
      I1 => \could_multi_bursts.sect_handling_reg_3\(0),
      I2 => \could_multi_bursts.sect_handling_reg_3\(2),
      I3 => \could_multi_bursts.sect_handling_reg_3\(3),
      I4 => \could_multi_bursts.sect_handling_reg_3\(4),
      I5 => \could_multi_bursts.sect_handling_reg_3\(5),
      O => \^could_multi_bursts.loop_cnt_reg[1]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \could_multi_bursts.sect_handling_reg_2\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \could_multi_bursts.sect_handling_reg_2\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \could_multi_bursts.sect_handling_reg_2\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \could_multi_bursts.sect_handling_reg_2\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_2\(7),
      I1 => \could_multi_bursts.sect_handling_reg_3\(3),
      I2 => \could_multi_bursts.sect_handling_reg_3\(5),
      I3 => \could_multi_bursts.sect_handling_reg_2\(9),
      I4 => \could_multi_bursts.sect_handling_reg_3\(4),
      I5 => \could_multi_bursts.sect_handling_reg_2\(8),
      O => \could_multi_bursts.arlen_buf[3]_i_2_n_0\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_2\(4),
      I1 => \could_multi_bursts.sect_handling_reg_3\(0),
      I2 => \could_multi_bursts.sect_handling_reg_3\(1),
      I3 => \could_multi_bursts.sect_handling_reg_2\(5),
      I4 => \could_multi_bursts.sect_handling_reg_3\(2),
      I5 => \could_multi_bursts.sect_handling_reg_2\(6),
      O => \could_multi_bursts.arlen_buf[3]_i_3_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => ap_rst_n_1(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFF0"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \could_multi_bursts.loop_cnt_reg[0]\,
      I3 => rreq_handling_reg_2,
      I4 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.sect_handling_reg_1\
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \pout[2]_i_2__2_n_0\,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__3_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => fifo_rreq_valid,
      O => rreq_handling_reg_0
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => \empty_n_i_2__1_n_0\,
      O => pop0
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E1E100E1"
    )
        port map (
      I0 => \^q_reg[9]_0\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]\,
      I2 => \bus_wide_gen.tail_split\,
      I3 => \bus_wide_gen.len_cnt_reg[0]\,
      I4 => rdata_ack_t,
      I5 => \bus_wide_gen.len_cnt[7]_i_4__0_n_0\,
      O => \empty_n_i_2__1_n_0\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FFFF"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.loop_cnt_reg[0]\,
      I4 => rreq_handling_reg_2,
      O => \^could_multi_bursts.sect_handling_reg\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^burst_valid\,
      R => SR(0)
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5D00"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => rreq_handling_reg_3,
      I4 => fifo_rreq_valid,
      O => \^next_rreq\
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_burst_ready,
      I2 => \full_n_i_2__3_n_0\,
      I3 => data_vld_reg_n_0,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => \pout[2]_i_2__2_n_0\,
      O => \full_n_i_1__5_n_0\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      O => \full_n_i_2__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_0\,
      Q => fifo_burst_ready,
      R => '0'
    );
\invalid_len_event_reg2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => E(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][8]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_0\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      I2 => \sect_end_buf_reg[1]\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\mem_reg[4][9]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q_reg[9]_2\(0),
      I1 => \^could_multi_bursts.loop_cnt_reg[1]\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55FF5555A800A8"
    )
        port map (
      I0 => \pout[2]_i_2__2_n_0\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => data_vld_reg_n_0,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1__0_n_0\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCC003077FF8800"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \pout[2]_i_2__2_n_0\,
      O => \pout[1]_i_1__0_n_0\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0C078F0F0F0"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \pout[2]_i_2__2_n_0\,
      O => \pout[2]_i_1__0_n_0\
    );
\pout[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \empty_n_i_2__1_n_0\,
      I2 => \^burst_valid\,
      O => \pout[2]_i_2__2_n_0\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00000000000000"
    )
        port map (
      I0 => \^bus_wide_gen.last_split\,
      I1 => \pout_reg[2]_0\(0),
      I2 => beat_valid,
      I3 => \pout_reg[2]_1\,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => \pout_reg[2]_2\,
      O => \dout_buf_reg[34]\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \q_reg_n_0_[0]\,
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \q_reg_n_0_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \q_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \q_reg_n_0_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \bus_wide_gen.tail_split\,
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \^q_reg[9]_1\(0),
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_2,
      I1 => rreq_handling_reg_3,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \^could_multi_bursts.sect_handling_reg\,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => \sect_addr_buf_reg[1]\(0),
      I2 => ap_rst_n,
      O => ap_rst_n_3(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(0),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(10),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(11),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(12),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(13),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(14),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(15),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(17),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(18),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(19),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(1),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(2),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(3),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(5),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(7),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(8),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(9),
      I1 => \^next_rreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_end_buf[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_end_buf_reg[1]\,
      O => \end_addr_buf_reg[1]\
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0FC101FF3FF131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]\(0),
      I4 => \sect_len_buf_reg[9]_0\(1),
      I5 => \sect_len_buf_reg[9]_1\(0),
      O => \beat_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_0\(2),
      I4 => \sect_len_buf_reg[9]\(1),
      I5 => \sect_len_buf_reg[9]_1\(1),
      O => \end_addr_buf_reg[3]\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_1\(2),
      I4 => \sect_len_buf_reg[9]_0\(3),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \start_addr_buf_reg[4]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_1\(3),
      I4 => \sect_len_buf_reg[9]_0\(4),
      I5 => \sect_len_buf_reg[9]\(3),
      O => \start_addr_buf_reg[5]\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_1\(4),
      I4 => \sect_len_buf_reg[9]_0\(5),
      I5 => \sect_len_buf_reg[9]\(4),
      O => \start_addr_buf_reg[6]\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_1\(5),
      I4 => \sect_len_buf_reg[9]_0\(6),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \start_addr_buf_reg[7]\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_1\(6),
      I4 => \sect_len_buf_reg[9]_0\(7),
      I5 => \sect_len_buf_reg[9]\(6),
      O => \start_addr_buf_reg[8]\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_1\(7),
      I4 => \sect_len_buf_reg[9]_0\(8),
      I5 => \sect_len_buf_reg[9]\(7),
      O => \start_addr_buf_reg[9]\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_0\(9),
      I4 => \sect_len_buf_reg[9]\(8),
      I5 => \sect_len_buf_reg[9]_1\(8),
      O => \end_addr_buf_reg[10]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => \sect_addr_buf_reg[1]\(0),
      I3 => \sect_len_buf_reg[9]_0\(10),
      I4 => \sect_len_buf_reg[9]\(9),
      I5 => \sect_len_buf_reg[9]_1\(9),
      O => \end_addr_buf_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    \q_reg[32]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[32]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_2\ : in STD_LOGIC;
    \align_len_reg[31]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \last_sect_carry__0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \last_sect_carry__0_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC;
    \q_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized0\ : entity is "Aff_channel_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized0\ is
  signal \data_vld_i_1__0_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal full_n_i_2_n_0 : STD_LOGIC;
  signal full_n_i_3_n_0 : STD_LOGIC;
  signal full_n_i_4_n_0 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_3_n_0\ : STD_LOGIC;
  signal \pout[2]_i_4_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[32]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair269";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair269";
begin
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  \q_reg[32]_0\(31 downto 0) <= \^q_reg[32]_0\(31 downto 0);
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020AAFFFFFFFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \align_len_reg[31]\,
      I2 => CO(0),
      I3 => \q_reg[0]_2\,
      I4 => \^q_reg[32]_0\(31),
      I5 => ap_rst_n,
      O => empty_n_reg_2(0)
    );
\align_len[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20AA"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \align_len_reg[31]\,
      I2 => CO(0),
      I3 => \q_reg[0]_2\,
      O => E(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => full_n_i_2_n_0,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__0_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFF5555FFFFFFFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \could_multi_bursts.next_loop\,
      I2 => \q_reg[0]_0\,
      I3 => \q_reg[0]_1\,
      I4 => CO(0),
      I5 => \q_reg[0]_2\,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^fifo_wreq_valid\,
      R => SR(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => full_n_i_2_n_0,
      I1 => ap_rst_n,
      I2 => \^rs2f_wreq_ack\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => full_n_i_3_n_0,
      I5 => full_n_i_4_n_0,
      O => \full_n_i_1__2_n_0\
    );
full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \align_len_reg[31]\,
      I2 => CO(0),
      I3 => \q_reg[0]_2\,
      I4 => \^fifo_wreq_valid\,
      O => full_n_i_2_n_0
    );
full_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      O => full_n_i_3_n_0
    );
full_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000000000000000"
    )
        port map (
      I0 => \align_len_reg[31]\,
      I1 => CO(0),
      I2 => \q_reg[0]_2\,
      I3 => \^fifo_wreq_valid\,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => full_n_i_4_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[32]_0\(31),
      O => \q_reg[32]_1\(0)
    );
invalid_len_event_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \^q_reg[32]_0\(31),
      O => empty_n_reg_0
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(19),
      I1 => \last_sect_carry__0\(19),
      I2 => \last_sect_carry__0_0\(18),
      I3 => \last_sect_carry__0\(18),
      O => \end_addr_buf_reg[31]\(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(17),
      I1 => \last_sect_carry__0_0\(17),
      I2 => \last_sect_carry__0\(15),
      I3 => \last_sect_carry__0_0\(15),
      I4 => \last_sect_carry__0_0\(16),
      I5 => \last_sect_carry__0\(16),
      O => \end_addr_buf_reg[31]\(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(14),
      I1 => \last_sect_carry__0\(14),
      I2 => \last_sect_carry__0\(12),
      I3 => \last_sect_carry__0_0\(12),
      I4 => \last_sect_carry__0\(13),
      I5 => \last_sect_carry__0_0\(13),
      O => \end_addr_buf_reg[31]\(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(11),
      I1 => \last_sect_carry__0\(11),
      I2 => \last_sect_carry__0\(9),
      I3 => \last_sect_carry__0_0\(9),
      I4 => \last_sect_carry__0\(10),
      I5 => \last_sect_carry__0_0\(10),
      O => S(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(6),
      I1 => \last_sect_carry__0_0\(6),
      I2 => \last_sect_carry__0\(7),
      I3 => \last_sect_carry__0_0\(7),
      I4 => \last_sect_carry__0_0\(8),
      I5 => \last_sect_carry__0\(8),
      O => S(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(5),
      I1 => \last_sect_carry__0\(5),
      I2 => \last_sect_carry__0\(4),
      I3 => \last_sect_carry__0_0\(4),
      I4 => \last_sect_carry__0\(3),
      I5 => \last_sect_carry__0_0\(3),
      O => S(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(2),
      I1 => \last_sect_carry__0_0\(2),
      I2 => \last_sect_carry__0\(0),
      I3 => \last_sect_carry__0_0\(0),
      I4 => \last_sect_carry__0_0\(1),
      I5 => \last_sect_carry__0\(1),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(12),
      Q => \mem_reg[4][12]_srl5_n_0\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(13),
      Q => \mem_reg[4][13]_srl5_n_0\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(14),
      Q => \mem_reg[4][14]_srl5_n_0\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(15),
      Q => \mem_reg[4][15]_srl5_n_0\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(16),
      Q => \mem_reg[4][16]_srl5_n_0\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(17),
      Q => \mem_reg[4][17]_srl5_n_0\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(18),
      Q => \mem_reg[4][18]_srl5_n_0\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(19),
      Q => \mem_reg[4][19]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(20),
      Q => \mem_reg[4][20]_srl5_n_0\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(21),
      Q => \mem_reg[4][21]_srl5_n_0\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(22),
      Q => \mem_reg[4][22]_srl5_n_0\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(23),
      Q => \mem_reg[4][23]_srl5_n_0\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(24),
      Q => \mem_reg[4][24]_srl5_n_0\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(25),
      Q => \mem_reg[4][25]_srl5_n_0\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(26),
      Q => \mem_reg[4][26]_srl5_n_0\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(27),
      Q => \mem_reg[4][27]_srl5_n_0\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(28),
      Q => \mem_reg[4][28]_srl5_n_0\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(29),
      Q => \mem_reg[4][29]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(30),
      Q => \mem_reg[4][30]_srl5_n_0\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(4),
      Q => \mem_reg[4][4]_srl5_n_0\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(5),
      Q => \mem_reg[4][5]_srl5_n_0\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(6),
      Q => \mem_reg[4][6]_srl5_n_0\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(7),
      Q => \mem_reg[4][7]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[30]_0\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pout[2]_i_3_n_0\,
      I1 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F708FFFF08F70000"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => push,
      I2 => pop0,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout[2]_i_3_n_0\,
      I5 => \pout_reg_n_0_[1]\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDFF4200"
    )
        port map (
      I0 => \pout[2]_i_2__0_n_0\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout[2]_i_3_n_0\,
      I4 => \pout_reg_n_0_[2]\,
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => pop0,
      I1 => \^rs2f_wreq_ack\,
      I2 => Q(0),
      I3 => data_vld_reg_n_0,
      O => \pout[2]_i_2__0_n_0\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA000055540000"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => data_vld_reg_n_0,
      I5 => \pout[2]_i_4_n_0\,
      O => \pout[2]_i_3_n_0\
    );
\pout[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808080888088808"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \q_reg[0]_2\,
      I2 => CO(0),
      I3 => \q_reg[0]_1\,
      I4 => \q_reg[0]_0\,
      I5 => \could_multi_bursts.next_loop\,
      O => \pout[2]_i_4_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \^q_reg[32]_0\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \^q_reg[32]_0\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \^q_reg[32]_0\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_0\,
      Q => \^q_reg[32]_0\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_0\,
      Q => \^q_reg[32]_0\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_0\,
      Q => \^q_reg[32]_0\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_0\,
      Q => \^q_reg[32]_0\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_0\,
      Q => \^q_reg[32]_0\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_0\,
      Q => \^q_reg[32]_0\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_0\,
      Q => \^q_reg[32]_0\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_0\,
      Q => \^q_reg[32]_0\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \^q_reg[32]_0\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_0\,
      Q => \^q_reg[32]_0\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_0\,
      Q => \^q_reg[32]_0\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_0\,
      Q => \^q_reg[32]_0\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_0\,
      Q => \^q_reg[32]_0\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_0\,
      Q => \^q_reg[32]_0\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_0\,
      Q => \^q_reg[32]_0\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_0\,
      Q => \^q_reg[32]_0\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_0\,
      Q => \^q_reg[32]_0\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_0\,
      Q => \^q_reg[32]_0\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_0\,
      Q => \^q_reg[32]_0\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \^q_reg[32]_0\(2),
      R => SR(0)
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][30]_srl5_n_0\,
      Q => \^q_reg[32]_0\(30),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_0\,
      Q => \^q_reg[32]_0\(31),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q_reg[32]_0\(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_0\,
      Q => \^q_reg[32]_0\(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_0\,
      Q => \^q_reg[32]_0\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_0\,
      Q => \^q_reg[32]_0\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_0\,
      Q => \^q_reg[32]_0\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \^q_reg[32]_0\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \^q_reg[32]_0\(9),
      R => SR(0)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \sect_cnt_reg[19]\,
      I2 => \q_reg[0]_2\,
      I3 => \align_len_reg[31]\,
      O => empty_n_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized0_4\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[36]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \end_addr_buf_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[32]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_sect_carry__0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \last_sect_carry__0_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC;
    \sect_cnt_reg[19]_0\ : in STD_LOGIC;
    \sect_cnt_reg[19]_1\ : in STD_LOGIC;
    \q_reg[36]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized0_4\ : entity is "Aff_channel_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized0_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized0_4\ is
  signal \data_vld_i_1__4_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[36]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  \q_reg[36]_0\(32 downto 0) <= \^q_reg[36]_0\(32 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[36]_0\(32),
      O => S(1)
    );
align_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[36]_0\(31),
      O => S(0)
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => data_vld_reg_n_0,
      I5 => \q_reg[0]_0\,
      O => \data_vld_i_1__4_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => data_vld_reg_n_0,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FFF5FF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__4_n_0\,
      I2 => \q_reg[0]_0\,
      I3 => \^rs2f_rreq_ack\,
      I4 => Q(0),
      I5 => data_vld_reg_n_0,
      O => \full_n_i_1__7_n_0\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      O => \full_n_i_2__4_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_0\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q_reg[36]_0\(31),
      I1 => \^fifo_rreq_valid\,
      I2 => \^q_reg[36]_0\(32),
      O => \q_reg[32]_0\
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \last_sect_carry__0\(19),
      I1 => \last_sect_carry__0_0\(19),
      I2 => \last_sect_carry__0\(18),
      I3 => \last_sect_carry__0_0\(18),
      O => \end_addr_buf_reg[31]\(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(17),
      I1 => \last_sect_carry__0_0\(17),
      I2 => \last_sect_carry__0_0\(16),
      I3 => \last_sect_carry__0\(16),
      I4 => \last_sect_carry__0_0\(15),
      I5 => \last_sect_carry__0\(15),
      O => \end_addr_buf_reg[31]\(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(14),
      I1 => \last_sect_carry__0_0\(14),
      I2 => \last_sect_carry__0_0\(13),
      I3 => \last_sect_carry__0\(13),
      I4 => \last_sect_carry__0_0\(12),
      I5 => \last_sect_carry__0\(12),
      O => \end_addr_buf_reg[31]\(0)
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(11),
      I1 => \last_sect_carry__0_0\(11),
      I2 => \last_sect_carry__0_0\(9),
      I3 => \last_sect_carry__0\(9),
      I4 => \last_sect_carry__0_0\(10),
      I5 => \last_sect_carry__0\(10),
      O => \end_addr_buf_reg[23]\(3)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0_0\(6),
      I1 => \last_sect_carry__0\(6),
      I2 => \last_sect_carry__0_0\(7),
      I3 => \last_sect_carry__0\(7),
      I4 => \last_sect_carry__0\(8),
      I5 => \last_sect_carry__0_0\(8),
      O => \end_addr_buf_reg[23]\(2)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(5),
      I1 => \last_sect_carry__0_0\(5),
      I2 => \last_sect_carry__0_0\(3),
      I3 => \last_sect_carry__0\(3),
      I4 => \last_sect_carry__0_0\(4),
      I5 => \last_sect_carry__0\(4),
      O => \end_addr_buf_reg[23]\(1)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \last_sect_carry__0\(2),
      I1 => \last_sect_carry__0_0\(2),
      I2 => \last_sect_carry__0_0\(1),
      I3 => \last_sect_carry__0\(1),
      I4 => \last_sect_carry__0_0\(0),
      I5 => \last_sect_carry__0\(0),
      O => \end_addr_buf_reg[23]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(12),
      Q => \mem_reg[4][12]_srl5_n_0\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(13),
      Q => \mem_reg[4][13]_srl5_n_0\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(14),
      Q => \mem_reg[4][14]_srl5_n_0\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(15),
      Q => \mem_reg[4][15]_srl5_n_0\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(16),
      Q => \mem_reg[4][16]_srl5_n_0\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(17),
      Q => \mem_reg[4][17]_srl5_n_0\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(18),
      Q => \mem_reg[4][18]_srl5_n_0\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(19),
      Q => \mem_reg[4][19]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(20),
      Q => \mem_reg[4][20]_srl5_n_0\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(21),
      Q => \mem_reg[4][21]_srl5_n_0\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(22),
      Q => \mem_reg[4][22]_srl5_n_0\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(23),
      Q => \mem_reg[4][23]_srl5_n_0\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(24),
      Q => \mem_reg[4][24]_srl5_n_0\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(25),
      Q => \mem_reg[4][25]_srl5_n_0\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(26),
      Q => \mem_reg[4][26]_srl5_n_0\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(27),
      Q => \mem_reg[4][27]_srl5_n_0\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(28),
      Q => \mem_reg[4][28]_srl5_n_0\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(29),
      Q => \mem_reg[4][29]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(30),
      Q => \mem_reg[4][30]_srl5_n_0\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(31),
      Q => \mem_reg[4][32]_srl5_n_0\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(32),
      Q => \mem_reg[4][36]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(4),
      Q => \mem_reg[4][4]_srl5_n_0\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(5),
      Q => \mem_reg[4][5]_srl5_n_0\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(6),
      Q => \mem_reg[4][6]_srl5_n_0\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(7),
      Q => \mem_reg[4][7]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[36]_1\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB777744448880"
    )
        port map (
      I0 => \q_reg[0]_0\,
      I1 => data_vld_reg_n_0,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => push,
      I5 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA04FF005FA0FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => data_vld_reg_n_0,
      I5 => \q_reg[0]_0\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCCC6CCCCCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[2]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[1]\,
      I4 => data_vld_reg_n_0,
      I5 => \q_reg[0]_0\,
      O => \pout[2]_i_1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \^q_reg[36]_0\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \^q_reg[36]_0\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \^q_reg[36]_0\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][12]_srl5_n_0\,
      Q => \^q_reg[36]_0\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][13]_srl5_n_0\,
      Q => \^q_reg[36]_0\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][14]_srl5_n_0\,
      Q => \^q_reg[36]_0\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][15]_srl5_n_0\,
      Q => \^q_reg[36]_0\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][16]_srl5_n_0\,
      Q => \^q_reg[36]_0\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][17]_srl5_n_0\,
      Q => \^q_reg[36]_0\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][18]_srl5_n_0\,
      Q => \^q_reg[36]_0\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][19]_srl5_n_0\,
      Q => \^q_reg[36]_0\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \^q_reg[36]_0\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][20]_srl5_n_0\,
      Q => \^q_reg[36]_0\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][21]_srl5_n_0\,
      Q => \^q_reg[36]_0\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][22]_srl5_n_0\,
      Q => \^q_reg[36]_0\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][23]_srl5_n_0\,
      Q => \^q_reg[36]_0\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][24]_srl5_n_0\,
      Q => \^q_reg[36]_0\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][25]_srl5_n_0\,
      Q => \^q_reg[36]_0\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][26]_srl5_n_0\,
      Q => \^q_reg[36]_0\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][27]_srl5_n_0\,
      Q => \^q_reg[36]_0\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][28]_srl5_n_0\,
      Q => \^q_reg[36]_0\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][29]_srl5_n_0\,
      Q => \^q_reg[36]_0\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \^q_reg[36]_0\(2),
      R => SR(0)
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][30]_srl5_n_0\,
      Q => \^q_reg[36]_0\(30),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][32]_srl5_n_0\,
      Q => \^q_reg[36]_0\(31),
      R => SR(0)
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][36]_srl5_n_0\,
      Q => \^q_reg[36]_0\(32),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q_reg[36]_0\(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][4]_srl5_n_0\,
      Q => \^q_reg[36]_0\(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][5]_srl5_n_0\,
      Q => \^q_reg[36]_0\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][6]_srl5_n_0\,
      Q => \^q_reg[36]_0\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][7]_srl5_n_0\,
      Q => \^q_reg[36]_0\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \^q_reg[36]_0\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q_reg[0]_0\,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \^q_reg[36]_0\(9),
      R => SR(0)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \sect_cnt_reg[19]\,
      I2 => \sect_cnt_reg[19]_0\,
      I3 => \sect_cnt_reg[19]_1\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized1\ is
  port (
    fifo_resp_ready : out STD_LOGIC;
    next_resp0 : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    next_resp : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[1]_1\ : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    next_resp_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized1\ : entity is "Aff_channel_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_vld_i_1__1_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \full_n_i_2__7_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3_n_0\ : STD_LOGIC;
  signal \pout[3]_i_4_n_0\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_vld_i_1__1\ : label is "soft_lutpair263";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\Aff_channel_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \pout[1]_i_1__0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair263";
begin
  fifo_resp_ready <= \^fifo_resp_ready\;
\data_vld_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABAFABA"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3_n_0\,
      I2 => data_vld_reg_n_0,
      I3 => need_wrsp,
      I4 => next_resp,
      O => \data_vld_i_1__1_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__3_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_0\,
      Q => need_wrsp,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB0FF"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => data_vld_reg_n_0,
      I3 => ap_rst_n,
      I4 => \full_n_i_2__7_n_0\,
      O => \full_n_i_1__3_n_0\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^fifo_resp_ready\,
      I1 => \pout[3]_i_4_n_0\,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(3),
      I5 => \pout_reg__0\(2),
      O => \full_n_i_2__7_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[1]_0\,
      I1 => \q_reg[1]_1\,
      O => aw2b_awdata(1)
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => m_axi_gmem_BVALID,
      I4 => next_resp_reg,
      O => next_resp0
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF2020DF"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => \could_multi_bursts.next_loop\,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[1]_i_1__0_n_0\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4F0F04BF0F0F00F"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => \pout_reg__0\(2),
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(0),
      I5 => \could_multi_bursts.next_loop\,
      O => \pout[2]_i_1__0_n_0\
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => aw2b_bdata(1),
      I1 => aw2b_bdata(0),
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => next_resp_reg,
      O => push
    );
\pout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20006500"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_0,
      I4 => \pout[3]_i_3_n_0\,
      O => \pout[3]_i_1_n_0\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout[3]_i_4_n_0\,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[3]_i_2_n_0\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3_n_0\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_0,
      O => \pout[3]_i_4_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[0]_i_1_n_0\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[1]_i_1__0_n_0\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[2]_i_1__0_n_0\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[3]_i_2_n_0\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized1_3\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pout_reg[2]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized1_3\ : entity is "Aff_channel_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized1_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized1_3\ is
  signal \data_vld_i_1__5_n_0\ : STD_LOGIC;
  signal data_vld_i_2_n_0 : STD_LOGIC;
  signal \^data_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of data_vld_i_2 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair162";
begin
  data_vld_reg_0 <= \^data_vld_reg_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  fifo_rctl_ready <= \^fifo_rctl_ready\;
\data_vld_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3__0_n_0\,
      I2 => data_vld_i_2_n_0,
      I3 => \^data_vld_reg_0\,
      O => \data_vld_i_1__5_n_0\
    );
data_vld_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \bus_wide_gen.last_split\,
      I2 => empty_n_reg_1(0),
      I3 => beat_valid,
      I4 => \^empty_n_reg_0\,
      O => data_vld_i_2_n_0
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_0\,
      Q => \^data_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => empty_n_reg_1(0),
      I3 => \bus_wide_gen.last_split\,
      I4 => \^data_vld_reg_0\,
      O => \empty_n_i_1__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_0\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFDDFFDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => \full_n_i_2__5_n_0\,
      I3 => full_n_reg_0,
      I4 => \could_multi_bursts.next_loop\,
      I5 => \^data_vld_reg_0\,
      O => \full_n_i_1__6_n_0\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      O => \full_n_i_2__5_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_0\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__0_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pout_reg[2]_0\,
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg[2]_0\,
      I2 => \pout_reg__0\(2),
      I3 => \pout_reg__0\(1),
      O => \pout[2]_i_1_n_0\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A010"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3__0_n_0\,
      I2 => \^data_vld_reg_0\,
      I3 => full_n_reg_0,
      O => \pout[3]_i_1__0_n_0\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout_reg[2]_0\,
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(0),
      O => \pout[3]_i_2__0_n_0\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3__0_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[0]_i_1__0_n_0\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[3]_i_2__0_n_0\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized2\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    push : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized2\ : entity is "Aff_channel_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized2\ is
  signal \data_vld_i_1__2_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \full_n_i_3__0_n_0\ : STD_LOGIC;
  signal \full_n_i_4__0_n_0\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal gmem_BVALID : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \full_n_i_4__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \pout[2]_i_3__0\ : label is "soft_lutpair265";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => gmem_BVALID,
      I2 => Q(2),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(2),
      I1 => gmem_BVALID,
      I2 => \ap_CS_fsm_reg[3]\(0),
      I3 => Q(0),
      O => ap_NS_fsm(0)
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \full_n_i_2__0_n_0\,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__2_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => Q(2),
      I2 => gmem_BVALID,
      O => \empty_n_i_1__0_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_0\,
      Q => gmem_BVALID,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__0_n_0\,
      I1 => ap_rst_n,
      I2 => \^full_n_reg_0\,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \full_n_i_3__0_n_0\,
      I5 => \full_n_i_4__0_n_0\,
      O => \full_n_i_1__4_n_0\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => gmem_BVALID,
      I2 => Q(2),
      O => \full_n_i_2__0_n_0\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      O => \full_n_i_3__0_n_0\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => push,
      I1 => Q(2),
      I2 => gmem_BVALID,
      I3 => data_vld_reg_n_0,
      O => \full_n_i_4__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\i_op_assign_2_reg_270[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gmem_BVALID,
      I1 => Q(2),
      O => empty_n_reg_0(0)
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F60609F9F6020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_0,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => \pout_reg_n_0_[1]\,
      O => \pout[0]_i_1__1_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFBFBF20204000"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_0,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => \pout_reg_n_0_[1]\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00BF00"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_0,
      I3 => \pout_reg_n_0_[2]\,
      I4 => \pout_reg_n_0_[0]\,
      I5 => \pout_reg_n_0_[1]\,
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(2),
      I1 => gmem_BVALID,
      O => pop0
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    \data_p1_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[0]_0\ : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \data_p2_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice is
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_3\ : label is "soft_lutpair271";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1\ : label is "soft_lutpair271";
begin
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0602"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => rs2f_wreq_ack,
      I3 => \FSM_sequential_state_reg[0]_0\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E020E32"
    )
        port map (
      I0 => \data_p2_reg[0]_0\(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_wreq_ack,
      I4 => \FSM_sequential_state_reg[0]_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_ready_t_reg_0\,
      I2 => \data_p1_reg[0]_0\,
      I3 => \ap_CS_fsm_reg[22]\(0),
      O => \ap_CS_fsm_reg[21]\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E00F00"
    )
        port map (
      I0 => \data_p1_reg[0]_0\,
      I1 => \^s_ready_t_reg_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \ap_CS_fsm_reg[22]\(0),
      O => ap_NS_fsm(0)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1__1_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1__0_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000AAEA0040"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \ap_CS_fsm_reg[22]\(0),
      I2 => Q(0),
      I3 => \data_p1_reg[0]_0\,
      I4 => rs2f_wreq_ack,
      I5 => \state__0\(1),
      O => load_p1
    );
\data_p1[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_2_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_0\,
      Q => \data_p1_reg[30]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_2_n_0\,
      Q => \data_p1_reg[30]_0\(30),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \data_p1_reg[30]_0\(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[0]_0\(0),
      D => \data_p2_reg[30]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73033"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => rs2f_wreq_ack,
      I3 => \state__0\(0),
      I4 => \^s_ready_t_reg_0\,
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFF0B0F0"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_0\,
      I1 => rs2f_wreq_ack,
      I2 => \^state_reg[0]_0\(0),
      I3 => state(1),
      I4 => \data_p2_reg[0]_0\(0),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF00FFFF"
    )
        port map (
      I0 => \data_p1_reg[0]_0\,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[22]\(0),
      I3 => state(1),
      I4 => \^state_reg[0]_0\(0),
      I5 => rs2f_wreq_ack,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice_5 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \data_p1_reg[36]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \data_p2_reg[0]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : in STD_LOGIC;
    \data_p1_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \data_p2_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \data_p2_reg[30]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \data_p2_reg[30]_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice_5 : entity is "Aff_channel_gmem_m_axi_reg_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice_5 is
  signal \FSM_sequential_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \data_p2[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[13]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[14]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p2[15]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[16]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[17]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[18]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[19]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[20]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[21]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[22]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[23]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[24]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[25]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[26]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[27]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[28]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[29]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p2[30]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_p2[9]_i_1_n_0\ : STD_LOGIC;
  signal \data_p2[9]_i_2_n_0\ : STD_LOGIC;
  signal gmem_ARLEN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gmem_ARREADY : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair169";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \data_p2[15]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \data_p2[16]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \data_p2[17]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \data_p2[18]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \data_p2[19]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \data_p2[21]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \data_p2[23]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \data_p2[23]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data_p2[24]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \data_p2[25]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \data_p2[26]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \data_p2[27]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \data_p2[28]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \data_p2[29]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \data_p2[30]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \data_p2[32]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair169";
begin
  Q(0) <= \^q\(0);
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001C"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03F20C02"
    )
        port map (
      I0 => gmem_ARREADY,
      I1 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \data_p2_reg[0]_1\,
      I1 => \data_p2_reg[0]_0\(1),
      I2 => \data_p2_reg[0]_0\(2),
      I3 => \data_p2_reg[0]_0\(5),
      I4 => \data_p2_reg[0]_0\(4),
      O => \FSM_sequential_state[1]_i_2__0_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]\,
      I1 => \data_p2_reg[0]_0\(3),
      I2 => \data_p2_reg[0]_0\(4),
      I3 => \data_p2_reg[0]_1\,
      I4 => gmem_ARREADY,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC02"
    )
        port map (
      I0 => \data_p2_reg[0]_0\(5),
      I1 => gmem_ARREADY,
      I2 => \data_p2_reg[0]_1\,
      I3 => \data_p2_reg[0]_0\(4),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \data_p2_reg[0]_0\(5),
      I1 => \data_p2_reg[0]_1\,
      I2 => gmem_ARREADY,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888888B8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\,
      I1 => \data_p2_reg[0]_0\(0),
      I2 => \data_p2_reg[0]_0\(1),
      I3 => \data_p2_reg[0]_1\,
      I4 => gmem_ARREADY,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC02"
    )
        port map (
      I0 => \data_p2_reg[0]_0\(2),
      I1 => gmem_ARREADY,
      I2 => \data_p2_reg[0]_1\,
      I3 => \data_p2_reg[0]_0\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \data_p2_reg[0]_0\(2),
      I1 => \data_p2_reg[0]_1\,
      I2 => gmem_ARREADY,
      O => ap_NS_fsm(2)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(0),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[0]_i_2_n_0\,
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(10),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[10]_i_2_n_0\,
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(11),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[11]_i_2_n_0\,
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(12),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[12]_i_2_n_0\,
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(13),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[13]_i_2_n_0\,
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(14),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[14]_i_2_n_0\,
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(15),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[15]_i_2_n_0\,
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(16),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[16]_i_2_n_0\,
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(17),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[17]_i_2_n_0\,
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(18),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[18]_i_2_n_0\,
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(19),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[19]_i_2_n_0\,
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(1),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[1]_i_2_n_0\,
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(20),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[20]_i_2_n_0\,
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(21),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[21]_i_2_n_0\,
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(22),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[22]_i_2_n_0\,
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(23),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[23]_i_2_n_0\,
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(24),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[24]_i_2_n_0\,
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(25),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[25]_i_2_n_0\,
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(26),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[26]_i_2_n_0\,
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(27),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[27]_i_2_n_0\,
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(28),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[28]_i_2_n_0\,
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(29),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[29]_i_2_n_0\,
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(2),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[2]_i_2_n_0\,
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(30),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[30]_i_2_n_0\,
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB08FBFB"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[0]_1\,
      I4 => \data_p2_reg[0]_0\(2),
      O => \data_p1[32]_i_1_n_0\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10B1"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[0]_1\,
      O => \data_p1[36]_i_2_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(3),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[3]_i_2_n_0\,
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(4),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[4]_i_2_n_0\,
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(5),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[5]_i_2_n_0\,
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(6),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[6]_i_2_n_0\,
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(7),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[7]_i_2_n_0\,
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(8),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[8]_i_2_n_0\,
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[30]_0\(9),
      I4 => \data_p2_reg[0]_0\(5),
      I5 => \data_p2[9]_i_2_n_0\,
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \data_p1_reg[36]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => \data_p1_reg[36]_0\(30),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(31),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_2_n_0\,
      Q => \data_p1_reg[36]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \data_p1_reg[36]_0\(9),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(0),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[0]_i_2_n_0\,
      O => \data_p2[0]_i_1_n_0\
    );
\data_p2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(0),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(0),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(0),
      O => \data_p2[0]_i_2_n_0\
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(10),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[10]_i_2_n_0\,
      O => \data_p2[10]_i_1_n_0\
    );
\data_p2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(10),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(10),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(10),
      O => \data_p2[10]_i_2_n_0\
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(11),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[11]_i_2_n_0\,
      O => \data_p2[11]_i_1_n_0\
    );
\data_p2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(11),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(11),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(11),
      O => \data_p2[11]_i_2_n_0\
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(12),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[12]_i_2_n_0\,
      O => \data_p2[12]_i_1_n_0\
    );
\data_p2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(12),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(12),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(12),
      O => \data_p2[12]_i_2_n_0\
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(13),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[13]_i_2_n_0\,
      O => \data_p2[13]_i_1_n_0\
    );
\data_p2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(13),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(13),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(13),
      O => \data_p2[13]_i_2_n_0\
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(14),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[14]_i_2_n_0\,
      O => \data_p2[14]_i_1_n_0\
    );
\data_p2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(14),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(14),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(14),
      O => \data_p2[14]_i_2_n_0\
    );
\data_p2[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(15),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[15]_i_2_n_0\,
      O => \data_p2[15]_i_1__0_n_0\
    );
\data_p2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(15),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(15),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(15),
      O => \data_p2[15]_i_2_n_0\
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(16),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[16]_i_2_n_0\,
      O => \data_p2[16]_i_1_n_0\
    );
\data_p2[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(16),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(16),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(16),
      O => \data_p2[16]_i_2_n_0\
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(17),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[17]_i_2_n_0\,
      O => \data_p2[17]_i_1_n_0\
    );
\data_p2[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(17),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(17),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(17),
      O => \data_p2[17]_i_2_n_0\
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(18),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[18]_i_2_n_0\,
      O => \data_p2[18]_i_1_n_0\
    );
\data_p2[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(18),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(18),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(18),
      O => \data_p2[18]_i_2_n_0\
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(19),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[19]_i_2_n_0\,
      O => \data_p2[19]_i_1_n_0\
    );
\data_p2[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(19),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(19),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(19),
      O => \data_p2[19]_i_2_n_0\
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(1),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[1]_i_2_n_0\,
      O => \data_p2[1]_i_1_n_0\
    );
\data_p2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(1),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(1),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(1),
      O => \data_p2[1]_i_2_n_0\
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(20),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[20]_i_2_n_0\,
      O => \data_p2[20]_i_1_n_0\
    );
\data_p2[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(20),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(20),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(20),
      O => \data_p2[20]_i_2_n_0\
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(21),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[21]_i_2_n_0\,
      O => \data_p2[21]_i_1_n_0\
    );
\data_p2[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(21),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(21),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(21),
      O => \data_p2[21]_i_2_n_0\
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(22),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[22]_i_2_n_0\,
      O => \data_p2[22]_i_1_n_0\
    );
\data_p2[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(22),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(22),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(22),
      O => \data_p2[22]_i_2_n_0\
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(23),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[23]_i_2_n_0\,
      O => \data_p2[23]_i_1_n_0\
    );
\data_p2[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(23),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(23),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(23),
      O => \data_p2[23]_i_2_n_0\
    );
\data_p2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(24),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[24]_i_2_n_0\,
      O => \data_p2[24]_i_1_n_0\
    );
\data_p2[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(24),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(24),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(24),
      O => \data_p2[24]_i_2_n_0\
    );
\data_p2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(25),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[25]_i_2_n_0\,
      O => \data_p2[25]_i_1_n_0\
    );
\data_p2[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(25),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(25),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(25),
      O => \data_p2[25]_i_2_n_0\
    );
\data_p2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(26),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[26]_i_2_n_0\,
      O => \data_p2[26]_i_1_n_0\
    );
\data_p2[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(26),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(26),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(26),
      O => \data_p2[26]_i_2_n_0\
    );
\data_p2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(27),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[27]_i_2_n_0\,
      O => \data_p2[27]_i_1_n_0\
    );
\data_p2[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(27),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(27),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(27),
      O => \data_p2[27]_i_2_n_0\
    );
\data_p2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(28),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[28]_i_2_n_0\,
      O => \data_p2[28]_i_1_n_0\
    );
\data_p2[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(28),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(28),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(28),
      O => \data_p2[28]_i_2_n_0\
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(29),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[29]_i_2_n_0\,
      O => \data_p2[29]_i_1_n_0\
    );
\data_p2[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(29),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(29),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(29),
      O => \data_p2[29]_i_2_n_0\
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(2),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[2]_i_2_n_0\,
      O => \data_p2[2]_i_1_n_0\
    );
\data_p2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(2),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(2),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(2),
      O => \data_p2[2]_i_2_n_0\
    );
\data_p2[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(30),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[30]_i_2_n_0\,
      O => \data_p2[30]_i_1__0_n_0\
    );
\data_p2[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(30),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(30),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(30),
      O => \data_p2[30]_i_2_n_0\
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \data_p2_reg[0]_0\(2),
      O => gmem_ARLEN(0)
    );
\data_p2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA8"
    )
        port map (
      I0 => gmem_ARREADY,
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[0]_0\(5),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[0]_0\(1),
      I5 => \data_p2_reg[0]_1\,
      O => load_p2
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(3),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[3]_i_2_n_0\,
      O => \data_p2[3]_i_1_n_0\
    );
\data_p2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(3),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(3),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(3),
      O => \data_p2[3]_i_2_n_0\
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(4),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[4]_i_2_n_0\,
      O => \data_p2[4]_i_1_n_0\
    );
\data_p2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(4),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(4),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(4),
      O => \data_p2[4]_i_2_n_0\
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(5),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[5]_i_2_n_0\,
      O => \data_p2[5]_i_1_n_0\
    );
\data_p2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(5),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(5),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(5),
      O => \data_p2[5]_i_2_n_0\
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(6),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[6]_i_2_n_0\,
      O => \data_p2[6]_i_1_n_0\
    );
\data_p2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(6),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(6),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(6),
      O => \data_p2[6]_i_2_n_0\
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(7),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[7]_i_2_n_0\,
      O => \data_p2[7]_i_1_n_0\
    );
\data_p2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(7),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(7),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(7),
      O => \data_p2[7]_i_2_n_0\
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(8),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[8]_i_2_n_0\,
      O => \data_p2[8]_i_1_n_0\
    );
\data_p2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(8),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(8),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(8),
      O => \data_p2[8]_i_2_n_0\
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_p1_reg[30]_0\(9),
      I1 => \data_p2_reg[0]_0\(5),
      I2 => \data_p2[9]_i_2_n_0\,
      O => \data_p2[9]_i_1_n_0\
    );
\data_p2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \data_p2_reg[30]_0\(9),
      I1 => \data_p2_reg[0]_0\(4),
      I2 => \data_p2_reg[30]_1\(9),
      I3 => \data_p2_reg[0]_0\(2),
      I4 => \data_p2_reg[30]_2\(9),
      O => \data_p2[9]_i_2_n_0\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[0]_i_1_n_0\,
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[10]_i_1_n_0\,
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[11]_i_1_n_0\,
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[12]_i_1_n_0\,
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[13]_i_1_n_0\,
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[14]_i_1_n_0\,
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[15]_i_1__0_n_0\,
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[16]_i_1_n_0\,
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[17]_i_1_n_0\,
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[18]_i_1_n_0\,
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[19]_i_1_n_0\,
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[1]_i_1_n_0\,
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[20]_i_1_n_0\,
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[21]_i_1_n_0\,
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[22]_i_1_n_0\,
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[23]_i_1_n_0\,
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[24]_i_1_n_0\,
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[25]_i_1_n_0\,
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[26]_i_1_n_0\,
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[27]_i_1_n_0\,
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[28]_i_1_n_0\,
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[29]_i_1_n_0\,
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[2]_i_1_n_0\,
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[30]_i_1__0_n_0\,
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => gmem_ARLEN(0),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[0]_0\(2),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[3]_i_1_n_0\,
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[4]_i_1_n_0\,
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[5]_i_1_n_0\,
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[6]_i_1_n_0\,
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[7]_i_1_n_0\,
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[8]_i_1_n_0\,
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2[9]_i_1_n_0\,
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB3033"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I1 => \state__0\(1),
      I2 => rs2f_rreq_ack,
      I3 => \state__0\(0),
      I4 => gmem_ARREADY,
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => gmem_ARREADY,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F4CCCCC"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^q\(0),
      I2 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I3 => gmem_ARREADY,
      I4 => state(1),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => state(1),
      I1 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I2 => \^q\(0),
      I3 => rs2f_rreq_ack,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    ap_reg_ioackin_gmem_AWREADY_reg : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_gmem_AWREADY17_out : out STD_LOGIC;
    I_RREADY1 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_1\ : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    \data_p1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gmem_AWREADY : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC;
    \ap_CS_fsm_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    \data_p2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    beat_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice__parameterized0\ : entity is "Aff_channel_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice__parameterized0\ is
  signal \^b\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FSM_sequential_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair167";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ap_CS_fsm[21]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of ap_reg_ioackin_gmem_AWREADY_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \c_color_1_reg_754[4]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \data_p2[30]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair165";
begin
  B(15 downto 0) <= \^b\(15 downto 0);
  \FSM_sequential_state_reg[1]_0\(0) <= \^fsm_sequential_state_reg[1]_0\(0);
  rdata_ack_t <= \^rdata_ack_t\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \FSM_sequential_state[1]_i_2__1_n_0\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \FSM_sequential_state[1]_i_2__1_n_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \data_p2_reg[0]_0\,
      I1 => Q(5),
      I2 => \^state_reg[0]_0\(0),
      O => ap_reg_ioackin_gmem_AWREADY_reg
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF20000FFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => p,
      I2 => Q(6),
      I3 => Q(1),
      I4 => \^state_reg[0]_0\(0),
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \FSM_sequential_state[1]_i_2__1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^state_reg[0]_0\(0),
      I2 => Q(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F015F004"
    )
        port map (
      I0 => \ap_CS_fsm_reg[12]_0\(0),
      I1 => Q(2),
      I2 => \^state_reg[0]_0\(0),
      I3 => Q(1),
      I4 => Q(3),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p,
      I1 => Q(2),
      I2 => \^state_reg[0]_0\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => Q(4),
      I1 => \^state_reg[0]_0\(0),
      I2 => \data_p2_reg[0]_0\,
      I3 => gmem_AWREADY,
      I4 => Q(5),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => Q(6),
      O => ap_NS_fsm(4)
    );
ap_reg_ioackin_gmem_AWREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => Q(5),
      I2 => \data_p2_reg[0]_0\,
      I3 => ap_rst_n,
      O => \state_reg[0]_1\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFF4C44"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I4 => beat_valid,
      O => s_ready_t_reg_0
    );
\c_color_1_reg_754[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[12]_0\(0),
      I1 => Q(2),
      I2 => \^state_reg[0]_0\(0),
      O => \ap_CS_fsm_reg[12]\(0)
    );
\c_color_reg_305[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => Q(1),
      O => I_RREADY1
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[0]\,
      O => \^b\(0)
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[10]\,
      O => \^b\(10)
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[11]\,
      O => \^b\(11)
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[12]\,
      O => \^b\(12)
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[13]\,
      O => \^b\(13)
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[14]\,
      O => \^b\(14)
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \state__0\(0),
      I3 => s_ready_t_reg_1,
      O => \^fsm_sequential_state_reg[1]_0\(0)
    );
\data_p1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[15]\,
      O => \^b\(15)
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[1]\,
      O => \^b\(1)
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[2]\,
      O => \^b\(2)
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[3]\,
      O => \^b\(3)
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[4]\,
      O => \^b\(4)
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[5]\,
      O => \^b\(5)
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[6]\,
      O => \^b\(6)
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[7]\,
      O => \^b\(7)
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[8]\,
      O => \^b\(8)
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[15]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[9]\,
      O => \^b\(9)
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(0),
      Q => \data_p1_reg[15]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(10),
      Q => \data_p1_reg[15]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(11),
      Q => \data_p1_reg[15]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(12),
      Q => \data_p1_reg[15]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(13),
      Q => \data_p1_reg[15]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(14),
      Q => \data_p1_reg[15]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(15),
      Q => \data_p1_reg[15]_0\(15),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(1),
      Q => \data_p1_reg[15]_0\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(2),
      Q => \data_p1_reg[15]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(3),
      Q => \data_p1_reg[15]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(4),
      Q => \data_p1_reg[15]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(5),
      Q => \data_p1_reg[15]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(6),
      Q => \data_p1_reg[15]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(7),
      Q => \data_p1_reg[15]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(8),
      Q => \data_p1_reg[15]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^fsm_sequential_state_reg[1]_0\(0),
      D => \^b\(9),
      Q => \data_p1_reg[15]_0\(9),
      R => '0'
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_1,
      O => load_p2
    );
\data_p2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => Q(5),
      I2 => gmem_AWREADY,
      I3 => \data_p2_reg[0]_0\,
      O => E(0)
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[15]_0\(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
p_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => \data_p2_reg[0]_0\,
      I2 => gmem_AWREADY,
      I3 => Q(5),
      O => ap_reg_ioackin_gmem_AWREADY17_out
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF00F3"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \state__0\(0),
      I2 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I3 => \state__0\(1),
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC4CCC4C"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I1 => \^state_reg[0]_0\(0),
      I2 => state(1),
      I3 => s_ready_t_reg_1,
      I4 => \^rdata_ack_t\,
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I1 => state(1),
      I2 => s_ready_t_reg_1,
      I3 => \^state_reg[0]_0\(0),
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_throttl is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWREADY_0 : out STD_LOGIC;
    \throttl_cnt_reg[2]_0\ : out STD_LOGIC;
    \throttl_cnt_reg[0]_0\ : out STD_LOGIC;
    \throttl_cnt_reg[6]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[5]_0\ : in STD_LOGIC;
    \throttl_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_throttl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \throttl_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^throttl_cnt_reg[2]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_4\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of m_axi_gmem_AWVALID_INST_0_i_1 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of m_axi_gmem_AWVALID_INST_0_i_2 : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_4\ : label is "soft_lutpair310";
begin
  Q(0) <= \^q\(0);
  \throttl_cnt_reg[2]_0\ <= \^throttl_cnt_reg[2]_0\;
\could_multi_bursts.AWVALID_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => m_axi_gmem_AWREADY,
      I1 => \^throttl_cnt_reg[2]_0\,
      I2 => throttl_cnt_reg(6),
      I3 => throttl_cnt_reg(5),
      I4 => throttl_cnt_reg(7),
      I5 => \^q\(0),
      O => m_axi_gmem_AWREADY_0
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => throttl_cnt_reg(6),
      I1 => throttl_cnt_reg(5),
      I2 => throttl_cnt_reg(7),
      I3 => \^q\(0),
      O => \throttl_cnt_reg[6]_0\
    );
m_axi_gmem_AWVALID_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => throttl_cnt_reg(7),
      I2 => throttl_cnt_reg(5),
      I3 => throttl_cnt_reg(6),
      I4 => \^throttl_cnt_reg[2]_0\,
      O => \throttl_cnt_reg[0]_0\
    );
m_axi_gmem_AWVALID_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => throttl_cnt_reg(1),
      I2 => throttl_cnt_reg(4),
      I3 => throttl_cnt_reg(3),
      O => \^throttl_cnt_reg[2]_0\
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9099"
    )
        port map (
      I0 => throttl_cnt_reg(1),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg[3]_0\(0),
      I3 => \throttl_cnt_reg[5]_0\,
      O => p_0_in(1)
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => \throttl_cnt_reg[3]_0\(1),
      I1 => \throttl_cnt_reg[5]_0\,
      I2 => throttl_cnt_reg(2),
      I3 => throttl_cnt_reg(1),
      I4 => \^q\(0),
      O => p_0_in(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE010000FE01FE01"
    )
        port map (
      I0 => throttl_cnt_reg(1),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(2),
      I3 => throttl_cnt_reg(3),
      I4 => \throttl_cnt_reg[3]_0\(2),
      I5 => \throttl_cnt_reg[5]_0\,
      O => p_0_in(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(1),
      I3 => throttl_cnt_reg(3),
      I4 => throttl_cnt_reg(4),
      I5 => \throttl_cnt_reg[5]_0\,
      O => p_0_in(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \throttl_cnt[7]_i_4_n_0\,
      I1 => throttl_cnt_reg(5),
      I2 => \throttl_cnt_reg[5]_0\,
      O => p_0_in(5)
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \throttl_cnt[7]_i_4_n_0\,
      I1 => throttl_cnt_reg(5),
      I2 => throttl_cnt_reg(6),
      I3 => \throttl_cnt_reg[5]_0\,
      O => p_0_in(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FD02"
    )
        port map (
      I0 => \throttl_cnt[7]_i_4_n_0\,
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(5),
      I3 => throttl_cnt_reg(7),
      I4 => \throttl_cnt_reg[5]_0\,
      O => p_0_in(7)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(1),
      I3 => throttl_cnt_reg(4),
      I4 => throttl_cnt_reg(3),
      O => \throttl_cnt[7]_i_4_n_0\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => throttl_cnt_reg(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => throttl_cnt_reg(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => throttl_cnt_reg(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => throttl_cnt_reg(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => throttl_cnt_reg(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => throttl_cnt_reg(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => throttl_cnt_reg(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mbkb_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_width_V_read_reg_640_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_V2_sum_fu_470_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_width_V_read_reg_640 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem_addr_reg_734_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mbkb_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mbkb_DSP48_0 is
  signal \^d\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_734[11]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[11]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[11]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[11]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[15]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[15]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[15]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[15]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[19]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[19]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[19]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[19]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[23]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[23]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[23]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[23]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[27]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[27]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[27]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[27]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[30]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[30]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[30]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[3]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[3]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[3]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[3]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[7]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[7]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734[7]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_734_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^input_width_v_read_reg_640_reg[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_i_10_n_0 : STD_LOGIC;
  signal p_i_11_n_0 : STD_LOGIC;
  signal p_i_12_n_0 : STD_LOGIC;
  signal p_i_13_n_0 : STD_LOGIC;
  signal p_i_14_n_0 : STD_LOGIC;
  signal p_i_15_n_0 : STD_LOGIC;
  signal p_i_16_n_0 : STD_LOGIC;
  signal p_i_17_n_0 : STD_LOGIC;
  signal p_i_18_n_0 : STD_LOGIC;
  signal p_i_19_n_0 : STD_LOGIC;
  signal \p_i_1__0_n_1\ : STD_LOGIC;
  signal \p_i_1__0_n_2\ : STD_LOGIC;
  signal \p_i_1__0_n_3\ : STD_LOGIC;
  signal p_i_20_n_0 : STD_LOGIC;
  signal p_i_21_n_0 : STD_LOGIC;
  signal p_i_22_n_0 : STD_LOGIC;
  signal p_i_23_n_0 : STD_LOGIC;
  signal p_i_24_n_0 : STD_LOGIC;
  signal p_i_2_n_0 : STD_LOGIC;
  signal p_i_2_n_1 : STD_LOGIC;
  signal p_i_2_n_2 : STD_LOGIC;
  signal p_i_2_n_3 : STD_LOGIC;
  signal p_i_3_n_0 : STD_LOGIC;
  signal p_i_3_n_1 : STD_LOGIC;
  signal p_i_3_n_2 : STD_LOGIC;
  signal p_i_3_n_3 : STD_LOGIC;
  signal p_i_4_n_0 : STD_LOGIC;
  signal p_i_4_n_1 : STD_LOGIC;
  signal p_i_4_n_2 : STD_LOGIC;
  signal p_i_4_n_3 : STD_LOGIC;
  signal p_i_5_n_0 : STD_LOGIC;
  signal p_i_5_n_1 : STD_LOGIC;
  signal p_i_5_n_2 : STD_LOGIC;
  signal p_i_5_n_3 : STD_LOGIC;
  signal p_i_6_n_0 : STD_LOGIC;
  signal p_i_6_n_1 : STD_LOGIC;
  signal p_i_6_n_2 : STD_LOGIC;
  signal p_i_6_n_3 : STD_LOGIC;
  signal p_i_7_n_0 : STD_LOGIC;
  signal p_i_7_n_1 : STD_LOGIC;
  signal p_i_7_n_2 : STD_LOGIC;
  signal p_i_7_n_3 : STD_LOGIC;
  signal p_i_8_n_0 : STD_LOGIC;
  signal p_i_8_n_1 : STD_LOGIC;
  signal p_i_8_n_2 : STD_LOGIC;
  signal p_i_8_n_3 : STD_LOGIC;
  signal p_i_9_n_0 : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal tmp1_fu_429_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmem_addr_reg_734_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_reg_734_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_p_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_p_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \ap_CS_fsm_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ap_CS_fsm_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_i_3 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_i_4 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_i_5 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_i_6 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_i_8 : label is "{SYNTH-8 {cell *THIS*}}";
begin
  D(30 downto 0) <= \^d\(30 downto 0);
  SR(0) <= \^sr\(0);
  \input_width_V_read_reg_640_reg[15]\(0) <= \^input_width_v_read_reg_640_reg[15]\(0);
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_width_V_read_reg_640(15),
      I1 => p_3(15),
      O => \ap_CS_fsm[3]_i_4_n_0\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3(13),
      I1 => input_width_V_read_reg_640(13),
      I2 => p_3(12),
      I3 => input_width_V_read_reg_640(12),
      I4 => input_width_V_read_reg_640(14),
      I5 => p_3(14),
      O => \ap_CS_fsm[3]_i_5_n_0\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3(9),
      I1 => input_width_V_read_reg_640(9),
      I2 => p_3(10),
      I3 => input_width_V_read_reg_640(10),
      I4 => input_width_V_read_reg_640(11),
      I5 => p_3(11),
      O => \ap_CS_fsm[3]_i_6_n_0\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3(6),
      I1 => input_width_V_read_reg_640(6),
      I2 => p_3(7),
      I3 => input_width_V_read_reg_640(7),
      I4 => input_width_V_read_reg_640(8),
      I5 => p_3(8),
      O => \ap_CS_fsm[3]_i_7_n_0\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3(3),
      I1 => input_width_V_read_reg_640(3),
      I2 => p_3(4),
      I3 => input_width_V_read_reg_640(4),
      I4 => input_width_V_read_reg_640(5),
      I5 => p_3(5),
      O => \ap_CS_fsm[3]_i_8_n_0\
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3(0),
      I1 => input_width_V_read_reg_640(0),
      I2 => p_3(1),
      I3 => input_width_V_read_reg_640(1),
      I4 => input_width_V_read_reg_640(2),
      I5 => p_3(2),
      O => \ap_CS_fsm[3]_i_9_n_0\
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_3_n_0\,
      CO(3 downto 2) => \NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^input_width_v_read_reg_640_reg[15]\(0),
      CO(0) => \ap_CS_fsm_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ap_CS_fsm[3]_i_4_n_0\,
      S(0) => \ap_CS_fsm[3]_i_5_n_0\
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_3_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_3_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_3_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_6_n_0\,
      S(2) => \ap_CS_fsm[3]_i_7_n_0\,
      S(1) => \ap_CS_fsm[3]_i_8_n_0\,
      S(0) => \ap_CS_fsm[3]_i_9_n_0\
    );
\gmem_addr_reg_734[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(11),
      I1 => \gmem_addr_reg_734_reg[30]\(11),
      O => \gmem_addr_reg_734[11]_i_2_n_0\
    );
\gmem_addr_reg_734[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(10),
      I1 => \gmem_addr_reg_734_reg[30]\(10),
      O => \gmem_addr_reg_734[11]_i_3_n_0\
    );
\gmem_addr_reg_734[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(9),
      I1 => \gmem_addr_reg_734_reg[30]\(9),
      O => \gmem_addr_reg_734[11]_i_4_n_0\
    );
\gmem_addr_reg_734[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(8),
      I1 => \gmem_addr_reg_734_reg[30]\(8),
      O => \gmem_addr_reg_734[11]_i_5_n_0\
    );
\gmem_addr_reg_734[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(15),
      I1 => \gmem_addr_reg_734_reg[30]\(15),
      O => \gmem_addr_reg_734[15]_i_2_n_0\
    );
\gmem_addr_reg_734[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(14),
      I1 => \gmem_addr_reg_734_reg[30]\(14),
      O => \gmem_addr_reg_734[15]_i_3_n_0\
    );
\gmem_addr_reg_734[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(13),
      I1 => \gmem_addr_reg_734_reg[30]\(13),
      O => \gmem_addr_reg_734[15]_i_4_n_0\
    );
\gmem_addr_reg_734[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(12),
      I1 => \gmem_addr_reg_734_reg[30]\(12),
      O => \gmem_addr_reg_734[15]_i_5_n_0\
    );
\gmem_addr_reg_734[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(19),
      I1 => \gmem_addr_reg_734_reg[30]\(19),
      O => \gmem_addr_reg_734[19]_i_2_n_0\
    );
\gmem_addr_reg_734[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(18),
      I1 => \gmem_addr_reg_734_reg[30]\(18),
      O => \gmem_addr_reg_734[19]_i_3_n_0\
    );
\gmem_addr_reg_734[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(17),
      I1 => \gmem_addr_reg_734_reg[30]\(17),
      O => \gmem_addr_reg_734[19]_i_4_n_0\
    );
\gmem_addr_reg_734[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(16),
      I1 => \gmem_addr_reg_734_reg[30]\(16),
      O => \gmem_addr_reg_734[19]_i_5_n_0\
    );
\gmem_addr_reg_734[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(23),
      I1 => \gmem_addr_reg_734_reg[30]\(23),
      O => \gmem_addr_reg_734[23]_i_2_n_0\
    );
\gmem_addr_reg_734[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(22),
      I1 => \gmem_addr_reg_734_reg[30]\(22),
      O => \gmem_addr_reg_734[23]_i_3_n_0\
    );
\gmem_addr_reg_734[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(21),
      I1 => \gmem_addr_reg_734_reg[30]\(21),
      O => \gmem_addr_reg_734[23]_i_4_n_0\
    );
\gmem_addr_reg_734[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(20),
      I1 => \gmem_addr_reg_734_reg[30]\(20),
      O => \gmem_addr_reg_734[23]_i_5_n_0\
    );
\gmem_addr_reg_734[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(27),
      I1 => \gmem_addr_reg_734_reg[30]\(27),
      O => \gmem_addr_reg_734[27]_i_2_n_0\
    );
\gmem_addr_reg_734[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(26),
      I1 => \gmem_addr_reg_734_reg[30]\(26),
      O => \gmem_addr_reg_734[27]_i_3_n_0\
    );
\gmem_addr_reg_734[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(25),
      I1 => \gmem_addr_reg_734_reg[30]\(25),
      O => \gmem_addr_reg_734[27]_i_4_n_0\
    );
\gmem_addr_reg_734[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(24),
      I1 => \gmem_addr_reg_734_reg[30]\(24),
      O => \gmem_addr_reg_734[27]_i_5_n_0\
    );
\gmem_addr_reg_734[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(30),
      I1 => \gmem_addr_reg_734_reg[30]\(30),
      O => \gmem_addr_reg_734[30]_i_2_n_0\
    );
\gmem_addr_reg_734[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(29),
      I1 => \gmem_addr_reg_734_reg[30]\(29),
      O => \gmem_addr_reg_734[30]_i_3_n_0\
    );
\gmem_addr_reg_734[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(28),
      I1 => \gmem_addr_reg_734_reg[30]\(28),
      O => \gmem_addr_reg_734[30]_i_4_n_0\
    );
\gmem_addr_reg_734[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(3),
      I1 => \gmem_addr_reg_734_reg[30]\(3),
      O => \gmem_addr_reg_734[3]_i_2_n_0\
    );
\gmem_addr_reg_734[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(2),
      I1 => \gmem_addr_reg_734_reg[30]\(2),
      O => \gmem_addr_reg_734[3]_i_3_n_0\
    );
\gmem_addr_reg_734[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(1),
      I1 => \gmem_addr_reg_734_reg[30]\(1),
      O => \gmem_addr_reg_734[3]_i_4_n_0\
    );
\gmem_addr_reg_734[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(0),
      I1 => \gmem_addr_reg_734_reg[30]\(0),
      O => \gmem_addr_reg_734[3]_i_5_n_0\
    );
\gmem_addr_reg_734[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(7),
      I1 => \gmem_addr_reg_734_reg[30]\(7),
      O => \gmem_addr_reg_734[7]_i_2_n_0\
    );
\gmem_addr_reg_734[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(6),
      I1 => \gmem_addr_reg_734_reg[30]\(6),
      O => \gmem_addr_reg_734[7]_i_3_n_0\
    );
\gmem_addr_reg_734[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(5),
      I1 => \gmem_addr_reg_734_reg[30]\(5),
      O => \gmem_addr_reg_734[7]_i_4_n_0\
    );
\gmem_addr_reg_734[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^d\(4),
      I1 => \gmem_addr_reg_734_reg[30]\(4),
      O => \gmem_addr_reg_734[7]_i_5_n_0\
    );
\gmem_addr_reg_734_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_734_reg[7]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_734_reg[11]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_734_reg[11]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_734_reg[11]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_734_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(11 downto 8),
      O(3 downto 0) => input_data_V2_sum_fu_470_p2(11 downto 8),
      S(3) => \gmem_addr_reg_734[11]_i_2_n_0\,
      S(2) => \gmem_addr_reg_734[11]_i_3_n_0\,
      S(1) => \gmem_addr_reg_734[11]_i_4_n_0\,
      S(0) => \gmem_addr_reg_734[11]_i_5_n_0\
    );
\gmem_addr_reg_734_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_734_reg[11]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_734_reg[15]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_734_reg[15]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_734_reg[15]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_734_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(15 downto 12),
      O(3 downto 0) => input_data_V2_sum_fu_470_p2(15 downto 12),
      S(3) => \gmem_addr_reg_734[15]_i_2_n_0\,
      S(2) => \gmem_addr_reg_734[15]_i_3_n_0\,
      S(1) => \gmem_addr_reg_734[15]_i_4_n_0\,
      S(0) => \gmem_addr_reg_734[15]_i_5_n_0\
    );
\gmem_addr_reg_734_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_734_reg[15]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_734_reg[19]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_734_reg[19]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_734_reg[19]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_734_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(19 downto 16),
      O(3 downto 0) => input_data_V2_sum_fu_470_p2(19 downto 16),
      S(3) => \gmem_addr_reg_734[19]_i_2_n_0\,
      S(2) => \gmem_addr_reg_734[19]_i_3_n_0\,
      S(1) => \gmem_addr_reg_734[19]_i_4_n_0\,
      S(0) => \gmem_addr_reg_734[19]_i_5_n_0\
    );
\gmem_addr_reg_734_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_734_reg[19]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_734_reg[23]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_734_reg[23]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_734_reg[23]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_734_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(23 downto 20),
      O(3 downto 0) => input_data_V2_sum_fu_470_p2(23 downto 20),
      S(3) => \gmem_addr_reg_734[23]_i_2_n_0\,
      S(2) => \gmem_addr_reg_734[23]_i_3_n_0\,
      S(1) => \gmem_addr_reg_734[23]_i_4_n_0\,
      S(0) => \gmem_addr_reg_734[23]_i_5_n_0\
    );
\gmem_addr_reg_734_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_734_reg[23]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_734_reg[27]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_734_reg[27]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_734_reg[27]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_734_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(27 downto 24),
      O(3 downto 0) => input_data_V2_sum_fu_470_p2(27 downto 24),
      S(3) => \gmem_addr_reg_734[27]_i_2_n_0\,
      S(2) => \gmem_addr_reg_734[27]_i_3_n_0\,
      S(1) => \gmem_addr_reg_734[27]_i_4_n_0\,
      S(0) => \gmem_addr_reg_734[27]_i_5_n_0\
    );
\gmem_addr_reg_734_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_734_reg[27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gmem_addr_reg_734_reg[30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_reg_734_reg[30]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_734_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^d\(29 downto 28),
      O(3) => \NLW_gmem_addr_reg_734_reg[30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => input_data_V2_sum_fu_470_p2(30 downto 28),
      S(3) => '0',
      S(2) => \gmem_addr_reg_734[30]_i_2_n_0\,
      S(1) => \gmem_addr_reg_734[30]_i_3_n_0\,
      S(0) => \gmem_addr_reg_734[30]_i_4_n_0\
    );
\gmem_addr_reg_734_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_734_reg[3]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_734_reg[3]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_734_reg[3]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_734_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(3 downto 0),
      O(3 downto 0) => input_data_V2_sum_fu_470_p2(3 downto 0),
      S(3) => \gmem_addr_reg_734[3]_i_2_n_0\,
      S(2) => \gmem_addr_reg_734[3]_i_3_n_0\,
      S(1) => \gmem_addr_reg_734[3]_i_4_n_0\,
      S(0) => \gmem_addr_reg_734[3]_i_5_n_0\
    );
\gmem_addr_reg_734_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_734_reg[3]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_734_reg[7]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_734_reg[7]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_734_reg[7]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_734_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(7 downto 4),
      O(3 downto 0) => input_data_V2_sum_fu_470_p2(7 downto 4),
      S(3) => \gmem_addr_reg_734[7]_i_2_n_0\,
      S(2) => \gmem_addr_reg_734[7]_i_3_n_0\,
      S(1) => \gmem_addr_reg_734[7]_i_4_n_0\,
      S(0) => \gmem_addr_reg_734[7]_i_5_n_0\
    );
\i_op_assign_2_reg_270[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^input_width_v_read_reg_640_reg[15]\(0),
      O => \^sr\(0)
    );
p: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 24) => B"000000",
      A(23 downto 0) => p_2(23 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => p_1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 32) => B"0000000000000000",
      C(31 downto 0) => tmp1_fu_429_p2(31 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_0(0),
      CEC => \^sr\(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_p_P_UNCONNECTED(47 downto 32),
      P(31) => p_n_74,
      P(30 downto 0) => \^d\(30 downto 0),
      PATTERNBDETECT => NLW_p_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \^sr\(0),
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_UNDERFLOW_UNCONNECTED
    );
p_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(14),
      I1 => p_3(14),
      O => p_i_10_n_0
    );
p_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(13),
      I1 => p_3(13),
      O => p_i_11_n_0
    );
p_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(12),
      I1 => p_3(12),
      O => p_i_12_n_0
    );
p_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(11),
      I1 => p_3(11),
      O => p_i_13_n_0
    );
p_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(10),
      I1 => p_3(10),
      O => p_i_14_n_0
    );
p_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(9),
      I1 => p_3(9),
      O => p_i_15_n_0
    );
p_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(8),
      I1 => p_3(8),
      O => p_i_16_n_0
    );
p_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(7),
      I1 => p_3(7),
      O => p_i_17_n_0
    );
p_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(6),
      I1 => p_3(6),
      O => p_i_18_n_0
    );
p_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(5),
      I1 => p_3(5),
      O => p_i_19_n_0
    );
\p_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_2_n_0,
      CO(3) => \NLW_p_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \p_i_1__0_n_1\,
      CO(1) => \p_i_1__0_n_2\,
      CO(0) => \p_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp1_fu_429_p2(31 downto 28),
      S(3 downto 0) => p_4(31 downto 28)
    );
p_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_3_n_0,
      CO(3) => p_i_2_n_0,
      CO(2) => p_i_2_n_1,
      CO(1) => p_i_2_n_2,
      CO(0) => p_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp1_fu_429_p2(27 downto 24),
      S(3 downto 0) => p_4(27 downto 24)
    );
p_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(4),
      I1 => p_3(4),
      O => p_i_20_n_0
    );
p_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(3),
      I1 => p_3(3),
      O => p_i_21_n_0
    );
p_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(2),
      I1 => p_3(2),
      O => p_i_22_n_0
    );
p_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(1),
      I1 => p_3(1),
      O => p_i_23_n_0
    );
p_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(0),
      I1 => p_3(0),
      O => p_i_24_n_0
    );
p_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_4_n_0,
      CO(3) => p_i_3_n_0,
      CO(2) => p_i_3_n_1,
      CO(1) => p_i_3_n_2,
      CO(0) => p_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp1_fu_429_p2(23 downto 20),
      S(3 downto 0) => p_4(23 downto 20)
    );
p_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_5_n_0,
      CO(3) => p_i_4_n_0,
      CO(2) => p_i_4_n_1,
      CO(1) => p_i_4_n_2,
      CO(0) => p_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => tmp1_fu_429_p2(19 downto 16),
      S(3 downto 0) => p_4(19 downto 16)
    );
p_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_6_n_0,
      CO(3) => p_i_5_n_0,
      CO(2) => p_i_5_n_1,
      CO(1) => p_i_5_n_2,
      CO(0) => p_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => p_4(15 downto 12),
      O(3 downto 0) => tmp1_fu_429_p2(15 downto 12),
      S(3) => p_i_9_n_0,
      S(2) => p_i_10_n_0,
      S(1) => p_i_11_n_0,
      S(0) => p_i_12_n_0
    );
p_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_7_n_0,
      CO(3) => p_i_6_n_0,
      CO(2) => p_i_6_n_1,
      CO(1) => p_i_6_n_2,
      CO(0) => p_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => p_4(11 downto 8),
      O(3 downto 0) => tmp1_fu_429_p2(11 downto 8),
      S(3) => p_i_13_n_0,
      S(2) => p_i_14_n_0,
      S(1) => p_i_15_n_0,
      S(0) => p_i_16_n_0
    );
p_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => p_i_8_n_0,
      CO(3) => p_i_7_n_0,
      CO(2) => p_i_7_n_1,
      CO(1) => p_i_7_n_2,
      CO(0) => p_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => p_4(7 downto 4),
      O(3 downto 0) => tmp1_fu_429_p2(7 downto 4),
      S(3) => p_i_17_n_0,
      S(2) => p_i_18_n_0,
      S(1) => p_i_19_n_0,
      S(0) => p_i_20_n_0
    );
p_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_i_8_n_0,
      CO(2) => p_i_8_n_1,
      CO(1) => p_i_8_n_2,
      CO(0) => p_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => p_4(3 downto 0),
      O(3 downto 0) => tmp1_fu_429_p2(3 downto 0),
      S(3) => p_i_21_n_0,
      S(2) => p_i_22_n_0,
      S(1) => p_i_23_n_0,
      S(0) => p_i_24_n_0
    );
p_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4(15),
      I1 => p_3(15),
      O => p_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_DSP48_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    load_p1 : in STD_LOGIC;
    ap_reg_ioackin_gmem_AWREADY17_out : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_DSP48_1 is
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => P(15),
      A(28) => P(15),
      A(27) => P(15),
      A(26) => P(15),
      A(25) => P(15),
      A(24) => P(15),
      A(23) => P(15),
      A(22) => P(15),
      A(21) => P(15),
      A(20) => P(15),
      A(19) => P(15),
      A(18) => P(15),
      A(17) => P(15),
      A(16) => P(15),
      A(15 downto 0) => P(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_1(15),
      C(46) => p_1(15),
      C(45) => p_1(15),
      C(44) => p_1(15),
      C(43) => p_1(15),
      C(42) => p_1(15),
      C(41) => p_1(15),
      C(40) => p_1(15),
      C(39) => p_1(15),
      C(38) => p_1(15),
      C(37) => p_1(15),
      C(36) => p_1(15),
      C(35) => p_1(15),
      C(34) => p_1(15),
      C(33) => p_1(15),
      C(32) => p_1(15),
      C(31) => p_1(15),
      C(30) => p_1(15),
      C(29) => p_1(15),
      C(28) => p_1(15),
      C(27) => p_1(15),
      C(26) => p_1(15),
      C(25) => p_1(15),
      C(24) => p_1(15),
      C(23 downto 8) => p_1(15 downto 0),
      C(7 downto 0) => B"00000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => load_p1,
      CEB2 => ap_reg_ioackin_gmem_AWREADY17_out,
      CEC => p_0(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => Q(1),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_RnM_P_UNCONNECTED(47 downto 24),
      P(23 downto 8) => D(15 downto 0),
      P(7) => p_n_98,
      P(6) => p_n_99,
      P(5) => p_n_100,
      P(4) => p_n_101,
      P(3) => p_n_102,
      P(2) => p_n_103,
      P(1) => p_n_104,
      P(0) => p_n_105,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => SR(0),
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_DSP48_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \c_color_reg_305_reg[1]\ : out STD_LOGIC;
    load_p1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I_RREADY1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[14]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_DSP48_1_1 : entity is "Aff_channel_mac_mcud_DSP48_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_DSP48_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_DSP48_1_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_n_100 : STD_LOGIC;
  signal p_n_101 : STD_LOGIC;
  signal p_n_102 : STD_LOGIC;
  signal p_n_103 : STD_LOGIC;
  signal p_n_104 : STD_LOGIC;
  signal p_n_105 : STD_LOGIC;
  signal p_n_98 : STD_LOGIC;
  signal p_n_99 : STD_LOGIC;
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_RnM_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\ap_CS_fsm[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]\(1),
      I1 => \ap_CS_fsm_reg[14]\(0),
      I2 => \ap_CS_fsm_reg[14]\(2),
      I3 => \ap_CS_fsm_reg[14]\(4),
      I4 => \ap_CS_fsm_reg[14]\(3),
      O => \c_color_reg_305_reg[1]\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => B(15),
      A(28) => B(15),
      A(27) => B(15),
      A(26) => B(15),
      A(25) => B(15),
      A(24) => B(15),
      A(23) => B(15),
      A(22) => B(15),
      A(21) => B(15),
      A(20) => B(15),
      A(19) => B(15),
      A(18) => B(15),
      A(17) => B(15),
      A(16) => B(15),
      A(15 downto 0) => B(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => \^p\(15),
      C(46) => \^p\(15),
      C(45) => \^p\(15),
      C(44) => \^p\(15),
      C(43) => \^p\(15),
      C(42) => \^p\(15),
      C(41) => \^p\(15),
      C(40) => \^p\(15),
      C(39) => \^p\(15),
      C(38) => \^p\(15),
      C(37) => \^p\(15),
      C(36) => \^p\(15),
      C(35) => \^p\(15),
      C(34) => \^p\(15),
      C(33) => \^p\(15),
      C(32) => \^p\(15),
      C(31) => \^p\(15),
      C(30) => \^p\(15),
      C(29) => \^p\(15),
      C(28) => \^p\(15),
      C(27) => \^p\(15),
      C(26) => \^p\(15),
      C(25) => \^p\(15),
      C(24) => \^p\(15),
      C(23 downto 8) => \^p\(15 downto 0),
      C(7 downto 0) => B"00000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => load_p1,
      CEA2 => D(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => load_p1,
      CEB2 => I_RREADY1,
      CEC => Q(0),
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_RnM_P_UNCONNECTED(47 downto 24),
      P(23 downto 8) => \^p\(15 downto 0),
      P(7) => p_n_98,
      P(6) => p_n_99,
      P(5) => p_n_100,
      P(4) => p_n_101,
      P(3) => p_n_102,
      P(2) => p_n_103,
      P(1) => p_n_104,
      P(0) => p_n_105,
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_RnM_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => I_RREADY1,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    ap_reg_ioackin_gmem_AWREADY_reg : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_gmem_AWREADY17_out : out STD_LOGIC;
    I_RREADY1 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]_0\ : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \data_p2_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    gmem_AWREADY : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[14]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    \data_p1_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \data_p2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \data_p2_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \data_p2_reg[30]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_read is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal align_len0_carry_n_0 : STD_LOGIC;
  signal align_len0_carry_n_1 : STD_LOGIC;
  signal align_len0_carry_n_2 : STD_LOGIC;
  signal align_len0_carry_n_3 : STD_LOGIC;
  signal \align_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[5]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_9 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf1\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_53\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_54\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \end_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_0\ : STD_LOGIC;
  signal end_addr_carry_n_0 : STD_LOGIC;
  signal end_addr_carry_n_1 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal fifo_rctl_n_1 : STD_LOGIC;
  signal fifo_rctl_n_2 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 36 downto 32 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_2 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_0\ : STD_LOGIC;
  signal first_sect_carry_n_0 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_2\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_0 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem_arvalid\ : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_0 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal rs_rdata_n_30 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_align_len0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_align_len0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[2]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[6]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_6\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[0]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1__0\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair201";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair187";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1__0\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair219";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  SR(0) <= \^sr\(0);
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  m_axi_gmem_ARADDR(29 downto 0) <= \^m_axi_gmem_araddr\(29 downto 0);
  m_axi_gmem_ARVALID <= \^m_axi_gmem_arvalid\;
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => align_len0_carry_n_0,
      CO(2) => align_len0_carry_n_1,
      CO(1) => align_len0_carry_n_2,
      CO(0) => align_len0_carry_n_3,
      CYINIT => '0',
      DI(3) => fifo_rreq_data(36),
      DI(2) => '0',
      DI(1) => fifo_rreq_data(32),
      DI(0) => '0',
      O(3 downto 2) => align_len0(5 downto 4),
      O(1) => align_len0(1),
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(3) => fifo_rreq_n_2,
      S(2) => '1',
      S(1) => fifo_rreq_n_3,
      S(0) => '1'
    );
\align_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => align_len0_carry_n_0,
      CO(3 downto 0) => \NLW_align_len0_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_align_len0_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => align_len0(31),
      S(3 downto 0) => B"0001"
    );
\align_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => align_len0(1),
      Q => \align_len_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => align_len0(31),
      Q => \align_len_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => align_len0(4),
      Q => \align_len_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => align_len0(5),
      Q => \align_len_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\beat_len_buf[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[1]\,
      I1 => \start_addr_reg_n_0_[1]\,
      O => \beat_len_buf[2]_i_2__0_n_0\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => \^sr\(0)
    );
\beat_len_buf_reg[2]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[2]_i_1__0_n_0\,
      CO(2) => \beat_len_buf_reg[2]_i_1__0_n_1\,
      CO(1) => \beat_len_buf_reg[2]_i_1__0_n_2\,
      CO(0) => \beat_len_buf_reg[2]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \align_len_reg_n_0_[1]\,
      O(3 downto 1) => beat_len_buf1(4 downto 2),
      O(0) => \NLW_beat_len_buf_reg[2]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \align_len_reg_n_0_[4]\,
      S(2) => \align_len_reg_n_0_[4]\,
      S(1) => \align_len_reg_n_0_[4]\,
      S(0) => \beat_len_buf[2]_i_2__0_n_0\
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => \^sr\(0)
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => \^sr\(0)
    );
\beat_len_buf_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[2]_i_1__0_n_0\,
      CO(3) => \beat_len_buf_reg[6]_i_1__0_n_0\,
      CO(2) => \beat_len_buf_reg[6]_i_1__0_n_1\,
      CO(1) => \beat_len_buf_reg[6]_i_1__0_n_2\,
      CO(0) => \beat_len_buf_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(8 downto 5),
      S(3) => \align_len_reg_n_0_[31]\,
      S(2) => \align_len_reg_n_0_[31]\,
      S(1) => \align_len_reg_n_0_[31]\,
      S(0) => \align_len_reg_n_0_[5]\
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[6]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \beat_len_buf_reg[9]_i_1__0_n_2\,
      CO(0) => \beat_len_buf_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_beat_len_buf_reg[9]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => beat_len_buf1(11 downto 9),
      S(3) => '0',
      S(2) => \align_len_reg_n_0_[31]\,
      S(1) => \align_len_reg_n_0_[31]\,
      S(0) => \align_len_reg_n_0_[31]\
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_buffer__parameterized0\
     port map (
      D(15) => buff_rdata_n_11,
      D(14) => buff_rdata_n_12,
      D(13) => buff_rdata_n_13,
      D(12) => buff_rdata_n_14,
      D(11) => buff_rdata_n_15,
      D(10) => buff_rdata_n_16,
      D(9) => buff_rdata_n_17,
      D(8) => buff_rdata_n_18,
      D(7) => buff_rdata_n_19,
      D(6) => buff_rdata_n_20,
      D(5) => buff_rdata_n_21,
      D(4) => buff_rdata_n_22,
      D(3) => buff_rdata_n_23,
      D(2) => buff_rdata_n_24,
      D(1) => buff_rdata_n_25,
      D(0) => buff_rdata_n_26,
      DI(0) => buff_rdata_n_28,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_29,
      S(2) => buff_rdata_n_30,
      S(1) => buff_rdata_n_31,
      S(0) => buff_rdata_n_32,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      burst_valid => burst_valid,
      \bus_wide_gen.data_buf_reg[0]\(0) => \bus_wide_gen.data_buf1\,
      \bus_wide_gen.data_buf_reg[0]_0\ => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      \bus_wide_gen.data_buf_reg[10]\ => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      \bus_wide_gen.data_buf_reg[11]\ => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      \bus_wide_gen.data_buf_reg[12]\ => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      \bus_wide_gen.data_buf_reg[13]\ => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      \bus_wide_gen.data_buf_reg[14]\ => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      \bus_wide_gen.data_buf_reg[15]\ => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      \bus_wide_gen.data_buf_reg[15]_0\ => \bus_wide_gen.data_buf[15]_i_5_n_0\,
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.fifo_burst_n_5\,
      \bus_wide_gen.data_buf_reg[1]\ => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      \bus_wide_gen.data_buf_reg[2]\ => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.data_buf_reg[31]_0\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.data_buf_reg[3]\ => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      \bus_wide_gen.data_buf_reg[4]\ => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      \bus_wide_gen.data_buf_reg[5]\ => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      \bus_wide_gen.data_buf_reg[6]\ => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      \bus_wide_gen.data_buf_reg[7]\ => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      \bus_wide_gen.data_buf_reg[8]\ => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      \bus_wide_gen.data_buf_reg[9]\ => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.rdata_valid_t_reg\ => buff_rdata_n_49,
      \bus_wide_gen.split_cnt_buf\ => \bus_wide_gen.split_cnt_buf\,
      \dout_buf_reg[16]_0\ => buff_rdata_n_33,
      \dout_buf_reg[17]_0\ => buff_rdata_n_34,
      \dout_buf_reg[18]_0\ => buff_rdata_n_35,
      \dout_buf_reg[19]_0\ => buff_rdata_n_36,
      \dout_buf_reg[20]_0\ => buff_rdata_n_37,
      \dout_buf_reg[21]_0\ => buff_rdata_n_38,
      \dout_buf_reg[22]_0\ => buff_rdata_n_39,
      \dout_buf_reg[23]_0\ => buff_rdata_n_40,
      \dout_buf_reg[24]_0\ => buff_rdata_n_41,
      \dout_buf_reg[25]_0\ => buff_rdata_n_42,
      \dout_buf_reg[26]_0\ => buff_rdata_n_43,
      \dout_buf_reg[27]_0\ => buff_rdata_n_44,
      \dout_buf_reg[28]_0\ => buff_rdata_n_45,
      \dout_buf_reg[29]_0\ => buff_rdata_n_46,
      \dout_buf_reg[30]_0\ => buff_rdata_n_47,
      \dout_buf_reg[31]_0\ => buff_rdata_n_48,
      \dout_buf_reg[34]_0\(0) => data_pack(34),
      empty_n_reg_0 => buff_rdata_n_9,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1 => fifo_rctl_n_2,
      m_axi_gmem_RRESP(1 downto 0) => m_axi_gmem_RRESP(1 downto 0),
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      mem_reg_0(32 downto 0) => mem_reg(32 downto 0),
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[6]_0\(2) => buff_rdata_n_50,
      \usedw_reg[6]_0\(1) => buff_rdata_n_51,
      \usedw_reg[6]_0\(0) => buff_rdata_n_52,
      \usedw_reg[7]_0\(6) => \p_0_out_carry__0_n_5\,
      \usedw_reg[7]_0\(5) => \p_0_out_carry__0_n_6\,
      \usedw_reg[7]_0\(4) => \p_0_out_carry__0_n_7\,
      \usedw_reg[7]_0\(3) => p_0_out_carry_n_4,
      \usedw_reg[7]_0\(2) => p_0_out_carry_n_5,
      \usedw_reg[7]_0\(1) => p_0_out_carry_n_6,
      \usedw_reg[7]_0\(0) => p_0_out_carry_n_7
    );
\bus_wide_gen.data_buf[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[15]_i_6_n_0\,
      I1 => \bus_wide_gen.len_cnt_reg\(4),
      I2 => \bus_wide_gen.len_cnt_reg\(5),
      I3 => \bus_wide_gen.len_cnt_reg\(6),
      I4 => \bus_wide_gen.len_cnt_reg\(7),
      O => \bus_wide_gen.data_buf[15]_i_5_n_0\
    );
\bus_wide_gen.data_buf[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(1),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(3),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      O => \bus_wide_gen.data_buf[15]_i_6_n_0\
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_26,
      Q => \bus_wide_gen.data_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_16,
      Q => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_15,
      Q => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_14,
      Q => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_13,
      Q => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_12,
      Q => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_11,
      Q => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_33,
      Q => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_34,
      Q => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_35,
      Q => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_36,
      Q => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_25,
      Q => \bus_wide_gen.data_buf_reg_n_0_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_37,
      Q => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_38,
      Q => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_39,
      Q => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_40,
      Q => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_41,
      Q => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_42,
      Q => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_43,
      Q => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_44,
      Q => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_45,
      Q => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_46,
      Q => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_24,
      Q => \bus_wide_gen.data_buf_reg_n_0_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_47,
      Q => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_48,
      Q => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      R => buff_rdata_n_49
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_23,
      Q => \bus_wide_gen.data_buf_reg_n_0_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.data_buf_reg_n_0_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_21,
      Q => \bus_wide_gen.data_buf_reg_n_0_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_20,
      Q => \bus_wide_gen.data_buf_reg_n_0_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_19,
      Q => \bus_wide_gen.data_buf_reg_n_0_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_18,
      Q => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.split_cnt_buf\,
      D => buff_rdata_n_17,
      Q => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo_2
     port map (
      CO(0) => last_sect,
      D(19) => \bus_wide_gen.fifo_burst_n_8\,
      D(18) => \bus_wide_gen.fifo_burst_n_9\,
      D(17) => \bus_wide_gen.fifo_burst_n_10\,
      D(16) => \bus_wide_gen.fifo_burst_n_11\,
      D(15) => \bus_wide_gen.fifo_burst_n_12\,
      D(14) => \bus_wide_gen.fifo_burst_n_13\,
      D(13) => \bus_wide_gen.fifo_burst_n_14\,
      D(12) => \bus_wide_gen.fifo_burst_n_15\,
      D(11) => \bus_wide_gen.fifo_burst_n_16\,
      D(10) => \bus_wide_gen.fifo_burst_n_17\,
      D(9) => \bus_wide_gen.fifo_burst_n_18\,
      D(8) => \bus_wide_gen.fifo_burst_n_19\,
      D(7) => \bus_wide_gen.fifo_burst_n_20\,
      D(6) => \bus_wide_gen.fifo_burst_n_21\,
      D(5) => \bus_wide_gen.fifo_burst_n_22\,
      D(4) => \bus_wide_gen.fifo_burst_n_23\,
      D(3) => \bus_wide_gen.fifo_burst_n_24\,
      D(2) => \bus_wide_gen.fifo_burst_n_25\,
      D(1) => \bus_wide_gen.fifo_burst_n_26\,
      D(0) => \bus_wide_gen.fifo_burst_n_27\,
      E(0) => p_21_in,
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \bus_wide_gen.fifo_burst_n_3\,
      ap_rst_n_1(0) => \bus_wide_gen.fifo_burst_n_31\,
      ap_rst_n_2(0) => \bus_wide_gen.fifo_burst_n_34\,
      ap_rst_n_3(0) => \bus_wide_gen.fifo_burst_n_37\,
      \beat_len_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_39\,
      beat_valid => beat_valid,
      burst_valid => burst_valid,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[0]\ => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \bus_wide_gen.split_cnt_buf\ => \bus_wide_gen.split_cnt_buf\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \could_multi_bursts.loop_cnt_reg[0]\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \could_multi_bursts.loop_cnt_reg[1]\ => \bus_wide_gen.fifo_burst_n_32\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_29\,
      \could_multi_bursts.sect_handling_reg_0\ => \bus_wide_gen.fifo_burst_n_38\,
      \could_multi_bursts.sect_handling_reg_1\ => \bus_wide_gen.fifo_burst_n_53\,
      \could_multi_bursts.sect_handling_reg_2\(9) => \sect_len_buf_reg_n_0_[9]\,
      \could_multi_bursts.sect_handling_reg_2\(8) => \sect_len_buf_reg_n_0_[8]\,
      \could_multi_bursts.sect_handling_reg_2\(7) => \sect_len_buf_reg_n_0_[7]\,
      \could_multi_bursts.sect_handling_reg_2\(6) => \sect_len_buf_reg_n_0_[6]\,
      \could_multi_bursts.sect_handling_reg_2\(5) => \sect_len_buf_reg_n_0_[5]\,
      \could_multi_bursts.sect_handling_reg_2\(4) => \sect_len_buf_reg_n_0_[4]\,
      \could_multi_bursts.sect_handling_reg_2\(3) => \sect_len_buf_reg_n_0_[3]\,
      \could_multi_bursts.sect_handling_reg_2\(2) => \sect_len_buf_reg_n_0_[2]\,
      \could_multi_bursts.sect_handling_reg_2\(1) => \sect_len_buf_reg_n_0_[1]\,
      \could_multi_bursts.sect_handling_reg_2\(0) => \sect_len_buf_reg_n_0_[0]\,
      \could_multi_bursts.sect_handling_reg_3\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \dout_buf_reg[34]\ => \bus_wide_gen.fifo_burst_n_6\,
      \end_addr_buf_reg[10]\ => \bus_wide_gen.fifo_burst_n_47\,
      \end_addr_buf_reg[11]\ => \bus_wide_gen.fifo_burst_n_48\,
      \end_addr_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_54\,
      \end_addr_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_40\,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => \bus_wide_gen.fifo_burst_n_1\,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARVALID => \^m_axi_gmem_arvalid\,
      next_rreq => next_rreq,
      \pout_reg[2]_0\(0) => data_pack(34),
      \pout_reg[2]_1\ => fifo_rctl_n_2,
      \pout_reg[2]_2\ => fifo_rctl_n_1,
      \q_reg[9]_0\ => \bus_wide_gen.fifo_burst_n_5\,
      \q_reg[9]_1\(0) => \bus_wide_gen.data_buf1\,
      \q_reg[9]_2\(0) => \sect_addr_buf_reg_n_0_[1]\,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => \bus_wide_gen.fifo_burst_n_33\,
      rreq_handling_reg_0 => \bus_wide_gen.fifo_burst_n_35\,
      rreq_handling_reg_1(0) => \bus_wide_gen.fifo_burst_n_36\,
      rreq_handling_reg_2 => rreq_handling_reg_n_0,
      rreq_handling_reg_3 => fifo_rreq_valid_buf_reg_n_0,
      \sect_addr_buf_reg[1]\(0) => first_sect,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[0]\(0) => \sect_cnt_reg_n_0_[0]\,
      \sect_cnt_reg[19]\(19) => \start_addr_reg_n_0_[31]\,
      \sect_cnt_reg[19]\(18) => \start_addr_reg_n_0_[30]\,
      \sect_cnt_reg[19]\(17) => \start_addr_reg_n_0_[29]\,
      \sect_cnt_reg[19]\(16) => \start_addr_reg_n_0_[28]\,
      \sect_cnt_reg[19]\(15) => \start_addr_reg_n_0_[27]\,
      \sect_cnt_reg[19]\(14) => \start_addr_reg_n_0_[26]\,
      \sect_cnt_reg[19]\(13) => \start_addr_reg_n_0_[25]\,
      \sect_cnt_reg[19]\(12) => \start_addr_reg_n_0_[24]\,
      \sect_cnt_reg[19]\(11) => \start_addr_reg_n_0_[23]\,
      \sect_cnt_reg[19]\(10) => \start_addr_reg_n_0_[22]\,
      \sect_cnt_reg[19]\(9) => \start_addr_reg_n_0_[21]\,
      \sect_cnt_reg[19]\(8) => \start_addr_reg_n_0_[20]\,
      \sect_cnt_reg[19]\(7) => \start_addr_reg_n_0_[19]\,
      \sect_cnt_reg[19]\(6) => \start_addr_reg_n_0_[18]\,
      \sect_cnt_reg[19]\(5) => \start_addr_reg_n_0_[17]\,
      \sect_cnt_reg[19]\(4) => \start_addr_reg_n_0_[16]\,
      \sect_cnt_reg[19]\(3) => \start_addr_reg_n_0_[15]\,
      \sect_cnt_reg[19]\(2) => \start_addr_reg_n_0_[14]\,
      \sect_cnt_reg[19]\(1) => \start_addr_reg_n_0_[13]\,
      \sect_cnt_reg[19]\(0) => \start_addr_reg_n_0_[12]\,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[9]\(9 downto 0) => beat_len_buf(9 downto 0),
      \sect_len_buf_reg[9]_0\(10) => \end_addr_buf_reg_n_0_[11]\,
      \sect_len_buf_reg[9]_0\(9) => \end_addr_buf_reg_n_0_[10]\,
      \sect_len_buf_reg[9]_0\(8) => \end_addr_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[9]_0\(7) => \end_addr_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]_0\(6) => \end_addr_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[9]_0\(5) => \end_addr_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[9]_0\(4) => \end_addr_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[9]_0\(3) => \end_addr_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[9]_0\(2) => \end_addr_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[9]_0\(1) => \end_addr_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[9]_0\(0) => \end_addr_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[9]_1\(9) => \start_addr_buf_reg_n_0_[11]\,
      \sect_len_buf_reg[9]_1\(8) => \start_addr_buf_reg_n_0_[10]\,
      \sect_len_buf_reg[9]_1\(7) => \start_addr_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[9]_1\(6) => \start_addr_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]_1\(5) => \start_addr_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[9]_1\(4) => \start_addr_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[9]_1\(3) => \start_addr_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[9]_1\(2) => \start_addr_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[9]_1\(1) => \start_addr_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[9]_1\(0) => \start_addr_buf_reg_n_0_[2]\,
      \start_addr_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_41\,
      \start_addr_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_42\,
      \start_addr_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_43\,
      \start_addr_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_44\,
      \start_addr_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_45\,
      \start_addr_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_46\
    );
\bus_wide_gen.len_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__3\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \p_0_in__3\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__3\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      O => \p_0_in__3\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(4),
      I1 => \bus_wide_gen.len_cnt_reg\(2),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(3),
      O => \p_0_in__3\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \p_0_in__3\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      O => \p_0_in__3\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_5_n_0\,
      I2 => \bus_wide_gen.len_cnt_reg\(6),
      O => \p_0_in__3\(7)
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_34\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_34\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_34\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_34\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_34\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_34\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_34\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_34\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_rdata_n_30,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      R => \^sr\(0)
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_3\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_1\,
      Q => \^m_axi_gmem_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_32\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem_araddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem_araddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem_araddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem_araddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem_araddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem_araddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem_araddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem_araddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem_araddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem_araddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem_araddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem_araddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem_araddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem_araddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem_araddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem_araddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem_araddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem_araddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem_araddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem_araddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem_araddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem_araddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem_araddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem_araddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem_araddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem_araddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem_araddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem_araddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem_araddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_0\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem_araddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(0),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(1),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(2),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(3),
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__2\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => \p_0_in__2\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__2\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => \p_0_in__2\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => \p_0_in__2\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \p_0_in__2\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_31\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_53\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^sr\(0)
    );
\end_addr_buf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[1]\,
      I1 => \align_len_reg_n_0_[1]\,
      O => end_addr(1)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_0,
      CO(2) => end_addr_carry_n_1,
      CO(1) => end_addr_carry_n_2,
      CO(0) => end_addr_carry_n_3,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[4]\,
      DI(2) => \start_addr_reg_n_0_[3]\,
      DI(1) => \start_addr_reg_n_0_[2]\,
      DI(0) => \start_addr_reg_n_0_[1]\,
      O(3 downto 1) => end_addr(4 downto 2),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => \end_addr_carry_i_1__0_n_0\,
      S(2) => \end_addr_carry_i_2__0_n_0\,
      S(1) => \end_addr_carry_i_3__0_n_0\,
      S(0) => \end_addr_carry_i_4__0_n_0\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_0,
      CO(3) => \end_addr_carry__0_n_0\,
      CO(2) => \end_addr_carry__0_n_1\,
      CO(1) => \end_addr_carry__0_n_2\,
      CO(0) => \end_addr_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[8]\,
      DI(2) => \start_addr_reg_n_0_[7]\,
      DI(1) => \start_addr_reg_n_0_[6]\,
      DI(0) => \start_addr_reg_n_0_[5]\,
      O(3 downto 0) => end_addr(8 downto 5),
      S(3) => \end_addr_carry__0_i_1__0_n_0\,
      S(2) => \end_addr_carry__0_i_2__0_n_0\,
      S(1) => \end_addr_carry__0_i_3__0_n_0\,
      S(0) => \end_addr_carry__0_i_4__0_n_0\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[8]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_1__0_n_0\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[7]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_2__0_n_0\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[6]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_3__0_n_0\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[5]\,
      I1 => \align_len_reg_n_0_[5]\,
      O => \end_addr_carry__0_i_4__0_n_0\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_0\,
      CO(3) => \end_addr_carry__1_n_0\,
      CO(2) => \end_addr_carry__1_n_1\,
      CO(1) => \end_addr_carry__1_n_2\,
      CO(0) => \end_addr_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[12]\,
      DI(2) => \start_addr_reg_n_0_[11]\,
      DI(1) => \start_addr_reg_n_0_[10]\,
      DI(0) => \start_addr_reg_n_0_[9]\,
      O(3 downto 0) => end_addr(12 downto 9),
      S(3) => \end_addr_carry__1_i_1__0_n_0\,
      S(2) => \end_addr_carry__1_i_2__0_n_0\,
      S(1) => \end_addr_carry__1_i_3__0_n_0\,
      S(0) => \end_addr_carry__1_i_4__0_n_0\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_1__0_n_0\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[11]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_2__0_n_0\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[10]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_3__0_n_0\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[9]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_4__0_n_0\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_0\,
      CO(3) => \end_addr_carry__2_n_0\,
      CO(2) => \end_addr_carry__2_n_1\,
      CO(1) => \end_addr_carry__2_n_2\,
      CO(0) => \end_addr_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[16]\,
      DI(2) => \start_addr_reg_n_0_[15]\,
      DI(1) => \start_addr_reg_n_0_[14]\,
      DI(0) => \start_addr_reg_n_0_[13]\,
      O(3 downto 0) => end_addr(16 downto 13),
      S(3) => \end_addr_carry__2_i_1__0_n_0\,
      S(2) => \end_addr_carry__2_i_2__0_n_0\,
      S(1) => \end_addr_carry__2_i_3__0_n_0\,
      S(0) => \end_addr_carry__2_i_4__0_n_0\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_1__0_n_0\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_2__0_n_0\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_3__0_n_0\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_4__0_n_0\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_0\,
      CO(3) => \end_addr_carry__3_n_0\,
      CO(2) => \end_addr_carry__3_n_1\,
      CO(1) => \end_addr_carry__3_n_2\,
      CO(0) => \end_addr_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[20]\,
      DI(2) => \start_addr_reg_n_0_[19]\,
      DI(1) => \start_addr_reg_n_0_[18]\,
      DI(0) => \start_addr_reg_n_0_[17]\,
      O(3 downto 0) => end_addr(20 downto 17),
      S(3) => \end_addr_carry__3_i_1__0_n_0\,
      S(2) => \end_addr_carry__3_i_2__0_n_0\,
      S(1) => \end_addr_carry__3_i_3__0_n_0\,
      S(0) => \end_addr_carry__3_i_4__0_n_0\
    );
\end_addr_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_1__0_n_0\
    );
\end_addr_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_2__0_n_0\
    );
\end_addr_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_3__0_n_0\
    );
\end_addr_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_4__0_n_0\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_0\,
      CO(3) => \end_addr_carry__4_n_0\,
      CO(2) => \end_addr_carry__4_n_1\,
      CO(1) => \end_addr_carry__4_n_2\,
      CO(0) => \end_addr_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[24]\,
      DI(2) => \start_addr_reg_n_0_[23]\,
      DI(1) => \start_addr_reg_n_0_[22]\,
      DI(0) => \start_addr_reg_n_0_[21]\,
      O(3 downto 0) => end_addr(24 downto 21),
      S(3) => \end_addr_carry__4_i_1__0_n_0\,
      S(2) => \end_addr_carry__4_i_2__0_n_0\,
      S(1) => \end_addr_carry__4_i_3__0_n_0\,
      S(0) => \end_addr_carry__4_i_4__0_n_0\
    );
\end_addr_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_1__0_n_0\
    );
\end_addr_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_2__0_n_0\
    );
\end_addr_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_3__0_n_0\
    );
\end_addr_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_4__0_n_0\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_0\,
      CO(3) => \end_addr_carry__5_n_0\,
      CO(2) => \end_addr_carry__5_n_1\,
      CO(1) => \end_addr_carry__5_n_2\,
      CO(0) => \end_addr_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[28]\,
      DI(2) => \start_addr_reg_n_0_[27]\,
      DI(1) => \start_addr_reg_n_0_[26]\,
      DI(0) => \start_addr_reg_n_0_[25]\,
      O(3 downto 0) => end_addr(28 downto 25),
      S(3) => \end_addr_carry__5_i_1__0_n_0\,
      S(2) => \end_addr_carry__5_i_2__0_n_0\,
      S(1) => \end_addr_carry__5_i_3__0_n_0\,
      S(0) => \end_addr_carry__5_i_4__0_n_0\
    );
\end_addr_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_1__0_n_0\
    );
\end_addr_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_2__0_n_0\
    );
\end_addr_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_3__0_n_0\
    );
\end_addr_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_4__0_n_0\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_0\,
      CO(3 downto 2) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \end_addr_carry__6_n_2\,
      CO(0) => \end_addr_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \start_addr_reg_n_0_[30]\,
      DI(0) => \start_addr_reg_n_0_[29]\,
      O(3) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => end_addr(31 downto 29),
      S(3) => '0',
      S(2) => \end_addr_carry__6_i_1__0_n_0\,
      S(1) => \end_addr_carry__6_i_2__0_n_0\,
      S(0) => \end_addr_carry__6_i_3__0_n_0\
    );
\end_addr_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_1__0_n_0\
    );
\end_addr_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_2__0_n_0\
    );
\end_addr_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_3__0_n_0\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[4]\,
      O => \end_addr_carry_i_1__0_n_0\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[3]\,
      I1 => \align_len_reg_n_0_[4]\,
      O => \end_addr_carry_i_2__0_n_0\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[4]\,
      O => \end_addr_carry_i_3__0_n_0\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[1]\,
      I1 => \align_len_reg_n_0_[1]\,
      O => \end_addr_carry_i_4__0_n_0\
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized1_3\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      data_vld_reg_0 => fifo_rctl_n_1,
      empty_n_reg_0 => fifo_rctl_n_2,
      empty_n_reg_1(0) => data_pack(34),
      fifo_rctl_ready => fifo_rctl_ready,
      full_n_reg_0 => buff_rdata_n_9,
      \pout_reg[2]_0\ => \bus_wide_gen.fifo_burst_n_6\
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized0_4\
     port map (
      E(0) => fifo_rreq_n_45,
      Q(0) => rs2f_rreq_valid,
      S(1) => fifo_rreq_n_2,
      S(0) => fifo_rreq_n_3,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \end_addr_buf_reg[23]\(3) => fifo_rreq_n_37,
      \end_addr_buf_reg[23]\(2) => fifo_rreq_n_38,
      \end_addr_buf_reg[23]\(1) => fifo_rreq_n_39,
      \end_addr_buf_reg[23]\(0) => fifo_rreq_n_40,
      \end_addr_buf_reg[31]\(2) => fifo_rreq_n_41,
      \end_addr_buf_reg[31]\(1) => fifo_rreq_n_42,
      \end_addr_buf_reg[31]\(0) => fifo_rreq_n_43,
      fifo_rreq_valid => fifo_rreq_valid,
      \last_sect_carry__0\(19 downto 0) => p_0_in0_in(19 downto 0),
      \last_sect_carry__0_0\(19) => \sect_cnt_reg_n_0_[19]\,
      \last_sect_carry__0_0\(18) => \sect_cnt_reg_n_0_[18]\,
      \last_sect_carry__0_0\(17) => \sect_cnt_reg_n_0_[17]\,
      \last_sect_carry__0_0\(16) => \sect_cnt_reg_n_0_[16]\,
      \last_sect_carry__0_0\(15) => \sect_cnt_reg_n_0_[15]\,
      \last_sect_carry__0_0\(14) => \sect_cnt_reg_n_0_[14]\,
      \last_sect_carry__0_0\(13) => \sect_cnt_reg_n_0_[13]\,
      \last_sect_carry__0_0\(12) => \sect_cnt_reg_n_0_[12]\,
      \last_sect_carry__0_0\(11) => \sect_cnt_reg_n_0_[11]\,
      \last_sect_carry__0_0\(10) => \sect_cnt_reg_n_0_[10]\,
      \last_sect_carry__0_0\(9) => \sect_cnt_reg_n_0_[9]\,
      \last_sect_carry__0_0\(8) => \sect_cnt_reg_n_0_[8]\,
      \last_sect_carry__0_0\(7) => \sect_cnt_reg_n_0_[7]\,
      \last_sect_carry__0_0\(6) => \sect_cnt_reg_n_0_[6]\,
      \last_sect_carry__0_0\(5) => \sect_cnt_reg_n_0_[5]\,
      \last_sect_carry__0_0\(4) => \sect_cnt_reg_n_0_[4]\,
      \last_sect_carry__0_0\(3) => \sect_cnt_reg_n_0_[3]\,
      \last_sect_carry__0_0\(2) => \sect_cnt_reg_n_0_[2]\,
      \last_sect_carry__0_0\(1) => \sect_cnt_reg_n_0_[1]\,
      \last_sect_carry__0_0\(0) => \sect_cnt_reg_n_0_[0]\,
      \q_reg[0]_0\ => \bus_wide_gen.fifo_burst_n_35\,
      \q_reg[32]_0\ => fifo_rreq_n_44,
      \q_reg[36]_0\(32) => fifo_rreq_data(36),
      \q_reg[36]_0\(31) => fifo_rreq_data(32),
      \q_reg[36]_0\(30) => fifo_rreq_n_6,
      \q_reg[36]_0\(29) => fifo_rreq_n_7,
      \q_reg[36]_0\(28) => fifo_rreq_n_8,
      \q_reg[36]_0\(27) => fifo_rreq_n_9,
      \q_reg[36]_0\(26) => fifo_rreq_n_10,
      \q_reg[36]_0\(25) => fifo_rreq_n_11,
      \q_reg[36]_0\(24) => fifo_rreq_n_12,
      \q_reg[36]_0\(23) => fifo_rreq_n_13,
      \q_reg[36]_0\(22) => fifo_rreq_n_14,
      \q_reg[36]_0\(21) => fifo_rreq_n_15,
      \q_reg[36]_0\(20) => fifo_rreq_n_16,
      \q_reg[36]_0\(19) => fifo_rreq_n_17,
      \q_reg[36]_0\(18) => fifo_rreq_n_18,
      \q_reg[36]_0\(17) => fifo_rreq_n_19,
      \q_reg[36]_0\(16) => fifo_rreq_n_20,
      \q_reg[36]_0\(15) => fifo_rreq_n_21,
      \q_reg[36]_0\(14) => fifo_rreq_n_22,
      \q_reg[36]_0\(13) => fifo_rreq_n_23,
      \q_reg[36]_0\(12) => fifo_rreq_n_24,
      \q_reg[36]_0\(11) => fifo_rreq_n_25,
      \q_reg[36]_0\(10) => fifo_rreq_n_26,
      \q_reg[36]_0\(9) => fifo_rreq_n_27,
      \q_reg[36]_0\(8) => fifo_rreq_n_28,
      \q_reg[36]_0\(7) => fifo_rreq_n_29,
      \q_reg[36]_0\(6) => fifo_rreq_n_30,
      \q_reg[36]_0\(5) => fifo_rreq_n_31,
      \q_reg[36]_0\(4) => fifo_rreq_n_32,
      \q_reg[36]_0\(3) => fifo_rreq_n_33,
      \q_reg[36]_0\(2) => fifo_rreq_n_34,
      \q_reg[36]_0\(1) => fifo_rreq_n_35,
      \q_reg[36]_0\(0) => fifo_rreq_n_36,
      \q_reg[36]_1\(32) => rs2f_rreq_data(36),
      \q_reg[36]_1\(31) => rs2f_rreq_data(32),
      \q_reg[36]_1\(30 downto 0) => rs2f_rreq_data(30 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[19]\ => fifo_rreq_valid_buf_reg_n_0,
      \sect_cnt_reg[19]_0\ => rreq_handling_reg_n_0,
      \sect_cnt_reg[19]_1\ => \bus_wide_gen.fifo_burst_n_29\
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_0,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_0,
      CO(2) => first_sect_carry_n_1,
      CO(1) => first_sect_carry_n_2,
      CO(0) => first_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_0\,
      S(2) => \first_sect_carry_i_2__0_n_0\,
      S(1) => \first_sect_carry_i_3__0_n_0\,
      S(0) => \first_sect_carry_i_4__0_n_0\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_0,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_2\,
      CO(0) => \first_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_0\,
      S(1) => \first_sect_carry__0_i_2__0_n_0\,
      S(0) => \first_sect_carry__0_i_3__0_n_0\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(19),
      I1 => \sect_cnt_reg_n_0_[19]\,
      I2 => p_0_in(18),
      I3 => \sect_cnt_reg_n_0_[18]\,
      O => \first_sect_carry__0_i_1__0_n_0\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(17),
      I1 => \sect_cnt_reg_n_0_[17]\,
      I2 => \sect_cnt_reg_n_0_[15]\,
      I3 => p_0_in(15),
      I4 => \sect_cnt_reg_n_0_[16]\,
      I5 => p_0_in(16),
      O => \first_sect_carry__0_i_2__0_n_0\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(14),
      I1 => \sect_cnt_reg_n_0_[14]\,
      I2 => \sect_cnt_reg_n_0_[12]\,
      I3 => p_0_in(12),
      I4 => \sect_cnt_reg_n_0_[13]\,
      I5 => p_0_in(13),
      O => \first_sect_carry__0_i_3__0_n_0\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(11),
      I1 => \sect_cnt_reg_n_0_[11]\,
      I2 => \sect_cnt_reg_n_0_[9]\,
      I3 => p_0_in(9),
      I4 => \sect_cnt_reg_n_0_[10]\,
      I5 => p_0_in(10),
      O => \first_sect_carry_i_1__0_n_0\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[8]\,
      I1 => p_0_in(8),
      I2 => \sect_cnt_reg_n_0_[6]\,
      I3 => p_0_in(6),
      I4 => p_0_in(7),
      I5 => \sect_cnt_reg_n_0_[7]\,
      O => \first_sect_carry_i_2__0_n_0\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \sect_cnt_reg_n_0_[5]\,
      I2 => \sect_cnt_reg_n_0_[3]\,
      I3 => p_0_in(3),
      I4 => \sect_cnt_reg_n_0_[4]\,
      I5 => p_0_in(4),
      O => \first_sect_carry_i_3__0_n_0\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \sect_cnt_reg_n_0_[2]\,
      I2 => \sect_cnt_reg_n_0_[0]\,
      I3 => p_0_in(0),
      I4 => \sect_cnt_reg_n_0_[1]\,
      I5 => p_0_in(1),
      O => \first_sect_carry_i_4__0_n_0\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_44,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_0,
      CO(2) => last_sect_carry_n_1,
      CO(1) => last_sect_carry_n_2,
      CO(0) => last_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_37,
      S(2) => fifo_rreq_n_38,
      S(1) => fifo_rreq_n_39,
      S(0) => fifo_rreq_n_40
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_0,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_2\,
      CO(0) => \last_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_41,
      S(1) => fifo_rreq_n_42,
      S(0) => fifo_rreq_n_43
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_28,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_rdata_n_29,
      S(2) => buff_rdata_n_30,
      S(1) => buff_rdata_n_31,
      S(0) => buff_rdata_n_32
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_rdata_n_50,
      S(1) => buff_rdata_n_51,
      S(0) => buff_rdata_n_52
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_33\,
      Q => rreq_handling_reg_n_0,
      R => \^sr\(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice__parameterized0\
     port map (
      B(15 downto 0) => B(15 downto 0),
      E(0) => E(0),
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]\,
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      I_RREADY1 => I_RREADY1,
      Q(6 downto 4) => Q(11 downto 9),
      Q(3 downto 0) => Q(6 downto 3),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[12]\(0) => \ap_CS_fsm_reg[12]\(0),
      \ap_CS_fsm_reg[12]_0\(0) => \ap_CS_fsm_reg[12]_0\(0),
      ap_NS_fsm(4 downto 3) => ap_NS_fsm(10 downto 9),
      ap_NS_fsm(2 downto 0) => ap_NS_fsm(5 downto 3),
      ap_clk => ap_clk,
      ap_reg_ioackin_gmem_AWREADY17_out => ap_reg_ioackin_gmem_AWREADY17_out,
      ap_reg_ioackin_gmem_AWREADY_reg => ap_reg_ioackin_gmem_AWREADY_reg,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.fifo_burst_n_5\,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \data_p1_reg[15]_0\(15 downto 0) => \data_p1_reg[15]\(15 downto 0),
      \data_p2_reg[0]_0\ => \data_p2_reg[0]\,
      \data_p2_reg[15]_0\(15) => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      \data_p2_reg[15]_0\(14) => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      \data_p2_reg[15]_0\(13) => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      \data_p2_reg[15]_0\(12) => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      \data_p2_reg[15]_0\(11) => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      \data_p2_reg[15]_0\(10) => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      \data_p2_reg[15]_0\(9) => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      \data_p2_reg[15]_0\(8) => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      \data_p2_reg[15]_0\(7) => \bus_wide_gen.data_buf_reg_n_0_[7]\,
      \data_p2_reg[15]_0\(6) => \bus_wide_gen.data_buf_reg_n_0_[6]\,
      \data_p2_reg[15]_0\(5) => \bus_wide_gen.data_buf_reg_n_0_[5]\,
      \data_p2_reg[15]_0\(4) => \bus_wide_gen.data_buf_reg_n_0_[4]\,
      \data_p2_reg[15]_0\(3) => \bus_wide_gen.data_buf_reg_n_0_[3]\,
      \data_p2_reg[15]_0\(2) => \bus_wide_gen.data_buf_reg_n_0_[2]\,
      \data_p2_reg[15]_0\(1) => \bus_wide_gen.data_buf_reg_n_0_[1]\,
      \data_p2_reg[15]_0\(0) => \bus_wide_gen.data_buf_reg_n_0_[0]\,
      gmem_AWREADY => gmem_AWREADY,
      p => \ap_CS_fsm_reg[14]\,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => rs_rdata_n_30,
      s_ready_t_reg_1 => \bus_wide_gen.rdata_valid_t_reg_n_0\,
      \state_reg[0]_0\(0) => \state_reg[0]\(0),
      \state_reg[0]_1\ => \state_reg[0]_0\
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice_5
     port map (
      Q(0) => rs2f_rreq_valid,
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_NS_fsm(5 downto 3) => ap_NS_fsm(8 downto 6),
      ap_NS_fsm(2 downto 0) => ap_NS_fsm(2 downto 0),
      ap_clk => ap_clk,
      \data_p1_reg[30]_0\(30 downto 0) => \data_p1_reg[30]\(30 downto 0),
      \data_p1_reg[36]_0\(32) => rs2f_rreq_data(36),
      \data_p1_reg[36]_0\(31) => rs2f_rreq_data(32),
      \data_p1_reg[36]_0\(30 downto 0) => rs2f_rreq_data(30 downto 0),
      \data_p2_reg[0]_0\(5 downto 4) => Q(8 downto 7),
      \data_p2_reg[0]_0\(3) => Q(5),
      \data_p2_reg[0]_0\(2 downto 0) => Q(2 downto 0),
      \data_p2_reg[0]_1\ => \data_p2_reg[0]_0\,
      \data_p2_reg[30]_0\(30 downto 0) => \data_p2_reg[30]\(30 downto 0),
      \data_p2_reg[30]_1\(30 downto 0) => \data_p2_reg[30]_0\(30 downto 0),
      \data_p2_reg[30]_2\(30 downto 0) => \data_p2_reg[30]_1\(30 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => \bus_wide_gen.fifo_burst_n_37\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => \bus_wide_gen.fifo_burst_n_37\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_0_[1]\,
      R => \bus_wide_gen.fifo_burst_n_37\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => \bus_wide_gen.fifo_burst_n_37\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => \bus_wide_gen.fifo_burst_n_37\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => \bus_wide_gen.fifo_burst_n_37\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => \bus_wide_gen.fifo_burst_n_37\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => \bus_wide_gen.fifo_burst_n_37\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => \bus_wide_gen.fifo_burst_n_37\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => \bus_wide_gen.fifo_burst_n_37\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => \bus_wide_gen.fifo_burst_n_37\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_0,
      CO(2) => sect_cnt0_carry_n_1,
      CO(1) => sect_cnt0_carry_n_2,
      CO(0) => sect_cnt0_carry_n_3,
      CYINIT => \sect_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_0_[4]\,
      S(2) => \sect_cnt_reg_n_0_[3]\,
      S(1) => \sect_cnt_reg_n_0_[2]\,
      S(0) => \sect_cnt_reg_n_0_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_0,
      CO(3) => \sect_cnt0_carry__0_n_0\,
      CO(2) => \sect_cnt0_carry__0_n_1\,
      CO(1) => \sect_cnt0_carry__0_n_2\,
      CO(0) => \sect_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_0_[8]\,
      S(2) => \sect_cnt_reg_n_0_[7]\,
      S(1) => \sect_cnt_reg_n_0_[6]\,
      S(0) => \sect_cnt_reg_n_0_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CO(3) => \sect_cnt0_carry__1_n_0\,
      CO(2) => \sect_cnt0_carry__1_n_1\,
      CO(1) => \sect_cnt0_carry__1_n_2\,
      CO(0) => \sect_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_0_[12]\,
      S(2) => \sect_cnt_reg_n_0_[11]\,
      S(1) => \sect_cnt_reg_n_0_[10]\,
      S(0) => \sect_cnt_reg_n_0_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CO(3) => \sect_cnt0_carry__2_n_0\,
      CO(2) => \sect_cnt0_carry__2_n_1\,
      CO(1) => \sect_cnt0_carry__2_n_2\,
      CO(0) => \sect_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_0_[16]\,
      S(2) => \sect_cnt_reg_n_0_[15]\,
      S(1) => \sect_cnt_reg_n_0_[14]\,
      S(0) => \sect_cnt_reg_n_0_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_2\,
      CO(0) => \sect_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_0_[19]\,
      S(1) => \sect_cnt_reg_n_0_[18]\,
      S(0) => \sect_cnt_reg_n_0_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \sect_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \sect_cnt_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \sect_cnt_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \sect_cnt_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \sect_cnt_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \sect_cnt_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \sect_cnt_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \sect_cnt_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \sect_cnt_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \sect_cnt_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_8\,
      Q => \sect_cnt_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \sect_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \sect_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \sect_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \sect_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \sect_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \sect_cnt_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \sect_cnt_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \sect_cnt_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_45,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \sect_cnt_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_54\,
      Q => \sect_end_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => \bus_wide_gen.fifo_burst_n_40\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => \bus_wide_gen.fifo_burst_n_41\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => \bus_wide_gen.fifo_burst_n_42\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => \bus_wide_gen.fifo_burst_n_43\,
      Q => \sect_len_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => \bus_wide_gen.fifo_burst_n_44\,
      Q => \sect_len_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => \bus_wide_gen.fifo_burst_n_45\,
      Q => \sect_len_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => \sect_len_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => \bus_wide_gen.fifo_burst_n_47\,
      Q => \sect_len_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_38\,
      D => \bus_wide_gen.fifo_burst_n_48\,
      Q => \sect_len_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[10]\,
      Q => \start_addr_buf_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[11]\,
      Q => \start_addr_buf_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[12]\,
      Q => p_0_in(0),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[13]\,
      Q => p_0_in(1),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[14]\,
      Q => p_0_in(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[15]\,
      Q => p_0_in(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[16]\,
      Q => p_0_in(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[17]\,
      Q => p_0_in(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[18]\,
      Q => p_0_in(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[19]\,
      Q => p_0_in(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[1]\,
      Q => \start_addr_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[20]\,
      Q => p_0_in(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[21]\,
      Q => p_0_in(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[22]\,
      Q => p_0_in(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[23]\,
      Q => p_0_in(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[24]\,
      Q => p_0_in(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[25]\,
      Q => p_0_in(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[26]\,
      Q => p_0_in(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[27]\,
      Q => p_0_in(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[28]\,
      Q => p_0_in(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[29]\,
      Q => p_0_in(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[2]\,
      Q => \start_addr_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[30]\,
      Q => p_0_in(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[31]\,
      Q => p_0_in(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[3]\,
      Q => \start_addr_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[4]\,
      Q => \start_addr_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[5]\,
      Q => \start_addr_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[6]\,
      Q => \start_addr_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[7]\,
      Q => \start_addr_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[8]\,
      Q => \start_addr_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[9]\,
      Q => \start_addr_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_27,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_26,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_25,
      Q => \start_addr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_24,
      Q => \start_addr_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_23,
      Q => \start_addr_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_22,
      Q => \start_addr_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_21,
      Q => \start_addr_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_20,
      Q => \start_addr_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_19,
      Q => \start_addr_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_18,
      Q => \start_addr_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_17,
      Q => \start_addr_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_16,
      Q => \start_addr_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_15,
      Q => \start_addr_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_14,
      Q => \start_addr_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_13,
      Q => \start_addr_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_12,
      Q => \start_addr_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_11,
      Q => \start_addr_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_10,
      Q => \start_addr_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_9,
      Q => \start_addr_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_8,
      Q => \start_addr_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_7,
      Q => \start_addr_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_6,
      Q => \start_addr_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_34,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_33,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_32,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_31,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_30,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_29,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_36\,
      D => fifo_rreq_n_28,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_write is
  port (
    gmem_AWREADY : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : out STD_LOGIC;
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_1\ : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[0]_1\ : in STD_LOGIC;
    m_axi_gmem_AWVALID_0 : in STD_LOGIC;
    \throttl_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[0]\ : in STD_LOGIC;
    \data_p2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_write is
  signal AWVALID_Dummy : STD_LOGIC;
  signal align_len0 : STD_LOGIC;
  signal \align_len0__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \align_len0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \align_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[2]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal buff_wdata_n_11 : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_16 : STD_LOGIC;
  signal buff_wdata_n_17 : STD_LOGIC;
  signal buff_wdata_n_18 : STD_LOGIC;
  signal buff_wdata_n_19 : STD_LOGIC;
  signal buff_wdata_n_20 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_24 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_3 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_33 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \^bus_wide_gen.wvalid_dummy_reg_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf2_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf3_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf5_out\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_40\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_41\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_42\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_49\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_50\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_51\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_52\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_53\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_54\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_55\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_56\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \^could_multi_bursts.awvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.last_sect_buf_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \end_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_n_1\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__3_n_1\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__4_n_1\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_n_0\ : STD_LOGIC;
  signal \end_addr_carry__5_n_1\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__6_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_0 : STD_LOGIC;
  signal end_addr_carry_i_2_n_0 : STD_LOGIC;
  signal end_addr_carry_i_3_n_0 : STD_LOGIC;
  signal end_addr_carry_i_4_n_0 : STD_LOGIC;
  signal end_addr_carry_n_0 : STD_LOGIC;
  signal end_addr_carry_n_1 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal fifo_wreq_n_3 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \first_sect_carry__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_0 : STD_LOGIC;
  signal first_sect_carry_i_2_n_0 : STD_LOGIC;
  signal first_sect_carry_i_3_n_0 : STD_LOGIC;
  signal first_sect_carry_i_4_n_0 : STD_LOGIC;
  signal first_sect_carry_n_0 : STD_LOGIC;
  signal first_sect_carry_n_1 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_carry__0_n_2\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_0 : STD_LOGIC;
  signal last_sect_carry_n_1 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_gmem_wlast\ : STD_LOGIC;
  signal \^m_axi_gmem_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_2\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_3\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_6\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal p_0_out_carry_n_0 : STD_LOGIC;
  signal p_0_out_carry_n_1 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_49_in : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \q__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wreq_handling_reg_n_0 : STD_LOGIC;
  signal zero_len_event0 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_end_addr_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[2]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_3\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair286";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair273";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of m_axi_gmem_AWVALID_INST_0 : label is "soft_lutpair274";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair305";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_1\ : label is "soft_lutpair274";
begin
  \bus_wide_gen.WVALID_Dummy_reg_0\ <= \^bus_wide_gen.wvalid_dummy_reg_0\;
  \could_multi_bursts.AWVALID_Dummy_reg_0\ <= \^could_multi_bursts.awvalid_dummy_reg_0\;
  \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0);
  full_n_reg <= \^full_n_reg\;
  m_axi_gmem_AWADDR(29 downto 0) <= \^m_axi_gmem_awaddr\(29 downto 0);
  m_axi_gmem_WLAST <= \^m_axi_gmem_wlast\;
  m_axi_gmem_WSTRB(3 downto 0) <= \^m_axi_gmem_wstrb\(3 downto 0);
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \align_len0_inferred__1/i__carry_n_2\,
      CO(0) => \align_len0_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => fifo_wreq_data(32),
      DI(0) => '0',
      O(3) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(3),
      O(2) => \align_len0__0\(31),
      O(1) => \align_len0__0\(1),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => zero_len_event0,
      S(0) => '1'
    );
\align_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(1),
      Q => \align_len_reg_n_0_[1]\,
      R => fifo_wreq_n_45
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \align_len0__0\(31),
      Q => \align_len_reg_n_0_[31]\,
      R => fifo_wreq_n_45
    );
\beat_len_buf[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[1]\,
      I1 => \start_addr_reg_n_0_[1]\,
      O => \beat_len_buf[2]_i_2_n_0\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => SR(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => SR(0)
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => SR(0)
    );
\beat_len_buf_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[2]_i_1_n_0\,
      CO(2) => \beat_len_buf_reg[2]_i_1_n_1\,
      CO(1) => \beat_len_buf_reg[2]_i_1_n_2\,
      CO(0) => \beat_len_buf_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \align_len_reg_n_0_[1]\,
      O(3 downto 1) => beat_len_buf1(4 downto 2),
      O(0) => \NLW_beat_len_buf_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \align_len_reg_n_0_[31]\,
      S(2) => \align_len_reg_n_0_[31]\,
      S(1) => \align_len_reg_n_0_[31]\,
      S(0) => \beat_len_buf[2]_i_2_n_0\
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => SR(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => SR(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => SR(0)
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => SR(0)
    );
\beat_len_buf_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[2]_i_1_n_0\,
      CO(3) => \beat_len_buf_reg[6]_i_1_n_0\,
      CO(2) => \beat_len_buf_reg[6]_i_1_n_1\,
      CO(1) => \beat_len_buf_reg[6]_i_1_n_2\,
      CO(0) => \beat_len_buf_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(8 downto 5),
      S(3) => \align_len_reg_n_0_[31]\,
      S(2) => \align_len_reg_n_0_[31]\,
      S(1) => \align_len_reg_n_0_[31]\,
      S(0) => \align_len_reg_n_0_[31]\
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => SR(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => SR(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => SR(0)
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[6]_i_1_n_0\,
      CO(3 downto 2) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \beat_len_buf_reg[9]_i_1_n_2\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_beat_len_buf_reg[9]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => beat_len_buf1(11 downto 9),
      S(3) => '0',
      S(2) => \align_len_reg_n_0_[31]\,
      S(1) => \align_len_reg_n_0_[31]\,
      S(0) => \align_len_reg_n_0_[31]\
    );
buff_wdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_buffer
     port map (
      D(15 downto 0) => D(15 downto 0),
      DI(0) => buff_wdata_n_11,
      E(0) => \bus_wide_gen.data_buf\,
      Q(1 downto 0) => Q(4 downto 3),
      S(3) => buff_wdata_n_14,
      S(2) => buff_wdata_n_15,
      S(1) => buff_wdata_n_16,
      S(0) => buff_wdata_n_17,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[24]\(0) => \ap_CS_fsm_reg[24]\(0),
      ap_NS_fsm(0) => ap_NS_fsm(2),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_wide_gen.WVALID_Dummy_reg\ => buff_wdata_n_13,
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.data_buf_reg[16]_0\ => \bus_wide_gen.fifo_burst_n_6\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \bus_wide_gen.strb_buf_reg[0]\ => buff_wdata_n_22,
      \bus_wide_gen.strb_buf_reg[1]\ => buff_wdata_n_21,
      \bus_wide_gen.strb_buf_reg[1]_0\(0) => \bus_wide_gen.data_buf5_out\,
      \bus_wide_gen.strb_buf_reg[2]\ => buff_wdata_n_24,
      \bus_wide_gen.strb_buf_reg[3]\ => buff_wdata_n_23,
      \bus_wide_gen.strb_buf_reg[3]_0\(0) => \bus_wide_gen.data_buf2_out\,
      data_valid => data_valid,
      \dout_buf_reg[15]_0\(15) => buff_wdata_n_25,
      \dout_buf_reg[15]_0\(14) => buff_wdata_n_26,
      \dout_buf_reg[15]_0\(13) => buff_wdata_n_27,
      \dout_buf_reg[15]_0\(12) => buff_wdata_n_28,
      \dout_buf_reg[15]_0\(11) => buff_wdata_n_29,
      \dout_buf_reg[15]_0\(10) => buff_wdata_n_30,
      \dout_buf_reg[15]_0\(9) => buff_wdata_n_31,
      \dout_buf_reg[15]_0\(8) => buff_wdata_n_32,
      \dout_buf_reg[15]_0\(7) => buff_wdata_n_33,
      \dout_buf_reg[15]_0\(6) => buff_wdata_n_34,
      \dout_buf_reg[15]_0\(5) => buff_wdata_n_35,
      \dout_buf_reg[15]_0\(4) => buff_wdata_n_36,
      \dout_buf_reg[15]_0\(3) => buff_wdata_n_37,
      \dout_buf_reg[15]_0\(2) => buff_wdata_n_38,
      \dout_buf_reg[15]_0\(1) => buff_wdata_n_39,
      \dout_buf_reg[15]_0\(0) => buff_wdata_n_40,
      dout_valid_reg_0 => buff_wdata_n_3,
      dout_valid_reg_1 => \^bus_wide_gen.wvalid_dummy_reg_0\,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WREADY_0(0) => \bus_wide_gen.data_buf3_out\,
      m_axi_gmem_WSTRB(3 downto 0) => \^m_axi_gmem_wstrb\(3 downto 0),
      \usedw_reg[5]_0\(5 downto 0) => usedw_reg(5 downto 0),
      \usedw_reg[6]_0\(2) => buff_wdata_n_18,
      \usedw_reg[6]_0\(1) => buff_wdata_n_19,
      \usedw_reg[6]_0\(0) => buff_wdata_n_20,
      \usedw_reg[7]_0\(6) => \p_0_out_carry__0_n_5\,
      \usedw_reg[7]_0\(5) => \p_0_out_carry__0_n_6\,
      \usedw_reg[7]_0\(4) => \p_0_out_carry__0_n_7\,
      \usedw_reg[7]_0\(3) => p_0_out_carry_n_4,
      \usedw_reg[7]_0\(2) => p_0_out_carry_n_5,
      \usedw_reg[7]_0\(1) => p_0_out_carry_n_6,
      \usedw_reg[7]_0\(0) => p_0_out_carry_n_7
    );
\bus_wide_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_41\,
      Q => \^m_axi_gmem_wlast\,
      R => SR(0)
    );
\bus_wide_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_39\,
      Q => \^bus_wide_gen.wvalid_dummy_reg_0\,
      R => SR(0)
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_40,
      Q => m_axi_gmem_WDATA(0),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_30,
      Q => m_axi_gmem_WDATA(10),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_29,
      Q => m_axi_gmem_WDATA(11),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_28,
      Q => m_axi_gmem_WDATA(12),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_27,
      Q => m_axi_gmem_WDATA(13),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_26,
      Q => m_axi_gmem_WDATA(14),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_25,
      Q => m_axi_gmem_WDATA(15),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_40,
      Q => m_axi_gmem_WDATA(16),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_39,
      Q => m_axi_gmem_WDATA(17),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_38,
      Q => m_axi_gmem_WDATA(18),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_37,
      Q => m_axi_gmem_WDATA(19),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_39,
      Q => m_axi_gmem_WDATA(1),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_36,
      Q => m_axi_gmem_WDATA(20),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_35,
      Q => m_axi_gmem_WDATA(21),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_34,
      Q => m_axi_gmem_WDATA(22),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_33,
      Q => m_axi_gmem_WDATA(23),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_32,
      Q => m_axi_gmem_WDATA(24),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_31,
      Q => m_axi_gmem_WDATA(25),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_30,
      Q => m_axi_gmem_WDATA(26),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_29,
      Q => m_axi_gmem_WDATA(27),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_28,
      Q => m_axi_gmem_WDATA(28),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_27,
      Q => m_axi_gmem_WDATA(29),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_38,
      Q => m_axi_gmem_WDATA(2),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_26,
      Q => m_axi_gmem_WDATA(30),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf\,
      D => buff_wdata_n_25,
      Q => m_axi_gmem_WDATA(31),
      R => \bus_wide_gen.data_buf2_out\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_37,
      Q => m_axi_gmem_WDATA(3),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_36,
      Q => m_axi_gmem_WDATA(4),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_35,
      Q => m_axi_gmem_WDATA(5),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_34,
      Q => m_axi_gmem_WDATA(6),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_33,
      Q => m_axi_gmem_WDATA(7),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_32,
      Q => m_axi_gmem_WDATA(8),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf3_out\,
      D => buff_wdata_n_31,
      Q => m_axi_gmem_WDATA(9),
      R => \bus_wide_gen.data_buf5_out\
    );
\bus_wide_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      CO(0) => last_sect,
      D(19) => \bus_wide_gen.fifo_burst_n_7\,
      D(18) => \bus_wide_gen.fifo_burst_n_8\,
      D(17) => \bus_wide_gen.fifo_burst_n_9\,
      D(16) => \bus_wide_gen.fifo_burst_n_10\,
      D(15) => \bus_wide_gen.fifo_burst_n_11\,
      D(14) => \bus_wide_gen.fifo_burst_n_12\,
      D(13) => \bus_wide_gen.fifo_burst_n_13\,
      D(12) => \bus_wide_gen.fifo_burst_n_14\,
      D(11) => \bus_wide_gen.fifo_burst_n_15\,
      D(10) => \bus_wide_gen.fifo_burst_n_16\,
      D(9) => \bus_wide_gen.fifo_burst_n_17\,
      D(8) => \bus_wide_gen.fifo_burst_n_18\,
      D(7) => \bus_wide_gen.fifo_burst_n_19\,
      D(6) => \bus_wide_gen.fifo_burst_n_20\,
      D(5) => \bus_wide_gen.fifo_burst_n_21\,
      D(4) => \bus_wide_gen.fifo_burst_n_22\,
      D(3) => \bus_wide_gen.fifo_burst_n_23\,
      D(2) => \bus_wide_gen.fifo_burst_n_24\,
      D(1) => \bus_wide_gen.fifo_burst_n_25\,
      D(0) => \bus_wide_gen.fifo_burst_n_26\,
      E(0) => p_49_in,
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \bus_wide_gen.fifo_burst_n_30\,
      ap_rst_n_1(0) => \bus_wide_gen.fifo_burst_n_44\,
      burst_valid => burst_valid,
      \bus_wide_gen.WLAST_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_41\,
      \bus_wide_gen.WVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_39\,
      \bus_wide_gen.WVALID_Dummy_reg_0\ => \bus_wide_gen.fifo_burst_n_40\,
      \bus_wide_gen.WVALID_Dummy_reg_1\ => \^bus_wide_gen.wvalid_dummy_reg_0\,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.len_cnt_reg[5]\ => \bus_wide_gen.fifo_burst_n_6\,
      \bus_wide_gen.len_cnt_reg[7]\ => buff_wdata_n_3,
      \could_multi_bursts.AWVALID_Dummy_reg\ => \could_multi_bursts.AWVALID_Dummy_reg_1\,
      \could_multi_bursts.awaddr_buf_reg[31]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      \could_multi_bursts.awlen_buf[3]_i_2_0\(9) => \sect_len_buf_reg_n_0_[9]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(8) => \sect_len_buf_reg_n_0_[8]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(7) => \sect_len_buf_reg_n_0_[7]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(6) => \sect_len_buf_reg_n_0_[6]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(5) => \sect_len_buf_reg_n_0_[5]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(4) => \sect_len_buf_reg_n_0_[4]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(3) => \sect_len_buf_reg_n_0_[3]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(2) => \sect_len_buf_reg_n_0_[2]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(1) => \sect_len_buf_reg_n_0_[1]\,
      \could_multi_bursts.awlen_buf[3]_i_2_0\(0) => \sect_len_buf_reg_n_0_[0]\,
      \could_multi_bursts.last_sect_buf_reg\ => \bus_wide_gen.fifo_burst_n_42\,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_0\,
      \could_multi_bursts.loop_cnt_reg[0]\ => \could_multi_bursts.loop_cnt_reg[0]_0\,
      \could_multi_bursts.loop_cnt_reg[0]_0\ => \could_multi_bursts.loop_cnt_reg[0]_1\,
      \could_multi_bursts.loop_cnt_reg[1]\ => \bus_wide_gen.fifo_burst_n_36\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_28\,
      \could_multi_bursts.sect_handling_reg_0\(0) => last_sect_buf,
      \could_multi_bursts.sect_handling_reg_1\ => \bus_wide_gen.fifo_burst_n_38\,
      \could_multi_bursts.sect_handling_reg_2\ => \bus_wide_gen.fifo_burst_n_45\,
      \could_multi_bursts.sect_handling_reg_3\ => \could_multi_bursts.sect_handling_reg_n_0\,
      data_valid => data_valid,
      empty_n_reg_0(0) => \bus_wide_gen.fifo_burst_n_43\,
      \end_addr_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_56\,
      \end_addr_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_47\,
      \end_addr_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_49\,
      \end_addr_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_50\,
      \end_addr_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_52\,
      fifo_resp_ready => fifo_resp_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      invalid_len_event_reg2 => invalid_len_event_reg2,
      invalid_len_event_reg2_reg => \bus_wide_gen.fifo_burst_n_1\,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_WLAST => \^m_axi_gmem_wlast\,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WREADY_0(0) => \bus_wide_gen.data_buf5_out\,
      next_wreq => next_wreq,
      \q_reg[8]_0\(0) => \bus_wide_gen.data_buf2_out\,
      \q_reg[9]_0\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \q_reg[9]_1\(0) => \sect_addr_buf_reg_n_0_[1]\,
      \sect_addr_buf_reg[1]\(0) => first_sect,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[0]\(0) => \sect_cnt_reg_n_0_[0]\,
      \sect_cnt_reg[19]\(19) => \start_addr_reg_n_0_[31]\,
      \sect_cnt_reg[19]\(18) => \start_addr_reg_n_0_[30]\,
      \sect_cnt_reg[19]\(17) => \start_addr_reg_n_0_[29]\,
      \sect_cnt_reg[19]\(16) => \start_addr_reg_n_0_[28]\,
      \sect_cnt_reg[19]\(15) => \start_addr_reg_n_0_[27]\,
      \sect_cnt_reg[19]\(14) => \start_addr_reg_n_0_[26]\,
      \sect_cnt_reg[19]\(13) => \start_addr_reg_n_0_[25]\,
      \sect_cnt_reg[19]\(12) => \start_addr_reg_n_0_[24]\,
      \sect_cnt_reg[19]\(11) => \start_addr_reg_n_0_[23]\,
      \sect_cnt_reg[19]\(10) => \start_addr_reg_n_0_[22]\,
      \sect_cnt_reg[19]\(9) => \start_addr_reg_n_0_[21]\,
      \sect_cnt_reg[19]\(8) => \start_addr_reg_n_0_[20]\,
      \sect_cnt_reg[19]\(7) => \start_addr_reg_n_0_[19]\,
      \sect_cnt_reg[19]\(6) => \start_addr_reg_n_0_[18]\,
      \sect_cnt_reg[19]\(5) => \start_addr_reg_n_0_[17]\,
      \sect_cnt_reg[19]\(4) => \start_addr_reg_n_0_[16]\,
      \sect_cnt_reg[19]\(3) => \start_addr_reg_n_0_[15]\,
      \sect_cnt_reg[19]\(2) => \start_addr_reg_n_0_[14]\,
      \sect_cnt_reg[19]\(1) => \start_addr_reg_n_0_[13]\,
      \sect_cnt_reg[19]\(0) => \start_addr_reg_n_0_[12]\,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_35\,
      \sect_len_buf_reg[9]\(9) => \start_addr_buf_reg_n_0_[11]\,
      \sect_len_buf_reg[9]\(8) => \start_addr_buf_reg_n_0_[10]\,
      \sect_len_buf_reg[9]\(7) => \start_addr_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[9]\(6) => \start_addr_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]\(5) => \start_addr_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[9]\(4) => \start_addr_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[9]\(3) => \start_addr_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[9]\(2) => \start_addr_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[9]\(1) => \start_addr_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[9]\(0) => \start_addr_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[9]_0\(10) => \end_addr_buf_reg_n_0_[11]\,
      \sect_len_buf_reg[9]_0\(9) => \end_addr_buf_reg_n_0_[10]\,
      \sect_len_buf_reg[9]_0\(8) => \end_addr_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[9]_0\(7) => \end_addr_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]_0\(6) => \end_addr_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[9]_0\(5) => \end_addr_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[9]_0\(4) => \end_addr_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[9]_0\(3) => \end_addr_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[9]_0\(2) => \end_addr_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[9]_0\(1) => \end_addr_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[9]_0\(0) => \end_addr_buf_reg_n_0_[1]\,
      \sect_len_buf_reg[9]_1\(9 downto 0) => beat_len_buf(9 downto 0),
      \start_addr_buf_reg[10]\ => \bus_wide_gen.fifo_burst_n_54\,
      \start_addr_buf_reg[11]\ => \bus_wide_gen.fifo_burst_n_55\,
      \start_addr_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_46\,
      \start_addr_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_48\,
      \start_addr_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_51\,
      \start_addr_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_53\,
      wreq_handling_reg => \bus_wide_gen.fifo_burst_n_37\,
      wreq_handling_reg_0 => wreq_handling_reg_n_0,
      wreq_handling_reg_1 => fifo_wreq_valid_buf_reg_n_0
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_40\,
      Q => \bus_wide_gen.first_pad_reg_n_0\,
      S => SR(0)
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__1\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(4),
      I1 => \bus_wide_gen.len_cnt_reg__0\(2),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_4_n_0\,
      O => \p_0_in__1\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_4_n_0\,
      I2 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__1\(7)
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_49_in,
      D => \p_0_in__1\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_43\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_49_in,
      D => \p_0_in__1\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_43\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_49_in,
      D => \p_0_in__1\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_43\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_49_in,
      D => \p_0_in__1\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_43\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_49_in,
      D => \p_0_in__1\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_43\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_49_in,
      D => \p_0_in__1\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_43\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_49_in,
      D => \p_0_in__1\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_43\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_49_in,
      D => \p_0_in__1\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_43\
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_13,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\bus_wide_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_22,
      Q => \^m_axi_gmem_wstrb\(0),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_21,
      Q => \^m_axi_gmem_wstrb\(1),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_24,
      Q => \^m_axi_gmem_wstrb\(2),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_23,
      Q => \^m_axi_gmem_wstrb\(3),
      R => '0'
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_1\,
      Q => AWVALID_Dummy,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_gmem_awaddr\(2),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem_awaddr\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem_awaddr\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem_awaddr\(4),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_gmem_awaddr\(3),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_36\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_gmem_awaddr\(8),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_gmem_awaddr\(9),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_gmem_awaddr\(10),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_gmem_awaddr\(11),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_gmem_awaddr\(12),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_gmem_awaddr\(13),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_gmem_awaddr\(14),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_gmem_awaddr\(15),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_gmem_awaddr\(16),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_gmem_awaddr\(17),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_gmem_awaddr\(18),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_gmem_awaddr\(19),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_gmem_awaddr\(20),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_gmem_awaddr\(21),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_gmem_awaddr\(22),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_gmem_awaddr\(23),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_gmem_awaddr\(24),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_gmem_awaddr\(25),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_gmem_awaddr\(26),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_gmem_awaddr\(27),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_gmem_awaddr\(0),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_gmem_awaddr\(28),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_gmem_awaddr\(29),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem_awaddr\(29 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_gmem_awaddr\(1),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_gmem_awaddr\(2),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_gmem_awaddr\(3),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_gmem_awaddr\(4),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_gmem_awaddr\(5),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_gmem_awaddr\(6),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_gmem_awaddr\(7),
      R => SR(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      R => SR(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      R => SR(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      R => SR(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      R => SR(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_42\,
      Q => \could_multi_bursts.last_sect_buf_reg_n_0\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_30\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => SR(0)
    );
\end_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[1]\,
      I1 => \align_len_reg_n_0_[1]\,
      O => end_addr(1)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_0_[10]\,
      R => SR(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_0_[11]\,
      R => SR(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => SR(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => SR(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => SR(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => SR(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => SR(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => SR(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => SR(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => SR(0)
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_0_[1]\,
      R => SR(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => SR(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => SR(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => SR(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => SR(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => SR(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => SR(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => SR(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => SR(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => SR(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => SR(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => SR(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_0_[4]\,
      R => SR(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_0_[5]\,
      R => SR(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_0_[6]\,
      R => SR(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_0_[7]\,
      R => SR(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_0_[8]\,
      R => SR(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_0_[9]\,
      R => SR(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_0,
      CO(2) => end_addr_carry_n_1,
      CO(1) => end_addr_carry_n_2,
      CO(0) => end_addr_carry_n_3,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[4]\,
      DI(2) => \start_addr_reg_n_0_[3]\,
      DI(1) => \start_addr_reg_n_0_[2]\,
      DI(0) => \start_addr_reg_n_0_[1]\,
      O(3 downto 1) => end_addr(4 downto 2),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(3) => end_addr_carry_i_1_n_0,
      S(2) => end_addr_carry_i_2_n_0,
      S(1) => end_addr_carry_i_3_n_0,
      S(0) => end_addr_carry_i_4_n_0
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_0,
      CO(3) => \end_addr_carry__0_n_0\,
      CO(2) => \end_addr_carry__0_n_1\,
      CO(1) => \end_addr_carry__0_n_2\,
      CO(0) => \end_addr_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[8]\,
      DI(2) => \start_addr_reg_n_0_[7]\,
      DI(1) => \start_addr_reg_n_0_[6]\,
      DI(0) => \start_addr_reg_n_0_[5]\,
      O(3 downto 0) => end_addr(8 downto 5),
      S(3) => \end_addr_carry__0_i_1_n_0\,
      S(2) => \end_addr_carry__0_i_2_n_0\,
      S(1) => \end_addr_carry__0_i_3_n_0\,
      S(0) => \end_addr_carry__0_i_4_n_0\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[8]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_1_n_0\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[7]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_2_n_0\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[6]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_3_n_0\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[5]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_4_n_0\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_0\,
      CO(3) => \end_addr_carry__1_n_0\,
      CO(2) => \end_addr_carry__1_n_1\,
      CO(1) => \end_addr_carry__1_n_2\,
      CO(0) => \end_addr_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[12]\,
      DI(2) => \start_addr_reg_n_0_[11]\,
      DI(1) => \start_addr_reg_n_0_[10]\,
      DI(0) => \start_addr_reg_n_0_[9]\,
      O(3 downto 0) => end_addr(12 downto 9),
      S(3) => \end_addr_carry__1_i_1_n_0\,
      S(2) => \end_addr_carry__1_i_2_n_0\,
      S(1) => \end_addr_carry__1_i_3_n_0\,
      S(0) => \end_addr_carry__1_i_4_n_0\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_1_n_0\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[11]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_2_n_0\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[10]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_3_n_0\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[9]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_4_n_0\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_0\,
      CO(3) => \end_addr_carry__2_n_0\,
      CO(2) => \end_addr_carry__2_n_1\,
      CO(1) => \end_addr_carry__2_n_2\,
      CO(0) => \end_addr_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[16]\,
      DI(2) => \start_addr_reg_n_0_[15]\,
      DI(1) => \start_addr_reg_n_0_[14]\,
      DI(0) => \start_addr_reg_n_0_[13]\,
      O(3 downto 0) => end_addr(16 downto 13),
      S(3) => \end_addr_carry__2_i_1_n_0\,
      S(2) => \end_addr_carry__2_i_2_n_0\,
      S(1) => \end_addr_carry__2_i_3_n_0\,
      S(0) => \end_addr_carry__2_i_4_n_0\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_1_n_0\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_2_n_0\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_3_n_0\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_4_n_0\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_0\,
      CO(3) => \end_addr_carry__3_n_0\,
      CO(2) => \end_addr_carry__3_n_1\,
      CO(1) => \end_addr_carry__3_n_2\,
      CO(0) => \end_addr_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[20]\,
      DI(2) => \start_addr_reg_n_0_[19]\,
      DI(1) => \start_addr_reg_n_0_[18]\,
      DI(0) => \start_addr_reg_n_0_[17]\,
      O(3 downto 0) => end_addr(20 downto 17),
      S(3) => \end_addr_carry__3_i_1_n_0\,
      S(2) => \end_addr_carry__3_i_2_n_0\,
      S(1) => \end_addr_carry__3_i_3_n_0\,
      S(0) => \end_addr_carry__3_i_4_n_0\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_1_n_0\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_2_n_0\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_3_n_0\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__3_i_4_n_0\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_0\,
      CO(3) => \end_addr_carry__4_n_0\,
      CO(2) => \end_addr_carry__4_n_1\,
      CO(1) => \end_addr_carry__4_n_2\,
      CO(0) => \end_addr_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[24]\,
      DI(2) => \start_addr_reg_n_0_[23]\,
      DI(1) => \start_addr_reg_n_0_[22]\,
      DI(0) => \start_addr_reg_n_0_[21]\,
      O(3 downto 0) => end_addr(24 downto 21),
      S(3) => \end_addr_carry__4_i_1_n_0\,
      S(2) => \end_addr_carry__4_i_2_n_0\,
      S(1) => \end_addr_carry__4_i_3_n_0\,
      S(0) => \end_addr_carry__4_i_4_n_0\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_1_n_0\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_2_n_0\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_3_n_0\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__4_i_4_n_0\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_0\,
      CO(3) => \end_addr_carry__5_n_0\,
      CO(2) => \end_addr_carry__5_n_1\,
      CO(1) => \end_addr_carry__5_n_2\,
      CO(0) => \end_addr_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_0_[28]\,
      DI(2) => \start_addr_reg_n_0_[27]\,
      DI(1) => \start_addr_reg_n_0_[26]\,
      DI(0) => \start_addr_reg_n_0_[25]\,
      O(3 downto 0) => end_addr(28 downto 25),
      S(3) => \end_addr_carry__5_i_1_n_0\,
      S(2) => \end_addr_carry__5_i_2_n_0\,
      S(1) => \end_addr_carry__5_i_3_n_0\,
      S(0) => \end_addr_carry__5_i_4_n_0\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_1_n_0\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_2_n_0\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_3_n_0\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__5_i_4_n_0\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_0\,
      CO(3 downto 2) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \end_addr_carry__6_n_2\,
      CO(0) => \end_addr_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \start_addr_reg_n_0_[30]\,
      DI(0) => \start_addr_reg_n_0_[29]\,
      O(3) => \NLW_end_addr_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => end_addr(31 downto 29),
      S(3) => '0',
      S(2) => \end_addr_carry__6_i_1_n_0\,
      S(1) => \end_addr_carry__6_i_2_n_0\,
      S(0) => \end_addr_carry__6_i_3_n_0\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_1_n_0\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_2_n_0\
    );
\end_addr_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__6_i_3_n_0\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_1_n_0
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[3]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_2_n_0
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_3_n_0
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[1]\,
      I1 => \align_len_reg_n_0_[1]\,
      O => end_addr_carry_i_4_n_0
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized1\
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      fifo_resp_ready => fifo_resp_ready,
      \in\(0) => invalid_len_event_reg2,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_resp_reg => \^full_n_reg\,
      push => push,
      \q_reg[1]_0\ => \could_multi_bursts.last_sect_buf_reg_n_0\,
      \q_reg[1]_1\ => \bus_wide_gen.fifo_burst_n_35\
    );
fifo_resp_to_user: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized2\
     port map (
      Q(2 downto 1) => Q(6 downto 5),
      Q(0) => Q(0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_NS_fsm(1) => ap_NS_fsm(3),
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      empty_n_reg_0(0) => empty_n_reg(0),
      full_n_reg_0 => \^full_n_reg\,
      push => push
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      E(0) => align_len0,
      Q(0) => rs2f_wreq_valid,
      S(3) => fifo_wreq_n_36,
      S(2) => fifo_wreq_n_37,
      S(1) => fifo_wreq_n_38,
      S(0) => fifo_wreq_n_39,
      SR(0) => SR(0),
      \align_len_reg[31]\ => \bus_wide_gen.fifo_burst_n_28\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      empty_n_reg_0 => fifo_wreq_n_3,
      empty_n_reg_1(0) => fifo_wreq_n_44,
      empty_n_reg_2(0) => fifo_wreq_n_45,
      \end_addr_buf_reg[31]\(2) => fifo_wreq_n_40,
      \end_addr_buf_reg[31]\(1) => fifo_wreq_n_41,
      \end_addr_buf_reg[31]\(0) => fifo_wreq_n_42,
      fifo_wreq_valid => fifo_wreq_valid,
      \last_sect_carry__0\(19) => \sect_cnt_reg_n_0_[19]\,
      \last_sect_carry__0\(18) => \sect_cnt_reg_n_0_[18]\,
      \last_sect_carry__0\(17) => \sect_cnt_reg_n_0_[17]\,
      \last_sect_carry__0\(16) => \sect_cnt_reg_n_0_[16]\,
      \last_sect_carry__0\(15) => \sect_cnt_reg_n_0_[15]\,
      \last_sect_carry__0\(14) => \sect_cnt_reg_n_0_[14]\,
      \last_sect_carry__0\(13) => \sect_cnt_reg_n_0_[13]\,
      \last_sect_carry__0\(12) => \sect_cnt_reg_n_0_[12]\,
      \last_sect_carry__0\(11) => \sect_cnt_reg_n_0_[11]\,
      \last_sect_carry__0\(10) => \sect_cnt_reg_n_0_[10]\,
      \last_sect_carry__0\(9) => \sect_cnt_reg_n_0_[9]\,
      \last_sect_carry__0\(8) => \sect_cnt_reg_n_0_[8]\,
      \last_sect_carry__0\(7) => \sect_cnt_reg_n_0_[7]\,
      \last_sect_carry__0\(6) => \sect_cnt_reg_n_0_[6]\,
      \last_sect_carry__0\(5) => \sect_cnt_reg_n_0_[5]\,
      \last_sect_carry__0\(4) => \sect_cnt_reg_n_0_[4]\,
      \last_sect_carry__0\(3) => \sect_cnt_reg_n_0_[3]\,
      \last_sect_carry__0\(2) => \sect_cnt_reg_n_0_[2]\,
      \last_sect_carry__0\(1) => \sect_cnt_reg_n_0_[1]\,
      \last_sect_carry__0\(0) => \sect_cnt_reg_n_0_[0]\,
      \last_sect_carry__0_0\(19 downto 0) => p_0_in0_in(19 downto 0),
      \q_reg[0]_0\ => \bus_wide_gen.fifo_burst_n_35\,
      \q_reg[0]_1\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \q_reg[0]_2\ => wreq_handling_reg_n_0,
      \q_reg[30]_0\(30 downto 0) => rs2f_wreq_data(30 downto 0),
      \q_reg[32]_0\(31) => fifo_wreq_data(32),
      \q_reg[32]_0\(30 downto 0) => \q__0\(30 downto 0),
      \q_reg[32]_1\(0) => zero_len_event0,
      rs2f_wreq_ack => rs2f_wreq_ack,
      \sect_cnt_reg[19]\ => fifo_wreq_valid_buf_reg_n_0
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_0,
      R => SR(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_0,
      CO(2) => first_sect_carry_n_1,
      CO(1) => first_sect_carry_n_2,
      CO(0) => first_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_0,
      S(2) => first_sect_carry_i_2_n_0,
      S(1) => first_sect_carry_i_3_n_0,
      S(0) => first_sect_carry_i_4_n_0
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_0,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_2\,
      CO(0) => \first_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_0\,
      S(1) => \first_sect_carry__0_i_2_n_0\,
      S(0) => \first_sect_carry__0_i_3_n_0\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(19),
      I1 => \sect_cnt_reg_n_0_[19]\,
      I2 => p_0_in(18),
      I3 => \sect_cnt_reg_n_0_[18]\,
      O => \first_sect_carry__0_i_1_n_0\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[15]\,
      I1 => p_0_in(15),
      I2 => \sect_cnt_reg_n_0_[16]\,
      I3 => p_0_in(16),
      I4 => p_0_in(17),
      I5 => \sect_cnt_reg_n_0_[17]\,
      O => \first_sect_carry__0_i_2_n_0\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(14),
      I1 => \sect_cnt_reg_n_0_[14]\,
      I2 => \sect_cnt_reg_n_0_[12]\,
      I3 => p_0_in(12),
      I4 => \sect_cnt_reg_n_0_[13]\,
      I5 => p_0_in(13),
      O => \first_sect_carry__0_i_3_n_0\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(11),
      I1 => \sect_cnt_reg_n_0_[11]\,
      I2 => \sect_cnt_reg_n_0_[9]\,
      I3 => p_0_in(9),
      I4 => \sect_cnt_reg_n_0_[10]\,
      I5 => p_0_in(10),
      O => first_sect_carry_i_1_n_0
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[8]\,
      I1 => p_0_in(8),
      I2 => \sect_cnt_reg_n_0_[6]\,
      I3 => p_0_in(6),
      I4 => p_0_in(7),
      I5 => \sect_cnt_reg_n_0_[7]\,
      O => first_sect_carry_i_2_n_0
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \sect_cnt_reg_n_0_[5]\,
      I2 => \sect_cnt_reg_n_0_[3]\,
      I3 => p_0_in(3),
      I4 => \sect_cnt_reg_n_0_[4]\,
      I5 => p_0_in(4),
      O => first_sect_carry_i_3_n_0
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => \sect_cnt_reg_n_0_[1]\,
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => \sect_cnt_reg_n_0_[2]\,
      O => first_sect_carry_i_4_n_0
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_3,
      Q => invalid_len_event,
      R => SR(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => SR(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_0,
      CO(2) => last_sect_carry_n_1,
      CO(1) => last_sect_carry_n_2,
      CO(0) => last_sect_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_36,
      S(2) => fifo_wreq_n_37,
      S(1) => fifo_wreq_n_38,
      S(0) => fifo_wreq_n_39
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_0,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_2\,
      CO(0) => \last_sect_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_40,
      S(1) => fifo_wreq_n_41,
      S(0) => fifo_wreq_n_42
    );
m_axi_gmem_AWVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => m_axi_gmem_AWVALID_0,
      O => m_axi_gmem_AWVALID
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => SR(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_0,
      CO(2) => p_0_out_carry_n_1,
      CO(1) => p_0_out_carry_n_2,
      CO(0) => p_0_out_carry_n_3,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_wdata_n_11,
      O(3) => p_0_out_carry_n_4,
      O(2) => p_0_out_carry_n_5,
      O(1) => p_0_out_carry_n_6,
      O(0) => p_0_out_carry_n_7,
      S(3) => buff_wdata_n_14,
      S(2) => buff_wdata_n_15,
      S(1) => buff_wdata_n_16,
      S(0) => buff_wdata_n_17
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_0,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_2\,
      CO(0) => \p_0_out_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_5\,
      O(1) => \p_0_out_carry__0_n_6\,
      O(0) => \p_0_out_carry__0_n_7\,
      S(3) => '0',
      S(2) => buff_wdata_n_18,
      S(1) => buff_wdata_n_19,
      S(0) => buff_wdata_n_20
    );
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_reg_slice
     port map (
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state_reg[0]\,
      Q(1 downto 0) => Q(2 downto 1),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm_reg[21]\,
      \ap_CS_fsm_reg[22]\(0) => \ap_CS_fsm_reg[22]\(0),
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      \data_p1_reg[0]_0\ => \data_p1_reg[0]\,
      \data_p1_reg[30]_0\(30 downto 0) => rs2f_wreq_data(30 downto 0),
      \data_p2_reg[0]_0\(0) => \data_p2_reg[0]\(0),
      \data_p2_reg[30]_0\(30 downto 0) => \data_p2_reg[30]\(30 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0 => gmem_AWREADY,
      \state_reg[0]_0\(0) => rs2f_wreq_valid
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_0_[1]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => \bus_wide_gen.fifo_burst_n_44\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_0,
      CO(2) => sect_cnt0_carry_n_1,
      CO(1) => sect_cnt0_carry_n_2,
      CO(0) => sect_cnt0_carry_n_3,
      CYINIT => \sect_cnt_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_0_[4]\,
      S(2) => \sect_cnt_reg_n_0_[3]\,
      S(1) => \sect_cnt_reg_n_0_[2]\,
      S(0) => \sect_cnt_reg_n_0_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_0,
      CO(3) => \sect_cnt0_carry__0_n_0\,
      CO(2) => \sect_cnt0_carry__0_n_1\,
      CO(1) => \sect_cnt0_carry__0_n_2\,
      CO(0) => \sect_cnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_0_[8]\,
      S(2) => \sect_cnt_reg_n_0_[7]\,
      S(1) => \sect_cnt_reg_n_0_[6]\,
      S(0) => \sect_cnt_reg_n_0_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CO(3) => \sect_cnt0_carry__1_n_0\,
      CO(2) => \sect_cnt0_carry__1_n_1\,
      CO(1) => \sect_cnt0_carry__1_n_2\,
      CO(0) => \sect_cnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_0_[12]\,
      S(2) => \sect_cnt_reg_n_0_[11]\,
      S(1) => \sect_cnt_reg_n_0_[10]\,
      S(0) => \sect_cnt_reg_n_0_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_0\,
      CO(3) => \sect_cnt0_carry__2_n_0\,
      CO(2) => \sect_cnt0_carry__2_n_1\,
      CO(1) => \sect_cnt0_carry__2_n_2\,
      CO(0) => \sect_cnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_0_[16]\,
      S(2) => \sect_cnt_reg_n_0_[15]\,
      S(1) => \sect_cnt_reg_n_0_[14]\,
      S(0) => \sect_cnt_reg_n_0_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_0\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_2\,
      CO(0) => \sect_cnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_0_[19]\,
      S(1) => \sect_cnt_reg_n_0_[18]\,
      S(0) => \sect_cnt_reg_n_0_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \sect_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_16\,
      Q => \sect_cnt_reg_n_0_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_15\,
      Q => \sect_cnt_reg_n_0_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_14\,
      Q => \sect_cnt_reg_n_0_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \sect_cnt_reg_n_0_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_12\,
      Q => \sect_cnt_reg_n_0_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_11\,
      Q => \sect_cnt_reg_n_0_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \sect_cnt_reg_n_0_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_9\,
      Q => \sect_cnt_reg_n_0_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_8\,
      Q => \sect_cnt_reg_n_0_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_7\,
      Q => \sect_cnt_reg_n_0_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \sect_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \sect_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \sect_cnt_reg_n_0_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \sect_cnt_reg_n_0_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \sect_cnt_reg_n_0_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_20\,
      Q => \sect_cnt_reg_n_0_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_19\,
      Q => \sect_cnt_reg_n_0_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_18\,
      Q => \sect_cnt_reg_n_0_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_44,
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => \sect_cnt_reg_n_0_[9]\,
      R => SR(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_56\,
      Q => \sect_end_buf_reg_n_0_[1]\,
      R => SR(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_45\,
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_45\,
      D => \bus_wide_gen.fifo_burst_n_47\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_45\,
      D => \bus_wide_gen.fifo_burst_n_48\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_45\,
      D => \bus_wide_gen.fifo_burst_n_49\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_45\,
      D => \bus_wide_gen.fifo_burst_n_50\,
      Q => \sect_len_buf_reg_n_0_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_45\,
      D => \bus_wide_gen.fifo_burst_n_51\,
      Q => \sect_len_buf_reg_n_0_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_45\,
      D => \bus_wide_gen.fifo_burst_n_52\,
      Q => \sect_len_buf_reg_n_0_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_45\,
      D => \bus_wide_gen.fifo_burst_n_53\,
      Q => \sect_len_buf_reg_n_0_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_45\,
      D => \bus_wide_gen.fifo_burst_n_54\,
      Q => \sect_len_buf_reg_n_0_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_45\,
      D => \bus_wide_gen.fifo_burst_n_55\,
      Q => \sect_len_buf_reg_n_0_[9]\,
      R => SR(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[10]\,
      Q => \start_addr_buf_reg_n_0_[10]\,
      R => SR(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[11]\,
      Q => \start_addr_buf_reg_n_0_[11]\,
      R => SR(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[12]\,
      Q => p_0_in(0),
      R => SR(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[13]\,
      Q => p_0_in(1),
      R => SR(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[14]\,
      Q => p_0_in(2),
      R => SR(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[15]\,
      Q => p_0_in(3),
      R => SR(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[16]\,
      Q => p_0_in(4),
      R => SR(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[17]\,
      Q => p_0_in(5),
      R => SR(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[18]\,
      Q => p_0_in(6),
      R => SR(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[19]\,
      Q => p_0_in(7),
      R => SR(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[1]\,
      Q => \start_addr_buf_reg_n_0_[1]\,
      R => SR(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[20]\,
      Q => p_0_in(8),
      R => SR(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[21]\,
      Q => p_0_in(9),
      R => SR(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[22]\,
      Q => p_0_in(10),
      R => SR(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[23]\,
      Q => p_0_in(11),
      R => SR(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[24]\,
      Q => p_0_in(12),
      R => SR(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[25]\,
      Q => p_0_in(13),
      R => SR(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[26]\,
      Q => p_0_in(14),
      R => SR(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[27]\,
      Q => p_0_in(15),
      R => SR(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[28]\,
      Q => p_0_in(16),
      R => SR(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[29]\,
      Q => p_0_in(17),
      R => SR(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[2]\,
      Q => \start_addr_buf_reg_n_0_[2]\,
      R => SR(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[30]\,
      Q => p_0_in(18),
      R => SR(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[31]\,
      Q => p_0_in(19),
      R => SR(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[3]\,
      Q => \start_addr_buf_reg_n_0_[3]\,
      R => SR(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[4]\,
      Q => \start_addr_buf_reg_n_0_[4]\,
      R => SR(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[5]\,
      Q => \start_addr_buf_reg_n_0_[5]\,
      R => SR(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[6]\,
      Q => \start_addr_buf_reg_n_0_[6]\,
      R => SR(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[7]\,
      Q => \start_addr_buf_reg_n_0_[7]\,
      R => SR(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[8]\,
      Q => \start_addr_buf_reg_n_0_[8]\,
      R => SR(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[9]\,
      Q => \start_addr_buf_reg_n_0_[9]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(9),
      Q => \start_addr_reg_n_0_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(10),
      Q => \start_addr_reg_n_0_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(11),
      Q => \start_addr_reg_n_0_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(12),
      Q => \start_addr_reg_n_0_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(13),
      Q => \start_addr_reg_n_0_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(14),
      Q => \start_addr_reg_n_0_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(15),
      Q => \start_addr_reg_n_0_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(16),
      Q => \start_addr_reg_n_0_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(17),
      Q => \start_addr_reg_n_0_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(18),
      Q => \start_addr_reg_n_0_[19]\,
      R => SR(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(0),
      Q => \start_addr_reg_n_0_[1]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(19),
      Q => \start_addr_reg_n_0_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(20),
      Q => \start_addr_reg_n_0_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(21),
      Q => \start_addr_reg_n_0_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(22),
      Q => \start_addr_reg_n_0_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(23),
      Q => \start_addr_reg_n_0_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(24),
      Q => \start_addr_reg_n_0_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(25),
      Q => \start_addr_reg_n_0_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(26),
      Q => \start_addr_reg_n_0_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(27),
      Q => \start_addr_reg_n_0_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(28),
      Q => \start_addr_reg_n_0_[29]\,
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(1),
      Q => \start_addr_reg_n_0_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(29),
      Q => \start_addr_reg_n_0_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(30),
      Q => \start_addr_reg_n_0_[31]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(2),
      Q => \start_addr_reg_n_0_[3]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(3),
      Q => \start_addr_reg_n_0_[4]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(4),
      Q => \start_addr_reg_n_0_[5]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(5),
      Q => \start_addr_reg_n_0_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(6),
      Q => \start_addr_reg_n_0_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(7),
      Q => \start_addr_reg_n_0_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0,
      D => \q__0\(8),
      Q => \start_addr_reg_n_0_[9]\,
      R => SR(0)
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I1 => \^could_multi_bursts.awvalid_dummy_reg_0\,
      I2 => \throttl_cnt_reg[0]\(0),
      O => \could_multi_bursts.awlen_buf_reg[0]_0\(0)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^could_multi_bursts.awvalid_dummy_reg_0\,
      I1 => \^bus_wide_gen.wvalid_dummy_reg_0\,
      I2 => m_axi_gmem_WREADY,
      I3 => m_axi_gmem_AWVALID_0,
      O => E(0)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg_1\,
      I1 => AWVALID_Dummy,
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      I5 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      O => \^could_multi_bursts.awvalid_dummy_reg_0\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_37\,
      Q => wreq_handling_reg_n_0,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mbkb is
  port (
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \input_width_V_read_reg_640_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_data_V2_sum_fu_470_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    input_width_V_read_reg_640 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem_addr_reg_734_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mbkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mbkb is
begin
Aff_channel_mac_mbkb_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mbkb_DSP48_0
     port map (
      D(30 downto 0) => D(30 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \gmem_addr_reg_734_reg[30]\(30 downto 0) => \gmem_addr_reg_734_reg[30]\(30 downto 0),
      input_data_V2_sum_fu_470_p2(30 downto 0) => input_data_V2_sum_fu_470_p2(30 downto 0),
      input_width_V_read_reg_640(15 downto 0) => input_width_V_read_reg_640(15 downto 0),
      \input_width_V_read_reg_640_reg[15]\(0) => \input_width_V_read_reg_640_reg[15]\(0),
      p_0(0) => p(0),
      p_1(15 downto 0) => p_0(15 downto 0),
      p_2(23 downto 0) => p_1(23 downto 0),
      p_3(15 downto 0) => p_2(15 downto 0),
      p_4(31 downto 0) => p_3(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \c_color_reg_305_reg[1]\ : out STD_LOGIC;
    load_p1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    I_RREADY1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[14]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud is
begin
Aff_channel_mac_mcud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_DSP48_1_1
     port map (
      B(15 downto 0) => B(15 downto 0),
      D(0) => D(0),
      I_RREADY1 => I_RREADY1,
      P(15 downto 0) => P(15 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[14]\(4 downto 0) => \ap_CS_fsm_reg[14]\(4 downto 0),
      ap_clk => ap_clk,
      \c_color_reg_305_reg[1]\ => \c_color_reg_305_reg[1]\,
      load_p1 => load_p1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    load_p1 : in STD_LOGIC;
    ap_reg_ioackin_gmem_AWREADY17_out : in STD_LOGIC;
    \^p\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_0 : entity is "Aff_channel_mac_mcud";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_0 is
begin
Aff_channel_mac_mcud_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_DSP48_1
     port map (
      B(15 downto 0) => B(15 downto 0),
      D(15 downto 0) => D(15 downto 0),
      P(15 downto 0) => P(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_reg_ioackin_gmem_AWREADY17_out => ap_reg_ioackin_gmem_AWREADY17_out,
      load_p1 => load_p1,
      p_0(0) => \^p\(0),
      p_1(15 downto 0) => p_0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1 : out STD_LOGIC;
    ap_reg_ioackin_gmem_AWREADY17_out : out STD_LOGIC;
    I_RREADY1 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \state_reg[0]\ : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[12]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[14]\ : in STD_LOGIC;
    \data_p1_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \data_p2_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \data_p2_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \data_p2_reg[30]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \data_p2_reg[30]_2\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi is
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal bus_read_n_3 : STD_LOGIC;
  signal bus_write_n_18 : STD_LOGIC;
  signal bus_write_n_5 : STD_LOGIC;
  signal bus_write_n_6 : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gmem_AWREADY : STD_LOGIC;
  signal gmem_RVALID : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rs_wreq/load_p2\ : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wreq_throttl_n_1 : STD_LOGIC;
  signal wreq_throttl_n_2 : STD_LOGIC;
  signal wreq_throttl_n_3 : STD_LOGIC;
  signal wreq_throttl_n_4 : STD_LOGIC;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \could_multi_bursts.awlen_buf_reg[3]\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 0);
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_read
     port map (
      B(15 downto 0) => B(15 downto 0),
      E(0) => \rs_wreq/load_p2\,
      \FSM_sequential_state_reg[0]\ => bus_write_n_18,
      \FSM_sequential_state_reg[1]\(0) => load_p1,
      I_RREADY1 => I_RREADY1,
      Q(11 downto 0) => Q(12 downto 1),
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[12]\(0) => \ap_CS_fsm_reg[12]\(0),
      \ap_CS_fsm_reg[12]_0\(0) => \ap_CS_fsm_reg[12]_0\(0),
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_NS_fsm(10) => ap_NS_fsm(12),
      ap_NS_fsm(9 downto 0) => ap_NS_fsm(10 downto 1),
      ap_clk => ap_clk,
      ap_reg_ioackin_gmem_AWREADY17_out => ap_reg_ioackin_gmem_AWREADY17_out,
      ap_reg_ioackin_gmem_AWREADY_reg => bus_read_n_3,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      \data_p1_reg[15]\(15 downto 0) => \data_p1_reg[15]\(15 downto 0),
      \data_p1_reg[30]\(30 downto 0) => \data_p1_reg[30]\(30 downto 0),
      \data_p2_reg[0]\ => \data_p1_reg[0]\,
      \data_p2_reg[0]_0\ => \data_p2_reg[0]\,
      \data_p2_reg[30]\(30 downto 0) => \data_p2_reg[30]\(30 downto 0),
      \data_p2_reg[30]_0\(30 downto 0) => \data_p2_reg[30]_0\(30 downto 0),
      \data_p2_reg[30]_1\(30 downto 0) => \data_p2_reg[30]_1\(30 downto 0),
      full_n_reg => full_n_reg,
      gmem_AWREADY => gmem_AWREADY,
      m_axi_gmem_ARADDR(29 downto 0) => m_axi_gmem_ARADDR(29 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARVALID => m_axi_gmem_ARVALID,
      m_axi_gmem_RRESP(1 downto 0) => m_axi_gmem_RRESP(1 downto 0),
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      mem_reg(32 downto 0) => mem_reg(32 downto 0),
      \state_reg[0]\(0) => gmem_RVALID,
      \state_reg[0]_0\ => \state_reg[0]\
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_write
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => bus_write_n_5,
      \FSM_sequential_state_reg[0]\ => bus_read_n_3,
      Q(6 downto 1) => Q(16 downto 11),
      Q(0) => Q(0),
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[21]\ => bus_write_n_18,
      \ap_CS_fsm_reg[22]\(0) => gmem_RVALID,
      \ap_CS_fsm_reg[24]\(0) => ap_NS_fsm(14),
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_NS_fsm(3) => ap_NS_fsm(15),
      ap_NS_fsm(2) => ap_NS_fsm(13),
      ap_NS_fsm(1) => ap_NS_fsm(11),
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.WVALID_Dummy_reg_0\ => \bus_wide_gen.WVALID_Dummy_reg\,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => bus_write_n_6,
      \could_multi_bursts.AWVALID_Dummy_reg_1\ => wreq_throttl_n_1,
      \could_multi_bursts.awlen_buf_reg[0]_0\(0) => p_0_in(0),
      \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) => \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 0),
      \could_multi_bursts.loop_cnt_reg[0]_0\ => wreq_throttl_n_2,
      \could_multi_bursts.loop_cnt_reg[0]_1\ => wreq_throttl_n_4,
      \data_p1_reg[0]\ => \data_p1_reg[0]\,
      \data_p2_reg[0]\(0) => \rs_wreq/load_p2\,
      \data_p2_reg[30]\(30 downto 0) => \data_p2_reg[30]_2\(30 downto 0),
      empty_n_reg(0) => E(0),
      full_n_reg => full_n_reg_0,
      gmem_AWREADY => gmem_AWREADY,
      m_axi_gmem_AWADDR(29 downto 0) => m_axi_gmem_AWADDR(29 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_AWVALID_0 => wreq_throttl_n_3,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      \throttl_cnt_reg[0]\(0) => throttl_cnt_reg(0)
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi_throttl
     port map (
      D(0) => p_0_in(0),
      E(0) => bus_write_n_5,
      Q(0) => throttl_cnt_reg(0),
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREADY_0 => wreq_throttl_n_1,
      \throttl_cnt_reg[0]_0\ => wreq_throttl_n_3,
      \throttl_cnt_reg[2]_0\ => wreq_throttl_n_2,
      \throttl_cnt_reg[3]_0\(2 downto 0) => \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 1),
      \throttl_cnt_reg[5]_0\ => bus_write_n_6,
      \throttl_cnt_reg[6]_0\ => wreq_throttl_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 32;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 3;
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 0;
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 7;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b100000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "30'b000000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_32 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_33 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_34 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_35 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_36 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_37 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_38 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_39 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_40 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_41 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_42 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_43 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_44 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_45 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_46 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_47 : STD_LOGIC;
  signal Aff_channel_gmem_m_axi_U_n_48 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_0 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_1 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_10 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_11 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_12 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_13 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_14 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_15 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_16 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_17 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_18 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_19 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_2 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_20 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_21 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_22 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_23 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_24 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_25 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_26 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_27 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_28 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_29 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_3 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_30 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_4 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_5 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_6 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_7 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_8 : STD_LOGIC;
  signal Aff_channel_mac_mbkb_U1_n_9 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_0 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_1 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_10 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_11 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_12 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_13 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_14 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_15 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_16 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_2 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_3 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_4 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_5 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_6 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_7 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_8 : STD_LOGIC;
  signal Aff_channel_mac_mcud_U2_n_9 : STD_LOGIC;
  signal I_RREADY1 : STD_LOGIC;
  signal alpha_V : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal alpha_V4_sum_fu_524_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \ap_CS_fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[16]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[25]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[27]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[28]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal ap_NS_fsm110_out : STD_LOGIC;
  signal ap_NS_fsm111_out : STD_LOGIC;
  signal ap_NS_fsm112_out : STD_LOGIC;
  signal ap_NS_fsm17_out : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_reg_ioackin_gmem_ARREADY_i_1_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_gmem_ARREADY_reg_n_0 : STD_LOGIC;
  signal ap_reg_ioackin_gmem_AWREADY17_out : STD_LOGIC;
  signal ap_reg_ioackin_gmem_AWREADY_reg_n_0 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal beta_V : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal beta_V6_sum_fu_539_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \bus_read/rs_rdata/load_p1\ : STD_LOGIC;
  signal c_color_1_fu_514_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal c_color_1_reg_754 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal c_color_reg_305 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal c_fu_449_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal c_reg_724 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \c_reg_724[7]_i_2_n_0\ : STD_LOGIC;
  signal color_V : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal color_V8_sum_fu_489_p2 : STD_LOGIC_VECTOR ( 30 downto 3 );
  signal dim_V : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dim_V_read_reg_645 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond2_fu_418_p2 : STD_LOGIC;
  signal exitcond3_fu_403_p2 : STD_LOGIC;
  signal gmem_BREADY : STD_LOGIC;
  signal gmem_RDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gmem_addr_1_reg_740 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal gmem_addr_1_reg_7400 : STD_LOGIC;
  signal \gmem_addr_1_reg_740[10]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740[10]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740[10]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740[10]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740[14]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740[6]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740[6]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740[6]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_740_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal gmem_addr_2_reg_764 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gmem_addr_2_reg_764[3]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764[3]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764[3]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764[3]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764[7]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764[7]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764[7]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_2_reg_764_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal gmem_addr_3_reg_770 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gmem_addr_3_reg_770[3]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770[3]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770[3]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770[3]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770[7]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770[7]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770[7]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_3_reg_770_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal gmem_addr_4_reg_776 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \gmem_addr_4_reg_776[11]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[11]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[11]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[11]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[15]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[15]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[15]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[15]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[19]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[19]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[19]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[19]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[23]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[23]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[23]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[23]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[27]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[27]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[27]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[27]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[30]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[30]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[30]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[3]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[3]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[3]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[3]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[7]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[7]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[7]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776[7]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_4_reg_776_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal gmem_addr_reg_734 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal h_fu_408_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal h_reg_698 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \h_reg_698_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \h_reg_698_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \h_reg_698_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \h_reg_698_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \h_reg_698_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \h_reg_698_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \h_reg_698_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \h_reg_698_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \h_reg_698_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \h_reg_698_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \h_reg_698_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \h_reg_698_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \h_reg_698_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \h_reg_698_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal i_op_assign_1_reg_259 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_op_assign_1_reg_2590 : STD_LOGIC;
  signal i_op_assign_2_reg_2700 : STD_LOGIC;
  signal i_op_assign_reg_236 : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[11]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[12]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[13]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[14]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[15]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_op_assign_reg_236_reg_n_0_[9]\ : STD_LOGIC;
  signal input_data_V : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal input_data_V2_sum_fu_470_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal input_height_V_read_reg_635 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal input_width_V_read_reg_640 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_gmem_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal next_mul1_fu_398_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal next_mul1_reg_690 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \next_mul1_reg_690[11]_i_2_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[11]_i_3_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[11]_i_4_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[11]_i_5_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[15]_i_2_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[15]_i_3_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[15]_i_4_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[15]_i_5_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[3]_i_2_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[3]_i_3_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[3]_i_4_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[3]_i_5_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[7]_i_2_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[7]_i_3_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[7]_i_4_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690[7]_i_5_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \next_mul1_reg_690_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal next_mul_fu_439_p2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal out_data_V : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal out_data_V10_sum_fu_554_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal ret_V_2_reg_247 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ret_V_reg_282 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ret_V_reg_282[11]_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[11]_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[11]_i_5_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[11]_i_6_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[15]_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[15]_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[15]_i_5_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[15]_i_6_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[3]_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[3]_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[3]_i_5_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[3]_i_6_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[7]_i_3_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[7]_i_4_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[7]_i_5_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282[7]_i_6_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \ret_V_reg_282_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal rhs_V_1_cast_fu_390_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rhs_V_cast_fu_386_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_14_cast_reg_670_reg__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_1_cast_reg_655 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \tmp_2_cast_reg_660_reg__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \tmp_3_cast_reg_665_reg__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_5_cast_fu_485_p1 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \tmp_7_cast_cast_reg_729_reg__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_cast_reg_650 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal tmp_s_reg_797 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal w_fu_423_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal w_reg_706 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \w_reg_706_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \w_reg_706_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \w_reg_706_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \w_reg_706_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \w_reg_706_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \w_reg_706_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \w_reg_706_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \w_reg_706_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \w_reg_706_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \w_reg_706_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \w_reg_706_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \w_reg_706_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \w_reg_706_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \w_reg_706_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gmem_addr_1_reg_740_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem_addr_2_reg_764_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_2_reg_764_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem_addr_3_reg_770_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_3_reg_770_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem_addr_4_reg_776_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_4_reg_776_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_h_reg_698_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_h_reg_698_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_mul1_reg_690_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ret_V_reg_282_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_w_reg_706_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_w_reg_706_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_color_1_reg_754[1]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \c_color_1_reg_754[2]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \c_color_1_reg_754[3]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \c_color_1_reg_754[4]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \c_reg_724[1]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \c_reg_724[2]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \c_reg_724[3]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \c_reg_724[4]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \c_reg_724[6]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \c_reg_724[7]_i_1\ : label is "soft_lutpair313";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_1_reg_740_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_1_reg_740_reg[14]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_1_reg_740_reg[18]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_1_reg_740_reg[22]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_1_reg_740_reg[26]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_1_reg_740_reg[30]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_1_reg_740_reg[6]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_2_reg_764_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_2_reg_764_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_2_reg_764_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_2_reg_764_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_2_reg_764_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_2_reg_764_reg[30]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_2_reg_764_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_2_reg_764_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_3_reg_770_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_3_reg_770_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_3_reg_770_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_3_reg_770_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_3_reg_770_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_3_reg_770_reg[30]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_3_reg_770_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gmem_addr_3_reg_770_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \h_reg_698_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \h_reg_698_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \h_reg_698_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \h_reg_698_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \next_mul1_reg_690_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \next_mul1_reg_690_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \next_mul1_reg_690_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \next_mul1_reg_690_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \next_mul1_reg_690_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \next_mul1_reg_690_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \next_mul1_reg_690_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \next_mul1_reg_690_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ret_V_reg_282_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ret_V_reg_282_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ret_V_reg_282_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ret_V_reg_282_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ret_V_reg_282_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ret_V_reg_282_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \w_reg_706_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \w_reg_706_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \w_reg_706_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \w_reg_706_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  m_axi_gmem_ARADDR(31 downto 2) <= \^m_axi_gmem_araddr\(31 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const1>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const1>\;
  m_axi_gmem_ARCACHE(0) <= \<const1>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const1>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_ARUSER(0) <= \<const0>\;
  m_axi_gmem_AWADDR(31 downto 2) <= \^m_axi_gmem_awaddr\(31 downto 2);
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const1>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const1>\;
  m_axi_gmem_AWCACHE(0) <= \<const1>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3 downto 0) <= \^m_axi_gmem_awlen\(3 downto 0);
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const1>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWUSER(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  m_axi_gmem_WUSER(0) <= \<const0>\;
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
Aff_channel_AXILiteS_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_AXILiteS_s_axi
     port map (
      CO(0) => exitcond3_fu_403_p2,
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => ap_NS_fsm112_out,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_AXILiteS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_AXILiteS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_AXILiteS_WREADY,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => i_op_assign_reg_236,
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm[0]_i_2_n_0\,
      \ap_CS_fsm_reg[0]_0\ => \ap_CS_fsm[0]_i_3_n_0\,
      \ap_CS_fsm_reg[0]_1\ => \ap_CS_fsm[0]_i_4_n_0\,
      \ap_CS_fsm_reg[0]_2\ => \ap_CS_fsm[0]_i_5_n_0\,
      \ap_CS_fsm_reg[1]\(0) => exitcond2_fu_418_p2,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n_inv => ap_rst_n_inv,
      input_height_V_read_reg_635(15 downto 0) => input_height_V_read_reg_635(15 downto 0),
      \int_alpha_V_reg[31]_0\(30 downto 0) => alpha_V(31 downto 1),
      int_ap_start_reg_i_2_0(15) => \i_op_assign_reg_236_reg_n_0_[15]\,
      int_ap_start_reg_i_2_0(14) => \i_op_assign_reg_236_reg_n_0_[14]\,
      int_ap_start_reg_i_2_0(13) => \i_op_assign_reg_236_reg_n_0_[13]\,
      int_ap_start_reg_i_2_0(12) => \i_op_assign_reg_236_reg_n_0_[12]\,
      int_ap_start_reg_i_2_0(11) => \i_op_assign_reg_236_reg_n_0_[11]\,
      int_ap_start_reg_i_2_0(10) => \i_op_assign_reg_236_reg_n_0_[10]\,
      int_ap_start_reg_i_2_0(9) => \i_op_assign_reg_236_reg_n_0_[9]\,
      int_ap_start_reg_i_2_0(8) => \i_op_assign_reg_236_reg_n_0_[8]\,
      int_ap_start_reg_i_2_0(7) => \i_op_assign_reg_236_reg_n_0_[7]\,
      int_ap_start_reg_i_2_0(6) => \i_op_assign_reg_236_reg_n_0_[6]\,
      int_ap_start_reg_i_2_0(5) => \i_op_assign_reg_236_reg_n_0_[5]\,
      int_ap_start_reg_i_2_0(4) => \i_op_assign_reg_236_reg_n_0_[4]\,
      int_ap_start_reg_i_2_0(3) => \i_op_assign_reg_236_reg_n_0_[3]\,
      int_ap_start_reg_i_2_0(2) => \i_op_assign_reg_236_reg_n_0_[2]\,
      int_ap_start_reg_i_2_0(1) => \i_op_assign_reg_236_reg_n_0_[1]\,
      int_ap_start_reg_i_2_0(0) => \i_op_assign_reg_236_reg_n_0_[0]\,
      \int_beta_V_reg[31]_0\(30 downto 0) => beta_V(31 downto 1),
      \int_color_V_reg[31]_0\(30 downto 0) => color_V(31 downto 1),
      \int_dim_V_reg[7]_0\(7 downto 0) => dim_V(7 downto 0),
      \int_input_data_V_reg[31]_0\(30 downto 0) => input_data_V(31 downto 1),
      \int_input_height_V_reg[15]_0\(15 downto 0) => rhs_V_cast_fu_386_p1(15 downto 0),
      \int_input_width_V_reg[15]_0\(15 downto 0) => rhs_V_1_cast_fu_390_p1(15 downto 0),
      \int_out_data_V_reg[31]_0\(30 downto 0) => out_data_V(31 downto 1),
      interrupt => interrupt,
      s_axi_AXILiteS_ARADDR(6 downto 0) => s_axi_AXILiteS_ARADDR(6 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(6 downto 0) => s_axi_AXILiteS_AWADDR(6 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
Aff_channel_gmem_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_gmem_m_axi
     port map (
      B(15) => Aff_channel_gmem_m_axi_U_n_32,
      B(14) => Aff_channel_gmem_m_axi_U_n_33,
      B(13) => Aff_channel_gmem_m_axi_U_n_34,
      B(12) => Aff_channel_gmem_m_axi_U_n_35,
      B(11) => Aff_channel_gmem_m_axi_U_n_36,
      B(10) => Aff_channel_gmem_m_axi_U_n_37,
      B(9) => Aff_channel_gmem_m_axi_U_n_38,
      B(8) => Aff_channel_gmem_m_axi_U_n_39,
      B(7) => Aff_channel_gmem_m_axi_U_n_40,
      B(6) => Aff_channel_gmem_m_axi_U_n_41,
      B(5) => Aff_channel_gmem_m_axi_U_n_42,
      B(4) => Aff_channel_gmem_m_axi_U_n_43,
      B(3) => Aff_channel_gmem_m_axi_U_n_44,
      B(2) => Aff_channel_gmem_m_axi_U_n_45,
      B(1) => Aff_channel_gmem_m_axi_U_n_46,
      B(0) => Aff_channel_gmem_m_axi_U_n_47,
      D(15 downto 0) => tmp_s_reg_797(15 downto 0),
      E(0) => gmem_BREADY,
      I_RREADY1 => I_RREADY1,
      Q(16) => ap_CS_fsm_state30,
      Q(15) => \ap_CS_fsm_reg_n_0_[28]\,
      Q(14) => ap_CS_fsm_state25,
      Q(13) => ap_CS_fsm_state24,
      Q(12) => ap_CS_fsm_state23,
      Q(11) => ap_CS_fsm_state22,
      Q(10) => \ap_CS_fsm_reg_n_0_[20]\,
      Q(9) => ap_CS_fsm_state16,
      Q(8) => ap_CS_fsm_state15,
      Q(7) => ap_CS_fsm_state14,
      Q(6) => ap_CS_fsm_state13,
      Q(5) => ap_CS_fsm_state12,
      Q(4) => \ap_CS_fsm_reg_n_0_[10]\,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[12]\(0) => p_15_in,
      \ap_CS_fsm_reg[12]_0\(0) => ap_NS_fsm17_out,
      \ap_CS_fsm_reg[14]\ => Aff_channel_mac_mcud_U2_n_16,
      \ap_CS_fsm_reg[3]\(0) => exitcond2_fu_418_p2,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm[4]_i_2_n_0\,
      ap_NS_fsm(15) => ap_NS_fsm(29),
      ap_NS_fsm(14 downto 10) => ap_NS_fsm(25 downto 21),
      ap_NS_fsm(9 downto 4) => ap_NS_fsm(16 downto 11),
      ap_NS_fsm(3 downto 0) => ap_NS_fsm(6 downto 3),
      ap_clk => ap_clk,
      ap_reg_ioackin_gmem_AWREADY17_out => ap_reg_ioackin_gmem_AWREADY17_out,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \bus_wide_gen.WVALID_Dummy_reg\ => m_axi_gmem_WVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      \could_multi_bursts.awlen_buf_reg[3]\(3 downto 0) => \^m_axi_gmem_awlen\(3 downto 0),
      \data_p1_reg[0]\ => ap_reg_ioackin_gmem_AWREADY_reg_n_0,
      \data_p1_reg[15]\(15 downto 0) => gmem_RDATA(15 downto 0),
      \data_p1_reg[30]\(30 downto 0) => gmem_addr_3_reg_770(30 downto 0),
      \data_p2_reg[0]\ => ap_reg_ioackin_gmem_ARREADY_reg_n_0,
      \data_p2_reg[30]\(30 downto 0) => gmem_addr_2_reg_764(30 downto 0),
      \data_p2_reg[30]_0\(30 downto 0) => gmem_addr_1_reg_740(30 downto 0),
      \data_p2_reg[30]_1\(30 downto 0) => gmem_addr_reg_734(30 downto 0),
      \data_p2_reg[30]_2\(30 downto 0) => gmem_addr_4_reg_776(30 downto 0),
      full_n_reg => m_axi_gmem_RREADY,
      full_n_reg_0 => m_axi_gmem_BREADY,
      load_p1 => \bus_read/rs_rdata/load_p1\,
      m_axi_gmem_ARADDR(29 downto 0) => \^m_axi_gmem_araddr\(31 downto 2),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARVALID => m_axi_gmem_ARVALID,
      m_axi_gmem_AWADDR(29 downto 0) => \^m_axi_gmem_awaddr\(31 downto 2),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RRESP(1 downto 0) => m_axi_gmem_RRESP(1 downto 0),
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      mem_reg(32) => m_axi_gmem_RLAST,
      mem_reg(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      \state_reg[0]\ => Aff_channel_gmem_m_axi_U_n_48
    );
Aff_channel_mac_mbkb_U1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mbkb
     port map (
      D(30) => Aff_channel_mac_mbkb_U1_n_0,
      D(29) => Aff_channel_mac_mbkb_U1_n_1,
      D(28) => Aff_channel_mac_mbkb_U1_n_2,
      D(27) => Aff_channel_mac_mbkb_U1_n_3,
      D(26) => Aff_channel_mac_mbkb_U1_n_4,
      D(25) => Aff_channel_mac_mbkb_U1_n_5,
      D(24) => Aff_channel_mac_mbkb_U1_n_6,
      D(23) => Aff_channel_mac_mbkb_U1_n_7,
      D(22) => Aff_channel_mac_mbkb_U1_n_8,
      D(21) => Aff_channel_mac_mbkb_U1_n_9,
      D(20) => Aff_channel_mac_mbkb_U1_n_10,
      D(19) => Aff_channel_mac_mbkb_U1_n_11,
      D(18) => Aff_channel_mac_mbkb_U1_n_12,
      D(17) => Aff_channel_mac_mbkb_U1_n_13,
      D(16) => Aff_channel_mac_mbkb_U1_n_14,
      D(15) => Aff_channel_mac_mbkb_U1_n_15,
      D(14) => Aff_channel_mac_mbkb_U1_n_16,
      D(13) => Aff_channel_mac_mbkb_U1_n_17,
      D(12) => Aff_channel_mac_mbkb_U1_n_18,
      D(11) => Aff_channel_mac_mbkb_U1_n_19,
      D(10) => Aff_channel_mac_mbkb_U1_n_20,
      D(9) => Aff_channel_mac_mbkb_U1_n_21,
      D(8) => Aff_channel_mac_mbkb_U1_n_22,
      D(7) => Aff_channel_mac_mbkb_U1_n_23,
      D(6) => Aff_channel_mac_mbkb_U1_n_24,
      D(5) => Aff_channel_mac_mbkb_U1_n_25,
      D(4) => Aff_channel_mac_mbkb_U1_n_26,
      D(3) => Aff_channel_mac_mbkb_U1_n_27,
      D(2) => Aff_channel_mac_mbkb_U1_n_28,
      D(1) => Aff_channel_mac_mbkb_U1_n_29,
      D(0) => Aff_channel_mac_mbkb_U1_n_30,
      E(0) => gmem_BREADY,
      Q(0) => ap_CS_fsm_state3,
      SR(0) => i_op_assign_2_reg_2700,
      ap_clk => ap_clk,
      \gmem_addr_reg_734_reg[30]\(30 downto 0) => \tmp_14_cast_reg_670_reg__0\(30 downto 0),
      input_data_V2_sum_fu_470_p2(30 downto 0) => input_data_V2_sum_fu_470_p2(30 downto 0),
      input_width_V_read_reg_640(15 downto 0) => input_width_V_read_reg_640(15 downto 0),
      \input_width_V_read_reg_640_reg[15]\(0) => exitcond2_fu_418_p2,
      p(0) => ap_NS_fsm112_out,
      p_0(15 downto 0) => rhs_V_1_cast_fu_390_p1(15 downto 0),
      p_1(23) => \ret_V_reg_282_reg[23]_i_1_n_0\,
      p_1(22) => \ret_V_reg_282_reg[22]_i_1_n_0\,
      p_1(21) => \ret_V_reg_282_reg[21]_i_1_n_0\,
      p_1(20) => \ret_V_reg_282_reg[20]_i_1_n_0\,
      p_1(19) => \ret_V_reg_282_reg[19]_i_1_n_0\,
      p_1(18) => \ret_V_reg_282_reg[18]_i_1_n_0\,
      p_1(17) => \ret_V_reg_282_reg[17]_i_1_n_0\,
      p_1(16) => \ret_V_reg_282_reg[16]_i_1_n_0\,
      p_1(15) => \ret_V_reg_282_reg[15]_i_1_n_0\,
      p_1(14) => \ret_V_reg_282_reg[14]_i_1_n_0\,
      p_1(13) => \ret_V_reg_282_reg[13]_i_1_n_0\,
      p_1(12) => \ret_V_reg_282_reg[12]_i_1_n_0\,
      p_1(11) => \ret_V_reg_282_reg[11]_i_1_n_0\,
      p_1(10) => \ret_V_reg_282_reg[10]_i_1_n_0\,
      p_1(9) => \ret_V_reg_282_reg[9]_i_1_n_0\,
      p_1(8) => \ret_V_reg_282_reg[8]_i_1_n_0\,
      p_1(7) => \ret_V_reg_282_reg[7]_i_1_n_0\,
      p_1(6) => \ret_V_reg_282_reg[6]_i_1_n_0\,
      p_1(5) => \ret_V_reg_282_reg[5]_i_1_n_0\,
      p_1(4) => \ret_V_reg_282_reg[4]_i_1_n_0\,
      p_1(3) => \ret_V_reg_282_reg[3]_i_1_n_0\,
      p_1(2) => \ret_V_reg_282_reg[2]_i_1_n_0\,
      p_1(1) => \ret_V_reg_282_reg[1]_i_1_n_0\,
      p_1(0) => \ret_V_reg_282_reg[0]_i_1_n_0\,
      p_2(15 downto 0) => i_op_assign_1_reg_259(15 downto 0),
      p_3(31 downto 0) => ret_V_2_reg_247(31 downto 0)
    );
Aff_channel_mac_mcud_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud
     port map (
      B(15) => Aff_channel_gmem_m_axi_U_n_32,
      B(14) => Aff_channel_gmem_m_axi_U_n_33,
      B(13) => Aff_channel_gmem_m_axi_U_n_34,
      B(12) => Aff_channel_gmem_m_axi_U_n_35,
      B(11) => Aff_channel_gmem_m_axi_U_n_36,
      B(10) => Aff_channel_gmem_m_axi_U_n_37,
      B(9) => Aff_channel_gmem_m_axi_U_n_38,
      B(8) => Aff_channel_gmem_m_axi_U_n_39,
      B(7) => Aff_channel_gmem_m_axi_U_n_40,
      B(6) => Aff_channel_gmem_m_axi_U_n_41,
      B(5) => Aff_channel_gmem_m_axi_U_n_42,
      B(4) => Aff_channel_gmem_m_axi_U_n_43,
      B(3) => Aff_channel_gmem_m_axi_U_n_44,
      B(2) => Aff_channel_gmem_m_axi_U_n_45,
      B(1) => Aff_channel_gmem_m_axi_U_n_46,
      B(0) => Aff_channel_gmem_m_axi_U_n_47,
      D(0) => ap_NS_fsm(13),
      I_RREADY1 => I_RREADY1,
      P(15) => Aff_channel_mac_mcud_U2_n_0,
      P(14) => Aff_channel_mac_mcud_U2_n_1,
      P(13) => Aff_channel_mac_mcud_U2_n_2,
      P(12) => Aff_channel_mac_mcud_U2_n_3,
      P(11) => Aff_channel_mac_mcud_U2_n_4,
      P(10) => Aff_channel_mac_mcud_U2_n_5,
      P(9) => Aff_channel_mac_mcud_U2_n_6,
      P(8) => Aff_channel_mac_mcud_U2_n_7,
      P(7) => Aff_channel_mac_mcud_U2_n_8,
      P(6) => Aff_channel_mac_mcud_U2_n_9,
      P(5) => Aff_channel_mac_mcud_U2_n_10,
      P(4) => Aff_channel_mac_mcud_U2_n_11,
      P(3) => Aff_channel_mac_mcud_U2_n_12,
      P(2) => Aff_channel_mac_mcud_U2_n_13,
      P(1) => Aff_channel_mac_mcud_U2_n_14,
      P(0) => Aff_channel_mac_mcud_U2_n_15,
      Q(0) => ap_CS_fsm_state14,
      \ap_CS_fsm_reg[14]\(4 downto 0) => c_color_reg_305(4 downto 0),
      ap_clk => ap_clk,
      \c_color_reg_305_reg[1]\ => Aff_channel_mac_mcud_U2_n_16,
      load_p1 => \bus_read/rs_rdata/load_p1\
    );
Aff_channel_mac_mcud_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel_mac_mcud_0
     port map (
      B(15) => Aff_channel_gmem_m_axi_U_n_32,
      B(14) => Aff_channel_gmem_m_axi_U_n_33,
      B(13) => Aff_channel_gmem_m_axi_U_n_34,
      B(12) => Aff_channel_gmem_m_axi_U_n_35,
      B(11) => Aff_channel_gmem_m_axi_U_n_36,
      B(10) => Aff_channel_gmem_m_axi_U_n_37,
      B(9) => Aff_channel_gmem_m_axi_U_n_38,
      B(8) => Aff_channel_gmem_m_axi_U_n_39,
      B(7) => Aff_channel_gmem_m_axi_U_n_40,
      B(6) => Aff_channel_gmem_m_axi_U_n_41,
      B(5) => Aff_channel_gmem_m_axi_U_n_42,
      B(4) => Aff_channel_gmem_m_axi_U_n_43,
      B(3) => Aff_channel_gmem_m_axi_U_n_44,
      B(2) => Aff_channel_gmem_m_axi_U_n_45,
      B(1) => Aff_channel_gmem_m_axi_U_n_46,
      B(0) => Aff_channel_gmem_m_axi_U_n_47,
      D(15 downto 0) => tmp_s_reg_797(15 downto 0),
      P(15) => Aff_channel_mac_mcud_U2_n_0,
      P(14) => Aff_channel_mac_mcud_U2_n_1,
      P(13) => Aff_channel_mac_mcud_U2_n_2,
      P(12) => Aff_channel_mac_mcud_U2_n_3,
      P(11) => Aff_channel_mac_mcud_U2_n_4,
      P(10) => Aff_channel_mac_mcud_U2_n_5,
      P(9) => Aff_channel_mac_mcud_U2_n_6,
      P(8) => Aff_channel_mac_mcud_U2_n_7,
      P(7) => Aff_channel_mac_mcud_U2_n_8,
      P(6) => Aff_channel_mac_mcud_U2_n_9,
      P(5) => Aff_channel_mac_mcud_U2_n_10,
      P(4) => Aff_channel_mac_mcud_U2_n_11,
      P(3) => Aff_channel_mac_mcud_U2_n_12,
      P(2) => Aff_channel_mac_mcud_U2_n_13,
      P(1) => Aff_channel_mac_mcud_U2_n_14,
      P(0) => Aff_channel_mac_mcud_U2_n_15,
      Q(1) => ap_CS_fsm_state24,
      Q(0) => ap_CS_fsm_state14,
      SR(0) => I_RREADY1,
      ap_clk => ap_clk,
      ap_reg_ioackin_gmem_AWREADY17_out => ap_reg_ioackin_gmem_AWREADY17_out,
      load_p1 => \bus_read/rs_rdata/load_p1\,
      \^p\(0) => ap_NS_fsm(23),
      p_0(15 downto 0) => gmem_RDATA(15 downto 0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state6,
      I3 => ap_CS_fsm_state5,
      O => \ap_CS_fsm[0]_i_2_n_0\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => \ap_CS_fsm_reg_n_0_[17]\,
      I2 => ap_CS_fsm_state3,
      I3 => \ap_CS_fsm_reg_n_0_[28]\,
      I4 => \ap_CS_fsm[0]_i_6_n_0\,
      O => \ap_CS_fsm[0]_i_3_n_0\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[10]\,
      I1 => \ap_CS_fsm_reg_n_0_[26]\,
      I2 => ap_CS_fsm_state22,
      I3 => \ap_CS_fsm_reg_n_0_[6]\,
      I4 => \ap_CS_fsm[0]_i_7_n_0\,
      I5 => ap_done,
      O => \ap_CS_fsm[0]_i_4_n_0\
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[25]\,
      I1 => \ap_CS_fsm_reg_n_0_[7]\,
      I2 => \ap_CS_fsm_reg_n_0_[16]\,
      I3 => \ap_CS_fsm[0]_i_8_n_0\,
      I4 => \ap_CS_fsm[0]_i_9_n_0\,
      O => \ap_CS_fsm[0]_i_5_n_0\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[19]\,
      I1 => ap_CS_fsm_state4,
      I2 => \ap_CS_fsm_reg_n_0_[18]\,
      I3 => ap_CS_fsm_state25,
      O => \ap_CS_fsm[0]_i_6_n_0\
    );
\ap_CS_fsm[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state14,
      O => \ap_CS_fsm[0]_i_7_n_0\
    );
\ap_CS_fsm[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[9]\,
      I1 => \ap_CS_fsm_reg_n_0_[8]\,
      I2 => \ap_CS_fsm_reg_n_0_[27]\,
      I3 => ap_CS_fsm_state12,
      O => \ap_CS_fsm[0]_i_8_n_0\
    );
\ap_CS_fsm[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \ap_CS_fsm_reg_n_0_[20]\,
      I3 => ap_CS_fsm_state30,
      O => \ap_CS_fsm[0]_i_9_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F22"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[4]_i_2_n_0\,
      I2 => exitcond3_fu_403_p2,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(10),
      I1 => dim_V_read_reg_645(6),
      I2 => tmp_5_cast_fu_485_p1(11),
      I3 => dim_V_read_reg_645(7),
      I4 => \ap_CS_fsm[4]_i_3_n_0\,
      I5 => \ap_CS_fsm[4]_i_4_n_0\,
      O => \ap_CS_fsm[4]_i_2_n_0\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => dim_V_read_reg_645(0),
      I1 => tmp_5_cast_fu_485_p1(4),
      I2 => tmp_5_cast_fu_485_p1(6),
      I3 => dim_V_read_reg_645(2),
      I4 => tmp_5_cast_fu_485_p1(5),
      I5 => dim_V_read_reg_645(1),
      O => \ap_CS_fsm[4]_i_3_n_0\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => dim_V_read_reg_645(3),
      I1 => tmp_5_cast_fu_485_p1(7),
      I2 => tmp_5_cast_fu_485_p1(8),
      I3 => dim_V_read_reg_645(4),
      I4 => tmp_5_cast_fu_485_p1(9),
      I5 => dim_V_read_reg_645(5),
      O => \ap_CS_fsm[4]_i_4_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[9]\,
      Q => \ap_CS_fsm_reg_n_0_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => \ap_CS_fsm_reg_n_0_[16]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[16]\,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => \ap_CS_fsm_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[19]\,
      Q => \ap_CS_fsm_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => ap_CS_fsm_state24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => ap_CS_fsm_state25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => \ap_CS_fsm_reg_n_0_[25]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[25]\,
      Q => \ap_CS_fsm_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[26]\,
      Q => \ap_CS_fsm_reg_n_0_[27]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[27]\,
      Q => \ap_CS_fsm_reg_n_0_[28]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => \ap_CS_fsm_reg_n_0_[8]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[8]\,
      Q => \ap_CS_fsm_reg_n_0_[9]\,
      R => ap_rst_n_inv
    );
ap_reg_ioackin_gmem_ARREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state15,
      I3 => ap_rst_n,
      I4 => ap_reg_ioackin_gmem_ARREADY_reg_n_0,
      I5 => ap_CS_fsm_state5,
      O => ap_reg_ioackin_gmem_ARREADY_i_1_n_0
    );
ap_reg_ioackin_gmem_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_gmem_ARREADY_i_1_n_0,
      Q => ap_reg_ioackin_gmem_ARREADY_reg_n_0,
      R => '0'
    );
ap_reg_ioackin_gmem_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Aff_channel_gmem_m_axi_U_n_48,
      Q => ap_reg_ioackin_gmem_AWREADY_reg_n_0,
      R => '0'
    );
\c_color_1_reg_754[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => c_color_reg_305(0),
      O => c_color_1_fu_514_p2(0)
    );
\c_color_1_reg_754[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => c_color_reg_305(0),
      I1 => c_color_reg_305(1),
      O => c_color_1_fu_514_p2(1)
    );
\c_color_1_reg_754[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => c_color_reg_305(2),
      I1 => c_color_reg_305(1),
      I2 => c_color_reg_305(0),
      O => c_color_1_fu_514_p2(2)
    );
\c_color_1_reg_754[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => c_color_reg_305(3),
      I1 => c_color_reg_305(0),
      I2 => c_color_reg_305(1),
      I3 => c_color_reg_305(2),
      O => c_color_1_fu_514_p2(3)
    );
\c_color_1_reg_754[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => c_color_reg_305(4),
      I1 => c_color_reg_305(2),
      I2 => c_color_reg_305(1),
      I3 => c_color_reg_305(0),
      I4 => c_color_reg_305(3),
      O => c_color_1_fu_514_p2(4)
    );
\c_color_1_reg_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => c_color_1_fu_514_p2(0),
      Q => c_color_1_reg_754(0),
      R => '0'
    );
\c_color_1_reg_754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => c_color_1_fu_514_p2(1),
      Q => c_color_1_reg_754(1),
      R => '0'
    );
\c_color_1_reg_754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => c_color_1_fu_514_p2(2),
      Q => c_color_1_reg_754(2),
      R => '0'
    );
\c_color_1_reg_754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => c_color_1_fu_514_p2(3),
      Q => c_color_1_reg_754(3),
      R => '0'
    );
\c_color_1_reg_754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => c_color_1_fu_514_p2(4),
      Q => c_color_1_reg_754(4),
      R => '0'
    );
\c_color_reg_305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => c_color_1_reg_754(0),
      Q => c_color_reg_305(0),
      R => I_RREADY1
    );
\c_color_reg_305_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => c_color_1_reg_754(1),
      Q => c_color_reg_305(1),
      R => I_RREADY1
    );
\c_color_reg_305_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => c_color_1_reg_754(2),
      Q => c_color_reg_305(2),
      R => I_RREADY1
    );
\c_color_reg_305_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => c_color_1_reg_754(3),
      Q => c_color_reg_305(3),
      R => I_RREADY1
    );
\c_color_reg_305_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => c_color_1_reg_754(4),
      Q => c_color_reg_305(4),
      R => I_RREADY1
    );
\c_reg_724[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(4),
      O => c_fu_449_p2(0)
    );
\c_reg_724[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(4),
      I1 => tmp_5_cast_fu_485_p1(5),
      O => c_fu_449_p2(1)
    );
\c_reg_724[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(6),
      I1 => tmp_5_cast_fu_485_p1(5),
      I2 => tmp_5_cast_fu_485_p1(4),
      O => c_fu_449_p2(2)
    );
\c_reg_724[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(7),
      I1 => tmp_5_cast_fu_485_p1(4),
      I2 => tmp_5_cast_fu_485_p1(5),
      I3 => tmp_5_cast_fu_485_p1(6),
      O => c_fu_449_p2(3)
    );
\c_reg_724[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(8),
      I1 => tmp_5_cast_fu_485_p1(6),
      I2 => tmp_5_cast_fu_485_p1(5),
      I3 => tmp_5_cast_fu_485_p1(4),
      I4 => tmp_5_cast_fu_485_p1(7),
      O => c_fu_449_p2(4)
    );
\c_reg_724[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(9),
      I1 => tmp_5_cast_fu_485_p1(7),
      I2 => tmp_5_cast_fu_485_p1(4),
      I3 => tmp_5_cast_fu_485_p1(5),
      I4 => tmp_5_cast_fu_485_p1(6),
      I5 => tmp_5_cast_fu_485_p1(8),
      O => c_fu_449_p2(5)
    );
\c_reg_724[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(10),
      I1 => \c_reg_724[7]_i_2_n_0\,
      O => c_fu_449_p2(6)
    );
\c_reg_724[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(11),
      I1 => \c_reg_724[7]_i_2_n_0\,
      I2 => tmp_5_cast_fu_485_p1(10),
      O => c_fu_449_p2(7)
    );
\c_reg_724[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(9),
      I1 => tmp_5_cast_fu_485_p1(7),
      I2 => tmp_5_cast_fu_485_p1(4),
      I3 => tmp_5_cast_fu_485_p1(5),
      I4 => tmp_5_cast_fu_485_p1(6),
      I5 => tmp_5_cast_fu_485_p1(8),
      O => \c_reg_724[7]_i_2_n_0\
    );
\c_reg_724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => c_fu_449_p2(0),
      Q => c_reg_724(0),
      R => '0'
    );
\c_reg_724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => c_fu_449_p2(1),
      Q => c_reg_724(1),
      R => '0'
    );
\c_reg_724_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => c_fu_449_p2(2),
      Q => c_reg_724(2),
      R => '0'
    );
\c_reg_724_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => c_fu_449_p2(3),
      Q => c_reg_724(3),
      R => '0'
    );
\c_reg_724_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => c_fu_449_p2(4),
      Q => c_reg_724(4),
      R => '0'
    );
\c_reg_724_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => c_fu_449_p2(5),
      Q => c_reg_724(5),
      R => '0'
    );
\c_reg_724_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => c_fu_449_p2(6),
      Q => c_reg_724(6),
      R => '0'
    );
\c_reg_724_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => c_fu_449_p2(7),
      Q => c_reg_724(7),
      R => '0'
    );
\dim_V_read_reg_645_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => dim_V(0),
      Q => dim_V_read_reg_645(0),
      R => '0'
    );
\dim_V_read_reg_645_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => dim_V(1),
      Q => dim_V_read_reg_645(1),
      R => '0'
    );
\dim_V_read_reg_645_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => dim_V(2),
      Q => dim_V_read_reg_645(2),
      R => '0'
    );
\dim_V_read_reg_645_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => dim_V(3),
      Q => dim_V_read_reg_645(3),
      R => '0'
    );
\dim_V_read_reg_645_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => dim_V(4),
      Q => dim_V_read_reg_645(4),
      R => '0'
    );
\dim_V_read_reg_645_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => dim_V(5),
      Q => dim_V_read_reg_645(5),
      R => '0'
    );
\dim_V_read_reg_645_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => dim_V(6),
      Q => dim_V_read_reg_645(6),
      R => '0'
    );
\dim_V_read_reg_645_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => dim_V(7),
      Q => dim_V_read_reg_645(7),
      R => '0'
    );
\gmem_addr_1_reg_740[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(10),
      I1 => tmp_1_cast_reg_655(10),
      O => \gmem_addr_1_reg_740[10]_i_2_n_0\
    );
\gmem_addr_1_reg_740[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(9),
      I1 => tmp_1_cast_reg_655(9),
      O => \gmem_addr_1_reg_740[10]_i_3_n_0\
    );
\gmem_addr_1_reg_740[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(8),
      I1 => tmp_1_cast_reg_655(8),
      O => \gmem_addr_1_reg_740[10]_i_4_n_0\
    );
\gmem_addr_1_reg_740[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(7),
      I1 => tmp_1_cast_reg_655(7),
      O => \gmem_addr_1_reg_740[10]_i_5_n_0\
    );
\gmem_addr_1_reg_740[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(11),
      I1 => tmp_1_cast_reg_655(11),
      O => \gmem_addr_1_reg_740[14]_i_2_n_0\
    );
\gmem_addr_1_reg_740[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(6),
      I1 => tmp_1_cast_reg_655(6),
      O => \gmem_addr_1_reg_740[6]_i_2_n_0\
    );
\gmem_addr_1_reg_740[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(5),
      I1 => tmp_1_cast_reg_655(5),
      O => \gmem_addr_1_reg_740[6]_i_3_n_0\
    );
\gmem_addr_1_reg_740[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(4),
      I1 => tmp_1_cast_reg_655(4),
      O => \gmem_addr_1_reg_740[6]_i_4_n_0\
    );
\gmem_addr_1_reg_740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => tmp_1_cast_reg_655(0),
      Q => gmem_addr_1_reg_740(0),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(10),
      Q => gmem_addr_1_reg_740(10),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_740_reg[6]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_740_reg[10]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_740_reg[10]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_740_reg[10]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_740_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_5_cast_fu_485_p1(10 downto 7),
      O(3 downto 0) => color_V8_sum_fu_489_p2(10 downto 7),
      S(3) => \gmem_addr_1_reg_740[10]_i_2_n_0\,
      S(2) => \gmem_addr_1_reg_740[10]_i_3_n_0\,
      S(1) => \gmem_addr_1_reg_740[10]_i_4_n_0\,
      S(0) => \gmem_addr_1_reg_740[10]_i_5_n_0\
    );
\gmem_addr_1_reg_740_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(11),
      Q => gmem_addr_1_reg_740(11),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(12),
      Q => gmem_addr_1_reg_740(12),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(13),
      Q => gmem_addr_1_reg_740(13),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(14),
      Q => gmem_addr_1_reg_740(14),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_740_reg[10]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_740_reg[14]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_740_reg[14]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_740_reg[14]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_740_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_5_cast_fu_485_p1(11),
      O(3 downto 0) => color_V8_sum_fu_489_p2(14 downto 11),
      S(3 downto 1) => tmp_1_cast_reg_655(14 downto 12),
      S(0) => \gmem_addr_1_reg_740[14]_i_2_n_0\
    );
\gmem_addr_1_reg_740_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(15),
      Q => gmem_addr_1_reg_740(15),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(16),
      Q => gmem_addr_1_reg_740(16),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(17),
      Q => gmem_addr_1_reg_740(17),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(18),
      Q => gmem_addr_1_reg_740(18),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_740_reg[14]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_740_reg[18]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_740_reg[18]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_740_reg[18]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_740_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => color_V8_sum_fu_489_p2(18 downto 15),
      S(3 downto 0) => tmp_1_cast_reg_655(18 downto 15)
    );
\gmem_addr_1_reg_740_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(19),
      Q => gmem_addr_1_reg_740(19),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => tmp_1_cast_reg_655(1),
      Q => gmem_addr_1_reg_740(1),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(20),
      Q => gmem_addr_1_reg_740(20),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(21),
      Q => gmem_addr_1_reg_740(21),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(22),
      Q => gmem_addr_1_reg_740(22),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_740_reg[18]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_740_reg[22]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_740_reg[22]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_740_reg[22]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_740_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => color_V8_sum_fu_489_p2(22 downto 19),
      S(3 downto 0) => tmp_1_cast_reg_655(22 downto 19)
    );
\gmem_addr_1_reg_740_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(23),
      Q => gmem_addr_1_reg_740(23),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(24),
      Q => gmem_addr_1_reg_740(24),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(25),
      Q => gmem_addr_1_reg_740(25),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(26),
      Q => gmem_addr_1_reg_740(26),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_740_reg[22]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_740_reg[26]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_740_reg[26]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_740_reg[26]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_740_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => color_V8_sum_fu_489_p2(26 downto 23),
      S(3 downto 0) => tmp_1_cast_reg_655(26 downto 23)
    );
\gmem_addr_1_reg_740_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(27),
      Q => gmem_addr_1_reg_740(27),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(28),
      Q => gmem_addr_1_reg_740(28),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(29),
      Q => gmem_addr_1_reg_740(29),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => tmp_1_cast_reg_655(2),
      Q => gmem_addr_1_reg_740(2),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(30),
      Q => gmem_addr_1_reg_740(30),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_740_reg[26]_i_1_n_0\,
      CO(3) => \NLW_gmem_addr_1_reg_740_reg[30]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gmem_addr_1_reg_740_reg[30]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_740_reg[30]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_740_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => color_V8_sum_fu_489_p2(30 downto 27),
      S(3 downto 0) => tmp_1_cast_reg_655(30 downto 27)
    );
\gmem_addr_1_reg_740_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(3),
      Q => gmem_addr_1_reg_740(3),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(4),
      Q => gmem_addr_1_reg_740(4),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(5),
      Q => gmem_addr_1_reg_740(5),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(6),
      Q => gmem_addr_1_reg_740(6),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_1_reg_740_reg[6]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_740_reg[6]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_740_reg[6]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_740_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_5_cast_fu_485_p1(6 downto 4),
      DI(0) => '0',
      O(3 downto 0) => color_V8_sum_fu_489_p2(6 downto 3),
      S(3) => \gmem_addr_1_reg_740[6]_i_2_n_0\,
      S(2) => \gmem_addr_1_reg_740[6]_i_3_n_0\,
      S(1) => \gmem_addr_1_reg_740[6]_i_4_n_0\,
      S(0) => tmp_1_cast_reg_655(3)
    );
\gmem_addr_1_reg_740_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(7),
      Q => gmem_addr_1_reg_740(7),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(8),
      Q => gmem_addr_1_reg_740(8),
      R => '0'
    );
\gmem_addr_1_reg_740_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => color_V8_sum_fu_489_p2(9),
      Q => gmem_addr_1_reg_740(9),
      R => '0'
    );
\gmem_addr_2_reg_764[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(7),
      I1 => \tmp_3_cast_reg_665_reg__0\(3),
      O => \gmem_addr_2_reg_764[3]_i_2_n_0\
    );
\gmem_addr_2_reg_764[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(6),
      I1 => \tmp_3_cast_reg_665_reg__0\(2),
      O => \gmem_addr_2_reg_764[3]_i_3_n_0\
    );
\gmem_addr_2_reg_764[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(5),
      I1 => \tmp_3_cast_reg_665_reg__0\(1),
      O => \gmem_addr_2_reg_764[3]_i_4_n_0\
    );
\gmem_addr_2_reg_764[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(4),
      I1 => \tmp_3_cast_reg_665_reg__0\(0),
      O => \gmem_addr_2_reg_764[3]_i_5_n_0\
    );
\gmem_addr_2_reg_764[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(11),
      I1 => \tmp_3_cast_reg_665_reg__0\(7),
      O => \gmem_addr_2_reg_764[7]_i_2_n_0\
    );
\gmem_addr_2_reg_764[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(10),
      I1 => \tmp_3_cast_reg_665_reg__0\(6),
      O => \gmem_addr_2_reg_764[7]_i_3_n_0\
    );
\gmem_addr_2_reg_764[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(9),
      I1 => \tmp_3_cast_reg_665_reg__0\(5),
      O => \gmem_addr_2_reg_764[7]_i_4_n_0\
    );
\gmem_addr_2_reg_764[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(8),
      I1 => \tmp_3_cast_reg_665_reg__0\(4),
      O => \gmem_addr_2_reg_764[7]_i_5_n_0\
    );
\gmem_addr_2_reg_764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(0),
      Q => gmem_addr_2_reg_764(0),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(10),
      Q => gmem_addr_2_reg_764(10),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(11),
      Q => gmem_addr_2_reg_764(11),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_764_reg[7]_i_1_n_0\,
      CO(3) => \gmem_addr_2_reg_764_reg[11]_i_1_n_0\,
      CO(2) => \gmem_addr_2_reg_764_reg[11]_i_1_n_1\,
      CO(1) => \gmem_addr_2_reg_764_reg[11]_i_1_n_2\,
      CO(0) => \gmem_addr_2_reg_764_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => alpha_V4_sum_fu_524_p2(11 downto 8),
      S(3 downto 0) => \tmp_3_cast_reg_665_reg__0\(11 downto 8)
    );
\gmem_addr_2_reg_764_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(12),
      Q => gmem_addr_2_reg_764(12),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(13),
      Q => gmem_addr_2_reg_764(13),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(14),
      Q => gmem_addr_2_reg_764(14),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(15),
      Q => gmem_addr_2_reg_764(15),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_764_reg[11]_i_1_n_0\,
      CO(3) => \gmem_addr_2_reg_764_reg[15]_i_1_n_0\,
      CO(2) => \gmem_addr_2_reg_764_reg[15]_i_1_n_1\,
      CO(1) => \gmem_addr_2_reg_764_reg[15]_i_1_n_2\,
      CO(0) => \gmem_addr_2_reg_764_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => alpha_V4_sum_fu_524_p2(15 downto 12),
      S(3 downto 0) => \tmp_3_cast_reg_665_reg__0\(15 downto 12)
    );
\gmem_addr_2_reg_764_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(16),
      Q => gmem_addr_2_reg_764(16),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(17),
      Q => gmem_addr_2_reg_764(17),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(18),
      Q => gmem_addr_2_reg_764(18),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(19),
      Q => gmem_addr_2_reg_764(19),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_764_reg[15]_i_1_n_0\,
      CO(3) => \gmem_addr_2_reg_764_reg[19]_i_1_n_0\,
      CO(2) => \gmem_addr_2_reg_764_reg[19]_i_1_n_1\,
      CO(1) => \gmem_addr_2_reg_764_reg[19]_i_1_n_2\,
      CO(0) => \gmem_addr_2_reg_764_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => alpha_V4_sum_fu_524_p2(19 downto 16),
      S(3 downto 0) => \tmp_3_cast_reg_665_reg__0\(19 downto 16)
    );
\gmem_addr_2_reg_764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(1),
      Q => gmem_addr_2_reg_764(1),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(20),
      Q => gmem_addr_2_reg_764(20),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(21),
      Q => gmem_addr_2_reg_764(21),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(22),
      Q => gmem_addr_2_reg_764(22),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(23),
      Q => gmem_addr_2_reg_764(23),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_764_reg[19]_i_1_n_0\,
      CO(3) => \gmem_addr_2_reg_764_reg[23]_i_1_n_0\,
      CO(2) => \gmem_addr_2_reg_764_reg[23]_i_1_n_1\,
      CO(1) => \gmem_addr_2_reg_764_reg[23]_i_1_n_2\,
      CO(0) => \gmem_addr_2_reg_764_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => alpha_V4_sum_fu_524_p2(23 downto 20),
      S(3 downto 0) => \tmp_3_cast_reg_665_reg__0\(23 downto 20)
    );
\gmem_addr_2_reg_764_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(24),
      Q => gmem_addr_2_reg_764(24),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(25),
      Q => gmem_addr_2_reg_764(25),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(26),
      Q => gmem_addr_2_reg_764(26),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(27),
      Q => gmem_addr_2_reg_764(27),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_764_reg[23]_i_1_n_0\,
      CO(3) => \gmem_addr_2_reg_764_reg[27]_i_1_n_0\,
      CO(2) => \gmem_addr_2_reg_764_reg[27]_i_1_n_1\,
      CO(1) => \gmem_addr_2_reg_764_reg[27]_i_1_n_2\,
      CO(0) => \gmem_addr_2_reg_764_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => alpha_V4_sum_fu_524_p2(27 downto 24),
      S(3 downto 0) => \tmp_3_cast_reg_665_reg__0\(27 downto 24)
    );
\gmem_addr_2_reg_764_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(28),
      Q => gmem_addr_2_reg_764(28),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(29),
      Q => gmem_addr_2_reg_764(29),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(2),
      Q => gmem_addr_2_reg_764(2),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(30),
      Q => gmem_addr_2_reg_764(30),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_764_reg[27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gmem_addr_2_reg_764_reg[30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_2_reg_764_reg[30]_i_1_n_2\,
      CO(0) => \gmem_addr_2_reg_764_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gmem_addr_2_reg_764_reg[30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => alpha_V4_sum_fu_524_p2(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => \tmp_3_cast_reg_665_reg__0\(30 downto 28)
    );
\gmem_addr_2_reg_764_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(3),
      Q => gmem_addr_2_reg_764(3),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_2_reg_764_reg[3]_i_1_n_0\,
      CO(2) => \gmem_addr_2_reg_764_reg[3]_i_1_n_1\,
      CO(1) => \gmem_addr_2_reg_764_reg[3]_i_1_n_2\,
      CO(0) => \gmem_addr_2_reg_764_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_5_cast_fu_485_p1(7 downto 4),
      O(3 downto 0) => alpha_V4_sum_fu_524_p2(3 downto 0),
      S(3) => \gmem_addr_2_reg_764[3]_i_2_n_0\,
      S(2) => \gmem_addr_2_reg_764[3]_i_3_n_0\,
      S(1) => \gmem_addr_2_reg_764[3]_i_4_n_0\,
      S(0) => \gmem_addr_2_reg_764[3]_i_5_n_0\
    );
\gmem_addr_2_reg_764_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(4),
      Q => gmem_addr_2_reg_764(4),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(5),
      Q => gmem_addr_2_reg_764(5),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(6),
      Q => gmem_addr_2_reg_764(6),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(7),
      Q => gmem_addr_2_reg_764(7),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_2_reg_764_reg[3]_i_1_n_0\,
      CO(3) => \gmem_addr_2_reg_764_reg[7]_i_1_n_0\,
      CO(2) => \gmem_addr_2_reg_764_reg[7]_i_1_n_1\,
      CO(1) => \gmem_addr_2_reg_764_reg[7]_i_1_n_2\,
      CO(0) => \gmem_addr_2_reg_764_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_5_cast_fu_485_p1(11 downto 8),
      O(3 downto 0) => alpha_V4_sum_fu_524_p2(7 downto 4),
      S(3) => \gmem_addr_2_reg_764[7]_i_2_n_0\,
      S(2) => \gmem_addr_2_reg_764[7]_i_3_n_0\,
      S(1) => \gmem_addr_2_reg_764[7]_i_4_n_0\,
      S(0) => \gmem_addr_2_reg_764[7]_i_5_n_0\
    );
\gmem_addr_2_reg_764_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(8),
      Q => gmem_addr_2_reg_764(8),
      R => '0'
    );
\gmem_addr_2_reg_764_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => alpha_V4_sum_fu_524_p2(9),
      Q => gmem_addr_2_reg_764(9),
      R => '0'
    );
\gmem_addr_3_reg_770[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(7),
      I1 => \tmp_2_cast_reg_660_reg__0\(3),
      O => \gmem_addr_3_reg_770[3]_i_2_n_0\
    );
\gmem_addr_3_reg_770[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(6),
      I1 => \tmp_2_cast_reg_660_reg__0\(2),
      O => \gmem_addr_3_reg_770[3]_i_3_n_0\
    );
\gmem_addr_3_reg_770[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(5),
      I1 => \tmp_2_cast_reg_660_reg__0\(1),
      O => \gmem_addr_3_reg_770[3]_i_4_n_0\
    );
\gmem_addr_3_reg_770[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(4),
      I1 => \tmp_2_cast_reg_660_reg__0\(0),
      O => \gmem_addr_3_reg_770[3]_i_5_n_0\
    );
\gmem_addr_3_reg_770[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(11),
      I1 => \tmp_2_cast_reg_660_reg__0\(7),
      O => \gmem_addr_3_reg_770[7]_i_2_n_0\
    );
\gmem_addr_3_reg_770[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(10),
      I1 => \tmp_2_cast_reg_660_reg__0\(6),
      O => \gmem_addr_3_reg_770[7]_i_3_n_0\
    );
\gmem_addr_3_reg_770[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(9),
      I1 => \tmp_2_cast_reg_660_reg__0\(5),
      O => \gmem_addr_3_reg_770[7]_i_4_n_0\
    );
\gmem_addr_3_reg_770[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_5_cast_fu_485_p1(8),
      I1 => \tmp_2_cast_reg_660_reg__0\(4),
      O => \gmem_addr_3_reg_770[7]_i_5_n_0\
    );
\gmem_addr_3_reg_770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(0),
      Q => gmem_addr_3_reg_770(0),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(10),
      Q => gmem_addr_3_reg_770(10),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(11),
      Q => gmem_addr_3_reg_770(11),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_3_reg_770_reg[7]_i_1_n_0\,
      CO(3) => \gmem_addr_3_reg_770_reg[11]_i_1_n_0\,
      CO(2) => \gmem_addr_3_reg_770_reg[11]_i_1_n_1\,
      CO(1) => \gmem_addr_3_reg_770_reg[11]_i_1_n_2\,
      CO(0) => \gmem_addr_3_reg_770_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beta_V6_sum_fu_539_p2(11 downto 8),
      S(3 downto 0) => \tmp_2_cast_reg_660_reg__0\(11 downto 8)
    );
\gmem_addr_3_reg_770_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(12),
      Q => gmem_addr_3_reg_770(12),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(13),
      Q => gmem_addr_3_reg_770(13),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(14),
      Q => gmem_addr_3_reg_770(14),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(15),
      Q => gmem_addr_3_reg_770(15),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_3_reg_770_reg[11]_i_1_n_0\,
      CO(3) => \gmem_addr_3_reg_770_reg[15]_i_1_n_0\,
      CO(2) => \gmem_addr_3_reg_770_reg[15]_i_1_n_1\,
      CO(1) => \gmem_addr_3_reg_770_reg[15]_i_1_n_2\,
      CO(0) => \gmem_addr_3_reg_770_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beta_V6_sum_fu_539_p2(15 downto 12),
      S(3 downto 0) => \tmp_2_cast_reg_660_reg__0\(15 downto 12)
    );
\gmem_addr_3_reg_770_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(16),
      Q => gmem_addr_3_reg_770(16),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(17),
      Q => gmem_addr_3_reg_770(17),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(18),
      Q => gmem_addr_3_reg_770(18),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(19),
      Q => gmem_addr_3_reg_770(19),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_3_reg_770_reg[15]_i_1_n_0\,
      CO(3) => \gmem_addr_3_reg_770_reg[19]_i_1_n_0\,
      CO(2) => \gmem_addr_3_reg_770_reg[19]_i_1_n_1\,
      CO(1) => \gmem_addr_3_reg_770_reg[19]_i_1_n_2\,
      CO(0) => \gmem_addr_3_reg_770_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beta_V6_sum_fu_539_p2(19 downto 16),
      S(3 downto 0) => \tmp_2_cast_reg_660_reg__0\(19 downto 16)
    );
\gmem_addr_3_reg_770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(1),
      Q => gmem_addr_3_reg_770(1),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(20),
      Q => gmem_addr_3_reg_770(20),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(21),
      Q => gmem_addr_3_reg_770(21),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(22),
      Q => gmem_addr_3_reg_770(22),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(23),
      Q => gmem_addr_3_reg_770(23),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_3_reg_770_reg[19]_i_1_n_0\,
      CO(3) => \gmem_addr_3_reg_770_reg[23]_i_1_n_0\,
      CO(2) => \gmem_addr_3_reg_770_reg[23]_i_1_n_1\,
      CO(1) => \gmem_addr_3_reg_770_reg[23]_i_1_n_2\,
      CO(0) => \gmem_addr_3_reg_770_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beta_V6_sum_fu_539_p2(23 downto 20),
      S(3 downto 0) => \tmp_2_cast_reg_660_reg__0\(23 downto 20)
    );
\gmem_addr_3_reg_770_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(24),
      Q => gmem_addr_3_reg_770(24),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(25),
      Q => gmem_addr_3_reg_770(25),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(26),
      Q => gmem_addr_3_reg_770(26),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(27),
      Q => gmem_addr_3_reg_770(27),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_3_reg_770_reg[23]_i_1_n_0\,
      CO(3) => \gmem_addr_3_reg_770_reg[27]_i_1_n_0\,
      CO(2) => \gmem_addr_3_reg_770_reg[27]_i_1_n_1\,
      CO(1) => \gmem_addr_3_reg_770_reg[27]_i_1_n_2\,
      CO(0) => \gmem_addr_3_reg_770_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beta_V6_sum_fu_539_p2(27 downto 24),
      S(3 downto 0) => \tmp_2_cast_reg_660_reg__0\(27 downto 24)
    );
\gmem_addr_3_reg_770_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(28),
      Q => gmem_addr_3_reg_770(28),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(29),
      Q => gmem_addr_3_reg_770(29),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(2),
      Q => gmem_addr_3_reg_770(2),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(30),
      Q => gmem_addr_3_reg_770(30),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_3_reg_770_reg[27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gmem_addr_3_reg_770_reg[30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_3_reg_770_reg[30]_i_1_n_2\,
      CO(0) => \gmem_addr_3_reg_770_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gmem_addr_3_reg_770_reg[30]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => beta_V6_sum_fu_539_p2(30 downto 28),
      S(3) => '0',
      S(2 downto 0) => \tmp_2_cast_reg_660_reg__0\(30 downto 28)
    );
\gmem_addr_3_reg_770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(3),
      Q => gmem_addr_3_reg_770(3),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_3_reg_770_reg[3]_i_1_n_0\,
      CO(2) => \gmem_addr_3_reg_770_reg[3]_i_1_n_1\,
      CO(1) => \gmem_addr_3_reg_770_reg[3]_i_1_n_2\,
      CO(0) => \gmem_addr_3_reg_770_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_5_cast_fu_485_p1(7 downto 4),
      O(3 downto 0) => beta_V6_sum_fu_539_p2(3 downto 0),
      S(3) => \gmem_addr_3_reg_770[3]_i_2_n_0\,
      S(2) => \gmem_addr_3_reg_770[3]_i_3_n_0\,
      S(1) => \gmem_addr_3_reg_770[3]_i_4_n_0\,
      S(0) => \gmem_addr_3_reg_770[3]_i_5_n_0\
    );
\gmem_addr_3_reg_770_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(4),
      Q => gmem_addr_3_reg_770(4),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(5),
      Q => gmem_addr_3_reg_770(5),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(6),
      Q => gmem_addr_3_reg_770(6),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(7),
      Q => gmem_addr_3_reg_770(7),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_3_reg_770_reg[3]_i_1_n_0\,
      CO(3) => \gmem_addr_3_reg_770_reg[7]_i_1_n_0\,
      CO(2) => \gmem_addr_3_reg_770_reg[7]_i_1_n_1\,
      CO(1) => \gmem_addr_3_reg_770_reg[7]_i_1_n_2\,
      CO(0) => \gmem_addr_3_reg_770_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_5_cast_fu_485_p1(11 downto 8),
      O(3 downto 0) => beta_V6_sum_fu_539_p2(7 downto 4),
      S(3) => \gmem_addr_3_reg_770[7]_i_2_n_0\,
      S(2) => \gmem_addr_3_reg_770[7]_i_3_n_0\,
      S(1) => \gmem_addr_3_reg_770[7]_i_4_n_0\,
      S(0) => \gmem_addr_3_reg_770[7]_i_5_n_0\
    );
\gmem_addr_3_reg_770_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(8),
      Q => gmem_addr_3_reg_770(8),
      R => '0'
    );
\gmem_addr_3_reg_770_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => beta_V6_sum_fu_539_p2(9),
      Q => gmem_addr_3_reg_770(9),
      R => '0'
    );
\gmem_addr_4_reg_776[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(11),
      I1 => tmp_cast_reg_650(11),
      O => \gmem_addr_4_reg_776[11]_i_2_n_0\
    );
\gmem_addr_4_reg_776[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(10),
      I1 => tmp_cast_reg_650(10),
      O => \gmem_addr_4_reg_776[11]_i_3_n_0\
    );
\gmem_addr_4_reg_776[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(9),
      I1 => tmp_cast_reg_650(9),
      O => \gmem_addr_4_reg_776[11]_i_4_n_0\
    );
\gmem_addr_4_reg_776[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(8),
      I1 => tmp_cast_reg_650(8),
      O => \gmem_addr_4_reg_776[11]_i_5_n_0\
    );
\gmem_addr_4_reg_776[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(15),
      I1 => tmp_cast_reg_650(15),
      O => \gmem_addr_4_reg_776[15]_i_2_n_0\
    );
\gmem_addr_4_reg_776[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(14),
      I1 => tmp_cast_reg_650(14),
      O => \gmem_addr_4_reg_776[15]_i_3_n_0\
    );
\gmem_addr_4_reg_776[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(13),
      I1 => tmp_cast_reg_650(13),
      O => \gmem_addr_4_reg_776[15]_i_4_n_0\
    );
\gmem_addr_4_reg_776[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(12),
      I1 => tmp_cast_reg_650(12),
      O => \gmem_addr_4_reg_776[15]_i_5_n_0\
    );
\gmem_addr_4_reg_776[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(19),
      I1 => tmp_cast_reg_650(19),
      O => \gmem_addr_4_reg_776[19]_i_2_n_0\
    );
\gmem_addr_4_reg_776[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(18),
      I1 => tmp_cast_reg_650(18),
      O => \gmem_addr_4_reg_776[19]_i_3_n_0\
    );
\gmem_addr_4_reg_776[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(17),
      I1 => tmp_cast_reg_650(17),
      O => \gmem_addr_4_reg_776[19]_i_4_n_0\
    );
\gmem_addr_4_reg_776[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(16),
      I1 => tmp_cast_reg_650(16),
      O => \gmem_addr_4_reg_776[19]_i_5_n_0\
    );
\gmem_addr_4_reg_776[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(23),
      I1 => tmp_cast_reg_650(23),
      O => \gmem_addr_4_reg_776[23]_i_2_n_0\
    );
\gmem_addr_4_reg_776[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(22),
      I1 => tmp_cast_reg_650(22),
      O => \gmem_addr_4_reg_776[23]_i_3_n_0\
    );
\gmem_addr_4_reg_776[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(21),
      I1 => tmp_cast_reg_650(21),
      O => \gmem_addr_4_reg_776[23]_i_4_n_0\
    );
\gmem_addr_4_reg_776[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(20),
      I1 => tmp_cast_reg_650(20),
      O => \gmem_addr_4_reg_776[23]_i_5_n_0\
    );
\gmem_addr_4_reg_776[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(27),
      I1 => tmp_cast_reg_650(27),
      O => \gmem_addr_4_reg_776[27]_i_2_n_0\
    );
\gmem_addr_4_reg_776[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(26),
      I1 => tmp_cast_reg_650(26),
      O => \gmem_addr_4_reg_776[27]_i_3_n_0\
    );
\gmem_addr_4_reg_776[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(25),
      I1 => tmp_cast_reg_650(25),
      O => \gmem_addr_4_reg_776[27]_i_4_n_0\
    );
\gmem_addr_4_reg_776[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(24),
      I1 => tmp_cast_reg_650(24),
      O => \gmem_addr_4_reg_776[27]_i_5_n_0\
    );
\gmem_addr_4_reg_776[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => c_color_reg_305(3),
      I2 => c_color_reg_305(4),
      I3 => c_color_reg_305(2),
      I4 => c_color_reg_305(0),
      I5 => c_color_reg_305(1),
      O => ap_NS_fsm17_out
    );
\gmem_addr_4_reg_776[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(30),
      I1 => tmp_cast_reg_650(30),
      O => \gmem_addr_4_reg_776[30]_i_3_n_0\
    );
\gmem_addr_4_reg_776[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(29),
      I1 => tmp_cast_reg_650(29),
      O => \gmem_addr_4_reg_776[30]_i_4_n_0\
    );
\gmem_addr_4_reg_776[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(28),
      I1 => tmp_cast_reg_650(28),
      O => \gmem_addr_4_reg_776[30]_i_5_n_0\
    );
\gmem_addr_4_reg_776[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(3),
      I1 => tmp_cast_reg_650(3),
      O => \gmem_addr_4_reg_776[3]_i_2_n_0\
    );
\gmem_addr_4_reg_776[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(2),
      I1 => tmp_cast_reg_650(2),
      O => \gmem_addr_4_reg_776[3]_i_3_n_0\
    );
\gmem_addr_4_reg_776[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(1),
      I1 => tmp_cast_reg_650(1),
      O => \gmem_addr_4_reg_776[3]_i_4_n_0\
    );
\gmem_addr_4_reg_776[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(0),
      I1 => tmp_cast_reg_650(0),
      O => \gmem_addr_4_reg_776[3]_i_5_n_0\
    );
\gmem_addr_4_reg_776[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(7),
      I1 => tmp_cast_reg_650(7),
      O => \gmem_addr_4_reg_776[7]_i_2_n_0\
    );
\gmem_addr_4_reg_776[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(6),
      I1 => tmp_cast_reg_650(6),
      O => \gmem_addr_4_reg_776[7]_i_3_n_0\
    );
\gmem_addr_4_reg_776[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(5),
      I1 => tmp_cast_reg_650(5),
      O => \gmem_addr_4_reg_776[7]_i_4_n_0\
    );
\gmem_addr_4_reg_776[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_7_cast_cast_reg_729_reg__0\(4),
      I1 => tmp_cast_reg_650(4),
      O => \gmem_addr_4_reg_776[7]_i_5_n_0\
    );
\gmem_addr_4_reg_776_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(0),
      Q => gmem_addr_4_reg_776(0),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(10),
      Q => gmem_addr_4_reg_776(10),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(11),
      Q => gmem_addr_4_reg_776(11),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_4_reg_776_reg[7]_i_1_n_0\,
      CO(3) => \gmem_addr_4_reg_776_reg[11]_i_1_n_0\,
      CO(2) => \gmem_addr_4_reg_776_reg[11]_i_1_n_1\,
      CO(1) => \gmem_addr_4_reg_776_reg[11]_i_1_n_2\,
      CO(0) => \gmem_addr_4_reg_776_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_7_cast_cast_reg_729_reg__0\(11 downto 8),
      O(3 downto 0) => out_data_V10_sum_fu_554_p2(11 downto 8),
      S(3) => \gmem_addr_4_reg_776[11]_i_2_n_0\,
      S(2) => \gmem_addr_4_reg_776[11]_i_3_n_0\,
      S(1) => \gmem_addr_4_reg_776[11]_i_4_n_0\,
      S(0) => \gmem_addr_4_reg_776[11]_i_5_n_0\
    );
\gmem_addr_4_reg_776_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(12),
      Q => gmem_addr_4_reg_776(12),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(13),
      Q => gmem_addr_4_reg_776(13),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(14),
      Q => gmem_addr_4_reg_776(14),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(15),
      Q => gmem_addr_4_reg_776(15),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_4_reg_776_reg[11]_i_1_n_0\,
      CO(3) => \gmem_addr_4_reg_776_reg[15]_i_1_n_0\,
      CO(2) => \gmem_addr_4_reg_776_reg[15]_i_1_n_1\,
      CO(1) => \gmem_addr_4_reg_776_reg[15]_i_1_n_2\,
      CO(0) => \gmem_addr_4_reg_776_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_7_cast_cast_reg_729_reg__0\(15 downto 12),
      O(3 downto 0) => out_data_V10_sum_fu_554_p2(15 downto 12),
      S(3) => \gmem_addr_4_reg_776[15]_i_2_n_0\,
      S(2) => \gmem_addr_4_reg_776[15]_i_3_n_0\,
      S(1) => \gmem_addr_4_reg_776[15]_i_4_n_0\,
      S(0) => \gmem_addr_4_reg_776[15]_i_5_n_0\
    );
\gmem_addr_4_reg_776_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(16),
      Q => gmem_addr_4_reg_776(16),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(17),
      Q => gmem_addr_4_reg_776(17),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(18),
      Q => gmem_addr_4_reg_776(18),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(19),
      Q => gmem_addr_4_reg_776(19),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_4_reg_776_reg[15]_i_1_n_0\,
      CO(3) => \gmem_addr_4_reg_776_reg[19]_i_1_n_0\,
      CO(2) => \gmem_addr_4_reg_776_reg[19]_i_1_n_1\,
      CO(1) => \gmem_addr_4_reg_776_reg[19]_i_1_n_2\,
      CO(0) => \gmem_addr_4_reg_776_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_7_cast_cast_reg_729_reg__0\(19 downto 16),
      O(3 downto 0) => out_data_V10_sum_fu_554_p2(19 downto 16),
      S(3) => \gmem_addr_4_reg_776[19]_i_2_n_0\,
      S(2) => \gmem_addr_4_reg_776[19]_i_3_n_0\,
      S(1) => \gmem_addr_4_reg_776[19]_i_4_n_0\,
      S(0) => \gmem_addr_4_reg_776[19]_i_5_n_0\
    );
\gmem_addr_4_reg_776_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(1),
      Q => gmem_addr_4_reg_776(1),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(20),
      Q => gmem_addr_4_reg_776(20),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(21),
      Q => gmem_addr_4_reg_776(21),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(22),
      Q => gmem_addr_4_reg_776(22),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(23),
      Q => gmem_addr_4_reg_776(23),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_4_reg_776_reg[19]_i_1_n_0\,
      CO(3) => \gmem_addr_4_reg_776_reg[23]_i_1_n_0\,
      CO(2) => \gmem_addr_4_reg_776_reg[23]_i_1_n_1\,
      CO(1) => \gmem_addr_4_reg_776_reg[23]_i_1_n_2\,
      CO(0) => \gmem_addr_4_reg_776_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_7_cast_cast_reg_729_reg__0\(23 downto 20),
      O(3 downto 0) => out_data_V10_sum_fu_554_p2(23 downto 20),
      S(3) => \gmem_addr_4_reg_776[23]_i_2_n_0\,
      S(2) => \gmem_addr_4_reg_776[23]_i_3_n_0\,
      S(1) => \gmem_addr_4_reg_776[23]_i_4_n_0\,
      S(0) => \gmem_addr_4_reg_776[23]_i_5_n_0\
    );
\gmem_addr_4_reg_776_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(24),
      Q => gmem_addr_4_reg_776(24),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(25),
      Q => gmem_addr_4_reg_776(25),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(26),
      Q => gmem_addr_4_reg_776(26),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(27),
      Q => gmem_addr_4_reg_776(27),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_4_reg_776_reg[23]_i_1_n_0\,
      CO(3) => \gmem_addr_4_reg_776_reg[27]_i_1_n_0\,
      CO(2) => \gmem_addr_4_reg_776_reg[27]_i_1_n_1\,
      CO(1) => \gmem_addr_4_reg_776_reg[27]_i_1_n_2\,
      CO(0) => \gmem_addr_4_reg_776_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_7_cast_cast_reg_729_reg__0\(27 downto 24),
      O(3 downto 0) => out_data_V10_sum_fu_554_p2(27 downto 24),
      S(3) => \gmem_addr_4_reg_776[27]_i_2_n_0\,
      S(2) => \gmem_addr_4_reg_776[27]_i_3_n_0\,
      S(1) => \gmem_addr_4_reg_776[27]_i_4_n_0\,
      S(0) => \gmem_addr_4_reg_776[27]_i_5_n_0\
    );
\gmem_addr_4_reg_776_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(28),
      Q => gmem_addr_4_reg_776(28),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(29),
      Q => gmem_addr_4_reg_776(29),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(2),
      Q => gmem_addr_4_reg_776(2),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(30),
      Q => gmem_addr_4_reg_776(30),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_4_reg_776_reg[27]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gmem_addr_4_reg_776_reg[30]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_4_reg_776_reg[30]_i_2_n_2\,
      CO(0) => \gmem_addr_4_reg_776_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_7_cast_cast_reg_729_reg__0\(29 downto 28),
      O(3) => \NLW_gmem_addr_4_reg_776_reg[30]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => out_data_V10_sum_fu_554_p2(30 downto 28),
      S(3) => '0',
      S(2) => \gmem_addr_4_reg_776[30]_i_3_n_0\,
      S(1) => \gmem_addr_4_reg_776[30]_i_4_n_0\,
      S(0) => \gmem_addr_4_reg_776[30]_i_5_n_0\
    );
\gmem_addr_4_reg_776_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(3),
      Q => gmem_addr_4_reg_776(3),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_4_reg_776_reg[3]_i_1_n_0\,
      CO(2) => \gmem_addr_4_reg_776_reg[3]_i_1_n_1\,
      CO(1) => \gmem_addr_4_reg_776_reg[3]_i_1_n_2\,
      CO(0) => \gmem_addr_4_reg_776_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_7_cast_cast_reg_729_reg__0\(3 downto 0),
      O(3 downto 0) => out_data_V10_sum_fu_554_p2(3 downto 0),
      S(3) => \gmem_addr_4_reg_776[3]_i_2_n_0\,
      S(2) => \gmem_addr_4_reg_776[3]_i_3_n_0\,
      S(1) => \gmem_addr_4_reg_776[3]_i_4_n_0\,
      S(0) => \gmem_addr_4_reg_776[3]_i_5_n_0\
    );
\gmem_addr_4_reg_776_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(4),
      Q => gmem_addr_4_reg_776(4),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(5),
      Q => gmem_addr_4_reg_776(5),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(6),
      Q => gmem_addr_4_reg_776(6),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(7),
      Q => gmem_addr_4_reg_776(7),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_4_reg_776_reg[3]_i_1_n_0\,
      CO(3) => \gmem_addr_4_reg_776_reg[7]_i_1_n_0\,
      CO(2) => \gmem_addr_4_reg_776_reg[7]_i_1_n_1\,
      CO(1) => \gmem_addr_4_reg_776_reg[7]_i_1_n_2\,
      CO(0) => \gmem_addr_4_reg_776_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_7_cast_cast_reg_729_reg__0\(7 downto 4),
      O(3 downto 0) => out_data_V10_sum_fu_554_p2(7 downto 4),
      S(3) => \gmem_addr_4_reg_776[7]_i_2_n_0\,
      S(2) => \gmem_addr_4_reg_776[7]_i_3_n_0\,
      S(1) => \gmem_addr_4_reg_776[7]_i_4_n_0\,
      S(0) => \gmem_addr_4_reg_776[7]_i_5_n_0\
    );
\gmem_addr_4_reg_776_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(8),
      Q => gmem_addr_4_reg_776(8),
      R => '0'
    );
\gmem_addr_4_reg_776_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm17_out,
      D => out_data_V10_sum_fu_554_p2(9),
      Q => gmem_addr_4_reg_776(9),
      R => '0'
    );
\gmem_addr_reg_734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(0),
      Q => gmem_addr_reg_734(0),
      R => '0'
    );
\gmem_addr_reg_734_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(10),
      Q => gmem_addr_reg_734(10),
      R => '0'
    );
\gmem_addr_reg_734_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(11),
      Q => gmem_addr_reg_734(11),
      R => '0'
    );
\gmem_addr_reg_734_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(12),
      Q => gmem_addr_reg_734(12),
      R => '0'
    );
\gmem_addr_reg_734_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(13),
      Q => gmem_addr_reg_734(13),
      R => '0'
    );
\gmem_addr_reg_734_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(14),
      Q => gmem_addr_reg_734(14),
      R => '0'
    );
\gmem_addr_reg_734_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(15),
      Q => gmem_addr_reg_734(15),
      R => '0'
    );
\gmem_addr_reg_734_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(16),
      Q => gmem_addr_reg_734(16),
      R => '0'
    );
\gmem_addr_reg_734_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(17),
      Q => gmem_addr_reg_734(17),
      R => '0'
    );
\gmem_addr_reg_734_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(18),
      Q => gmem_addr_reg_734(18),
      R => '0'
    );
\gmem_addr_reg_734_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(19),
      Q => gmem_addr_reg_734(19),
      R => '0'
    );
\gmem_addr_reg_734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(1),
      Q => gmem_addr_reg_734(1),
      R => '0'
    );
\gmem_addr_reg_734_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(20),
      Q => gmem_addr_reg_734(20),
      R => '0'
    );
\gmem_addr_reg_734_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(21),
      Q => gmem_addr_reg_734(21),
      R => '0'
    );
\gmem_addr_reg_734_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(22),
      Q => gmem_addr_reg_734(22),
      R => '0'
    );
\gmem_addr_reg_734_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(23),
      Q => gmem_addr_reg_734(23),
      R => '0'
    );
\gmem_addr_reg_734_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(24),
      Q => gmem_addr_reg_734(24),
      R => '0'
    );
\gmem_addr_reg_734_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(25),
      Q => gmem_addr_reg_734(25),
      R => '0'
    );
\gmem_addr_reg_734_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(26),
      Q => gmem_addr_reg_734(26),
      R => '0'
    );
\gmem_addr_reg_734_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(27),
      Q => gmem_addr_reg_734(27),
      R => '0'
    );
\gmem_addr_reg_734_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(28),
      Q => gmem_addr_reg_734(28),
      R => '0'
    );
\gmem_addr_reg_734_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(29),
      Q => gmem_addr_reg_734(29),
      R => '0'
    );
\gmem_addr_reg_734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(2),
      Q => gmem_addr_reg_734(2),
      R => '0'
    );
\gmem_addr_reg_734_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(30),
      Q => gmem_addr_reg_734(30),
      R => '0'
    );
\gmem_addr_reg_734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(3),
      Q => gmem_addr_reg_734(3),
      R => '0'
    );
\gmem_addr_reg_734_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(4),
      Q => gmem_addr_reg_734(4),
      R => '0'
    );
\gmem_addr_reg_734_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(5),
      Q => gmem_addr_reg_734(5),
      R => '0'
    );
\gmem_addr_reg_734_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(6),
      Q => gmem_addr_reg_734(6),
      R => '0'
    );
\gmem_addr_reg_734_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(7),
      Q => gmem_addr_reg_734(7),
      R => '0'
    );
\gmem_addr_reg_734_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(8),
      Q => gmem_addr_reg_734(8),
      R => '0'
    );
\gmem_addr_reg_734_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => input_data_V2_sum_fu_470_p2(9),
      Q => gmem_addr_reg_734(9),
      R => '0'
    );
\h_reg_698[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_op_assign_reg_236_reg_n_0_[0]\,
      O => h_fu_408_p2(0)
    );
\h_reg_698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(0),
      Q => h_reg_698(0),
      R => '0'
    );
\h_reg_698_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(10),
      Q => h_reg_698(10),
      R => '0'
    );
\h_reg_698_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(11),
      Q => h_reg_698(11),
      R => '0'
    );
\h_reg_698_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(12),
      Q => h_reg_698(12),
      R => '0'
    );
\h_reg_698_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \h_reg_698_reg[8]_i_1_n_0\,
      CO(3) => \h_reg_698_reg[12]_i_1_n_0\,
      CO(2) => \h_reg_698_reg[12]_i_1_n_1\,
      CO(1) => \h_reg_698_reg[12]_i_1_n_2\,
      CO(0) => \h_reg_698_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => h_fu_408_p2(12 downto 9),
      S(3) => \i_op_assign_reg_236_reg_n_0_[12]\,
      S(2) => \i_op_assign_reg_236_reg_n_0_[11]\,
      S(1) => \i_op_assign_reg_236_reg_n_0_[10]\,
      S(0) => \i_op_assign_reg_236_reg_n_0_[9]\
    );
\h_reg_698_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(13),
      Q => h_reg_698(13),
      R => '0'
    );
\h_reg_698_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(14),
      Q => h_reg_698(14),
      R => '0'
    );
\h_reg_698_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(15),
      Q => h_reg_698(15),
      R => '0'
    );
\h_reg_698_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \h_reg_698_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_h_reg_698_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \h_reg_698_reg[15]_i_1_n_2\,
      CO(0) => \h_reg_698_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_h_reg_698_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => h_fu_408_p2(15 downto 13),
      S(3) => '0',
      S(2) => \i_op_assign_reg_236_reg_n_0_[15]\,
      S(1) => \i_op_assign_reg_236_reg_n_0_[14]\,
      S(0) => \i_op_assign_reg_236_reg_n_0_[13]\
    );
\h_reg_698_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(1),
      Q => h_reg_698(1),
      R => '0'
    );
\h_reg_698_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(2),
      Q => h_reg_698(2),
      R => '0'
    );
\h_reg_698_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(3),
      Q => h_reg_698(3),
      R => '0'
    );
\h_reg_698_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(4),
      Q => h_reg_698(4),
      R => '0'
    );
\h_reg_698_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \h_reg_698_reg[4]_i_1_n_0\,
      CO(2) => \h_reg_698_reg[4]_i_1_n_1\,
      CO(1) => \h_reg_698_reg[4]_i_1_n_2\,
      CO(0) => \h_reg_698_reg[4]_i_1_n_3\,
      CYINIT => \i_op_assign_reg_236_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => h_fu_408_p2(4 downto 1),
      S(3) => \i_op_assign_reg_236_reg_n_0_[4]\,
      S(2) => \i_op_assign_reg_236_reg_n_0_[3]\,
      S(1) => \i_op_assign_reg_236_reg_n_0_[2]\,
      S(0) => \i_op_assign_reg_236_reg_n_0_[1]\
    );
\h_reg_698_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(5),
      Q => h_reg_698(5),
      R => '0'
    );
\h_reg_698_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(6),
      Q => h_reg_698(6),
      R => '0'
    );
\h_reg_698_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(7),
      Q => h_reg_698(7),
      R => '0'
    );
\h_reg_698_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(8),
      Q => h_reg_698(8),
      R => '0'
    );
\h_reg_698_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \h_reg_698_reg[4]_i_1_n_0\,
      CO(3) => \h_reg_698_reg[8]_i_1_n_0\,
      CO(2) => \h_reg_698_reg[8]_i_1_n_1\,
      CO(1) => \h_reg_698_reg[8]_i_1_n_2\,
      CO(0) => \h_reg_698_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => h_fu_408_p2(8 downto 5),
      S(3) => \i_op_assign_reg_236_reg_n_0_[8]\,
      S(2) => \i_op_assign_reg_236_reg_n_0_[7]\,
      S(1) => \i_op_assign_reg_236_reg_n_0_[6]\,
      S(0) => \i_op_assign_reg_236_reg_n_0_[5]\
    );
\h_reg_698_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => h_fu_408_p2(9),
      Q => h_reg_698(9),
      R => '0'
    );
\i_op_assign_1_reg_259[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => exitcond3_fu_403_p2,
      O => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[4]_i_2_n_0\,
      O => ap_NS_fsm110_out
    );
\i_op_assign_1_reg_259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(0),
      Q => i_op_assign_1_reg_259(0),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(10),
      Q => i_op_assign_1_reg_259(10),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(11),
      Q => i_op_assign_1_reg_259(11),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(12),
      Q => i_op_assign_1_reg_259(12),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(13),
      Q => i_op_assign_1_reg_259(13),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(14),
      Q => i_op_assign_1_reg_259(14),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(15),
      Q => i_op_assign_1_reg_259(15),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(1),
      Q => i_op_assign_1_reg_259(1),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(2),
      Q => i_op_assign_1_reg_259(2),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(3),
      Q => i_op_assign_1_reg_259(3),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(4),
      Q => i_op_assign_1_reg_259(4),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(5),
      Q => i_op_assign_1_reg_259(5),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(6),
      Q => i_op_assign_1_reg_259(6),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(7),
      Q => i_op_assign_1_reg_259(7),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(8),
      Q => i_op_assign_1_reg_259(8),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_1_reg_259_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm110_out,
      D => w_reg_706(9),
      Q => i_op_assign_1_reg_259(9),
      R => i_op_assign_1_reg_2590
    );
\i_op_assign_2_reg_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => c_reg_724(0),
      Q => tmp_5_cast_fu_485_p1(4),
      R => i_op_assign_2_reg_2700
    );
\i_op_assign_2_reg_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => c_reg_724(1),
      Q => tmp_5_cast_fu_485_p1(5),
      R => i_op_assign_2_reg_2700
    );
\i_op_assign_2_reg_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => c_reg_724(2),
      Q => tmp_5_cast_fu_485_p1(6),
      R => i_op_assign_2_reg_2700
    );
\i_op_assign_2_reg_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => c_reg_724(3),
      Q => tmp_5_cast_fu_485_p1(7),
      R => i_op_assign_2_reg_2700
    );
\i_op_assign_2_reg_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => c_reg_724(4),
      Q => tmp_5_cast_fu_485_p1(8),
      R => i_op_assign_2_reg_2700
    );
\i_op_assign_2_reg_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => c_reg_724(5),
      Q => tmp_5_cast_fu_485_p1(9),
      R => i_op_assign_2_reg_2700
    );
\i_op_assign_2_reg_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => c_reg_724(6),
      Q => tmp_5_cast_fu_485_p1(10),
      R => i_op_assign_2_reg_2700
    );
\i_op_assign_2_reg_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => c_reg_724(7),
      Q => tmp_5_cast_fu_485_p1(11),
      R => i_op_assign_2_reg_2700
    );
\i_op_assign_reg_236[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exitcond2_fu_418_p2,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm111_out
    );
\i_op_assign_reg_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(0),
      Q => \i_op_assign_reg_236_reg_n_0_[0]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(10),
      Q => \i_op_assign_reg_236_reg_n_0_[10]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(11),
      Q => \i_op_assign_reg_236_reg_n_0_[11]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(12),
      Q => \i_op_assign_reg_236_reg_n_0_[12]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(13),
      Q => \i_op_assign_reg_236_reg_n_0_[13]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(14),
      Q => \i_op_assign_reg_236_reg_n_0_[14]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(15),
      Q => \i_op_assign_reg_236_reg_n_0_[15]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(1),
      Q => \i_op_assign_reg_236_reg_n_0_[1]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(2),
      Q => \i_op_assign_reg_236_reg_n_0_[2]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(3),
      Q => \i_op_assign_reg_236_reg_n_0_[3]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(4),
      Q => \i_op_assign_reg_236_reg_n_0_[4]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(5),
      Q => \i_op_assign_reg_236_reg_n_0_[5]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(6),
      Q => \i_op_assign_reg_236_reg_n_0_[6]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(7),
      Q => \i_op_assign_reg_236_reg_n_0_[7]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(8),
      Q => \i_op_assign_reg_236_reg_n_0_[8]\,
      R => i_op_assign_reg_236
    );
\i_op_assign_reg_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => h_reg_698(9),
      Q => \i_op_assign_reg_236_reg_n_0_[9]\,
      R => i_op_assign_reg_236
    );
\input_height_V_read_reg_635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(0),
      Q => input_height_V_read_reg_635(0),
      R => '0'
    );
\input_height_V_read_reg_635_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(10),
      Q => input_height_V_read_reg_635(10),
      R => '0'
    );
\input_height_V_read_reg_635_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(11),
      Q => input_height_V_read_reg_635(11),
      R => '0'
    );
\input_height_V_read_reg_635_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(12),
      Q => input_height_V_read_reg_635(12),
      R => '0'
    );
\input_height_V_read_reg_635_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(13),
      Q => input_height_V_read_reg_635(13),
      R => '0'
    );
\input_height_V_read_reg_635_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(14),
      Q => input_height_V_read_reg_635(14),
      R => '0'
    );
\input_height_V_read_reg_635_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(15),
      Q => input_height_V_read_reg_635(15),
      R => '0'
    );
\input_height_V_read_reg_635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(1),
      Q => input_height_V_read_reg_635(1),
      R => '0'
    );
\input_height_V_read_reg_635_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(2),
      Q => input_height_V_read_reg_635(2),
      R => '0'
    );
\input_height_V_read_reg_635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(3),
      Q => input_height_V_read_reg_635(3),
      R => '0'
    );
\input_height_V_read_reg_635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(4),
      Q => input_height_V_read_reg_635(4),
      R => '0'
    );
\input_height_V_read_reg_635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(5),
      Q => input_height_V_read_reg_635(5),
      R => '0'
    );
\input_height_V_read_reg_635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(6),
      Q => input_height_V_read_reg_635(6),
      R => '0'
    );
\input_height_V_read_reg_635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(7),
      Q => input_height_V_read_reg_635(7),
      R => '0'
    );
\input_height_V_read_reg_635_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(8),
      Q => input_height_V_read_reg_635(8),
      R => '0'
    );
\input_height_V_read_reg_635_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_cast_fu_386_p1(9),
      Q => input_height_V_read_reg_635(9),
      R => '0'
    );
\input_width_V_read_reg_640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(0),
      Q => input_width_V_read_reg_640(0),
      R => '0'
    );
\input_width_V_read_reg_640_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(10),
      Q => input_width_V_read_reg_640(10),
      R => '0'
    );
\input_width_V_read_reg_640_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(11),
      Q => input_width_V_read_reg_640(11),
      R => '0'
    );
\input_width_V_read_reg_640_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(12),
      Q => input_width_V_read_reg_640(12),
      R => '0'
    );
\input_width_V_read_reg_640_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(13),
      Q => input_width_V_read_reg_640(13),
      R => '0'
    );
\input_width_V_read_reg_640_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(14),
      Q => input_width_V_read_reg_640(14),
      R => '0'
    );
\input_width_V_read_reg_640_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(15),
      Q => input_width_V_read_reg_640(15),
      R => '0'
    );
\input_width_V_read_reg_640_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(1),
      Q => input_width_V_read_reg_640(1),
      R => '0'
    );
\input_width_V_read_reg_640_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(2),
      Q => input_width_V_read_reg_640(2),
      R => '0'
    );
\input_width_V_read_reg_640_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(3),
      Q => input_width_V_read_reg_640(3),
      R => '0'
    );
\input_width_V_read_reg_640_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(4),
      Q => input_width_V_read_reg_640(4),
      R => '0'
    );
\input_width_V_read_reg_640_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(5),
      Q => input_width_V_read_reg_640(5),
      R => '0'
    );
\input_width_V_read_reg_640_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(6),
      Q => input_width_V_read_reg_640(6),
      R => '0'
    );
\input_width_V_read_reg_640_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(7),
      Q => input_width_V_read_reg_640(7),
      R => '0'
    );
\input_width_V_read_reg_640_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(8),
      Q => input_width_V_read_reg_640(8),
      R => '0'
    );
\input_width_V_read_reg_640_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => rhs_V_1_cast_fu_390_p1(9),
      Q => input_width_V_read_reg_640(9),
      R => '0'
    );
\next_mul1_reg_690[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(11),
      I1 => input_width_V_read_reg_640(11),
      O => \next_mul1_reg_690[11]_i_2_n_0\
    );
\next_mul1_reg_690[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(10),
      I1 => input_width_V_read_reg_640(10),
      O => \next_mul1_reg_690[11]_i_3_n_0\
    );
\next_mul1_reg_690[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(9),
      I1 => input_width_V_read_reg_640(9),
      O => \next_mul1_reg_690[11]_i_4_n_0\
    );
\next_mul1_reg_690[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(8),
      I1 => input_width_V_read_reg_640(8),
      O => \next_mul1_reg_690[11]_i_5_n_0\
    );
\next_mul1_reg_690[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(15),
      I1 => input_width_V_read_reg_640(15),
      O => \next_mul1_reg_690[15]_i_2_n_0\
    );
\next_mul1_reg_690[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(14),
      I1 => input_width_V_read_reg_640(14),
      O => \next_mul1_reg_690[15]_i_3_n_0\
    );
\next_mul1_reg_690[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(13),
      I1 => input_width_V_read_reg_640(13),
      O => \next_mul1_reg_690[15]_i_4_n_0\
    );
\next_mul1_reg_690[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(12),
      I1 => input_width_V_read_reg_640(12),
      O => \next_mul1_reg_690[15]_i_5_n_0\
    );
\next_mul1_reg_690[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(3),
      I1 => input_width_V_read_reg_640(3),
      O => \next_mul1_reg_690[3]_i_2_n_0\
    );
\next_mul1_reg_690[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(2),
      I1 => input_width_V_read_reg_640(2),
      O => \next_mul1_reg_690[3]_i_3_n_0\
    );
\next_mul1_reg_690[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(1),
      I1 => input_width_V_read_reg_640(1),
      O => \next_mul1_reg_690[3]_i_4_n_0\
    );
\next_mul1_reg_690[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(0),
      I1 => input_width_V_read_reg_640(0),
      O => \next_mul1_reg_690[3]_i_5_n_0\
    );
\next_mul1_reg_690[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(7),
      I1 => input_width_V_read_reg_640(7),
      O => \next_mul1_reg_690[7]_i_2_n_0\
    );
\next_mul1_reg_690[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(6),
      I1 => input_width_V_read_reg_640(6),
      O => \next_mul1_reg_690[7]_i_3_n_0\
    );
\next_mul1_reg_690[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(5),
      I1 => input_width_V_read_reg_640(5),
      O => \next_mul1_reg_690[7]_i_4_n_0\
    );
\next_mul1_reg_690[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_2_reg_247(4),
      I1 => input_width_V_read_reg_640(4),
      O => \next_mul1_reg_690[7]_i_5_n_0\
    );
\next_mul1_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(0),
      Q => next_mul1_reg_690(0),
      R => '0'
    );
\next_mul1_reg_690_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(10),
      Q => next_mul1_reg_690(10),
      R => '0'
    );
\next_mul1_reg_690_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(11),
      Q => next_mul1_reg_690(11),
      R => '0'
    );
\next_mul1_reg_690_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul1_reg_690_reg[7]_i_1_n_0\,
      CO(3) => \next_mul1_reg_690_reg[11]_i_1_n_0\,
      CO(2) => \next_mul1_reg_690_reg[11]_i_1_n_1\,
      CO(1) => \next_mul1_reg_690_reg[11]_i_1_n_2\,
      CO(0) => \next_mul1_reg_690_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_2_reg_247(11 downto 8),
      O(3 downto 0) => next_mul1_fu_398_p2(11 downto 8),
      S(3) => \next_mul1_reg_690[11]_i_2_n_0\,
      S(2) => \next_mul1_reg_690[11]_i_3_n_0\,
      S(1) => \next_mul1_reg_690[11]_i_4_n_0\,
      S(0) => \next_mul1_reg_690[11]_i_5_n_0\
    );
\next_mul1_reg_690_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(12),
      Q => next_mul1_reg_690(12),
      R => '0'
    );
\next_mul1_reg_690_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(13),
      Q => next_mul1_reg_690(13),
      R => '0'
    );
\next_mul1_reg_690_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(14),
      Q => next_mul1_reg_690(14),
      R => '0'
    );
\next_mul1_reg_690_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(15),
      Q => next_mul1_reg_690(15),
      R => '0'
    );
\next_mul1_reg_690_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul1_reg_690_reg[11]_i_1_n_0\,
      CO(3) => \next_mul1_reg_690_reg[15]_i_1_n_0\,
      CO(2) => \next_mul1_reg_690_reg[15]_i_1_n_1\,
      CO(1) => \next_mul1_reg_690_reg[15]_i_1_n_2\,
      CO(0) => \next_mul1_reg_690_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_2_reg_247(15 downto 12),
      O(3 downto 0) => next_mul1_fu_398_p2(15 downto 12),
      S(3) => \next_mul1_reg_690[15]_i_2_n_0\,
      S(2) => \next_mul1_reg_690[15]_i_3_n_0\,
      S(1) => \next_mul1_reg_690[15]_i_4_n_0\,
      S(0) => \next_mul1_reg_690[15]_i_5_n_0\
    );
\next_mul1_reg_690_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(16),
      Q => next_mul1_reg_690(16),
      R => '0'
    );
\next_mul1_reg_690_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(17),
      Q => next_mul1_reg_690(17),
      R => '0'
    );
\next_mul1_reg_690_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(18),
      Q => next_mul1_reg_690(18),
      R => '0'
    );
\next_mul1_reg_690_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(19),
      Q => next_mul1_reg_690(19),
      R => '0'
    );
\next_mul1_reg_690_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul1_reg_690_reg[15]_i_1_n_0\,
      CO(3) => \next_mul1_reg_690_reg[19]_i_1_n_0\,
      CO(2) => \next_mul1_reg_690_reg[19]_i_1_n_1\,
      CO(1) => \next_mul1_reg_690_reg[19]_i_1_n_2\,
      CO(0) => \next_mul1_reg_690_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_2_reg_247(19 downto 16),
      O(3 downto 0) => next_mul1_fu_398_p2(19 downto 16),
      S(3 downto 0) => ret_V_2_reg_247(19 downto 16)
    );
\next_mul1_reg_690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(1),
      Q => next_mul1_reg_690(1),
      R => '0'
    );
\next_mul1_reg_690_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(20),
      Q => next_mul1_reg_690(20),
      R => '0'
    );
\next_mul1_reg_690_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(21),
      Q => next_mul1_reg_690(21),
      R => '0'
    );
\next_mul1_reg_690_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(22),
      Q => next_mul1_reg_690(22),
      R => '0'
    );
\next_mul1_reg_690_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(23),
      Q => next_mul1_reg_690(23),
      R => '0'
    );
\next_mul1_reg_690_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul1_reg_690_reg[19]_i_1_n_0\,
      CO(3) => \next_mul1_reg_690_reg[23]_i_1_n_0\,
      CO(2) => \next_mul1_reg_690_reg[23]_i_1_n_1\,
      CO(1) => \next_mul1_reg_690_reg[23]_i_1_n_2\,
      CO(0) => \next_mul1_reg_690_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_2_reg_247(23 downto 20),
      O(3 downto 0) => next_mul1_fu_398_p2(23 downto 20),
      S(3 downto 0) => ret_V_2_reg_247(23 downto 20)
    );
\next_mul1_reg_690_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(24),
      Q => next_mul1_reg_690(24),
      R => '0'
    );
\next_mul1_reg_690_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(25),
      Q => next_mul1_reg_690(25),
      R => '0'
    );
\next_mul1_reg_690_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(26),
      Q => next_mul1_reg_690(26),
      R => '0'
    );
\next_mul1_reg_690_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(27),
      Q => next_mul1_reg_690(27),
      R => '0'
    );
\next_mul1_reg_690_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul1_reg_690_reg[23]_i_1_n_0\,
      CO(3) => \next_mul1_reg_690_reg[27]_i_1_n_0\,
      CO(2) => \next_mul1_reg_690_reg[27]_i_1_n_1\,
      CO(1) => \next_mul1_reg_690_reg[27]_i_1_n_2\,
      CO(0) => \next_mul1_reg_690_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_2_reg_247(27 downto 24),
      O(3 downto 0) => next_mul1_fu_398_p2(27 downto 24),
      S(3 downto 0) => ret_V_2_reg_247(27 downto 24)
    );
\next_mul1_reg_690_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(28),
      Q => next_mul1_reg_690(28),
      R => '0'
    );
\next_mul1_reg_690_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(29),
      Q => next_mul1_reg_690(29),
      R => '0'
    );
\next_mul1_reg_690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(2),
      Q => next_mul1_reg_690(2),
      R => '0'
    );
\next_mul1_reg_690_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(30),
      Q => next_mul1_reg_690(30),
      R => '0'
    );
\next_mul1_reg_690_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(31),
      Q => next_mul1_reg_690(31),
      R => '0'
    );
\next_mul1_reg_690_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul1_reg_690_reg[27]_i_1_n_0\,
      CO(3) => \NLW_next_mul1_reg_690_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_mul1_reg_690_reg[31]_i_1_n_1\,
      CO(1) => \next_mul1_reg_690_reg[31]_i_1_n_2\,
      CO(0) => \next_mul1_reg_690_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ret_V_2_reg_247(30 downto 28),
      O(3 downto 0) => next_mul1_fu_398_p2(31 downto 28),
      S(3 downto 0) => ret_V_2_reg_247(31 downto 28)
    );
\next_mul1_reg_690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(3),
      Q => next_mul1_reg_690(3),
      R => '0'
    );
\next_mul1_reg_690_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mul1_reg_690_reg[3]_i_1_n_0\,
      CO(2) => \next_mul1_reg_690_reg[3]_i_1_n_1\,
      CO(1) => \next_mul1_reg_690_reg[3]_i_1_n_2\,
      CO(0) => \next_mul1_reg_690_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_2_reg_247(3 downto 0),
      O(3 downto 0) => next_mul1_fu_398_p2(3 downto 0),
      S(3) => \next_mul1_reg_690[3]_i_2_n_0\,
      S(2) => \next_mul1_reg_690[3]_i_3_n_0\,
      S(1) => \next_mul1_reg_690[3]_i_4_n_0\,
      S(0) => \next_mul1_reg_690[3]_i_5_n_0\
    );
\next_mul1_reg_690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(4),
      Q => next_mul1_reg_690(4),
      R => '0'
    );
\next_mul1_reg_690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(5),
      Q => next_mul1_reg_690(5),
      R => '0'
    );
\next_mul1_reg_690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(6),
      Q => next_mul1_reg_690(6),
      R => '0'
    );
\next_mul1_reg_690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(7),
      Q => next_mul1_reg_690(7),
      R => '0'
    );
\next_mul1_reg_690_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mul1_reg_690_reg[3]_i_1_n_0\,
      CO(3) => \next_mul1_reg_690_reg[7]_i_1_n_0\,
      CO(2) => \next_mul1_reg_690_reg[7]_i_1_n_1\,
      CO(1) => \next_mul1_reg_690_reg[7]_i_1_n_2\,
      CO(0) => \next_mul1_reg_690_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_2_reg_247(7 downto 4),
      O(3 downto 0) => next_mul1_fu_398_p2(7 downto 4),
      S(3) => \next_mul1_reg_690[7]_i_2_n_0\,
      S(2) => \next_mul1_reg_690[7]_i_3_n_0\,
      S(1) => \next_mul1_reg_690[7]_i_4_n_0\,
      S(0) => \next_mul1_reg_690[7]_i_5_n_0\
    );
\next_mul1_reg_690_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(8),
      Q => next_mul1_reg_690(8),
      R => '0'
    );
\next_mul1_reg_690_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => next_mul1_fu_398_p2(9),
      Q => next_mul1_reg_690(9),
      R => '0'
    );
\ret_V_2_reg_247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(0),
      Q => ret_V_2_reg_247(0),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(10),
      Q => ret_V_2_reg_247(10),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(11),
      Q => ret_V_2_reg_247(11),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(12),
      Q => ret_V_2_reg_247(12),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(13),
      Q => ret_V_2_reg_247(13),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(14),
      Q => ret_V_2_reg_247(14),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(15),
      Q => ret_V_2_reg_247(15),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(16),
      Q => ret_V_2_reg_247(16),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(17),
      Q => ret_V_2_reg_247(17),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(18),
      Q => ret_V_2_reg_247(18),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(19),
      Q => ret_V_2_reg_247(19),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(1),
      Q => ret_V_2_reg_247(1),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(20),
      Q => ret_V_2_reg_247(20),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(21),
      Q => ret_V_2_reg_247(21),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(22),
      Q => ret_V_2_reg_247(22),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(23),
      Q => ret_V_2_reg_247(23),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(24),
      Q => ret_V_2_reg_247(24),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(25),
      Q => ret_V_2_reg_247(25),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(26),
      Q => ret_V_2_reg_247(26),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(27),
      Q => ret_V_2_reg_247(27),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(28),
      Q => ret_V_2_reg_247(28),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(29),
      Q => ret_V_2_reg_247(29),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(2),
      Q => ret_V_2_reg_247(2),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(30),
      Q => ret_V_2_reg_247(30),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(31),
      Q => ret_V_2_reg_247(31),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(3),
      Q => ret_V_2_reg_247(3),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(4),
      Q => ret_V_2_reg_247(4),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(5),
      Q => ret_V_2_reg_247(5),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(6),
      Q => ret_V_2_reg_247(6),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(7),
      Q => ret_V_2_reg_247(7),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(8),
      Q => ret_V_2_reg_247(8),
      R => i_op_assign_reg_236
    );
\ret_V_2_reg_247_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm111_out,
      D => next_mul1_reg_690(9),
      Q => ret_V_2_reg_247(9),
      R => i_op_assign_reg_236
    );
\ret_V_reg_282[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(11),
      I1 => input_height_V_read_reg_635(11),
      O => \ret_V_reg_282[11]_i_3_n_0\
    );
\ret_V_reg_282[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(10),
      I1 => input_height_V_read_reg_635(10),
      O => \ret_V_reg_282[11]_i_4_n_0\
    );
\ret_V_reg_282[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(9),
      I1 => input_height_V_read_reg_635(9),
      O => \ret_V_reg_282[11]_i_5_n_0\
    );
\ret_V_reg_282[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(8),
      I1 => input_height_V_read_reg_635(8),
      O => \ret_V_reg_282[11]_i_6_n_0\
    );
\ret_V_reg_282[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(15),
      I1 => input_height_V_read_reg_635(15),
      O => \ret_V_reg_282[15]_i_3_n_0\
    );
\ret_V_reg_282[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(14),
      I1 => input_height_V_read_reg_635(14),
      O => \ret_V_reg_282[15]_i_4_n_0\
    );
\ret_V_reg_282[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(13),
      I1 => input_height_V_read_reg_635(13),
      O => \ret_V_reg_282[15]_i_5_n_0\
    );
\ret_V_reg_282[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(12),
      I1 => input_height_V_read_reg_635(12),
      O => \ret_V_reg_282[15]_i_6_n_0\
    );
\ret_V_reg_282[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(3),
      I1 => input_height_V_read_reg_635(3),
      O => \ret_V_reg_282[3]_i_3_n_0\
    );
\ret_V_reg_282[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(2),
      I1 => input_height_V_read_reg_635(2),
      O => \ret_V_reg_282[3]_i_4_n_0\
    );
\ret_V_reg_282[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(1),
      I1 => input_height_V_read_reg_635(1),
      O => \ret_V_reg_282[3]_i_5_n_0\
    );
\ret_V_reg_282[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(0),
      I1 => input_height_V_read_reg_635(0),
      O => \ret_V_reg_282[3]_i_6_n_0\
    );
\ret_V_reg_282[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(7),
      I1 => input_height_V_read_reg_635(7),
      O => \ret_V_reg_282[7]_i_3_n_0\
    );
\ret_V_reg_282[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(6),
      I1 => input_height_V_read_reg_635(6),
      O => \ret_V_reg_282[7]_i_4_n_0\
    );
\ret_V_reg_282[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(5),
      I1 => input_height_V_read_reg_635(5),
      O => \ret_V_reg_282[7]_i_5_n_0\
    );
\ret_V_reg_282[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ret_V_reg_282(4),
      I1 => input_height_V_read_reg_635(4),
      O => \ret_V_reg_282[7]_i_6_n_0\
    );
\ret_V_reg_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[0]_i_1_n_0\,
      Q => ret_V_reg_282(0),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[0]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(0),
      Q => \ret_V_reg_282_reg[0]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[10]_i_1_n_0\,
      Q => ret_V_reg_282(10),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[10]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(10),
      Q => \ret_V_reg_282_reg[10]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[11]_i_1_n_0\,
      Q => ret_V_reg_282(11),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[11]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(11),
      Q => \ret_V_reg_282_reg[11]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_reg_282_reg[7]_i_2_n_0\,
      CO(3) => \ret_V_reg_282_reg[11]_i_2_n_0\,
      CO(2) => \ret_V_reg_282_reg[11]_i_2_n_1\,
      CO(1) => \ret_V_reg_282_reg[11]_i_2_n_2\,
      CO(0) => \ret_V_reg_282_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_reg_282(11 downto 8),
      O(3 downto 0) => next_mul_fu_439_p2(11 downto 8),
      S(3) => \ret_V_reg_282[11]_i_3_n_0\,
      S(2) => \ret_V_reg_282[11]_i_4_n_0\,
      S(1) => \ret_V_reg_282[11]_i_5_n_0\,
      S(0) => \ret_V_reg_282[11]_i_6_n_0\
    );
\ret_V_reg_282_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[12]_i_1_n_0\,
      Q => ret_V_reg_282(12),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[12]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(12),
      Q => \ret_V_reg_282_reg[12]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[13]_i_1_n_0\,
      Q => ret_V_reg_282(13),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[13]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(13),
      Q => \ret_V_reg_282_reg[13]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[14]_i_1_n_0\,
      Q => ret_V_reg_282(14),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[14]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(14),
      Q => \ret_V_reg_282_reg[14]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[15]_i_1_n_0\,
      Q => ret_V_reg_282(15),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[15]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(15),
      Q => \ret_V_reg_282_reg[15]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_reg_282_reg[11]_i_2_n_0\,
      CO(3) => \ret_V_reg_282_reg[15]_i_2_n_0\,
      CO(2) => \ret_V_reg_282_reg[15]_i_2_n_1\,
      CO(1) => \ret_V_reg_282_reg[15]_i_2_n_2\,
      CO(0) => \ret_V_reg_282_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_reg_282(15 downto 12),
      O(3 downto 0) => next_mul_fu_439_p2(15 downto 12),
      S(3) => \ret_V_reg_282[15]_i_3_n_0\,
      S(2) => \ret_V_reg_282[15]_i_4_n_0\,
      S(1) => \ret_V_reg_282[15]_i_5_n_0\,
      S(0) => \ret_V_reg_282[15]_i_6_n_0\
    );
\ret_V_reg_282_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[16]_i_1_n_0\,
      Q => ret_V_reg_282(16),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[16]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(16),
      Q => \ret_V_reg_282_reg[16]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[17]_i_1_n_0\,
      Q => ret_V_reg_282(17),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[17]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(17),
      Q => \ret_V_reg_282_reg[17]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[18]_i_1_n_0\,
      Q => ret_V_reg_282(18),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[18]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(18),
      Q => \ret_V_reg_282_reg[18]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[19]_i_1_n_0\,
      Q => ret_V_reg_282(19),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[19]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(19),
      Q => \ret_V_reg_282_reg[19]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_reg_282_reg[15]_i_2_n_0\,
      CO(3) => \ret_V_reg_282_reg[19]_i_2_n_0\,
      CO(2) => \ret_V_reg_282_reg[19]_i_2_n_1\,
      CO(1) => \ret_V_reg_282_reg[19]_i_2_n_2\,
      CO(0) => \ret_V_reg_282_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_reg_282(19 downto 16),
      O(3 downto 0) => next_mul_fu_439_p2(19 downto 16),
      S(3 downto 0) => ret_V_reg_282(19 downto 16)
    );
\ret_V_reg_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[1]_i_1_n_0\,
      Q => ret_V_reg_282(1),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[1]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(1),
      Q => \ret_V_reg_282_reg[1]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[20]_i_1_n_0\,
      Q => ret_V_reg_282(20),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[20]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(20),
      Q => \ret_V_reg_282_reg[20]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[21]_i_1_n_0\,
      Q => ret_V_reg_282(21),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[21]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(21),
      Q => \ret_V_reg_282_reg[21]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[22]_i_1_n_0\,
      Q => ret_V_reg_282(22),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[22]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(22),
      Q => \ret_V_reg_282_reg[22]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[23]_i_1_n_0\,
      Q => ret_V_reg_282(23),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[23]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(23),
      Q => \ret_V_reg_282_reg[23]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_reg_282_reg[19]_i_2_n_0\,
      CO(3) => \NLW_ret_V_reg_282_reg[23]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ret_V_reg_282_reg[23]_i_2_n_1\,
      CO(1) => \ret_V_reg_282_reg[23]_i_2_n_2\,
      CO(0) => \ret_V_reg_282_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ret_V_reg_282(22 downto 20),
      O(3 downto 0) => next_mul_fu_439_p2(23 downto 20),
      S(3 downto 0) => ret_V_reg_282(23 downto 20)
    );
\ret_V_reg_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[2]_i_1_n_0\,
      Q => ret_V_reg_282(2),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[2]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(2),
      Q => \ret_V_reg_282_reg[2]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[3]_i_1_n_0\,
      Q => ret_V_reg_282(3),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[3]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(3),
      Q => \ret_V_reg_282_reg[3]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ret_V_reg_282_reg[3]_i_2_n_0\,
      CO(2) => \ret_V_reg_282_reg[3]_i_2_n_1\,
      CO(1) => \ret_V_reg_282_reg[3]_i_2_n_2\,
      CO(0) => \ret_V_reg_282_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_reg_282(3 downto 0),
      O(3 downto 0) => next_mul_fu_439_p2(3 downto 0),
      S(3) => \ret_V_reg_282[3]_i_3_n_0\,
      S(2) => \ret_V_reg_282[3]_i_4_n_0\,
      S(1) => \ret_V_reg_282[3]_i_5_n_0\,
      S(0) => \ret_V_reg_282[3]_i_6_n_0\
    );
\ret_V_reg_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[4]_i_1_n_0\,
      Q => ret_V_reg_282(4),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[4]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(4),
      Q => \ret_V_reg_282_reg[4]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[5]_i_1_n_0\,
      Q => ret_V_reg_282(5),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[5]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(5),
      Q => \ret_V_reg_282_reg[5]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[6]_i_1_n_0\,
      Q => ret_V_reg_282(6),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[6]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(6),
      Q => \ret_V_reg_282_reg[6]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[7]_i_1_n_0\,
      Q => ret_V_reg_282(7),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[7]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(7),
      Q => \ret_V_reg_282_reg[7]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ret_V_reg_282_reg[3]_i_2_n_0\,
      CO(3) => \ret_V_reg_282_reg[7]_i_2_n_0\,
      CO(2) => \ret_V_reg_282_reg[7]_i_2_n_1\,
      CO(1) => \ret_V_reg_282_reg[7]_i_2_n_2\,
      CO(0) => \ret_V_reg_282_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ret_V_reg_282(7 downto 4),
      O(3 downto 0) => next_mul_fu_439_p2(7 downto 4),
      S(3) => \ret_V_reg_282[7]_i_3_n_0\,
      S(2) => \ret_V_reg_282[7]_i_4_n_0\,
      S(1) => \ret_V_reg_282[7]_i_5_n_0\,
      S(0) => \ret_V_reg_282[7]_i_6_n_0\
    );
\ret_V_reg_282_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[8]_i_1_n_0\,
      Q => ret_V_reg_282(8),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[8]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(8),
      Q => \ret_V_reg_282_reg[8]_i_1_n_0\,
      R => '0'
    );
\ret_V_reg_282_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY,
      D => \ret_V_reg_282_reg[9]_i_1_n_0\,
      Q => ret_V_reg_282(9),
      R => i_op_assign_2_reg_2700
    );
\ret_V_reg_282_reg[9]_i_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => next_mul_fu_439_p2(9),
      Q => \ret_V_reg_282_reg[9]_i_1_n_0\,
      R => '0'
    );
\tmp_14_cast_reg_670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(1),
      Q => \tmp_14_cast_reg_670_reg__0\(0),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(11),
      Q => \tmp_14_cast_reg_670_reg__0\(10),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(12),
      Q => \tmp_14_cast_reg_670_reg__0\(11),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(13),
      Q => \tmp_14_cast_reg_670_reg__0\(12),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(14),
      Q => \tmp_14_cast_reg_670_reg__0\(13),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(15),
      Q => \tmp_14_cast_reg_670_reg__0\(14),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(16),
      Q => \tmp_14_cast_reg_670_reg__0\(15),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(17),
      Q => \tmp_14_cast_reg_670_reg__0\(16),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(18),
      Q => \tmp_14_cast_reg_670_reg__0\(17),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(19),
      Q => \tmp_14_cast_reg_670_reg__0\(18),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(20),
      Q => \tmp_14_cast_reg_670_reg__0\(19),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(2),
      Q => \tmp_14_cast_reg_670_reg__0\(1),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(21),
      Q => \tmp_14_cast_reg_670_reg__0\(20),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(22),
      Q => \tmp_14_cast_reg_670_reg__0\(21),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(23),
      Q => \tmp_14_cast_reg_670_reg__0\(22),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(24),
      Q => \tmp_14_cast_reg_670_reg__0\(23),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(25),
      Q => \tmp_14_cast_reg_670_reg__0\(24),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(26),
      Q => \tmp_14_cast_reg_670_reg__0\(25),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(27),
      Q => \tmp_14_cast_reg_670_reg__0\(26),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(28),
      Q => \tmp_14_cast_reg_670_reg__0\(27),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(29),
      Q => \tmp_14_cast_reg_670_reg__0\(28),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(30),
      Q => \tmp_14_cast_reg_670_reg__0\(29),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(3),
      Q => \tmp_14_cast_reg_670_reg__0\(2),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(31),
      Q => \tmp_14_cast_reg_670_reg__0\(30),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(4),
      Q => \tmp_14_cast_reg_670_reg__0\(3),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(5),
      Q => \tmp_14_cast_reg_670_reg__0\(4),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(6),
      Q => \tmp_14_cast_reg_670_reg__0\(5),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(7),
      Q => \tmp_14_cast_reg_670_reg__0\(6),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(8),
      Q => \tmp_14_cast_reg_670_reg__0\(7),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(9),
      Q => \tmp_14_cast_reg_670_reg__0\(8),
      R => '0'
    );
\tmp_14_cast_reg_670_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => input_data_V(10),
      Q => \tmp_14_cast_reg_670_reg__0\(9),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(1),
      Q => tmp_1_cast_reg_655(0),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(11),
      Q => tmp_1_cast_reg_655(10),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(12),
      Q => tmp_1_cast_reg_655(11),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(13),
      Q => tmp_1_cast_reg_655(12),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(14),
      Q => tmp_1_cast_reg_655(13),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(15),
      Q => tmp_1_cast_reg_655(14),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(16),
      Q => tmp_1_cast_reg_655(15),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(17),
      Q => tmp_1_cast_reg_655(16),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(18),
      Q => tmp_1_cast_reg_655(17),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(19),
      Q => tmp_1_cast_reg_655(18),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(20),
      Q => tmp_1_cast_reg_655(19),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(2),
      Q => tmp_1_cast_reg_655(1),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(21),
      Q => tmp_1_cast_reg_655(20),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(22),
      Q => tmp_1_cast_reg_655(21),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(23),
      Q => tmp_1_cast_reg_655(22),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(24),
      Q => tmp_1_cast_reg_655(23),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(25),
      Q => tmp_1_cast_reg_655(24),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(26),
      Q => tmp_1_cast_reg_655(25),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(27),
      Q => tmp_1_cast_reg_655(26),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(28),
      Q => tmp_1_cast_reg_655(27),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(29),
      Q => tmp_1_cast_reg_655(28),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(30),
      Q => tmp_1_cast_reg_655(29),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(3),
      Q => tmp_1_cast_reg_655(2),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(31),
      Q => tmp_1_cast_reg_655(30),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(4),
      Q => tmp_1_cast_reg_655(3),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(5),
      Q => tmp_1_cast_reg_655(4),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(6),
      Q => tmp_1_cast_reg_655(5),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(7),
      Q => tmp_1_cast_reg_655(6),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(8),
      Q => tmp_1_cast_reg_655(7),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(9),
      Q => tmp_1_cast_reg_655(8),
      R => '0'
    );
\tmp_1_cast_reg_655_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => color_V(10),
      Q => tmp_1_cast_reg_655(9),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(1),
      Q => \tmp_2_cast_reg_660_reg__0\(0),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(11),
      Q => \tmp_2_cast_reg_660_reg__0\(10),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(12),
      Q => \tmp_2_cast_reg_660_reg__0\(11),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(13),
      Q => \tmp_2_cast_reg_660_reg__0\(12),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(14),
      Q => \tmp_2_cast_reg_660_reg__0\(13),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(15),
      Q => \tmp_2_cast_reg_660_reg__0\(14),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(16),
      Q => \tmp_2_cast_reg_660_reg__0\(15),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(17),
      Q => \tmp_2_cast_reg_660_reg__0\(16),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(18),
      Q => \tmp_2_cast_reg_660_reg__0\(17),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(19),
      Q => \tmp_2_cast_reg_660_reg__0\(18),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(20),
      Q => \tmp_2_cast_reg_660_reg__0\(19),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(2),
      Q => \tmp_2_cast_reg_660_reg__0\(1),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(21),
      Q => \tmp_2_cast_reg_660_reg__0\(20),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(22),
      Q => \tmp_2_cast_reg_660_reg__0\(21),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(23),
      Q => \tmp_2_cast_reg_660_reg__0\(22),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(24),
      Q => \tmp_2_cast_reg_660_reg__0\(23),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(25),
      Q => \tmp_2_cast_reg_660_reg__0\(24),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(26),
      Q => \tmp_2_cast_reg_660_reg__0\(25),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(27),
      Q => \tmp_2_cast_reg_660_reg__0\(26),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(28),
      Q => \tmp_2_cast_reg_660_reg__0\(27),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(29),
      Q => \tmp_2_cast_reg_660_reg__0\(28),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(30),
      Q => \tmp_2_cast_reg_660_reg__0\(29),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(3),
      Q => \tmp_2_cast_reg_660_reg__0\(2),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(31),
      Q => \tmp_2_cast_reg_660_reg__0\(30),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(4),
      Q => \tmp_2_cast_reg_660_reg__0\(3),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(5),
      Q => \tmp_2_cast_reg_660_reg__0\(4),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(6),
      Q => \tmp_2_cast_reg_660_reg__0\(5),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(7),
      Q => \tmp_2_cast_reg_660_reg__0\(6),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(8),
      Q => \tmp_2_cast_reg_660_reg__0\(7),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(9),
      Q => \tmp_2_cast_reg_660_reg__0\(8),
      R => '0'
    );
\tmp_2_cast_reg_660_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => beta_V(10),
      Q => \tmp_2_cast_reg_660_reg__0\(9),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(1),
      Q => \tmp_3_cast_reg_665_reg__0\(0),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(11),
      Q => \tmp_3_cast_reg_665_reg__0\(10),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(12),
      Q => \tmp_3_cast_reg_665_reg__0\(11),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(13),
      Q => \tmp_3_cast_reg_665_reg__0\(12),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(14),
      Q => \tmp_3_cast_reg_665_reg__0\(13),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(15),
      Q => \tmp_3_cast_reg_665_reg__0\(14),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(16),
      Q => \tmp_3_cast_reg_665_reg__0\(15),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(17),
      Q => \tmp_3_cast_reg_665_reg__0\(16),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(18),
      Q => \tmp_3_cast_reg_665_reg__0\(17),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(19),
      Q => \tmp_3_cast_reg_665_reg__0\(18),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(20),
      Q => \tmp_3_cast_reg_665_reg__0\(19),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(2),
      Q => \tmp_3_cast_reg_665_reg__0\(1),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(21),
      Q => \tmp_3_cast_reg_665_reg__0\(20),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(22),
      Q => \tmp_3_cast_reg_665_reg__0\(21),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(23),
      Q => \tmp_3_cast_reg_665_reg__0\(22),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(24),
      Q => \tmp_3_cast_reg_665_reg__0\(23),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(25),
      Q => \tmp_3_cast_reg_665_reg__0\(24),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(26),
      Q => \tmp_3_cast_reg_665_reg__0\(25),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(27),
      Q => \tmp_3_cast_reg_665_reg__0\(26),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(28),
      Q => \tmp_3_cast_reg_665_reg__0\(27),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(29),
      Q => \tmp_3_cast_reg_665_reg__0\(28),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(30),
      Q => \tmp_3_cast_reg_665_reg__0\(29),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(3),
      Q => \tmp_3_cast_reg_665_reg__0\(2),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(31),
      Q => \tmp_3_cast_reg_665_reg__0\(30),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(4),
      Q => \tmp_3_cast_reg_665_reg__0\(3),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(5),
      Q => \tmp_3_cast_reg_665_reg__0\(4),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(6),
      Q => \tmp_3_cast_reg_665_reg__0\(5),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(7),
      Q => \tmp_3_cast_reg_665_reg__0\(6),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(8),
      Q => \tmp_3_cast_reg_665_reg__0\(7),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(9),
      Q => \tmp_3_cast_reg_665_reg__0\(8),
      R => '0'
    );
\tmp_3_cast_reg_665_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => alpha_V(10),
      Q => \tmp_3_cast_reg_665_reg__0\(9),
      R => '0'
    );
\tmp_7_cast_cast_reg_729[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[4]_i_2_n_0\,
      O => gmem_addr_1_reg_7400
    );
\tmp_7_cast_cast_reg_729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_30,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(0),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_20,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(10),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_19,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(11),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_18,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(12),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_17,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(13),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_16,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(14),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_15,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(15),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_14,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(16),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_13,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(17),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_12,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(18),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_11,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(19),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_29,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(1),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_10,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(20),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_9,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(21),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_8,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(22),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_7,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(23),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_6,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(24),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_5,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(25),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_4,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(26),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_3,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(27),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_2,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(28),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_1,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(29),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_28,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(2),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_0,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(30),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_27,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(3),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_26,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(4),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_25,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(5),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_24,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(6),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_23,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(7),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_22,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(8),
      R => '0'
    );
\tmp_7_cast_cast_reg_729_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_7400,
      D => Aff_channel_mac_mbkb_U1_n_21,
      Q => \tmp_7_cast_cast_reg_729_reg__0\(9),
      R => '0'
    );
\tmp_cast_reg_650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(1),
      Q => tmp_cast_reg_650(0),
      R => '0'
    );
\tmp_cast_reg_650_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(11),
      Q => tmp_cast_reg_650(10),
      R => '0'
    );
\tmp_cast_reg_650_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(12),
      Q => tmp_cast_reg_650(11),
      R => '0'
    );
\tmp_cast_reg_650_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(13),
      Q => tmp_cast_reg_650(12),
      R => '0'
    );
\tmp_cast_reg_650_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(14),
      Q => tmp_cast_reg_650(13),
      R => '0'
    );
\tmp_cast_reg_650_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(15),
      Q => tmp_cast_reg_650(14),
      R => '0'
    );
\tmp_cast_reg_650_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(16),
      Q => tmp_cast_reg_650(15),
      R => '0'
    );
\tmp_cast_reg_650_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(17),
      Q => tmp_cast_reg_650(16),
      R => '0'
    );
\tmp_cast_reg_650_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(18),
      Q => tmp_cast_reg_650(17),
      R => '0'
    );
\tmp_cast_reg_650_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(19),
      Q => tmp_cast_reg_650(18),
      R => '0'
    );
\tmp_cast_reg_650_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(20),
      Q => tmp_cast_reg_650(19),
      R => '0'
    );
\tmp_cast_reg_650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(2),
      Q => tmp_cast_reg_650(1),
      R => '0'
    );
\tmp_cast_reg_650_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(21),
      Q => tmp_cast_reg_650(20),
      R => '0'
    );
\tmp_cast_reg_650_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(22),
      Q => tmp_cast_reg_650(21),
      R => '0'
    );
\tmp_cast_reg_650_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(23),
      Q => tmp_cast_reg_650(22),
      R => '0'
    );
\tmp_cast_reg_650_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(24),
      Q => tmp_cast_reg_650(23),
      R => '0'
    );
\tmp_cast_reg_650_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(25),
      Q => tmp_cast_reg_650(24),
      R => '0'
    );
\tmp_cast_reg_650_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(26),
      Q => tmp_cast_reg_650(25),
      R => '0'
    );
\tmp_cast_reg_650_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(27),
      Q => tmp_cast_reg_650(26),
      R => '0'
    );
\tmp_cast_reg_650_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(28),
      Q => tmp_cast_reg_650(27),
      R => '0'
    );
\tmp_cast_reg_650_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(29),
      Q => tmp_cast_reg_650(28),
      R => '0'
    );
\tmp_cast_reg_650_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(30),
      Q => tmp_cast_reg_650(29),
      R => '0'
    );
\tmp_cast_reg_650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(3),
      Q => tmp_cast_reg_650(2),
      R => '0'
    );
\tmp_cast_reg_650_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(31),
      Q => tmp_cast_reg_650(30),
      R => '0'
    );
\tmp_cast_reg_650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(4),
      Q => tmp_cast_reg_650(3),
      R => '0'
    );
\tmp_cast_reg_650_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(5),
      Q => tmp_cast_reg_650(4),
      R => '0'
    );
\tmp_cast_reg_650_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(6),
      Q => tmp_cast_reg_650(5),
      R => '0'
    );
\tmp_cast_reg_650_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(7),
      Q => tmp_cast_reg_650(6),
      R => '0'
    );
\tmp_cast_reg_650_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(8),
      Q => tmp_cast_reg_650(7),
      R => '0'
    );
\tmp_cast_reg_650_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(9),
      Q => tmp_cast_reg_650(8),
      R => '0'
    );
\tmp_cast_reg_650_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm112_out,
      D => out_data_V(10),
      Q => tmp_cast_reg_650(9),
      R => '0'
    );
\w_reg_706[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_op_assign_1_reg_259(0),
      O => w_fu_423_p2(0)
    );
\w_reg_706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(0),
      Q => w_reg_706(0),
      R => '0'
    );
\w_reg_706_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(10),
      Q => w_reg_706(10),
      R => '0'
    );
\w_reg_706_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(11),
      Q => w_reg_706(11),
      R => '0'
    );
\w_reg_706_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(12),
      Q => w_reg_706(12),
      R => '0'
    );
\w_reg_706_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \w_reg_706_reg[8]_i_1_n_0\,
      CO(3) => \w_reg_706_reg[12]_i_1_n_0\,
      CO(2) => \w_reg_706_reg[12]_i_1_n_1\,
      CO(1) => \w_reg_706_reg[12]_i_1_n_2\,
      CO(0) => \w_reg_706_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => w_fu_423_p2(12 downto 9),
      S(3 downto 0) => i_op_assign_1_reg_259(12 downto 9)
    );
\w_reg_706_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(13),
      Q => w_reg_706(13),
      R => '0'
    );
\w_reg_706_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(14),
      Q => w_reg_706(14),
      R => '0'
    );
\w_reg_706_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(15),
      Q => w_reg_706(15),
      R => '0'
    );
\w_reg_706_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \w_reg_706_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_w_reg_706_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \w_reg_706_reg[15]_i_1_n_2\,
      CO(0) => \w_reg_706_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_w_reg_706_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => w_fu_423_p2(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => i_op_assign_1_reg_259(15 downto 13)
    );
\w_reg_706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(1),
      Q => w_reg_706(1),
      R => '0'
    );
\w_reg_706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(2),
      Q => w_reg_706(2),
      R => '0'
    );
\w_reg_706_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(3),
      Q => w_reg_706(3),
      R => '0'
    );
\w_reg_706_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(4),
      Q => w_reg_706(4),
      R => '0'
    );
\w_reg_706_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \w_reg_706_reg[4]_i_1_n_0\,
      CO(2) => \w_reg_706_reg[4]_i_1_n_1\,
      CO(1) => \w_reg_706_reg[4]_i_1_n_2\,
      CO(0) => \w_reg_706_reg[4]_i_1_n_3\,
      CYINIT => i_op_assign_1_reg_259(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => w_fu_423_p2(4 downto 1),
      S(3 downto 0) => i_op_assign_1_reg_259(4 downto 1)
    );
\w_reg_706_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(5),
      Q => w_reg_706(5),
      R => '0'
    );
\w_reg_706_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(6),
      Q => w_reg_706(6),
      R => '0'
    );
\w_reg_706_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(7),
      Q => w_reg_706(7),
      R => '0'
    );
\w_reg_706_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(8),
      Q => w_reg_706(8),
      R => '0'
    );
\w_reg_706_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \w_reg_706_reg[4]_i_1_n_0\,
      CO(3) => \w_reg_706_reg[8]_i_1_n_0\,
      CO(2) => \w_reg_706_reg[8]_i_1_n_1\,
      CO(1) => \w_reg_706_reg[8]_i_1_n_2\,
      CO(0) => \w_reg_706_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => w_fu_423_p2(8 downto 5),
      S(3 downto 0) => i_op_assign_1_reg_259(8 downto 5)
    );
\w_reg_706_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => w_fu_423_p2(9),
      Q => w_reg_706(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_Aff_channel_0_0,Aff_channel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Aff_channel,Vivado 2018.3";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axi_gmem_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "30'b000000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "30'b000000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "30'b000000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "30'b000000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "30'b000000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "30'b000000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "30'b000000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "30'b000000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "30'b000000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "30'b000000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "30'b000000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "30'b000000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "30'b000000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "30'b000000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "30'b000000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "30'b000000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "30'b000000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "30'b000001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "30'b000010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "30'b000100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "30'b001000000000000000000000000000";
  attribute ap_ST_fsm_state29 : string;
  attribute ap_ST_fsm_state29 of inst : label is "30'b010000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "30'b000000000000000000000000000100";
  attribute ap_ST_fsm_state30 : string;
  attribute ap_ST_fsm_state30 of inst : label is "30'b100000000000000000000000000000";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "30'b000000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "30'b000000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "30'b000000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "30'b000000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "30'b000000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "30'b000000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Aff_channel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem_ARADDR(31 downto 0) => m_axi_gmem_ARADDR(31 downto 0),
      m_axi_gmem_ARBURST(1 downto 0) => m_axi_gmem_ARBURST(1 downto 0),
      m_axi_gmem_ARCACHE(3 downto 0) => m_axi_gmem_ARCACHE(3 downto 0),
      m_axi_gmem_ARID(0) => NLW_inst_m_axi_gmem_ARID_UNCONNECTED(0),
      m_axi_gmem_ARLEN(7 downto 0) => m_axi_gmem_ARLEN(7 downto 0),
      m_axi_gmem_ARLOCK(1 downto 0) => m_axi_gmem_ARLOCK(1 downto 0),
      m_axi_gmem_ARPROT(2 downto 0) => m_axi_gmem_ARPROT(2 downto 0),
      m_axi_gmem_ARQOS(3 downto 0) => m_axi_gmem_ARQOS(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREGION(3 downto 0) => m_axi_gmem_ARREGION(3 downto 0),
      m_axi_gmem_ARSIZE(2 downto 0) => m_axi_gmem_ARSIZE(2 downto 0),
      m_axi_gmem_ARUSER(0) => NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED(0),
      m_axi_gmem_ARVALID => m_axi_gmem_ARVALID,
      m_axi_gmem_AWADDR(31 downto 0) => m_axi_gmem_AWADDR(31 downto 0),
      m_axi_gmem_AWBURST(1 downto 0) => m_axi_gmem_AWBURST(1 downto 0),
      m_axi_gmem_AWCACHE(3 downto 0) => m_axi_gmem_AWCACHE(3 downto 0),
      m_axi_gmem_AWID(0) => NLW_inst_m_axi_gmem_AWID_UNCONNECTED(0),
      m_axi_gmem_AWLEN(7 downto 0) => m_axi_gmem_AWLEN(7 downto 0),
      m_axi_gmem_AWLOCK(1 downto 0) => m_axi_gmem_AWLOCK(1 downto 0),
      m_axi_gmem_AWPROT(2 downto 0) => m_axi_gmem_AWPROT(2 downto 0),
      m_axi_gmem_AWQOS(3 downto 0) => m_axi_gmem_AWQOS(3 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREGION(3 downto 0) => m_axi_gmem_AWREGION(3 downto 0),
      m_axi_gmem_AWSIZE(2 downto 0) => m_axi_gmem_AWSIZE(2 downto 0),
      m_axi_gmem_AWUSER(0) => NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED(0),
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BID(0) => '0',
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BRESP(1 downto 0) => m_axi_gmem_BRESP(1 downto 0),
      m_axi_gmem_BUSER(0) => '0',
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => '0',
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RREADY => m_axi_gmem_RREADY,
      m_axi_gmem_RRESP(1 downto 0) => m_axi_gmem_RRESP(1 downto 0),
      m_axi_gmem_RUSER(0) => '0',
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WID(0) => NLW_inst_m_axi_gmem_WID_UNCONNECTED(0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      m_axi_gmem_WUSER(0) => NLW_inst_m_axi_gmem_WUSER_UNCONNECTED(0),
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      s_axi_AXILiteS_ARADDR(6 downto 0) => s_axi_AXILiteS_ARADDR(6 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(6 downto 0) => s_axi_AXILiteS_AWADDR(6 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
