\hypertarget{struct__hw__rtc}{}\section{\+\_\+hw\+\_\+rtc Struct Reference}
\label{struct__hw__rtc}\index{\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}}


All R\+TC module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rtc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rtc__tsr}{hw\+\_\+rtc\+\_\+tsr\+\_\+t} \hyperlink{struct__hw__rtc_a627152ef88639bb85bd0dce2369dce0c}{T\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rtc__tpr}{hw\+\_\+rtc\+\_\+tpr\+\_\+t} \hyperlink{struct__hw__rtc_a88e5a08718be18d95b23a90dc8bcc88f}{T\+PR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rtc__tar}{hw\+\_\+rtc\+\_\+tar\+\_\+t} \hyperlink{struct__hw__rtc_a11dc25112e4ba76d809648d14fcb8839}{T\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rtc__tcr}{hw\+\_\+rtc\+\_\+tcr\+\_\+t} \hyperlink{struct__hw__rtc_a7f6233d069c5a25e3716216d37cafaf6}{T\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rtc__cr}{hw\+\_\+rtc\+\_\+cr\+\_\+t} \hyperlink{struct__hw__rtc_a04684e99db8deadb2b8acbb1fa304d95}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rtc__sr}{hw\+\_\+rtc\+\_\+sr\+\_\+t} \hyperlink{struct__hw__rtc_a8f41164b6b77cd59ace74fd7195746a2}{SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rtc__lr}{hw\+\_\+rtc\+\_\+lr\+\_\+t} \hyperlink{struct__hw__rtc_a64caa291e61f4f375eccd4d44ccceb8e}{LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rtc__ier}{hw\+\_\+rtc\+\_\+ier\+\_\+t} \hyperlink{struct__hw__rtc_a01ec0cb43cfa1ddb91b867cc40bcf797}{I\+ER}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved0} \mbox{[}2016\mbox{]}\hypertarget{struct__hw__rtc_a71ea6659ee2bdf03cd06daec61c48da0}{}\label{struct__hw__rtc_a71ea6659ee2bdf03cd06daec61c48da0}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rtc__war}{hw\+\_\+rtc\+\_\+war\+\_\+t} \hyperlink{struct__hw__rtc_a2aa4d85ac8b5b0f1821131e6c442b876}{W\+AR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__rtc__rar}{hw\+\_\+rtc\+\_\+rar\+\_\+t} \hyperlink{struct__hw__rtc_ac76bf33bbadf6eae55d99f2f060052c1}{R\+AR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All R\+TC module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}!CR@{CR}}
\index{CR@{CR}!\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rtc\+\_\+cr\+\_\+t} \+\_\+hw\+\_\+rtc\+::\+CR}\hypertarget{struct__hw__rtc_a04684e99db8deadb2b8acbb1fa304d95}{}\label{struct__hw__rtc_a04684e99db8deadb2b8acbb1fa304d95}
\mbox{[}0x10\mbox{]} R\+TC Control Register \index{\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rtc\+\_\+ier\+\_\+t} \+\_\+hw\+\_\+rtc\+::\+I\+ER}\hypertarget{struct__hw__rtc_a01ec0cb43cfa1ddb91b867cc40bcf797}{}\label{struct__hw__rtc_a01ec0cb43cfa1ddb91b867cc40bcf797}
\mbox{[}0x1C\mbox{]} R\+TC Interrupt Enable Register \index{\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}!LR@{LR}}
\index{LR@{LR}!\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}}
\subsubsection[{\texorpdfstring{LR}{LR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rtc\+\_\+lr\+\_\+t} \+\_\+hw\+\_\+rtc\+::\+LR}\hypertarget{struct__hw__rtc_a64caa291e61f4f375eccd4d44ccceb8e}{}\label{struct__hw__rtc_a64caa291e61f4f375eccd4d44ccceb8e}
\mbox{[}0x18\mbox{]} R\+TC Lock Register \index{\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}!R\+AR@{R\+AR}}
\index{R\+AR@{R\+AR}!\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}}
\subsubsection[{\texorpdfstring{R\+AR}{RAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rtc\+\_\+rar\+\_\+t} \+\_\+hw\+\_\+rtc\+::\+R\+AR}\hypertarget{struct__hw__rtc_ac76bf33bbadf6eae55d99f2f060052c1}{}\label{struct__hw__rtc_ac76bf33bbadf6eae55d99f2f060052c1}
\mbox{[}0x804\mbox{]} R\+TC Read Access Register \index{\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}!SR@{SR}}
\index{SR@{SR}!\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rtc\+\_\+sr\+\_\+t} \+\_\+hw\+\_\+rtc\+::\+SR}\hypertarget{struct__hw__rtc_a8f41164b6b77cd59ace74fd7195746a2}{}\label{struct__hw__rtc_a8f41164b6b77cd59ace74fd7195746a2}
\mbox{[}0x14\mbox{]} R\+TC Status Register \index{\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}!T\+AR@{T\+AR}}
\index{T\+AR@{T\+AR}!\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}}
\subsubsection[{\texorpdfstring{T\+AR}{TAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rtc\+\_\+tar\+\_\+t} \+\_\+hw\+\_\+rtc\+::\+T\+AR}\hypertarget{struct__hw__rtc_a11dc25112e4ba76d809648d14fcb8839}{}\label{struct__hw__rtc_a11dc25112e4ba76d809648d14fcb8839}
\mbox{[}0x8\mbox{]} R\+TC Time Alarm Register \index{\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}}
\subsubsection[{\texorpdfstring{T\+CR}{TCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rtc\+\_\+tcr\+\_\+t} \+\_\+hw\+\_\+rtc\+::\+T\+CR}\hypertarget{struct__hw__rtc_a7f6233d069c5a25e3716216d37cafaf6}{}\label{struct__hw__rtc_a7f6233d069c5a25e3716216d37cafaf6}
\mbox{[}0xC\mbox{]} R\+TC Time Compensation Register \index{\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}!T\+PR@{T\+PR}}
\index{T\+PR@{T\+PR}!\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}}
\subsubsection[{\texorpdfstring{T\+PR}{TPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rtc\+\_\+tpr\+\_\+t} \+\_\+hw\+\_\+rtc\+::\+T\+PR}\hypertarget{struct__hw__rtc_a88e5a08718be18d95b23a90dc8bcc88f}{}\label{struct__hw__rtc_a88e5a08718be18d95b23a90dc8bcc88f}
\mbox{[}0x4\mbox{]} R\+TC Time Prescaler Register \index{\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}!T\+SR@{T\+SR}}
\index{T\+SR@{T\+SR}!\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}}
\subsubsection[{\texorpdfstring{T\+SR}{TSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rtc\+\_\+tsr\+\_\+t} \+\_\+hw\+\_\+rtc\+::\+T\+SR}\hypertarget{struct__hw__rtc_a627152ef88639bb85bd0dce2369dce0c}{}\label{struct__hw__rtc_a627152ef88639bb85bd0dce2369dce0c}
\mbox{[}0x0\mbox{]} R\+TC Time Seconds Register \index{\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}!W\+AR@{W\+AR}}
\index{W\+AR@{W\+AR}!\+\_\+hw\+\_\+rtc@{\+\_\+hw\+\_\+rtc}}
\subsubsection[{\texorpdfstring{W\+AR}{WAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+rtc\+\_\+war\+\_\+t} \+\_\+hw\+\_\+rtc\+::\+W\+AR}\hypertarget{struct__hw__rtc_a2aa4d85ac8b5b0f1821131e6c442b876}{}\label{struct__hw__rtc_a2aa4d85ac8b5b0f1821131e6c442b876}
\mbox{[}0x800\mbox{]} R\+TC Write Access Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rtc.\+h\end{DoxyCompactItemize}
