<!-- MHonArc v2.6.19 -->
<!--X-Subject: RE: [PATCH 1/2] drm/amdgpu: add perfmon and fica atomics for df -->
<!--X-From-R13: "Yvz, Xbanguna" &#60;Xbanguna.YvzNnzq.pbz> -->
<!--X-Date: Fri, 12 Jul 2019 11:55:44 &#45;0700 -->
<!--X-Message-Id: CH2PR12MB38313D4C3AB5ADB1CACB281685F20@CH2PR12MB3831.namprd12.prod.outlook.com -->
<!--X-Content-Type: text/plain -->
<!--X-Reference: 20190712183847.2897&#45;1&#45;jonathan.kim@amd.com -->
<!--X-Reference: CADnq5_P1XC5b2AFMoT3hxP+pkD16iNTeeH81JAFzVudPR_4d=g@mail.gmail.com -->
<!--X-Head-End-->
<!doctype html public "-//W3C//DTD HTML//EN">
<html>
<head>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<script>
     (adsbygoogle = window.adsbygoogle || []).push({
          google_ad_client: "ca-pub-3422782820843221",
          enable_page_level_ads: true
     });
</script>
<meta name="viewport" content="width=device-width, initial-scale=1">
<meta name="description" content="AMD GFX: RE: [PATCH 1/2] drm/amdgpu: add perfmon and fica atomics for df">
<style>
<!--
 pre {white-space: pre-wrap;}
-->
</style>
<title>RE: [PATCH 1/2] drm/amdgpu: add perfmon and fica atomics for df &mdash; Linux AMD GFX</title>
<link rel="alternate" type="application/rss+xml" title="Linux AMD GFX" href="//feeds.feedburner.com/LinuxAmdGraphics">
</head>
<body itemscope itemtype="//schema.org/Article" bgcolor=white vlink=green link=blue>
<!--X-Body-Begin-->
<!--X-User-Header-->
<!--X-User-Header-End-->
<!--X-TopPNI-->
<form action="//www.google.com" id="cse-search-box" target="_blank">
  <div>
    <input type="hidden" name="cx" value="partner-pub-3422782820843221:9580497365" />
    <input type="hidden" name="ie" value="UTF-8" />
    <input type="text" name="q" size="25" />
    <input type="submit" name="sa" value="Search" />
  </div>
</form>
<script type="text/javascript" src="//www.google.com/coop/cse/brand?form=cse-search-box&amp;lang=en" async defer></script>
<h1 itemprop="name">RE: [PATCH 1/2] drm/amdgpu: add perfmon and fica atomics for df</h1>
[<a href="msg35795.html">Date Prev</a>][<a href="msg35797.html">Date Next</a>][<a href="msg35795.html">Thread Prev</a>][Thread Next][<a href="maillist.html#35796">Date Index</a>][<a href="index.html#35796">Thread Index</a>]


<p>&nbsp;<br>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- responsive test for archives -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="6345952567"
     data-ad-format="auto"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>

<!--X-TopPNI-End-->
<!--X-MsgBody-->
<!--X-Subject-Header-Begin-->
<hr>
<!--X-Subject-Header-End-->
<!--X-Head-of-Message-->
<ul>
<li><em>To</em>: Alex Deucher &lt;alexdeucher@xxxxxxxxx&gt;</li>
<li><em>Subject</em>: RE: [PATCH 1/2] drm/amdgpu: add perfmon and fica atomics for df</li>
<li><em>From</em>: &quot;Kim, Jonathan&quot; &lt;Jonathan.Kim@xxxxxxx&gt;</li>
<li><em>Date</em>: Fri, 12 Jul 2019 18:52:46 +0000</li>
<li><em>Accept-language</em>: en-US</li>
<li><em>Cc</em>: &quot;amd-gfx@xxxxxxxxxxxxxxxxxxxxx&quot; &lt;amd-gfx@xxxxxxxxxxxxxxxxxxxxx&gt;</li>
<li><em>In-reply-to</em>: &lt;CADnq5_P1XC5b2AFMoT3hxP+pkD16iNTeeH81JAFzVudPR_4d=g@mail.gmail.com&gt;</li>
<li><em>References</em>: &lt;<a href="msg35793.html">20190712183847.2897-1-jonathan.kim@amd.com</a>&gt; &lt;CADnq5_P1XC5b2AFMoT3hxP+pkD16iNTeeH81JAFzVudPR_4d=g@mail.gmail.com&gt;</li>
</ul>
<!--X-Head-of-Message-End-->
<!--X-Head-Body-Sep-Begin-->
<!-- AddThis Button BEGIN -->
<div class="addthis_toolbox addthis_default_style ">
<a class="addthis_button_preferred_1"></a>
<a class="addthis_button_preferred_2"></a>
<a class="addthis_button_preferred_3"></a>
<a class="addthis_button_preferred_4"></a>
<a class="addthis_button_compact"></a>
<a class="addthis_counter addthis_bubble_style"></a>
</div>
<script type="text/javascript" src="//s7.addthis.com/js/300/addthis_widget.js#pubid=ra-5196c2ae1be43d18&async=1&domready=1" async></script>
<!-- AddThis Button END -->
<hr>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<!-- responsive link 1 -->
<ins class="adsbygoogle"
     style="display:block"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="8681825769"
     data-ad-format="link"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>
<p>
<div class="content" itemprop="articleBody">
<!--X-Head-Body-Sep-End-->
<!--X-Body-of-Message-->
<pre>PCIE macros breaks data fabric state machine.
Subsequent reads after write calls to address/data offsets in macros causes unexpected behavior.

Thanks,

Jon


-----Original Message-----
From: Alex Deucher &lt;alexdeucher@xxxxxxxxx&gt; 
Sent: Friday, July 12, 2019 2:45 PM
To: Kim, Jonathan &lt;Jonathan.Kim@xxxxxxx&gt;
Cc: amd-gfx@xxxxxxxxxxxxxxxxxxxxx
Subject: Re: [PATCH 1/2] drm/amdgpu: add perfmon and fica atomics for df

[CAUTION: External Email]

On Fri, Jul 12, 2019 at 2:39 PM Kim, Jonathan &lt;Jonathan.Kim@xxxxxxx&gt; wrote:
&gt;<i></i>
&gt;<i> adding perfmon and fica atomic operations to adhere to data fabrics </i>
&gt;<i> finite state machine requirements for indirect register access.</i>
&gt;<i></i>
&gt;<i> Change-Id: I2ab17fd59d566b4251c9a9d0e67b897b8c221249</i>
&gt;<i> Signed-off-by: Jonathan Kim &lt;Jonathan.Kim@xxxxxxx&gt;</i>
&gt;<i> ---</i>
&gt;<i>  drivers/gpu/drm/amd/amdgpu/amdgpu.h  |   3 +</i>
&gt;<i>  drivers/gpu/drm/amd/amdgpu/df_v3_6.c | 202 </i>
&gt;<i> +++++++++++++++++----------</i>
&gt;<i>  2 files changed, 128 insertions(+), 77 deletions(-)</i>
&gt;<i></i>
&gt;<i> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu.h </i>
&gt;<i> b/drivers/gpu/drm/amd/amdgpu/amdgpu.h</i>
&gt;<i> index e6469e23b76f..198aa60c43bd 100644</i>
&gt;<i> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu.h</i>
&gt;<i> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu.h</i>
&gt;<i> @@ -707,6 +707,9 @@ struct amdgpu_df_funcs {</i>
&gt;<i>                                          int is_disable);</i>
&gt;<i>         void (*pmc_get_count)(struct amdgpu_device *adev, uint64_t config,</i>
&gt;<i>                                          uint64_t *count);</i>
&gt;<i> +       uint64_t (*get_fica)(struct amdgpu_device *adev, uint32_t ficaa_val);</i>
&gt;<i> +       void (*set_fica)(struct amdgpu_device *adev, uint32_t ficaa_val,</i>
&gt;<i> +                        uint32_t ficadl_val, uint32_t ficadh_val);</i>
&gt;<i>  };</i>
&gt;<i>  /* Define the HW IP blocks will be used in driver , add more if </i>
&gt;<i> necessary */  enum amd_hw_ip_block_type { diff --git </i>
&gt;<i> a/drivers/gpu/drm/amd/amdgpu/df_v3_6.c </i>
&gt;<i> b/drivers/gpu/drm/amd/amdgpu/df_v3_6.c</i>
&gt;<i> index ef6e91f9f51c..dcc7be0c9d30 100644</i>
&gt;<i> --- a/drivers/gpu/drm/amd/amdgpu/df_v3_6.c</i>
&gt;<i> +++ b/drivers/gpu/drm/amd/amdgpu/df_v3_6.c</i>
&gt;<i> @@ -93,6 +93,96 @@ const struct attribute_group *df_v3_6_attr_groups[] = {</i>
&gt;<i>                 NULL</i>
&gt;<i>  };</i>
&gt;<i></i>
&gt;<i> +static uint64_t df_v3_6_get_fica(struct amdgpu_device *adev,</i>
&gt;<i> +                                uint32_t ficaa_val) {</i>
&gt;<i> +       unsigned long flags, address, data;</i>
&gt;<i> +       uint32_t ficadl_val, ficadh_val;</i>
&gt;<i> +</i>
&gt;<i> +       address = adev-&gt;nbio_funcs-&gt;get_pcie_index_offset(adev);</i>
&gt;<i> +       data = adev-&gt;nbio_funcs-&gt;get_pcie_data_offset(adev);</i>
&gt;<i> +</i>
&gt;<i> +       spin_lock_irqsave(&amp;adev-&gt;pcie_idx_lock, flags);</i>
&gt;<i> +       WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessAdress5);</i>
&gt;<i> +       WREG32(data, ficaa_val);</i>
&gt;<i> +</i>
&gt;<i> +       WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessDataLo5);</i>
&gt;<i> +       ficadl_val = RREG32(data);</i>
&gt;<i> +</i>
&gt;<i> +       WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessDataHi5);</i>
&gt;<i> +       ficadh_val = RREG32(data);</i>
&gt;<i> +</i>
&gt;<i> +       spin_unlock_irqrestore(&amp;adev-&gt;pcie_idx_lock, flags);</i>

Any reason to open code the transactions rather than using the RREG32_PCIE/WREG32_PCIE macros?

Alex

&gt;<i> +</i>
&gt;<i> +       return (((ficadh_val &amp; 0xFFFFFFFFFFFFFFFF) &lt;&lt; 32) | </i>
&gt;<i> +ficadl_val); }</i>
&gt;<i> +</i>
&gt;<i> +static void df_v3_6_set_fica(struct amdgpu_device *adev, uint32_t ficaa_val,</i>
&gt;<i> +                            uint32_t ficadl_val, uint32_t ficadh_val) </i>
&gt;<i> +{</i>
&gt;<i> +       unsigned long flags, address, data;</i>
&gt;<i> +</i>
&gt;<i> +       address = adev-&gt;nbio_funcs-&gt;get_pcie_index_offset(adev);</i>
&gt;<i> +       data = adev-&gt;nbio_funcs-&gt;get_pcie_data_offset(adev);</i>
&gt;<i> +</i>
&gt;<i> +       spin_lock_irqsave(&amp;adev-&gt;pcie_idx_lock, flags);</i>
&gt;<i> +       WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessAdress5);</i>
&gt;<i> +       WREG32(data, ficaa_val);</i>
&gt;<i> +</i>
&gt;<i> +       WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessDataLo5);</i>
&gt;<i> +       WREG32(data, ficadl_val);</i>
&gt;<i> +</i>
&gt;<i> +       WREG32(address, smnDF_PIE_AON_FabricIndirectConfigAccessDataHi5);</i>
&gt;<i> +       WREG32(data, ficadh_val);</i>
&gt;<i> +</i>
&gt;<i> +       spin_unlock_irqrestore(&amp;adev-&gt;pcie_idx_lock, flags); }</i>
&gt;<i> +</i>
&gt;<i> +/*</i>
&gt;<i> + * df_v3_6_perfmon_rreg - read perfmon lo and hi</i>
&gt;<i> + *</i>
&gt;<i> + * required to be atomic.  no mmio method provided so subsequent </i>
&gt;<i> +reads for lo</i>
&gt;<i> + * and hi require to preserve df finite state machine  */ static void </i>
&gt;<i> +df_v3_6_perfmon_rreg(struct amdgpu_device *adev,</i>
&gt;<i> +                           uint32_t lo_addr, uint32_t *lo_val,</i>
&gt;<i> +                           uint32_t hi_addr, uint32_t *hi_val) {</i>
&gt;<i> +       unsigned long flags, address, data;</i>
&gt;<i> +</i>
&gt;<i> +       address = adev-&gt;nbio_funcs-&gt;get_pcie_index_offset(adev);</i>
&gt;<i> +       data = adev-&gt;nbio_funcs-&gt;get_pcie_data_offset(adev);</i>
&gt;<i> +</i>
&gt;<i> +       spin_lock_irqsave(&amp;adev-&gt;pcie_idx_lock, flags);</i>
&gt;<i> +       WREG32(address, lo_addr);</i>
&gt;<i> +       *lo_val = RREG32(data);</i>
&gt;<i> +       WREG32(address, hi_addr);</i>
&gt;<i> +       *hi_val = RREG32(data);</i>
&gt;<i> +       spin_unlock_irqrestore(&amp;adev-&gt;pcie_idx_lock, flags); }</i>
&gt;<i> +</i>
&gt;<i> +/*</i>
&gt;<i> + * df_v3_6_perfmon_wreg - write to perfmon lo and hi</i>
&gt;<i> + *</i>
&gt;<i> + * required to be atomic.  no mmio method provided so subsequent </i>
&gt;<i> +reads after</i>
&gt;<i> + * data writes cannot occur to preserve data fabrics finite state machine.</i>
&gt;<i> + */</i>
&gt;<i> +static void df_v3_6_perfmon_wreg(struct amdgpu_device *adev, uint32_t lo_addr,</i>
&gt;<i> +                           uint32_t lo_val, uint32_t hi_addr, </i>
&gt;<i> +uint32_t hi_val) {</i>
&gt;<i> +       unsigned long flags, address, data;</i>
&gt;<i> +</i>
&gt;<i> +       address = adev-&gt;nbio_funcs-&gt;get_pcie_index_offset(adev);</i>
&gt;<i> +       data = adev-&gt;nbio_funcs-&gt;get_pcie_data_offset(adev);</i>
&gt;<i> +</i>
&gt;<i> +       spin_lock_irqsave(&amp;adev-&gt;pcie_idx_lock, flags);</i>
&gt;<i> +       WREG32(address, lo_addr);</i>
&gt;<i> +       WREG32(data, lo_val);</i>
&gt;<i> +       WREG32(address, hi_addr);</i>
&gt;<i> +       WREG32(data, hi_val);</i>
&gt;<i> +       spin_unlock_irqrestore(&amp;adev-&gt;pcie_idx_lock, flags); }</i>
&gt;<i> +</i>
&gt;<i>  /* get the number of df counters available */  static ssize_t </i>
&gt;<i> df_v3_6_get_df_cntr_avail(struct device *dev,</i>
&gt;<i>                 struct device_attribute *attr, @@ -268,6 +358,10 @@ </i>
&gt;<i> static int df_v3_6_pmc_get_ctrl_settings(struct amdgpu_device *adev,</i>
&gt;<i>                                           uint32_t *lo_val,</i>
&gt;<i>                                           uint32_t *hi_val)  {</i>
&gt;<i> +</i>
&gt;<i> +       uint32_t eventsel, instance, unitmask;</i>
&gt;<i> +       uint32_t instance_10, instance_5432, instance_76;</i>
&gt;<i> +</i>
&gt;<i>         df_v3_6_pmc_get_addr(adev, config, 1, lo_base_addr, </i>
&gt;<i> hi_base_addr);</i>
&gt;<i></i>
&gt;<i>         if ((*lo_base_addr == 0) || (*hi_base_addr == 0)) { @@ -276,40 </i>
&gt;<i> +370,33 @@ static int df_v3_6_pmc_get_ctrl_settings(struct amdgpu_device *adev,</i>
&gt;<i>                 return -ENXIO;</i>
&gt;<i>         }</i>
&gt;<i></i>
&gt;<i> -       if (lo_val &amp;&amp; hi_val) {</i>
&gt;<i> -               uint32_t eventsel, instance, unitmask;</i>
&gt;<i> -               uint32_t instance_10, instance_5432, instance_76;</i>
&gt;<i> +       eventsel = DF_V3_6_GET_EVENT(config) &amp; 0x3f;</i>
&gt;<i> +       unitmask = DF_V3_6_GET_UNITMASK(config) &amp; 0xf;</i>
&gt;<i> +       instance = DF_V3_6_GET_INSTANCE(config);</i>
&gt;<i></i>
&gt;<i> -               eventsel = DF_V3_6_GET_EVENT(config) &amp; 0x3f;</i>
&gt;<i> -               unitmask = DF_V3_6_GET_UNITMASK(config) &amp; 0xf;</i>
&gt;<i> -               instance = DF_V3_6_GET_INSTANCE(config);</i>
&gt;<i> +       instance_10 = instance &amp; 0x3;</i>
&gt;<i> +       instance_5432 = (instance &gt;&gt; 2) &amp; 0xf;</i>
&gt;<i> +       instance_76 = (instance &gt;&gt; 6) &amp; 0x3;</i>
&gt;<i></i>
&gt;<i> -               instance_10 = instance &amp; 0x3;</i>
&gt;<i> -               instance_5432 = (instance &gt;&gt; 2) &amp; 0xf;</i>
&gt;<i> -               instance_76 = (instance &gt;&gt; 6) &amp; 0x3;</i>
&gt;<i> +       *lo_val = (unitmask &lt;&lt; 8) | (instance_10 &lt;&lt; 6) | eventsel | (1 &lt;&lt; 22);</i>
&gt;<i> +       *hi_val = (instance_76 &lt;&lt; 29) | instance_5432;</i>
&gt;<i></i>
&gt;<i> -               *lo_val = (unitmask &lt;&lt; 8) | (instance_10 &lt;&lt; 6) | eventsel;</i>
&gt;<i> -               *hi_val = (instance_76 &lt;&lt; 29) | instance_5432;</i>
&gt;<i> -       }</i>
&gt;<i> +       DRM_DEBUG_DRIVER(&quot;config=%llx addr=%08x:%08x val=%08x:%08x&quot;,</i>
&gt;<i> +               config, lo_base_addr, hi_base_addr, lo_val, hi_val);</i>
&gt;<i></i>
&gt;<i>         return 0;</i>
&gt;<i>  }</i>
&gt;<i></i>
&gt;<i> -/* assign df performance counters for read */ -static int </i>
&gt;<i> df_v3_6_pmc_assign_cntr(struct amdgpu_device *adev,</i>
&gt;<i> -                                  uint64_t config,</i>
&gt;<i> -                                  int *is_assigned)</i>
&gt;<i> +/* add df performance counters for read */ static int </i>
&gt;<i> +df_v3_6_pmc_add_cntr(struct amdgpu_device *adev,</i>
&gt;<i> +                                  uint64_t config)</i>
&gt;<i>  {</i>
&gt;<i>         int i, target_cntr;</i>
&gt;<i></i>
&gt;<i> -       *is_assigned = 0;</i>
&gt;<i> -</i>
&gt;<i>         target_cntr = df_v3_6_pmc_config_2_cntr(adev, config);</i>
&gt;<i></i>
&gt;<i> -       if (target_cntr &gt;= 0) {</i>
&gt;<i> -               *is_assigned = 1;</i>
&gt;<i> +       if (target_cntr &gt;= 0)</i>
&gt;<i>                 return 0;</i>
&gt;<i> -       }</i>
&gt;<i></i>
&gt;<i>         for (i = 0; i &lt; DF_V3_6_MAX_COUNTERS; i++) {</i>
&gt;<i>                 if (adev-&gt;df_perfmon_config_assign_mask[i] == 0U) { @@ </i>
&gt;<i> -344,45 +431,13 @@ static void df_v3_6_reset_perfmon_cntr(struct amdgpu_device *adev,</i>
&gt;<i>         if ((lo_base_addr == 0) || (hi_base_addr == 0))</i>
&gt;<i>                 return;</i>
&gt;<i></i>
&gt;<i> -       WREG32_PCIE(lo_base_addr, 0UL);</i>
&gt;<i> -       WREG32_PCIE(hi_base_addr, 0UL);</i>
&gt;<i> -}</i>
&gt;<i> -</i>
&gt;<i> -</i>
&gt;<i> -static int df_v3_6_add_perfmon_cntr(struct amdgpu_device *adev,</i>
&gt;<i> -                                     uint64_t config)</i>
&gt;<i> -{</i>
&gt;<i> -       uint32_t lo_base_addr, hi_base_addr, lo_val, hi_val;</i>
&gt;<i> -       int ret, is_assigned;</i>
&gt;<i> -</i>
&gt;<i> -       ret = df_v3_6_pmc_assign_cntr(adev, config, &amp;is_assigned);</i>
&gt;<i> -</i>
&gt;<i> -       if (ret || is_assigned)</i>
&gt;<i> -               return ret;</i>
&gt;<i> -</i>
&gt;<i> -       ret = df_v3_6_pmc_get_ctrl_settings(adev,</i>
&gt;<i> -                       config,</i>
&gt;<i> -                       &amp;lo_base_addr,</i>
&gt;<i> -                       &amp;hi_base_addr,</i>
&gt;<i> -                       &amp;lo_val,</i>
&gt;<i> -                       &amp;hi_val);</i>
&gt;<i> -</i>
&gt;<i> -       if (ret)</i>
&gt;<i> -               return ret;</i>
&gt;<i> -</i>
&gt;<i> -       DRM_DEBUG_DRIVER(&quot;config=%llx addr=%08x:%08x val=%08x:%08x&quot;,</i>
&gt;<i> -                       config, lo_base_addr, hi_base_addr, lo_val, hi_val);</i>
&gt;<i> -</i>
&gt;<i> -       WREG32_PCIE(lo_base_addr, lo_val);</i>
&gt;<i> -       WREG32_PCIE(hi_base_addr, hi_val);</i>
&gt;<i> -</i>
&gt;<i> -       return ret;</i>
&gt;<i> +       df_v3_6_perfmon_wreg(adev, lo_base_addr, 0, hi_base_addr, 0);</i>
&gt;<i>  }</i>
&gt;<i></i>
&gt;<i>  static int df_v3_6_pmc_start(struct amdgpu_device *adev, uint64_t config,</i>
&gt;<i>                              int is_enable)  {</i>
&gt;<i> -       uint32_t lo_base_addr, hi_base_addr, lo_val;</i>
&gt;<i> +       uint32_t lo_base_addr, hi_base_addr, lo_val, hi_val;</i>
&gt;<i>         int ret = 0;</i>
&gt;<i></i>
&gt;<i>         switch (adev-&gt;asic_type) {</i>
&gt;<i> @@ -391,24 +446,20 @@ static int df_v3_6_pmc_start(struct amdgpu_device *adev, uint64_t config,</i>
&gt;<i>                 df_v3_6_reset_perfmon_cntr(adev, config);</i>
&gt;<i></i>
&gt;<i>                 if (is_enable) {</i>
&gt;<i> -                       ret = df_v3_6_add_perfmon_cntr(adev, config);</i>
&gt;<i> +                       ret = df_v3_6_pmc_add_cntr(adev, config);</i>
&gt;<i>                 } else {</i>
&gt;<i>                         ret = df_v3_6_pmc_get_ctrl_settings(adev,</i>
&gt;<i>                                         config,</i>
&gt;<i>                                         &amp;lo_base_addr,</i>
&gt;<i>                                         &amp;hi_base_addr,</i>
&gt;<i> -                                       NULL,</i>
&gt;<i> -                                       NULL);</i>
&gt;<i> +                                       &amp;lo_val,</i>
&gt;<i> +                                       &amp;hi_val);</i>
&gt;<i></i>
&gt;<i>                         if (ret)</i>
&gt;<i>                                 return ret;</i>
&gt;<i></i>
&gt;<i> -                       lo_val = RREG32_PCIE(lo_base_addr);</i>
&gt;<i> -</i>
&gt;<i> -                       DRM_DEBUG_DRIVER(&quot;config=%llx addr=%08x:%08x val=%08x&quot;,</i>
&gt;<i> -                               config, lo_base_addr, hi_base_addr, lo_val);</i>
&gt;<i> -</i>
&gt;<i> -                       WREG32_PCIE(lo_base_addr, lo_val | (1ULL &lt;&lt; 22));</i>
&gt;<i> +                       df_v3_6_perfmon_wreg(adev, lo_base_addr, lo_val,</i>
&gt;<i> +                                       hi_base_addr, hi_val);</i>
&gt;<i>                 }</i>
&gt;<i></i>
&gt;<i>                 break;</i>
&gt;<i> @@ -422,7 +473,7 @@ static int df_v3_6_pmc_start(struct amdgpu_device </i>
&gt;<i> *adev, uint64_t config,  static int df_v3_6_pmc_stop(struct amdgpu_device *adev, uint64_t config,</i>
&gt;<i>                             int is_disable)  {</i>
&gt;<i> -       uint32_t lo_base_addr, hi_base_addr, lo_val;</i>
&gt;<i> +       uint32_t lo_base_addr, hi_base_addr, lo_val, hi_val;</i>
&gt;<i>         int ret = 0;</i>
&gt;<i></i>
&gt;<i>         switch (adev-&gt;asic_type) {</i>
&gt;<i> @@ -431,18 +482,13 @@ static int df_v3_6_pmc_stop(struct amdgpu_device *adev, uint64_t config,</i>
&gt;<i>                         config,</i>
&gt;<i>                         &amp;lo_base_addr,</i>
&gt;<i>                         &amp;hi_base_addr,</i>
&gt;<i> -                       NULL,</i>
&gt;<i> -                       NULL);</i>
&gt;<i> +                       &amp;lo_val,</i>
&gt;<i> +                       &amp;hi_val);</i>
&gt;<i></i>
&gt;<i>                 if (ret)</i>
&gt;<i>                         return ret;</i>
&gt;<i></i>
&gt;<i> -               lo_val = RREG32_PCIE(lo_base_addr);</i>
&gt;<i> -</i>
&gt;<i> -               DRM_DEBUG_DRIVER(&quot;config=%llx addr=%08x:%08x val=%08x&quot;,</i>
&gt;<i> -                               config, lo_base_addr, hi_base_addr, lo_val);</i>
&gt;<i> -</i>
&gt;<i> -               WREG32_PCIE(lo_base_addr, lo_val &amp; ~(1ULL &lt;&lt; 22));</i>
&gt;<i> +               df_v3_6_perfmon_wreg(adev, lo_base_addr, 0, </i>
&gt;<i> + hi_base_addr, 0);</i>
&gt;<i></i>
&gt;<i>                 if (is_disable)</i>
&gt;<i>                         df_v3_6_pmc_release_cntr(adev, config); @@ </i>
&gt;<i> -471,8 +517,8 @@ static void df_v3_6_pmc_get_count(struct amdgpu_device *adev,</i>
&gt;<i>                 if ((lo_base_addr == 0) || (hi_base_addr == 0))</i>
&gt;<i>                         return;</i>
&gt;<i></i>
&gt;<i> -               lo_val = RREG32_PCIE(lo_base_addr);</i>
&gt;<i> -               hi_val = RREG32_PCIE(hi_base_addr);</i>
&gt;<i> +               df_v3_6_perfmon_rreg(adev, lo_base_addr, &amp;lo_val,</i>
&gt;<i> +                               hi_base_addr, &amp;hi_val);</i>
&gt;<i></i>
&gt;<i>                 *count  = ((hi_val | 0ULL) &lt;&lt; 32) | (lo_val | 0ULL);</i>
&gt;<i></i>
&gt;<i> @@ -480,7 +526,7 @@ static void df_v3_6_pmc_get_count(struct amdgpu_device *adev,</i>
&gt;<i>                         *count = 0;</i>
&gt;<i></i>
&gt;<i>                 DRM_DEBUG_DRIVER(&quot;config=%llx addr=%08x:%08x val=%08x:%08x&quot;,</i>
&gt;<i> -                       config, lo_base_addr, hi_base_addr, lo_val, hi_val);</i>
&gt;<i> +                        config, lo_base_addr, hi_base_addr, lo_val, </i>
&gt;<i> + hi_val);</i>
&gt;<i></i>
&gt;<i>                 break;</i>
&gt;<i></i>
&gt;<i> @@ -499,5 +545,7 @@ const struct amdgpu_df_funcs df_v3_6_funcs = {</i>
&gt;<i>         .get_clockgating_state = df_v3_6_get_clockgating_state,</i>
&gt;<i>         .pmc_start = df_v3_6_pmc_start,</i>
&gt;<i>         .pmc_stop = df_v3_6_pmc_stop,</i>
&gt;<i> -       .pmc_get_count = df_v3_6_pmc_get_count</i>
&gt;<i> +       .pmc_get_count = df_v3_6_pmc_get_count,</i>
&gt;<i> +       .get_fica = df_v3_6_get_fica,</i>
&gt;<i> +       .set_fica = df_v3_6_set_fica</i>
&gt;<i>  };</i>
&gt;<i> --</i>
&gt;<i> 2.17.1</i>
&gt;<i></i>
&gt;<i> _______________________________________________</i>
&gt;<i> amd-gfx mailing list</i>
&gt;<i> amd-gfx@xxxxxxxxxxxxxxxxxxxxx</i>
&gt;<i> <a  rel="nofollow" href="https://lists.freedesktop.org/mailman/listinfo/amd-gfx">https://lists.freedesktop.org/mailman/listinfo/amd-gfx</a></i>
_______________________________________________
amd-gfx mailing list
amd-gfx@xxxxxxxxxxxxxxxxxxxxx
<a  rel="nofollow" href="https://lists.freedesktop.org/mailman/listinfo/amd-gfx">https://lists.freedesktop.org/mailman/listinfo/amd-gfx</a>



</pre>
<!--X-Body-of-Message-End-->
<!--X-MsgBody-End-->
<!--X-Follow-Ups-->
</div>
<hr>
<!--X-Follow-Ups-End-->
<!--X-References-->
<ul><li><strong>References</strong>:
<ul>
<li><strong><a name="35793" href="msg35793.html">[PATCH 1/2] drm/amdgpu: add perfmon and fica atomics for df</a></strong>
<ul><li><em>From:</em> Kim, Jonathan</li></ul></li>
<li><strong><a name="35795" href="msg35795.html">Re: [PATCH 1/2] drm/amdgpu: add perfmon and fica atomics for df</a></strong>
<ul><li><em>From:</em> Alex Deucher</li></ul></li>
</ul></li></ul>
<!--X-References-End-->
<!--X-BotPNI-->
<ul>
<li>Prev by Date:
<strong><a href="msg35795.html">Re: [PATCH 1/2] drm/amdgpu: add perfmon and fica atomics for df</a></strong>
</li>
<li>Next by Date:
<strong><a href="msg35797.html">Re: [PATCH] drm/amd/display: Support clang option for stack alignment</a></strong>
</li>
<li>Previous by thread:
<strong><a href="msg35795.html">Re: [PATCH 1/2] drm/amdgpu: add perfmon and fica atomics for df</a></strong>
</li>
<li>Index(es):
<ul>
<li><a href="maillist.html#35796"><strong>Date</strong></a></li>
<li><a href="index.html#35796"><strong>Thread</strong></a></li>
</ul>
</li>
</ul>

<!--X-BotPNI-End-->
<!--X-User-Footer-->
<center>
<font size=-1>
<a href=/lists/>[Index&nbsp;of&nbsp;Archives]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-usb/>[Linux&nbsp;USB&nbsp;Devel]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-audio-users/>[Linux&nbsp;Audio&nbsp;Users]</a>
&nbsp;
&nbsp;
<a href=https://yosemitenews.info/>[Yosemite&nbsp;News]</a>
&nbsp;
&nbsp;
<a href=/lists/kernel/>[Linux&nbsp;Kernel]</a>
&nbsp;
&nbsp;
<a href=/lists/linux-scsi/>[Linux&nbsp;SCSI]</a>
</font>
</center>
<hr>
<p>
<div>
<script async src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
<ins class="adsbygoogle"
     style="display:block"
     data-ad-format="autorelaxed"
     data-ad-client="ca-pub-3422782820843221"
     data-ad-slot="1424524564"></ins>
<script>
     (adsbygoogle = window.adsbygoogle || []).push({});
</script>
</div>
<table width=100%>
<tr>
<td align=left>&nbsp;</td>
<td align=right><a href=/lists/><img src=/button_01.gif border=0 alt="Powered by Linux"></a></td>
</tr>
</table>
<!--X-User-Footer-End-->
<script type="text/javascript"> 
 function initAddThis() {
    addthis.init()
 }
initAddThis();
</script>
<script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','//www.google-analytics.com/analytics.js','ga');
  ga('create', 'UA-760190-1', 'auto');
  ga('send', 'pageview');
</script>
</body>
</html>
