{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614468268680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614468268680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 27 18:24:28 2021 " "Processing started: Sat Feb 27 18:24:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614468268680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614468268680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614468268680 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614468269020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divida-SYN " "Found design unit 1: lpm_divida-SYN" {  } { { "lpm_divida.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_divida.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269610 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divida " "Found entity 1: lpm_divida" {  } { { "lpm_divida.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_divida.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mua-SYN " "Found design unit 1: lpm_mua-SYN" {  } { { "lpm_mua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_mua.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269619 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mua " "Found entity 1: lpm_mua" {  } { { "lpm_mua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_mua.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sua-SYN " "Found design unit 1: lpm_add_sua-SYN" {  } { { "lpm_add_sua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_add_sua.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269622 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sua " "Found entity 1: lpm_add_sua" {  } { { "lpm_add_sua.vhd" "" { Text "D:/Github/ELEC374/Lab/lpm_add_sua.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32bit-behav " "Found design unit 1: register32bit-behav" {  } { { "register32bit.vhd" "" { Text "D:/Github/ELEC374/Lab/register32bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269624 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32bit " "Found entity 1: register32bit" {  } { { "register32bit.vhd" "" { Text "D:/Github/ELEC374/Lab/register32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register64bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register64bit-behav " "Found design unit 1: register64bit-behav" {  } { { "register64bit.vhd" "" { Text "D:/Github/ELEC374/Lab/register64bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269627 ""} { "Info" "ISGN_ENTITY_NAME" "1 register64bit " "Found entity 1: register64bit" {  } { { "register64bit.vhd" "" { Text "D:/Github/ELEC374/Lab/register64bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-behav " "Found design unit 1: MDR-behav" {  } { { "MDR.vhd" "" { Text "D:/Github/ELEC374/Lab/MDR.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269629 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhd" "" { Text "D:/Github/ELEC374/Lab/MDR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behav " "Found design unit 1: encoder32to5-behav" {  } { { "encoder32to5.vhd" "" { Text "D:/Github/ELEC374/Lab/encoder32to5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269632 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "encoder32to5.vhd" "" { Text "D:/Github/ELEC374/Lab/encoder32to5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "the_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file the_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 the_bus-structure " "Found design unit 1: the_bus-structure" {  } { { "the_bus.vhd" "" { Text "D:/Github/ELEC374/Lab/the_bus.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269635 ""} { "Info" "ISGN_ENTITY_NAME" "1 the_bus " "Found entity 1: the_bus" {  } { { "the_bus.vhd" "" { Text "D:/Github/ELEC374/Lab/the_bus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_logic-logic " "Found design unit 1: booth_logic-logic" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269637 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_logic " "Found entity 1: booth_logic" {  } { { "booth_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/booth_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_path-structure " "Found design unit 1: ALU_path-structure" {  } { { "ALU_path.vhd" "" { Text "D:/Github/ELEC374/Lab/ALU_path.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269640 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_path " "Found entity 1: ALU_path" {  } { { "ALU_path.vhd" "" { Text "D:/Github/ELEC374/Lab/ALU_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "D:/Github/ELEC374/Lab/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269642 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Github/ELEC374/Lab/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rol32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol32-SYN " "Found design unit 1: rol32-SYN" {  } { { "rol32.vhd" "" { Text "D:/Github/ELEC374/Lab/rol32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269645 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol32 " "Found entity 1: rol32" {  } { { "rol32.vhd" "" { Text "D:/Github/ELEC374/Lab/rol32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ror32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ror32-SYN " "Found design unit 1: ror32-SYN" {  } { { "ror32.vhd" "" { Text "D:/Github/ELEC374/Lab/ror32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269647 ""} { "Info" "ISGN_ENTITY_NAME" "1 ror32 " "Found entity 1: ror32" {  } { { "ror32.vhd" "" { Text "D:/Github/ELEC374/Lab/ror32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components_all.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components_all.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_all " "Found design unit 1: components_all" {  } { { "components_all.vhd" "" { Text "D:/Github/ELEC374/Lab/components_all.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behav " "Found design unit 1: datapath-behav" {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269653 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negate32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negate32-logic " "Found design unit 1: negate32-logic" {  } { { "negate32.vhd" "" { Text "D:/Github/ELEC374/Lab/negate32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269655 ""} { "Info" "ISGN_ENTITY_NAME" "1 negate32 " "Found entity 1: negate32" {  } { { "negate32.vhd" "" { Text "D:/Github/ELEC374/Lab/negate32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shl32-logic " "Found design unit 1: shl32-logic" {  } { { "shl32.vhd" "" { Text "D:/Github/ELEC374/Lab/shl32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269658 ""} { "Info" "ISGN_ENTITY_NAME" "1 shl32 " "Found entity 1: shl32" {  } { { "shl32.vhd" "" { Text "D:/Github/ELEC374/Lab/shl32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shr32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shr32-logic " "Found design unit 1: shr32-logic" {  } { { "shr32.vhd" "" { Text "D:/Github/ELEC374/Lab/shr32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269660 ""} { "Info" "ISGN_ENTITY_NAME" "1 shr32 " "Found entity 1: shr32" {  } { { "shr32.vhd" "" { Text "D:/Github/ELEC374/Lab/shr32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_and_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_and_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_and_tb-logic " "Found design unit 1: datapath_and_tb-logic" {  } { { "datapath_and_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_and_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269663 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_and_tb " "Found entity 1: datapath_and_tb" {  } { { "datapath_and_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_and_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_or_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_or_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_or_tb-logic " "Found design unit 1: datapath_or_tb-logic" {  } { { "datapath_or_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_or_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269666 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_or_tb " "Found entity 1: datapath_or_tb" {  } { { "datapath_or_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_or_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_add_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_add_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_add_tb-logic " "Found design unit 1: datapath_add_tb-logic" {  } { { "datapath_add_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_add_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269669 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_add_tb " "Found entity 1: datapath_add_tb" {  } { { "datapath_add_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_add_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_sub_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_sub_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_sub_tb-logic " "Found design unit 1: datapath_sub_tb-logic" {  } { { "datapath_sub_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_sub_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269672 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_sub_tb " "Found entity 1: datapath_sub_tb" {  } { { "datapath_sub_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_sub_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mul_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_mul_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_mul_tb-logic " "Found design unit 1: datapath_mul_tb-logic" {  } { { "datapath_mul_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_mul_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269675 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_mul_tb " "Found entity 1: datapath_mul_tb" {  } { { "datapath_mul_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_mul_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_div_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_div_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_div_tb-logic " "Found design unit 1: datapath_div_tb-logic" {  } { { "datapath_div_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_div_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269678 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_div_tb " "Found entity 1: datapath_div_tb" {  } { { "datapath_div_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_div_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shr_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_shr_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_shr_tb-logic " "Found design unit 1: datapath_shr_tb-logic" {  } { { "datapath_shr_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_shr_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269681 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_shr_tb " "Found entity 1: datapath_shr_tb" {  } { { "datapath_shr_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_shr_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_shl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_shl_tb-logic " "Found design unit 1: datapath_shl_tb-logic" {  } { { "datapath_shl_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_shl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269683 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_shl_tb " "Found entity 1: datapath_shl_tb" {  } { { "datapath_shl_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_shl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_ror_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_ror_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_ror_tb-logic " "Found design unit 1: datapath_ror_tb-logic" {  } { { "datapath_ror_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_ror_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269686 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_ror_tb " "Found entity 1: datapath_ror_tb" {  } { { "datapath_ror_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_ror_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_rol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_rol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_rol_tb-logic " "Found design unit 1: datapath_rol_tb-logic" {  } { { "datapath_rol_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_rol_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269689 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_rol_tb " "Found entity 1: datapath_rol_tb" {  } { { "datapath_rol_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_rol_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_neg_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_neg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_neg_tb-logic " "Found design unit 1: datapath_neg_tb-logic" {  } { { "datapath_neg_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_neg_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269692 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_neg_tb " "Found entity 1: datapath_neg_tb" {  } { { "datapath_neg_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_neg_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_not_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_not_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_not_tb-logic " "Found design unit 1: datapath_not_tb-logic" {  } { { "datapath_not_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_not_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269695 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_not_tb " "Found entity 1: datapath_not_tb" {  } { { "datapath_not_tb.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath_not_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R0-logic " "Found design unit 1: R0-logic" {  } { { "R0.vhd" "" { Text "D:/Github/ELEC374/Lab/R0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269697 ""} { "Info" "ISGN_ENTITY_NAME" "1 R0 " "Found entity 1: R0" {  } { { "R0.vhd" "" { Text "D:/Github/ELEC374/Lab/R0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_and_encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_and_encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_and_encode-logic " "Found design unit 1: sel_and_encode-logic" {  } { { "sel_and_encode.vhd" "" { Text "D:/Github/ELEC374/Lab/sel_and_encode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269700 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_and_encode " "Found entity 1: sel_and_encode" {  } { { "sel_and_encode.vhd" "" { Text "D:/Github/ELEC374/Lab/sel_and_encode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conff_logic-logic " "Found design unit 1: conff_logic-logic" {  } { { "conff_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/conff_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269702 ""} { "Info" "ISGN_ENTITY_NAME" "1 conff_logic " "Found entity 1: conff_logic" {  } { { "conff_logic.vhd" "" { Text "D:/Github/ELEC374/Lab/conff_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram512x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram512x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram512x32-SYN " "Found design unit 1: ram512x32-SYN" {  } { { "Ram512x32.vhd" "" { Text "D:/Github/ELEC374/Lab/Ram512x32.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram512x32 " "Found entity 1: Ram512x32" {  } { { "Ram512x32.vhd" "" { Text "D:/Github/ELEC374/Lab/Ram512x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614468269706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614468269706 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "RAM_read datapath.vhd(95) " "VHDL error at datapath.vhd(95): name \"RAM_read\" cannot be used because it is already used for a previously declared item" {  } { { "datapath.vhd" "" { Text "D:/Github/ELEC374/Lab/datapath.vhd" 95 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Quartus II" 0 -1 1614468269714 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614468269826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 27 18:24:29 2021 " "Processing ended: Sat Feb 27 18:24:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614468269826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614468269826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614468269826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614468269826 ""}
