<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i386.h source code [netbsd/external/gpl3/gcc/dist/gcc/config/i386/i386.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="avx_u128_state,ix86_arch_indices,ix86_args,ix86_entity,ix86_fpcmp_strategy,ix86_stack_slot,ix86_tune_indices,processor_costs,processor_type,reg_class,stringop_algs,stringop_strategy,x86_dirflag_state "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/external/gpl3/gcc/dist/gcc/config/i386/i386.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>external</a>/<a href='../../../../..'>gpl3</a>/<a href='../../../..'>gcc</a>/<a href='../../..'>dist</a>/<a href='../..'>gcc</a>/<a href='..'>config</a>/<a href='./'>i386</a>/<a href='i386.h.html'>i386.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Definitions of target machine for GCC for IA-32.</i></td></tr>
<tr><th id="2">2</th><td><i>   Copyright (C) 1988-2017 Free Software Foundation, Inc.</i></td></tr>
<tr><th id="3">3</th><td><i></i></td></tr>
<tr><th id="4">4</th><td><i>This file is part of GCC.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>GCC is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="7">7</th><td><i>it under the terms of the GNU General Public License as published by</i></td></tr>
<tr><th id="8">8</th><td><i>the Free Software Foundation; either version 3, or (at your option)</i></td></tr>
<tr><th id="9">9</th><td><i>any later version.</i></td></tr>
<tr><th id="10">10</th><td><i></i></td></tr>
<tr><th id="11">11</th><td><i>GCC is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="12">12</th><td><i>but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="13">13</th><td><i>MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</i></td></tr>
<tr><th id="14">14</th><td><i>GNU General Public License for more details.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i>Under Section 7 of GPL version 3, you are granted additional</i></td></tr>
<tr><th id="17">17</th><td><i>permissions described in the GCC Runtime Library Exception, version</i></td></tr>
<tr><th id="18">18</th><td><i>3.1, as published by the Free Software Foundation.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>You should have received a copy of the GNU General Public License and</i></td></tr>
<tr><th id="21">21</th><td><i>a copy of the GCC Runtime Library Exception along with this program;</i></td></tr>
<tr><th id="22">22</th><td><i>see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see</i></td></tr>
<tr><th id="23">23</th><td><i>&lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.  */</i></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i>/* The purpose of this file is to define the characteristics of the i386,</i></td></tr>
<tr><th id="26">26</th><td><i>   independent of assembler syntax or operating system.</i></td></tr>
<tr><th id="27">27</th><td><i></i></td></tr>
<tr><th id="28">28</th><td><i>   Three other files build on this one to describe a specific assembler syntax:</i></td></tr>
<tr><th id="29">29</th><td><i>   bsd386.h, att386.h, and sun386.h.</i></td></tr>
<tr><th id="30">30</th><td><i></i></td></tr>
<tr><th id="31">31</th><td><i>   The actual tm.h file for a particular system should include</i></td></tr>
<tr><th id="32">32</th><td><i>   this file, and then the file for the appropriate assembler syntax.</i></td></tr>
<tr><th id="33">33</th><td><i></i></td></tr>
<tr><th id="34">34</th><td><i>   Many macros that specify assembler syntax are omitted entirely from</i></td></tr>
<tr><th id="35">35</th><td><i>   this file because they really belong in the files for particular</i></td></tr>
<tr><th id="36">36</th><td><i>   assemblers.  These include RP, IP, LPREFIX, PUT_OP_SIZE, USE_STAR,</i></td></tr>
<tr><th id="37">37</th><td><i>   ADDR_BEG, ADDR_END, PRINT_IREG, PRINT_SCALE, PRINT_B_I_S, and many</i></td></tr>
<tr><th id="38">38</th><td><i>   that start with ASM_ or end in ASM_OP.  */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/* Redefines for option macros.  */</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/TARGET_64BIT" data-ref="_M/TARGET_64BIT">TARGET_64BIT</dfn>	TARGET_ISA_64BIT</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/TARGET_64BIT_P" data-ref="_M/TARGET_64BIT_P">TARGET_64BIT_P</dfn>(x)	TARGET_ISA_64BIT_P(x)</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/TARGET_MMX" data-ref="_M/TARGET_MMX">TARGET_MMX</dfn>	TARGET_ISA_MMX</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/TARGET_MMX_P" data-ref="_M/TARGET_MMX_P">TARGET_MMX_P</dfn>(x)	TARGET_ISA_MMX_P(x)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/TARGET_3DNOW" data-ref="_M/TARGET_3DNOW">TARGET_3DNOW</dfn>	TARGET_ISA_3DNOW</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/TARGET_3DNOW_P" data-ref="_M/TARGET_3DNOW_P">TARGET_3DNOW_P</dfn>(x)	TARGET_ISA_3DNOW_P(x)</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/TARGET_3DNOW_A" data-ref="_M/TARGET_3DNOW_A">TARGET_3DNOW_A</dfn>	TARGET_ISA_3DNOW_A</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/TARGET_3DNOW_A_P" data-ref="_M/TARGET_3DNOW_A_P">TARGET_3DNOW_A_P</dfn>(x)	TARGET_ISA_3DNOW_A_P(x)</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE" data-ref="_M/TARGET_SSE">TARGET_SSE</dfn>	TARGET_ISA_SSE</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE_P" data-ref="_M/TARGET_SSE_P">TARGET_SSE_P</dfn>(x)	TARGET_ISA_SSE_P(x)</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE2" data-ref="_M/TARGET_SSE2">TARGET_SSE2</dfn>	TARGET_ISA_SSE2</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE2_P" data-ref="_M/TARGET_SSE2_P">TARGET_SSE2_P</dfn>(x)	TARGET_ISA_SSE2_P(x)</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE3" data-ref="_M/TARGET_SSE3">TARGET_SSE3</dfn>	TARGET_ISA_SSE3</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE3_P" data-ref="_M/TARGET_SSE3_P">TARGET_SSE3_P</dfn>(x)	TARGET_ISA_SSE3_P(x)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSSE3" data-ref="_M/TARGET_SSSE3">TARGET_SSSE3</dfn>	TARGET_ISA_SSSE3</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSSE3_P" data-ref="_M/TARGET_SSSE3_P">TARGET_SSSE3_P</dfn>(x)	TARGET_ISA_SSSE3_P(x)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE4_1" data-ref="_M/TARGET_SSE4_1">TARGET_SSE4_1</dfn>	TARGET_ISA_SSE4_1</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE4_1_P" data-ref="_M/TARGET_SSE4_1_P">TARGET_SSE4_1_P</dfn>(x)	TARGET_ISA_SSE4_1_P(x)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE4_2" data-ref="_M/TARGET_SSE4_2">TARGET_SSE4_2</dfn>	TARGET_ISA_SSE4_2</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE4_2_P" data-ref="_M/TARGET_SSE4_2_P">TARGET_SSE4_2_P</dfn>(x)	TARGET_ISA_SSE4_2_P(x)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX" data-ref="_M/TARGET_AVX">TARGET_AVX</dfn>	TARGET_ISA_AVX</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX_P" data-ref="_M/TARGET_AVX_P">TARGET_AVX_P</dfn>(x)	TARGET_ISA_AVX_P(x)</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX2" data-ref="_M/TARGET_AVX2">TARGET_AVX2</dfn>	TARGET_ISA_AVX2</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX2_P" data-ref="_M/TARGET_AVX2_P">TARGET_AVX2_P</dfn>(x)	TARGET_ISA_AVX2_P(x)</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512F" data-ref="_M/TARGET_AVX512F">TARGET_AVX512F</dfn>	TARGET_ISA_AVX512F</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512F_P" data-ref="_M/TARGET_AVX512F_P">TARGET_AVX512F_P</dfn>(x)	TARGET_ISA_AVX512F_P(x)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512PF" data-ref="_M/TARGET_AVX512PF">TARGET_AVX512PF</dfn>	TARGET_ISA_AVX512PF</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512PF_P" data-ref="_M/TARGET_AVX512PF_P">TARGET_AVX512PF_P</dfn>(x)	TARGET_ISA_AVX512PF_P(x)</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512ER" data-ref="_M/TARGET_AVX512ER">TARGET_AVX512ER</dfn>	TARGET_ISA_AVX512ER</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512ER_P" data-ref="_M/TARGET_AVX512ER_P">TARGET_AVX512ER_P</dfn>(x)	TARGET_ISA_AVX512ER_P(x)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512CD" data-ref="_M/TARGET_AVX512CD">TARGET_AVX512CD</dfn>	TARGET_ISA_AVX512CD</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512CD_P" data-ref="_M/TARGET_AVX512CD_P">TARGET_AVX512CD_P</dfn>(x)	TARGET_ISA_AVX512CD_P(x)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512DQ" data-ref="_M/TARGET_AVX512DQ">TARGET_AVX512DQ</dfn>	TARGET_ISA_AVX512DQ</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512DQ_P" data-ref="_M/TARGET_AVX512DQ_P">TARGET_AVX512DQ_P</dfn>(x)	TARGET_ISA_AVX512DQ_P(x)</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512BW" data-ref="_M/TARGET_AVX512BW">TARGET_AVX512BW</dfn>	TARGET_ISA_AVX512BW</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512BW_P" data-ref="_M/TARGET_AVX512BW_P">TARGET_AVX512BW_P</dfn>(x)	TARGET_ISA_AVX512BW_P(x)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512VL" data-ref="_M/TARGET_AVX512VL">TARGET_AVX512VL</dfn>	TARGET_ISA_AVX512VL</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512VL_P" data-ref="_M/TARGET_AVX512VL_P">TARGET_AVX512VL_P</dfn>(x)	TARGET_ISA_AVX512VL_P(x)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512VBMI" data-ref="_M/TARGET_AVX512VBMI">TARGET_AVX512VBMI</dfn>	TARGET_ISA_AVX512VBMI</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512VBMI_P" data-ref="_M/TARGET_AVX512VBMI_P">TARGET_AVX512VBMI_P</dfn>(x)	TARGET_ISA_AVX512VBMI_P(x)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512IFMA" data-ref="_M/TARGET_AVX512IFMA">TARGET_AVX512IFMA</dfn>	TARGET_ISA_AVX512IFMA</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512IFMA_P" data-ref="_M/TARGET_AVX512IFMA_P">TARGET_AVX512IFMA_P</dfn>(x)	TARGET_ISA_AVX512IFMA_P(x)</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX5124FMAPS" data-ref="_M/TARGET_AVX5124FMAPS">TARGET_AVX5124FMAPS</dfn>	TARGET_ISA_AVX5124FMAPS</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX5124FMAPS_P" data-ref="_M/TARGET_AVX5124FMAPS_P">TARGET_AVX5124FMAPS_P</dfn>(x) TARGET_ISA_AVX5124FMAPS_P(x)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX5124VNNIW" data-ref="_M/TARGET_AVX5124VNNIW">TARGET_AVX5124VNNIW</dfn>	TARGET_ISA_AVX5124VNNIW</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX5124VNNIW_P" data-ref="_M/TARGET_AVX5124VNNIW_P">TARGET_AVX5124VNNIW_P</dfn>(x) TARGET_ISA_AVX5124VNNIW_P(x)</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512VPOPCNTDQ" data-ref="_M/TARGET_AVX512VPOPCNTDQ">TARGET_AVX512VPOPCNTDQ</dfn>	TARGET_ISA_AVX512VPOPCNTDQ</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX512VPOPCNTDQ_P" data-ref="_M/TARGET_AVX512VPOPCNTDQ_P">TARGET_AVX512VPOPCNTDQ_P</dfn>(x) TARGET_ISA_AVX512VPOPCNTDQ_P(x)</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/TARGET_FMA" data-ref="_M/TARGET_FMA">TARGET_FMA</dfn>	TARGET_ISA_FMA</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/TARGET_FMA_P" data-ref="_M/TARGET_FMA_P">TARGET_FMA_P</dfn>(x)	TARGET_ISA_FMA_P(x)</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE4A" data-ref="_M/TARGET_SSE4A">TARGET_SSE4A</dfn>	TARGET_ISA_SSE4A</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE4A_P" data-ref="_M/TARGET_SSE4A_P">TARGET_SSE4A_P</dfn>(x)	TARGET_ISA_SSE4A_P(x)</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/TARGET_FMA4" data-ref="_M/TARGET_FMA4">TARGET_FMA4</dfn>	TARGET_ISA_FMA4</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/TARGET_FMA4_P" data-ref="_M/TARGET_FMA4_P">TARGET_FMA4_P</dfn>(x)	TARGET_ISA_FMA4_P(x)</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/TARGET_XOP" data-ref="_M/TARGET_XOP">TARGET_XOP</dfn>	TARGET_ISA_XOP</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/TARGET_XOP_P" data-ref="_M/TARGET_XOP_P">TARGET_XOP_P</dfn>(x)	TARGET_ISA_XOP_P(x)</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/TARGET_LWP" data-ref="_M/TARGET_LWP">TARGET_LWP</dfn>	TARGET_ISA_LWP</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/TARGET_LWP_P" data-ref="_M/TARGET_LWP_P">TARGET_LWP_P</dfn>(x)	TARGET_ISA_LWP_P(x)</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/TARGET_ROUND" data-ref="_M/TARGET_ROUND">TARGET_ROUND</dfn>	TARGET_ISA_ROUND</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/TARGET_ABM" data-ref="_M/TARGET_ABM">TARGET_ABM</dfn>	TARGET_ISA_ABM</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/TARGET_ABM_P" data-ref="_M/TARGET_ABM_P">TARGET_ABM_P</dfn>(x)	TARGET_ISA_ABM_P(x)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/TARGET_SGX" data-ref="_M/TARGET_SGX">TARGET_SGX</dfn>	TARGET_ISA_SGX</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/TARGET_SGX_P" data-ref="_M/TARGET_SGX_P">TARGET_SGX_P</dfn>(x)	TARGET_ISA_SGX_P(x)</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/TARGET_RDPID" data-ref="_M/TARGET_RDPID">TARGET_RDPID</dfn>	TARGET_ISA_RDPID</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/TARGET_RDPID_P" data-ref="_M/TARGET_RDPID_P">TARGET_RDPID_P</dfn>(x)	TARGET_ISA_RDPID_P(x)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/TARGET_BMI" data-ref="_M/TARGET_BMI">TARGET_BMI</dfn>	TARGET_ISA_BMI</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/TARGET_BMI_P" data-ref="_M/TARGET_BMI_P">TARGET_BMI_P</dfn>(x)	TARGET_ISA_BMI_P(x)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/TARGET_BMI2" data-ref="_M/TARGET_BMI2">TARGET_BMI2</dfn>	TARGET_ISA_BMI2</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/TARGET_BMI2_P" data-ref="_M/TARGET_BMI2_P">TARGET_BMI2_P</dfn>(x)	TARGET_ISA_BMI2_P(x)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/TARGET_LZCNT" data-ref="_M/TARGET_LZCNT">TARGET_LZCNT</dfn>	TARGET_ISA_LZCNT</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/TARGET_LZCNT_P" data-ref="_M/TARGET_LZCNT_P">TARGET_LZCNT_P</dfn>(x)	TARGET_ISA_LZCNT_P(x)</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/TARGET_TBM" data-ref="_M/TARGET_TBM">TARGET_TBM</dfn>	TARGET_ISA_TBM</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/TARGET_TBM_P" data-ref="_M/TARGET_TBM_P">TARGET_TBM_P</dfn>(x)	TARGET_ISA_TBM_P(x)</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/TARGET_POPCNT" data-ref="_M/TARGET_POPCNT">TARGET_POPCNT</dfn>	TARGET_ISA_POPCNT</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/TARGET_POPCNT_P" data-ref="_M/TARGET_POPCNT_P">TARGET_POPCNT_P</dfn>(x)	TARGET_ISA_POPCNT_P(x)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/TARGET_SAHF" data-ref="_M/TARGET_SAHF">TARGET_SAHF</dfn>	TARGET_ISA_SAHF</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/TARGET_SAHF_P" data-ref="_M/TARGET_SAHF_P">TARGET_SAHF_P</dfn>(x)	TARGET_ISA_SAHF_P(x)</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/TARGET_MOVBE" data-ref="_M/TARGET_MOVBE">TARGET_MOVBE</dfn>	TARGET_ISA_MOVBE</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/TARGET_MOVBE_P" data-ref="_M/TARGET_MOVBE_P">TARGET_MOVBE_P</dfn>(x)	TARGET_ISA_MOVBE_P(x)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/TARGET_CRC32" data-ref="_M/TARGET_CRC32">TARGET_CRC32</dfn>	TARGET_ISA_CRC32</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/TARGET_CRC32_P" data-ref="_M/TARGET_CRC32_P">TARGET_CRC32_P</dfn>(x)	TARGET_ISA_CRC32_P(x)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/TARGET_AES" data-ref="_M/TARGET_AES">TARGET_AES</dfn>	TARGET_ISA_AES</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/TARGET_AES_P" data-ref="_M/TARGET_AES_P">TARGET_AES_P</dfn>(x)	TARGET_ISA_AES_P(x)</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/TARGET_SHA" data-ref="_M/TARGET_SHA">TARGET_SHA</dfn>	TARGET_ISA_SHA</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/TARGET_SHA_P" data-ref="_M/TARGET_SHA_P">TARGET_SHA_P</dfn>(x)	TARGET_ISA_SHA_P(x)</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/TARGET_CLFLUSHOPT" data-ref="_M/TARGET_CLFLUSHOPT">TARGET_CLFLUSHOPT</dfn>	TARGET_ISA_CLFLUSHOPT</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/TARGET_CLFLUSHOPT_P" data-ref="_M/TARGET_CLFLUSHOPT_P">TARGET_CLFLUSHOPT_P</dfn>(x)	TARGET_ISA_CLFLUSHOPT_P(x)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/TARGET_CLZERO" data-ref="_M/TARGET_CLZERO">TARGET_CLZERO</dfn>	TARGET_ISA_CLZERO</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/TARGET_CLZERO_P" data-ref="_M/TARGET_CLZERO_P">TARGET_CLZERO_P</dfn>(x)	TARGET_ISA_CLZERO_P(x)</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/TARGET_XSAVEC" data-ref="_M/TARGET_XSAVEC">TARGET_XSAVEC</dfn>	TARGET_ISA_XSAVEC</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/TARGET_XSAVEC_P" data-ref="_M/TARGET_XSAVEC_P">TARGET_XSAVEC_P</dfn>(x)	TARGET_ISA_XSAVEC_P(x)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/TARGET_XSAVES" data-ref="_M/TARGET_XSAVES">TARGET_XSAVES</dfn>	TARGET_ISA_XSAVES</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/TARGET_XSAVES_P" data-ref="_M/TARGET_XSAVES_P">TARGET_XSAVES_P</dfn>(x)	TARGET_ISA_XSAVES_P(x)</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/TARGET_PCLMUL" data-ref="_M/TARGET_PCLMUL">TARGET_PCLMUL</dfn>	TARGET_ISA_PCLMUL</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/TARGET_PCLMUL_P" data-ref="_M/TARGET_PCLMUL_P">TARGET_PCLMUL_P</dfn>(x)	TARGET_ISA_PCLMUL_P(x)</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/TARGET_CMPXCHG16B" data-ref="_M/TARGET_CMPXCHG16B">TARGET_CMPXCHG16B</dfn>	TARGET_ISA_CX16</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/TARGET_CMPXCHG16B_P" data-ref="_M/TARGET_CMPXCHG16B_P">TARGET_CMPXCHG16B_P</dfn>(x)	TARGET_ISA_CX16_P(x)</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/TARGET_FSGSBASE" data-ref="_M/TARGET_FSGSBASE">TARGET_FSGSBASE</dfn>	TARGET_ISA_FSGSBASE</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/TARGET_FSGSBASE_P" data-ref="_M/TARGET_FSGSBASE_P">TARGET_FSGSBASE_P</dfn>(x)	TARGET_ISA_FSGSBASE_P(x)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/TARGET_RDRND" data-ref="_M/TARGET_RDRND">TARGET_RDRND</dfn>	TARGET_ISA_RDRND</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/TARGET_RDRND_P" data-ref="_M/TARGET_RDRND_P">TARGET_RDRND_P</dfn>(x)	TARGET_ISA_RDRND_P(x)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/TARGET_F16C" data-ref="_M/TARGET_F16C">TARGET_F16C</dfn>	TARGET_ISA_F16C</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/TARGET_F16C_P" data-ref="_M/TARGET_F16C_P">TARGET_F16C_P</dfn>(x)	TARGET_ISA_F16C_P(x)</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/TARGET_RTM" data-ref="_M/TARGET_RTM">TARGET_RTM</dfn>	TARGET_ISA_RTM</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/TARGET_RTM_P" data-ref="_M/TARGET_RTM_P">TARGET_RTM_P</dfn>(x)	TARGET_ISA_RTM_P(x)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/TARGET_HLE" data-ref="_M/TARGET_HLE">TARGET_HLE</dfn>	TARGET_ISA_HLE</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/TARGET_HLE_P" data-ref="_M/TARGET_HLE_P">TARGET_HLE_P</dfn>(x)	TARGET_ISA_HLE_P(x)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/TARGET_RDSEED" data-ref="_M/TARGET_RDSEED">TARGET_RDSEED</dfn>	TARGET_ISA_RDSEED</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/TARGET_RDSEED_P" data-ref="_M/TARGET_RDSEED_P">TARGET_RDSEED_P</dfn>(x)	TARGET_ISA_RDSEED_P(x)</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/TARGET_PRFCHW" data-ref="_M/TARGET_PRFCHW">TARGET_PRFCHW</dfn>	TARGET_ISA_PRFCHW</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/TARGET_PRFCHW_P" data-ref="_M/TARGET_PRFCHW_P">TARGET_PRFCHW_P</dfn>(x)	TARGET_ISA_PRFCHW_P(x)</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/TARGET_ADX" data-ref="_M/TARGET_ADX">TARGET_ADX</dfn>	TARGET_ISA_ADX</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/TARGET_ADX_P" data-ref="_M/TARGET_ADX_P">TARGET_ADX_P</dfn>(x)	TARGET_ISA_ADX_P(x)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/TARGET_FXSR" data-ref="_M/TARGET_FXSR">TARGET_FXSR</dfn>	TARGET_ISA_FXSR</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/TARGET_FXSR_P" data-ref="_M/TARGET_FXSR_P">TARGET_FXSR_P</dfn>(x)	TARGET_ISA_FXSR_P(x)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/TARGET_XSAVE" data-ref="_M/TARGET_XSAVE">TARGET_XSAVE</dfn>	TARGET_ISA_XSAVE</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/TARGET_XSAVE_P" data-ref="_M/TARGET_XSAVE_P">TARGET_XSAVE_P</dfn>(x)	TARGET_ISA_XSAVE_P(x)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/TARGET_XSAVEOPT" data-ref="_M/TARGET_XSAVEOPT">TARGET_XSAVEOPT</dfn>	TARGET_ISA_XSAVEOPT</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/TARGET_XSAVEOPT_P" data-ref="_M/TARGET_XSAVEOPT_P">TARGET_XSAVEOPT_P</dfn>(x)	TARGET_ISA_XSAVEOPT_P(x)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/TARGET_PREFETCHWT1" data-ref="_M/TARGET_PREFETCHWT1">TARGET_PREFETCHWT1</dfn>	TARGET_ISA_PREFETCHWT1</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/TARGET_PREFETCHWT1_P" data-ref="_M/TARGET_PREFETCHWT1_P">TARGET_PREFETCHWT1_P</dfn>(x)	TARGET_ISA_PREFETCHWT1_P(x)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/TARGET_MPX" data-ref="_M/TARGET_MPX">TARGET_MPX</dfn>	TARGET_ISA_MPX</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/TARGET_MPX_P" data-ref="_M/TARGET_MPX_P">TARGET_MPX_P</dfn>(x)	TARGET_ISA_MPX_P(x)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/TARGET_CLWB" data-ref="_M/TARGET_CLWB">TARGET_CLWB</dfn>	TARGET_ISA_CLWB</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/TARGET_CLWB_P" data-ref="_M/TARGET_CLWB_P">TARGET_CLWB_P</dfn>(x)	TARGET_ISA_CLWB_P(x)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/TARGET_MWAITX" data-ref="_M/TARGET_MWAITX">TARGET_MWAITX</dfn>	TARGET_ISA_MWAITX</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/TARGET_MWAITX_P" data-ref="_M/TARGET_MWAITX_P">TARGET_MWAITX_P</dfn>(x)	TARGET_ISA_MWAITX_P(x)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/TARGET_PKU" data-ref="_M/TARGET_PKU">TARGET_PKU</dfn>	TARGET_ISA_PKU</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/TARGET_PKU_P" data-ref="_M/TARGET_PKU_P">TARGET_PKU_P</dfn>(x)	TARGET_ISA_PKU_P(x)</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/TARGET_LP64" data-ref="_M/TARGET_LP64">TARGET_LP64</dfn>	TARGET_ABI_64</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/TARGET_LP64_P" data-ref="_M/TARGET_LP64_P">TARGET_LP64_P</dfn>(x)	TARGET_ABI_64_P(x)</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/TARGET_X32" data-ref="_M/TARGET_X32">TARGET_X32</dfn>	TARGET_ABI_X32</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/TARGET_X32_P" data-ref="_M/TARGET_X32_P">TARGET_X32_P</dfn>(x)	TARGET_ABI_X32_P(x)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/TARGET_16BIT" data-ref="_M/TARGET_16BIT">TARGET_16BIT</dfn>	TARGET_CODE16</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/TARGET_16BIT_P" data-ref="_M/TARGET_16BIT_P">TARGET_16BIT_P</dfn>(x)	TARGET_CODE16_P(x)</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/* SSE4.1 defines round instructions */</i></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/OPTION_MASK_ISA_ROUND" data-ref="_M/OPTION_MASK_ISA_ROUND">OPTION_MASK_ISA_ROUND</dfn>	OPTION_MASK_ISA_SSE4_1</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/TARGET_ISA_ROUND" data-ref="_M/TARGET_ISA_ROUND">TARGET_ISA_ROUND</dfn>	((ix86_isa_flags &amp; OPTION_MASK_ISA_ROUND) != 0)</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#include <a href="../vxworks-dummy.h.html">"config/vxworks-dummy.h"</a></u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#include <a href="i386-opts.h.html">"config/i386/i386-opts.h"</a></u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/MAX_STRINGOP_ALGS" data-ref="_M/MAX_STRINGOP_ALGS">MAX_STRINGOP_ALGS</dfn> 4</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/* Specify what algorithm to use for stringops on known size.</i></td></tr>
<tr><th id="190">190</th><td><i>   When size is unknown, the UNKNOWN_SIZE alg is used.  When size is</i></td></tr>
<tr><th id="191">191</th><td><i>   known at compile time or estimated via feedback, the SIZE array</i></td></tr>
<tr><th id="192">192</th><td><i>   is walked in order until MAX is greater then the estimate (or -1</i></td></tr>
<tr><th id="193">193</th><td><i>   means infinity).  Corresponding ALG is used then.</i></td></tr>
<tr><th id="194">194</th><td><i>   When NOALIGN is true the code guaranting the alignment of the memory</i></td></tr>
<tr><th id="195">195</th><td><i>   block is skipped.</i></td></tr>
<tr><th id="196">196</th><td><i></i></td></tr>
<tr><th id="197">197</th><td><i>   For example initializer:</i></td></tr>
<tr><th id="198">198</th><td><i>    {{256, loop}, {-1, rep_prefix_4_byte}}</i></td></tr>
<tr><th id="199">199</th><td><i>   will use loop for blocks smaller or equal to 256 bytes, rep prefix will</i></td></tr>
<tr><th id="200">200</th><td><i>   be used otherwise.  */</i></td></tr>
<tr><th id="201">201</th><td><b>struct</b> <dfn class="type def" id="stringop_algs" title='stringop_algs' data-ref="stringop_algs" data-ref-filename="stringop_algs">stringop_algs</dfn></td></tr>
<tr><th id="202">202</th><td>{</td></tr>
<tr><th id="203">203</th><td>  <em>const</em> <b>enum</b> <a class="type" href="i386-opts.h.html#stringop_alg" title='stringop_alg' data-ref="stringop_alg" data-ref-filename="stringop_alg">stringop_alg</a> <dfn class="decl field" id="stringop_algs::unknown_size" title='stringop_algs::unknown_size' data-ref="stringop_algs::unknown_size" data-ref-filename="stringop_algs..unknown_size">unknown_size</dfn>;</td></tr>
<tr><th id="204">204</th><td>  <em>const</em> <b>struct</b> <dfn class="type def" id="stringop_strategy" title='stringop_strategy' data-ref="stringop_strategy" data-ref-filename="stringop_strategy"><a class="type" href="#stringop_strategy" title='stringop_strategy' data-ref="stringop_strategy" data-ref-filename="stringop_strategy">stringop_strategy</a></dfn> {</td></tr>
<tr><th id="205">205</th><td>    <em>const</em> <em>int</em> <dfn class="decl field" id="stringop_strategy::max" title='stringop_strategy::max' data-ref="stringop_strategy::max" data-ref-filename="stringop_strategy..max">max</dfn>;</td></tr>
<tr><th id="206">206</th><td>    <em>const</em> <b>enum</b> <a class="type" href="i386-opts.h.html#stringop_alg" title='stringop_alg' data-ref="stringop_alg" data-ref-filename="stringop_alg">stringop_alg</a> <dfn class="decl field" id="stringop_strategy::alg" title='stringop_strategy::alg' data-ref="stringop_strategy::alg" data-ref-filename="stringop_strategy..alg">alg</dfn>;</td></tr>
<tr><th id="207">207</th><td>    <em>int</em> <dfn class="decl field" id="stringop_strategy::noalign" title='stringop_strategy::noalign' data-ref="stringop_strategy::noalign" data-ref-filename="stringop_strategy..noalign">noalign</dfn>;</td></tr>
<tr><th id="208">208</th><td>  } <dfn class="decl field" id="stringop_algs::size" title='stringop_algs::size' data-ref="stringop_algs::size" data-ref-filename="stringop_algs..size">size</dfn> [<a class="macro" href="#187" title="4" data-ref="_M/MAX_STRINGOP_ALGS">MAX_STRINGOP_ALGS</a>];</td></tr>
<tr><th id="209">209</th><td>};</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><i>/* Define the specific costs for a given cpu */</i></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><b>struct</b> <dfn class="type def" id="processor_costs" title='processor_costs' data-ref="processor_costs" data-ref-filename="processor_costs">processor_costs</dfn> {</td></tr>
<tr><th id="214">214</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::add" title='processor_costs::add' data-ref="processor_costs::add" data-ref-filename="processor_costs..add">add</dfn>;		<i>/* cost of an add instruction */</i></td></tr>
<tr><th id="215">215</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::lea" title='processor_costs::lea' data-ref="processor_costs::lea" data-ref-filename="processor_costs..lea">lea</dfn>;		<i>/* cost of a lea instruction */</i></td></tr>
<tr><th id="216">216</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::shift_var" title='processor_costs::shift_var' data-ref="processor_costs::shift_var" data-ref-filename="processor_costs..shift_var">shift_var</dfn>;		<i>/* variable shift costs */</i></td></tr>
<tr><th id="217">217</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::shift_const" title='processor_costs::shift_const' data-ref="processor_costs::shift_const" data-ref-filename="processor_costs..shift_const">shift_const</dfn>;	<i>/* constant shift costs */</i></td></tr>
<tr><th id="218">218</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::mult_init" title='processor_costs::mult_init' data-ref="processor_costs::mult_init" data-ref-filename="processor_costs..mult_init">mult_init</dfn>[<var>5</var>];	<i>/* cost of starting a multiply</i></td></tr>
<tr><th id="219">219</th><td><i>				   in QImode, HImode, SImode, DImode, TImode*/</i></td></tr>
<tr><th id="220">220</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::mult_bit" title='processor_costs::mult_bit' data-ref="processor_costs::mult_bit" data-ref-filename="processor_costs..mult_bit">mult_bit</dfn>;		<i>/* cost of multiply per each bit set */</i></td></tr>
<tr><th id="221">221</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::divide" title='processor_costs::divide' data-ref="processor_costs::divide" data-ref-filename="processor_costs..divide">divide</dfn>[<var>5</var>];		<i>/* cost of a divide/mod</i></td></tr>
<tr><th id="222">222</th><td><i>				   in QImode, HImode, SImode, DImode, TImode*/</i></td></tr>
<tr><th id="223">223</th><td>  <em>int</em> <dfn class="decl field" id="processor_costs::movsx" title='processor_costs::movsx' data-ref="processor_costs::movsx" data-ref-filename="processor_costs..movsx">movsx</dfn>;			<i>/* The cost of movsx operation.  */</i></td></tr>
<tr><th id="224">224</th><td>  <em>int</em> <dfn class="decl field" id="processor_costs::movzx" title='processor_costs::movzx' data-ref="processor_costs::movzx" data-ref-filename="processor_costs..movzx">movzx</dfn>;			<i>/* The cost of movzx operation.  */</i></td></tr>
<tr><th id="225">225</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::large_insn" title='processor_costs::large_insn' data-ref="processor_costs::large_insn" data-ref-filename="processor_costs..large_insn">large_insn</dfn>;		<i>/* insns larger than this cost more */</i></td></tr>
<tr><th id="226">226</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::move_ratio" title='processor_costs::move_ratio' data-ref="processor_costs::move_ratio" data-ref-filename="processor_costs..move_ratio">move_ratio</dfn>;		<i>/* The threshold of number of scalar</i></td></tr>
<tr><th id="227">227</th><td><i>				   memory-to-memory move insns.  */</i></td></tr>
<tr><th id="228">228</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::movzbl_load" title='processor_costs::movzbl_load' data-ref="processor_costs::movzbl_load" data-ref-filename="processor_costs..movzbl_load">movzbl_load</dfn>;	<i>/* cost of loading using movzbl */</i></td></tr>
<tr><th id="229">229</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::int_load" title='processor_costs::int_load' data-ref="processor_costs::int_load" data-ref-filename="processor_costs..int_load">int_load</dfn>[<var>3</var>];	<i>/* cost of loading integer registers</i></td></tr>
<tr><th id="230">230</th><td><i>				   in QImode, HImode and SImode relative</i></td></tr>
<tr><th id="231">231</th><td><i>				   to reg-reg move (2).  */</i></td></tr>
<tr><th id="232">232</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::int_store" title='processor_costs::int_store' data-ref="processor_costs::int_store" data-ref-filename="processor_costs..int_store">int_store</dfn>[<var>3</var>];	<i>/* cost of storing integer register</i></td></tr>
<tr><th id="233">233</th><td><i>				   in QImode, HImode and SImode */</i></td></tr>
<tr><th id="234">234</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::fp_move" title='processor_costs::fp_move' data-ref="processor_costs::fp_move" data-ref-filename="processor_costs..fp_move">fp_move</dfn>;		<i>/* cost of reg,reg fld/fst */</i></td></tr>
<tr><th id="235">235</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::fp_load" title='processor_costs::fp_load' data-ref="processor_costs::fp_load" data-ref-filename="processor_costs..fp_load">fp_load</dfn>[<var>3</var>];		<i>/* cost of loading FP register</i></td></tr>
<tr><th id="236">236</th><td><i>				   in SFmode, DFmode and XFmode */</i></td></tr>
<tr><th id="237">237</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::fp_store" title='processor_costs::fp_store' data-ref="processor_costs::fp_store" data-ref-filename="processor_costs..fp_store">fp_store</dfn>[<var>3</var>];	<i>/* cost of storing FP register</i></td></tr>
<tr><th id="238">238</th><td><i>				   in SFmode, DFmode and XFmode */</i></td></tr>
<tr><th id="239">239</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::mmx_move" title='processor_costs::mmx_move' data-ref="processor_costs::mmx_move" data-ref-filename="processor_costs..mmx_move">mmx_move</dfn>;		<i>/* cost of moving MMX register.  */</i></td></tr>
<tr><th id="240">240</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::mmx_load" title='processor_costs::mmx_load' data-ref="processor_costs::mmx_load" data-ref-filename="processor_costs..mmx_load">mmx_load</dfn>[<var>2</var>];	<i>/* cost of loading MMX register</i></td></tr>
<tr><th id="241">241</th><td><i>				   in SImode and DImode */</i></td></tr>
<tr><th id="242">242</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::mmx_store" title='processor_costs::mmx_store' data-ref="processor_costs::mmx_store" data-ref-filename="processor_costs..mmx_store">mmx_store</dfn>[<var>2</var>];	<i>/* cost of storing MMX register</i></td></tr>
<tr><th id="243">243</th><td><i>				   in SImode and DImode */</i></td></tr>
<tr><th id="244">244</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::sse_move" title='processor_costs::sse_move' data-ref="processor_costs::sse_move" data-ref-filename="processor_costs..sse_move">sse_move</dfn>;		<i>/* cost of moving SSE register.  */</i></td></tr>
<tr><th id="245">245</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::sse_load" title='processor_costs::sse_load' data-ref="processor_costs::sse_load" data-ref-filename="processor_costs..sse_load">sse_load</dfn>[<var>3</var>];	<i>/* cost of loading SSE register</i></td></tr>
<tr><th id="246">246</th><td><i>				   in SImode, DImode and TImode*/</i></td></tr>
<tr><th id="247">247</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::sse_store" title='processor_costs::sse_store' data-ref="processor_costs::sse_store" data-ref-filename="processor_costs..sse_store">sse_store</dfn>[<var>3</var>];	<i>/* cost of storing SSE register</i></td></tr>
<tr><th id="248">248</th><td><i>				   in SImode, DImode and TImode*/</i></td></tr>
<tr><th id="249">249</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::mmxsse_to_integer" title='processor_costs::mmxsse_to_integer' data-ref="processor_costs::mmxsse_to_integer" data-ref-filename="processor_costs..mmxsse_to_integer">mmxsse_to_integer</dfn>;	<i>/* cost of moving mmxsse register to</i></td></tr>
<tr><th id="250">250</th><td><i>				   integer and vice versa.  */</i></td></tr>
<tr><th id="251">251</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::l1_cache_size" title='processor_costs::l1_cache_size' data-ref="processor_costs::l1_cache_size" data-ref-filename="processor_costs..l1_cache_size">l1_cache_size</dfn>;	<i>/* size of l1 cache, in kilobytes.  */</i></td></tr>
<tr><th id="252">252</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::l2_cache_size" title='processor_costs::l2_cache_size' data-ref="processor_costs::l2_cache_size" data-ref-filename="processor_costs..l2_cache_size">l2_cache_size</dfn>;	<i>/* size of l2 cache, in kilobytes.  */</i></td></tr>
<tr><th id="253">253</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::prefetch_block" title='processor_costs::prefetch_block' data-ref="processor_costs::prefetch_block" data-ref-filename="processor_costs..prefetch_block">prefetch_block</dfn>;	<i>/* bytes moved to cache for prefetch.  */</i></td></tr>
<tr><th id="254">254</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::simultaneous_prefetches" title='processor_costs::simultaneous_prefetches' data-ref="processor_costs::simultaneous_prefetches" data-ref-filename="processor_costs..simultaneous_prefetches">simultaneous_prefetches</dfn>; <i>/* number of parallel prefetch</i></td></tr>
<tr><th id="255">255</th><td><i>				   operations.  */</i></td></tr>
<tr><th id="256">256</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::branch_cost" title='processor_costs::branch_cost' data-ref="processor_costs::branch_cost" data-ref-filename="processor_costs..branch_cost">branch_cost</dfn>;	<i>/* Default value for BRANCH_COST.  */</i></td></tr>
<tr><th id="257">257</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::fadd" title='processor_costs::fadd' data-ref="processor_costs::fadd" data-ref-filename="processor_costs..fadd">fadd</dfn>;		<i>/* cost of FADD and FSUB instructions.  */</i></td></tr>
<tr><th id="258">258</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::fmul" title='processor_costs::fmul' data-ref="processor_costs::fmul" data-ref-filename="processor_costs..fmul">fmul</dfn>;		<i>/* cost of FMUL instruction.  */</i></td></tr>
<tr><th id="259">259</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::fdiv" title='processor_costs::fdiv' data-ref="processor_costs::fdiv" data-ref-filename="processor_costs..fdiv">fdiv</dfn>;		<i>/* cost of FDIV instruction.  */</i></td></tr>
<tr><th id="260">260</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::fabs" title='processor_costs::fabs' data-ref="processor_costs::fabs" data-ref-filename="processor_costs..fabs">fabs</dfn>;		<i>/* cost of FABS instruction.  */</i></td></tr>
<tr><th id="261">261</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::fchs" title='processor_costs::fchs' data-ref="processor_costs::fchs" data-ref-filename="processor_costs..fchs">fchs</dfn>;		<i>/* cost of FCHS instruction.  */</i></td></tr>
<tr><th id="262">262</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::fsqrt" title='processor_costs::fsqrt' data-ref="processor_costs::fsqrt" data-ref-filename="processor_costs..fsqrt">fsqrt</dfn>;		<i>/* cost of FSQRT instruction.  */</i></td></tr>
<tr><th id="263">263</th><td>				<i>/* Specify what algorithm</i></td></tr>
<tr><th id="264">264</th><td><i>				   to use for stringops on unknown size.  */</i></td></tr>
<tr><th id="265">265</th><td>  <b>struct</b> <a class="type" href="#stringop_algs" title='stringop_algs' data-ref="stringop_algs" data-ref-filename="stringop_algs">stringop_algs</a> *<dfn class="decl field" id="processor_costs::memcpy" title='processor_costs::memcpy' data-ref="processor_costs::memcpy" data-ref-filename="processor_costs..memcpy">memcpy</dfn>, *<dfn class="decl field" id="processor_costs::memset" title='processor_costs::memset' data-ref="processor_costs::memset" data-ref-filename="processor_costs..memset">memset</dfn>;</td></tr>
<tr><th id="266">266</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::scalar_stmt_cost" title='processor_costs::scalar_stmt_cost' data-ref="processor_costs::scalar_stmt_cost" data-ref-filename="processor_costs..scalar_stmt_cost">scalar_stmt_cost</dfn>;   <i>/* Cost of any scalar operation, excluding</i></td></tr>
<tr><th id="267">267</th><td><i>				   load and store.  */</i></td></tr>
<tr><th id="268">268</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::scalar_load_cost" title='processor_costs::scalar_load_cost' data-ref="processor_costs::scalar_load_cost" data-ref-filename="processor_costs..scalar_load_cost">scalar_load_cost</dfn>;   <i>/* Cost of scalar load.  */</i></td></tr>
<tr><th id="269">269</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::scalar_store_cost" title='processor_costs::scalar_store_cost' data-ref="processor_costs::scalar_store_cost" data-ref-filename="processor_costs..scalar_store_cost">scalar_store_cost</dfn>;  <i>/* Cost of scalar store.  */</i></td></tr>
<tr><th id="270">270</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::vec_stmt_cost" title='processor_costs::vec_stmt_cost' data-ref="processor_costs::vec_stmt_cost" data-ref-filename="processor_costs..vec_stmt_cost">vec_stmt_cost</dfn>;      <i>/* Cost of any vector operation, excluding</i></td></tr>
<tr><th id="271">271</th><td><i>                                   load, store, vector-to-scalar and</i></td></tr>
<tr><th id="272">272</th><td><i>                                   scalar-to-vector operation.  */</i></td></tr>
<tr><th id="273">273</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::vec_to_scalar_cost" title='processor_costs::vec_to_scalar_cost' data-ref="processor_costs::vec_to_scalar_cost" data-ref-filename="processor_costs..vec_to_scalar_cost">vec_to_scalar_cost</dfn>;    <i>/* Cost of vect-to-scalar operation.  */</i></td></tr>
<tr><th id="274">274</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::scalar_to_vec_cost" title='processor_costs::scalar_to_vec_cost' data-ref="processor_costs::scalar_to_vec_cost" data-ref-filename="processor_costs..scalar_to_vec_cost">scalar_to_vec_cost</dfn>;    <i>/* Cost of scalar-to-vector operation.  */</i></td></tr>
<tr><th id="275">275</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::vec_align_load_cost" title='processor_costs::vec_align_load_cost' data-ref="processor_costs::vec_align_load_cost" data-ref-filename="processor_costs..vec_align_load_cost">vec_align_load_cost</dfn>;   <i>/* Cost of aligned vector load.  */</i></td></tr>
<tr><th id="276">276</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::vec_unalign_load_cost" title='processor_costs::vec_unalign_load_cost' data-ref="processor_costs::vec_unalign_load_cost" data-ref-filename="processor_costs..vec_unalign_load_cost">vec_unalign_load_cost</dfn>; <i>/* Cost of unaligned vector load.  */</i></td></tr>
<tr><th id="277">277</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::vec_store_cost" title='processor_costs::vec_store_cost' data-ref="processor_costs::vec_store_cost" data-ref-filename="processor_costs..vec_store_cost">vec_store_cost</dfn>;        <i>/* Cost of vector store.  */</i></td></tr>
<tr><th id="278">278</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::cond_taken_branch_cost" title='processor_costs::cond_taken_branch_cost' data-ref="processor_costs::cond_taken_branch_cost" data-ref-filename="processor_costs..cond_taken_branch_cost">cond_taken_branch_cost</dfn>;    <i>/* Cost of taken branch for vectorizer</i></td></tr>
<tr><th id="279">279</th><td><i>					  cost model.  */</i></td></tr>
<tr><th id="280">280</th><td>  <em>const</em> <em>int</em> <dfn class="decl field" id="processor_costs::cond_not_taken_branch_cost" title='processor_costs::cond_not_taken_branch_cost' data-ref="processor_costs::cond_not_taken_branch_cost" data-ref-filename="processor_costs..cond_not_taken_branch_cost">cond_not_taken_branch_cost</dfn>;<i>/* Cost of not taken branch for</i></td></tr>
<tr><th id="281">281</th><td><i>					  vectorizer cost model.  */</i></td></tr>
<tr><th id="282">282</th><td>};</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#processor_costs" title='processor_costs' data-ref="processor_costs" data-ref-filename="processor_costs">processor_costs</a> *<dfn class="decl" id="ix86_cost" title='ix86_cost' data-ref="ix86_cost" data-ref-filename="ix86_cost">ix86_cost</dfn>;</td></tr>
<tr><th id="285">285</th><td><b>extern</b> <em>const</em> <b>struct</b> <a class="type" href="#processor_costs" title='processor_costs' data-ref="processor_costs" data-ref-filename="processor_costs">processor_costs</a> <dfn class="decl" id="ix86_size_cost" title='ix86_size_cost' data-ref="ix86_size_cost" data-ref-filename="ix86_size_cost">ix86_size_cost</dfn>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/ix86_cur_cost" data-ref="_M/ix86_cur_cost">ix86_cur_cost</dfn>() \</u></td></tr>
<tr><th id="288">288</th><td><u>  (optimize_insn_for_size_p () ? &amp;ix86_size_cost: ix86_cost)</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td><i>/* Macros used in the machine description to test the flags.  */</i></td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td><i>/* configure can arrange to change it.  */</i></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#<span data-ppcond="294">ifndef</span> <span class="macro" data-ref="_M/TARGET_CPU_DEFAULT">TARGET_CPU_DEFAULT</span></u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/TARGET_CPU_DEFAULT" data-ref="_M/TARGET_CPU_DEFAULT">TARGET_CPU_DEFAULT</dfn> PROCESSOR_GENERIC</u></td></tr>
<tr><th id="296">296</th><td><u>#<span data-ppcond="294">endif</span></u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#<span data-ppcond="298">ifndef</span> <span class="macro" data-ref="_M/TARGET_FPMATH_DEFAULT">TARGET_FPMATH_DEFAULT</span></u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/TARGET_FPMATH_DEFAULT" data-ref="_M/TARGET_FPMATH_DEFAULT">TARGET_FPMATH_DEFAULT</dfn> \</u></td></tr>
<tr><th id="300">300</th><td><u>  (TARGET_64BIT &amp;&amp; TARGET_SSE ? FPMATH_SSE : FPMATH_387)</u></td></tr>
<tr><th id="301">301</th><td><u>#<span data-ppcond="298">endif</span></u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><u>#<span data-ppcond="303">ifndef</span> <span class="macro" data-ref="_M/TARGET_FPMATH_DEFAULT_P">TARGET_FPMATH_DEFAULT_P</span></u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/TARGET_FPMATH_DEFAULT_P" data-ref="_M/TARGET_FPMATH_DEFAULT_P">TARGET_FPMATH_DEFAULT_P</dfn>(x) \</u></td></tr>
<tr><th id="305">305</th><td><u>  (TARGET_64BIT_P(x) &amp;&amp; TARGET_SSE_P(x) ? FPMATH_SSE : FPMATH_387)</u></td></tr>
<tr><th id="306">306</th><td><u>#<span data-ppcond="303">endif</span></u></td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><i>/* If the i387 is disabled or -miamcu is used , then do not return</i></td></tr>
<tr><th id="309">309</th><td><i>   values in it. */</i></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/TARGET_FLOAT_RETURNS_IN_80387" data-ref="_M/TARGET_FLOAT_RETURNS_IN_80387">TARGET_FLOAT_RETURNS_IN_80387</dfn> \</u></td></tr>
<tr><th id="311">311</th><td><u>  (TARGET_FLOAT_RETURNS &amp;&amp; TARGET_80387 &amp;&amp; !TARGET_IAMCU)</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/TARGET_FLOAT_RETURNS_IN_80387_P" data-ref="_M/TARGET_FLOAT_RETURNS_IN_80387_P">TARGET_FLOAT_RETURNS_IN_80387_P</dfn>(x) \</u></td></tr>
<tr><th id="313">313</th><td><u>  (TARGET_FLOAT_RETURNS_P(x) &amp;&amp; TARGET_80387_P(x) &amp;&amp; !TARGET_IAMCU_P(x))</u></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><i>/* 64bit Sledgehammer mode.  For libgcc2 we make sure this is a</i></td></tr>
<tr><th id="316">316</th><td><i>   compile-time constant.  */</i></td></tr>
<tr><th id="317">317</th><td><u>#<span data-ppcond="317">ifdef</span> <span class="macro" data-ref="_M/IN_LIBGCC2">IN_LIBGCC2</span></u></td></tr>
<tr><th id="318">318</th><td><u>#undef <a class="macro" href="#42" data-ref="_M/TARGET_64BIT">TARGET_64BIT</a></u></td></tr>
<tr><th id="319">319</th><td><u>#<span data-ppcond="319">ifdef</span> <span class="macro" data-ref="_M/__x86_64__">__x86_64__</span></u></td></tr>
<tr><th id="320">320</th><td><u>#define TARGET_64BIT 1</u></td></tr>
<tr><th id="321">321</th><td><u>#<span data-ppcond="319">else</span></u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/TARGET_64BIT" data-ref="_M/TARGET_64BIT">TARGET_64BIT</dfn> 0</u></td></tr>
<tr><th id="323">323</th><td><u>#<span data-ppcond="319">endif</span></u></td></tr>
<tr><th id="324">324</th><td><u>#<span data-ppcond="317">else</span></u></td></tr>
<tr><th id="325">325</th><td><u>#ifndef TARGET_BI_ARCH</u></td></tr>
<tr><th id="326">326</th><td><u>#undef TARGET_64BIT</u></td></tr>
<tr><th id="327">327</th><td><u>#undef TARGET_64BIT_P</u></td></tr>
<tr><th id="328">328</th><td><u>#if TARGET_64BIT_DEFAULT</u></td></tr>
<tr><th id="329">329</th><td><u>#define TARGET_64BIT 1</u></td></tr>
<tr><th id="330">330</th><td><u>#define TARGET_64BIT_P(x) 1</u></td></tr>
<tr><th id="331">331</th><td><u>#else</u></td></tr>
<tr><th id="332">332</th><td><u>#define TARGET_64BIT 0</u></td></tr>
<tr><th id="333">333</th><td><u>#define TARGET_64BIT_P(x) 0</u></td></tr>
<tr><th id="334">334</th><td><u>#endif</u></td></tr>
<tr><th id="335">335</th><td><u>#endif</u></td></tr>
<tr><th id="336">336</th><td><u>#<span data-ppcond="317">endif</span></u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/HAS_LONG_COND_BRANCH" data-ref="_M/HAS_LONG_COND_BRANCH">HAS_LONG_COND_BRANCH</dfn> 1</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/HAS_LONG_UNCOND_BRANCH" data-ref="_M/HAS_LONG_UNCOND_BRANCH">HAS_LONG_UNCOND_BRANCH</dfn> 1</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/TARGET_386" data-ref="_M/TARGET_386">TARGET_386</dfn> (ix86_tune == PROCESSOR_I386)</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/TARGET_486" data-ref="_M/TARGET_486">TARGET_486</dfn> (ix86_tune == PROCESSOR_I486)</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/TARGET_PENTIUM" data-ref="_M/TARGET_PENTIUM">TARGET_PENTIUM</dfn> (ix86_tune == PROCESSOR_PENTIUM)</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/TARGET_PENTIUMPRO" data-ref="_M/TARGET_PENTIUMPRO">TARGET_PENTIUMPRO</dfn> (ix86_tune == PROCESSOR_PENTIUMPRO)</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/TARGET_GEODE" data-ref="_M/TARGET_GEODE">TARGET_GEODE</dfn> (ix86_tune == PROCESSOR_GEODE)</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/TARGET_K6" data-ref="_M/TARGET_K6">TARGET_K6</dfn> (ix86_tune == PROCESSOR_K6)</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/TARGET_ATHLON" data-ref="_M/TARGET_ATHLON">TARGET_ATHLON</dfn> (ix86_tune == PROCESSOR_ATHLON)</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/TARGET_PENTIUM4" data-ref="_M/TARGET_PENTIUM4">TARGET_PENTIUM4</dfn> (ix86_tune == PROCESSOR_PENTIUM4)</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/TARGET_K8" data-ref="_M/TARGET_K8">TARGET_K8</dfn> (ix86_tune == PROCESSOR_K8)</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/TARGET_ATHLON_K8" data-ref="_M/TARGET_ATHLON_K8">TARGET_ATHLON_K8</dfn> (TARGET_K8 || TARGET_ATHLON)</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/TARGET_NOCONA" data-ref="_M/TARGET_NOCONA">TARGET_NOCONA</dfn> (ix86_tune == PROCESSOR_NOCONA)</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/TARGET_CORE2" data-ref="_M/TARGET_CORE2">TARGET_CORE2</dfn> (ix86_tune == PROCESSOR_CORE2)</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/TARGET_NEHALEM" data-ref="_M/TARGET_NEHALEM">TARGET_NEHALEM</dfn> (ix86_tune == PROCESSOR_NEHALEM)</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/TARGET_SANDYBRIDGE" data-ref="_M/TARGET_SANDYBRIDGE">TARGET_SANDYBRIDGE</dfn> (ix86_tune == PROCESSOR_SANDYBRIDGE)</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/TARGET_HASWELL" data-ref="_M/TARGET_HASWELL">TARGET_HASWELL</dfn> (ix86_tune == PROCESSOR_HASWELL)</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/TARGET_BONNELL" data-ref="_M/TARGET_BONNELL">TARGET_BONNELL</dfn> (ix86_tune == PROCESSOR_BONNELL)</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/TARGET_SILVERMONT" data-ref="_M/TARGET_SILVERMONT">TARGET_SILVERMONT</dfn> (ix86_tune == PROCESSOR_SILVERMONT)</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/TARGET_KNL" data-ref="_M/TARGET_KNL">TARGET_KNL</dfn> (ix86_tune == PROCESSOR_KNL)</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/TARGET_SKYLAKE_AVX512" data-ref="_M/TARGET_SKYLAKE_AVX512">TARGET_SKYLAKE_AVX512</dfn> (ix86_tune == PROCESSOR_SKYLAKE_AVX512)</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/TARGET_INTEL" data-ref="_M/TARGET_INTEL">TARGET_INTEL</dfn> (ix86_tune == PROCESSOR_INTEL)</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/TARGET_GENERIC" data-ref="_M/TARGET_GENERIC">TARGET_GENERIC</dfn> (ix86_tune == PROCESSOR_GENERIC)</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/TARGET_AMDFAM10" data-ref="_M/TARGET_AMDFAM10">TARGET_AMDFAM10</dfn> (ix86_tune == PROCESSOR_AMDFAM10)</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/TARGET_BDVER1" data-ref="_M/TARGET_BDVER1">TARGET_BDVER1</dfn> (ix86_tune == PROCESSOR_BDVER1)</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/TARGET_BDVER2" data-ref="_M/TARGET_BDVER2">TARGET_BDVER2</dfn> (ix86_tune == PROCESSOR_BDVER2)</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/TARGET_BDVER3" data-ref="_M/TARGET_BDVER3">TARGET_BDVER3</dfn> (ix86_tune == PROCESSOR_BDVER3)</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/TARGET_BDVER4" data-ref="_M/TARGET_BDVER4">TARGET_BDVER4</dfn> (ix86_tune == PROCESSOR_BDVER4)</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/TARGET_BTVER1" data-ref="_M/TARGET_BTVER1">TARGET_BTVER1</dfn> (ix86_tune == PROCESSOR_BTVER1)</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/TARGET_BTVER2" data-ref="_M/TARGET_BTVER2">TARGET_BTVER2</dfn> (ix86_tune == PROCESSOR_BTVER2)</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/TARGET_ZNVER1" data-ref="_M/TARGET_ZNVER1">TARGET_ZNVER1</dfn> (ix86_tune == PROCESSOR_ZNVER1)</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><i>/* Feature tests against the various tunings.  */</i></td></tr>
<tr><th id="372">372</th><td><b>enum</b> <dfn class="type def" id="ix86_tune_indices" title='ix86_tune_indices' data-ref="ix86_tune_indices" data-ref-filename="ix86_tune_indices">ix86_tune_indices</dfn> {</td></tr>
<tr><th id="373">373</th><td><u>#undef <span class="macro" data-ref="_M/DEF_TUNE">DEF_TUNE</span></u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/DEF_TUNE" data-ref="_M/DEF_TUNE">DEF_TUNE</dfn>(tune, name, selector) tune,</u></td></tr>
<tr><th id="375">375</th><td><u>#include <a href="x86-tune.def.html">"x86-tune.def"</a></u></td></tr>
<tr><th id="376">376</th><td><u>#undef <a class="macro" href="#374" data-ref="_M/DEF_TUNE">DEF_TUNE</a></u></td></tr>
<tr><th id="377">377</th><td><dfn class="enum" id="X86_TUNE_LAST" title='X86_TUNE_LAST' data-ref="X86_TUNE_LAST" data-ref-filename="X86_TUNE_LAST">X86_TUNE_LAST</dfn></td></tr>
<tr><th id="378">378</th><td>};</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><b>extern</b> <em>unsigned</em> <em>char</em> <dfn class="decl" id="ix86_tune_features" title='ix86_tune_features' data-ref="ix86_tune_features" data-ref-filename="ix86_tune_features">ix86_tune_features</dfn>[<a class="enum" href="#X86_TUNE_LAST" title='X86_TUNE_LAST' data-ref="X86_TUNE_LAST" data-ref-filename="X86_TUNE_LAST">X86_TUNE_LAST</a>];</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_LEAVE" data-ref="_M/TARGET_USE_LEAVE">TARGET_USE_LEAVE</dfn>	ix86_tune_features[X86_TUNE_USE_LEAVE]</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/TARGET_PUSH_MEMORY" data-ref="_M/TARGET_PUSH_MEMORY">TARGET_PUSH_MEMORY</dfn>	ix86_tune_features[X86_TUNE_PUSH_MEMORY]</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/TARGET_ZERO_EXTEND_WITH_AND" data-ref="_M/TARGET_ZERO_EXTEND_WITH_AND">TARGET_ZERO_EXTEND_WITH_AND</dfn> \</u></td></tr>
<tr><th id="385">385</th><td><u>	ix86_tune_features[X86_TUNE_ZERO_EXTEND_WITH_AND]</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/TARGET_UNROLL_STRLEN" data-ref="_M/TARGET_UNROLL_STRLEN">TARGET_UNROLL_STRLEN</dfn>	ix86_tune_features[X86_TUNE_UNROLL_STRLEN]</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/TARGET_BRANCH_PREDICTION_HINTS" data-ref="_M/TARGET_BRANCH_PREDICTION_HINTS">TARGET_BRANCH_PREDICTION_HINTS</dfn> \</u></td></tr>
<tr><th id="388">388</th><td><u>	ix86_tune_features[X86_TUNE_BRANCH_PREDICTION_HINTS]</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/TARGET_DOUBLE_WITH_ADD" data-ref="_M/TARGET_DOUBLE_WITH_ADD">TARGET_DOUBLE_WITH_ADD</dfn>	ix86_tune_features[X86_TUNE_DOUBLE_WITH_ADD]</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_SAHF" data-ref="_M/TARGET_USE_SAHF">TARGET_USE_SAHF</dfn>		ix86_tune_features[X86_TUNE_USE_SAHF]</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/TARGET_MOVX" data-ref="_M/TARGET_MOVX">TARGET_MOVX</dfn>		ix86_tune_features[X86_TUNE_MOVX]</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/TARGET_PARTIAL_REG_STALL" data-ref="_M/TARGET_PARTIAL_REG_STALL">TARGET_PARTIAL_REG_STALL</dfn> ix86_tune_features[X86_TUNE_PARTIAL_REG_STALL]</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/TARGET_PARTIAL_FLAG_REG_STALL" data-ref="_M/TARGET_PARTIAL_FLAG_REG_STALL">TARGET_PARTIAL_FLAG_REG_STALL</dfn> \</u></td></tr>
<tr><th id="394">394</th><td><u>	ix86_tune_features[X86_TUNE_PARTIAL_FLAG_REG_STALL]</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/TARGET_LCP_STALL" data-ref="_M/TARGET_LCP_STALL">TARGET_LCP_STALL</dfn> \</u></td></tr>
<tr><th id="396">396</th><td><u>	ix86_tune_features[X86_TUNE_LCP_STALL]</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_HIMODE_FIOP" data-ref="_M/TARGET_USE_HIMODE_FIOP">TARGET_USE_HIMODE_FIOP</dfn>	ix86_tune_features[X86_TUNE_USE_HIMODE_FIOP]</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_SIMODE_FIOP" data-ref="_M/TARGET_USE_SIMODE_FIOP">TARGET_USE_SIMODE_FIOP</dfn>	ix86_tune_features[X86_TUNE_USE_SIMODE_FIOP]</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_MOV0" data-ref="_M/TARGET_USE_MOV0">TARGET_USE_MOV0</dfn>		ix86_tune_features[X86_TUNE_USE_MOV0]</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_CLTD" data-ref="_M/TARGET_USE_CLTD">TARGET_USE_CLTD</dfn>		ix86_tune_features[X86_TUNE_USE_CLTD]</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_XCHGB" data-ref="_M/TARGET_USE_XCHGB">TARGET_USE_XCHGB</dfn>	ix86_tune_features[X86_TUNE_USE_XCHGB]</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/TARGET_SPLIT_LONG_MOVES" data-ref="_M/TARGET_SPLIT_LONG_MOVES">TARGET_SPLIT_LONG_MOVES</dfn>	ix86_tune_features[X86_TUNE_SPLIT_LONG_MOVES]</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/TARGET_READ_MODIFY_WRITE" data-ref="_M/TARGET_READ_MODIFY_WRITE">TARGET_READ_MODIFY_WRITE</dfn> ix86_tune_features[X86_TUNE_READ_MODIFY_WRITE]</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/TARGET_READ_MODIFY" data-ref="_M/TARGET_READ_MODIFY">TARGET_READ_MODIFY</dfn>	ix86_tune_features[X86_TUNE_READ_MODIFY]</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/TARGET_PROMOTE_QImode" data-ref="_M/TARGET_PROMOTE_QImode">TARGET_PROMOTE_QImode</dfn>	ix86_tune_features[X86_TUNE_PROMOTE_QIMODE]</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/TARGET_FAST_PREFIX" data-ref="_M/TARGET_FAST_PREFIX">TARGET_FAST_PREFIX</dfn>	ix86_tune_features[X86_TUNE_FAST_PREFIX]</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/TARGET_SINGLE_STRINGOP" data-ref="_M/TARGET_SINGLE_STRINGOP">TARGET_SINGLE_STRINGOP</dfn>	ix86_tune_features[X86_TUNE_SINGLE_STRINGOP]</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/TARGET_MISALIGNED_MOVE_STRING_PRO_EPILOGUES" data-ref="_M/TARGET_MISALIGNED_MOVE_STRING_PRO_EPILOGUES">TARGET_MISALIGNED_MOVE_STRING_PRO_EPILOGUES</dfn> \</u></td></tr>
<tr><th id="409">409</th><td><u>	ix86_tune_features[X86_TUNE_MISALIGNED_MOVE_STRING_PRO_EPILOGUES]</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/TARGET_QIMODE_MATH" data-ref="_M/TARGET_QIMODE_MATH">TARGET_QIMODE_MATH</dfn>	ix86_tune_features[X86_TUNE_QIMODE_MATH]</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/TARGET_HIMODE_MATH" data-ref="_M/TARGET_HIMODE_MATH">TARGET_HIMODE_MATH</dfn>	ix86_tune_features[X86_TUNE_HIMODE_MATH]</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/TARGET_PROMOTE_QI_REGS" data-ref="_M/TARGET_PROMOTE_QI_REGS">TARGET_PROMOTE_QI_REGS</dfn>	ix86_tune_features[X86_TUNE_PROMOTE_QI_REGS]</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/TARGET_PROMOTE_HI_REGS" data-ref="_M/TARGET_PROMOTE_HI_REGS">TARGET_PROMOTE_HI_REGS</dfn>	ix86_tune_features[X86_TUNE_PROMOTE_HI_REGS]</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/TARGET_SINGLE_POP" data-ref="_M/TARGET_SINGLE_POP">TARGET_SINGLE_POP</dfn>	ix86_tune_features[X86_TUNE_SINGLE_POP]</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/TARGET_DOUBLE_POP" data-ref="_M/TARGET_DOUBLE_POP">TARGET_DOUBLE_POP</dfn>	ix86_tune_features[X86_TUNE_DOUBLE_POP]</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/TARGET_SINGLE_PUSH" data-ref="_M/TARGET_SINGLE_PUSH">TARGET_SINGLE_PUSH</dfn>	ix86_tune_features[X86_TUNE_SINGLE_PUSH]</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/TARGET_DOUBLE_PUSH" data-ref="_M/TARGET_DOUBLE_PUSH">TARGET_DOUBLE_PUSH</dfn>	ix86_tune_features[X86_TUNE_DOUBLE_PUSH]</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/TARGET_INTEGER_DFMODE_MOVES" data-ref="_M/TARGET_INTEGER_DFMODE_MOVES">TARGET_INTEGER_DFMODE_MOVES</dfn> \</u></td></tr>
<tr><th id="419">419</th><td><u>	ix86_tune_features[X86_TUNE_INTEGER_DFMODE_MOVES]</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/TARGET_PARTIAL_REG_DEPENDENCY" data-ref="_M/TARGET_PARTIAL_REG_DEPENDENCY">TARGET_PARTIAL_REG_DEPENDENCY</dfn> \</u></td></tr>
<tr><th id="421">421</th><td><u>	ix86_tune_features[X86_TUNE_PARTIAL_REG_DEPENDENCY]</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE_PARTIAL_REG_DEPENDENCY" data-ref="_M/TARGET_SSE_PARTIAL_REG_DEPENDENCY">TARGET_SSE_PARTIAL_REG_DEPENDENCY</dfn> \</u></td></tr>
<tr><th id="423">423</th><td><u>	ix86_tune_features[X86_TUNE_SSE_PARTIAL_REG_DEPENDENCY]</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE_UNALIGNED_LOAD_OPTIMAL" data-ref="_M/TARGET_SSE_UNALIGNED_LOAD_OPTIMAL">TARGET_SSE_UNALIGNED_LOAD_OPTIMAL</dfn> \</u></td></tr>
<tr><th id="425">425</th><td><u>	ix86_tune_features[X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL]</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE_UNALIGNED_STORE_OPTIMAL" data-ref="_M/TARGET_SSE_UNALIGNED_STORE_OPTIMAL">TARGET_SSE_UNALIGNED_STORE_OPTIMAL</dfn> \</u></td></tr>
<tr><th id="427">427</th><td><u>	ix86_tune_features[X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL]</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL" data-ref="_M/TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL">TARGET_SSE_PACKED_SINGLE_INSN_OPTIMAL</dfn> \</u></td></tr>
<tr><th id="429">429</th><td><u>	ix86_tune_features[X86_TUNE_SSE_PACKED_SINGLE_INSN_OPTIMAL]</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE_SPLIT_REGS" data-ref="_M/TARGET_SSE_SPLIT_REGS">TARGET_SSE_SPLIT_REGS</dfn>	ix86_tune_features[X86_TUNE_SSE_SPLIT_REGS]</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE_TYPELESS_STORES" data-ref="_M/TARGET_SSE_TYPELESS_STORES">TARGET_SSE_TYPELESS_STORES</dfn> \</u></td></tr>
<tr><th id="432">432</th><td><u>	ix86_tune_features[X86_TUNE_SSE_TYPELESS_STORES]</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE_LOAD0_BY_PXOR" data-ref="_M/TARGET_SSE_LOAD0_BY_PXOR">TARGET_SSE_LOAD0_BY_PXOR</dfn> ix86_tune_features[X86_TUNE_SSE_LOAD0_BY_PXOR]</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/TARGET_MEMORY_MISMATCH_STALL" data-ref="_M/TARGET_MEMORY_MISMATCH_STALL">TARGET_MEMORY_MISMATCH_STALL</dfn> \</u></td></tr>
<tr><th id="435">435</th><td><u>	ix86_tune_features[X86_TUNE_MEMORY_MISMATCH_STALL]</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/TARGET_PROLOGUE_USING_MOVE" data-ref="_M/TARGET_PROLOGUE_USING_MOVE">TARGET_PROLOGUE_USING_MOVE</dfn> \</u></td></tr>
<tr><th id="437">437</th><td><u>	ix86_tune_features[X86_TUNE_PROLOGUE_USING_MOVE]</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/TARGET_EPILOGUE_USING_MOVE" data-ref="_M/TARGET_EPILOGUE_USING_MOVE">TARGET_EPILOGUE_USING_MOVE</dfn> \</u></td></tr>
<tr><th id="439">439</th><td><u>	ix86_tune_features[X86_TUNE_EPILOGUE_USING_MOVE]</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/TARGET_SHIFT1" data-ref="_M/TARGET_SHIFT1">TARGET_SHIFT1</dfn>		ix86_tune_features[X86_TUNE_SHIFT1]</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_FFREEP" data-ref="_M/TARGET_USE_FFREEP">TARGET_USE_FFREEP</dfn>	ix86_tune_features[X86_TUNE_USE_FFREEP]</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/TARGET_INTER_UNIT_MOVES_TO_VEC" data-ref="_M/TARGET_INTER_UNIT_MOVES_TO_VEC">TARGET_INTER_UNIT_MOVES_TO_VEC</dfn> \</u></td></tr>
<tr><th id="443">443</th><td><u>	ix86_tune_features[X86_TUNE_INTER_UNIT_MOVES_TO_VEC]</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/TARGET_INTER_UNIT_MOVES_FROM_VEC" data-ref="_M/TARGET_INTER_UNIT_MOVES_FROM_VEC">TARGET_INTER_UNIT_MOVES_FROM_VEC</dfn> \</u></td></tr>
<tr><th id="445">445</th><td><u>	ix86_tune_features[X86_TUNE_INTER_UNIT_MOVES_FROM_VEC]</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/TARGET_INTER_UNIT_CONVERSIONS" data-ref="_M/TARGET_INTER_UNIT_CONVERSIONS">TARGET_INTER_UNIT_CONVERSIONS</dfn> \</u></td></tr>
<tr><th id="447">447</th><td><u>	ix86_tune_features[X86_TUNE_INTER_UNIT_CONVERSIONS]</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/TARGET_FOUR_JUMP_LIMIT" data-ref="_M/TARGET_FOUR_JUMP_LIMIT">TARGET_FOUR_JUMP_LIMIT</dfn>	ix86_tune_features[X86_TUNE_FOUR_JUMP_LIMIT]</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/TARGET_SCHEDULE" data-ref="_M/TARGET_SCHEDULE">TARGET_SCHEDULE</dfn>		ix86_tune_features[X86_TUNE_SCHEDULE]</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_BT" data-ref="_M/TARGET_USE_BT">TARGET_USE_BT</dfn>		ix86_tune_features[X86_TUNE_USE_BT]</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_INCDEC" data-ref="_M/TARGET_USE_INCDEC">TARGET_USE_INCDEC</dfn>	ix86_tune_features[X86_TUNE_USE_INCDEC]</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/TARGET_PAD_RETURNS" data-ref="_M/TARGET_PAD_RETURNS">TARGET_PAD_RETURNS</dfn>	ix86_tune_features[X86_TUNE_PAD_RETURNS]</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/TARGET_PAD_SHORT_FUNCTION" data-ref="_M/TARGET_PAD_SHORT_FUNCTION">TARGET_PAD_SHORT_FUNCTION</dfn> \</u></td></tr>
<tr><th id="454">454</th><td><u>	ix86_tune_features[X86_TUNE_PAD_SHORT_FUNCTION]</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/TARGET_EXT_80387_CONSTANTS" data-ref="_M/TARGET_EXT_80387_CONSTANTS">TARGET_EXT_80387_CONSTANTS</dfn> \</u></td></tr>
<tr><th id="456">456</th><td><u>	ix86_tune_features[X86_TUNE_EXT_80387_CONSTANTS]</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVOID_VECTOR_DECODE" data-ref="_M/TARGET_AVOID_VECTOR_DECODE">TARGET_AVOID_VECTOR_DECODE</dfn> \</u></td></tr>
<tr><th id="458">458</th><td><u>	ix86_tune_features[X86_TUNE_AVOID_VECTOR_DECODE]</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/TARGET_TUNE_PROMOTE_HIMODE_IMUL" data-ref="_M/TARGET_TUNE_PROMOTE_HIMODE_IMUL">TARGET_TUNE_PROMOTE_HIMODE_IMUL</dfn> \</u></td></tr>
<tr><th id="460">460</th><td><u>	ix86_tune_features[X86_TUNE_PROMOTE_HIMODE_IMUL]</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/TARGET_SLOW_IMUL_IMM32_MEM" data-ref="_M/TARGET_SLOW_IMUL_IMM32_MEM">TARGET_SLOW_IMUL_IMM32_MEM</dfn> \</u></td></tr>
<tr><th id="462">462</th><td><u>	ix86_tune_features[X86_TUNE_SLOW_IMUL_IMM32_MEM]</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/TARGET_SLOW_IMUL_IMM8" data-ref="_M/TARGET_SLOW_IMUL_IMM8">TARGET_SLOW_IMUL_IMM8</dfn>	ix86_tune_features[X86_TUNE_SLOW_IMUL_IMM8]</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/TARGET_MOVE_M1_VIA_OR" data-ref="_M/TARGET_MOVE_M1_VIA_OR">TARGET_MOVE_M1_VIA_OR</dfn>	ix86_tune_features[X86_TUNE_MOVE_M1_VIA_OR]</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/TARGET_NOT_UNPAIRABLE" data-ref="_M/TARGET_NOT_UNPAIRABLE">TARGET_NOT_UNPAIRABLE</dfn>	ix86_tune_features[X86_TUNE_NOT_UNPAIRABLE]</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/TARGET_NOT_VECTORMODE" data-ref="_M/TARGET_NOT_VECTORMODE">TARGET_NOT_VECTORMODE</dfn>	ix86_tune_features[X86_TUNE_NOT_VECTORMODE]</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_VECTOR_FP_CONVERTS" data-ref="_M/TARGET_USE_VECTOR_FP_CONVERTS">TARGET_USE_VECTOR_FP_CONVERTS</dfn> \</u></td></tr>
<tr><th id="468">468</th><td><u>	ix86_tune_features[X86_TUNE_USE_VECTOR_FP_CONVERTS]</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/TARGET_USE_VECTOR_CONVERTS" data-ref="_M/TARGET_USE_VECTOR_CONVERTS">TARGET_USE_VECTOR_CONVERTS</dfn> \</u></td></tr>
<tr><th id="470">470</th><td><u>	ix86_tune_features[X86_TUNE_USE_VECTOR_CONVERTS]</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/TARGET_SLOW_PSHUFB" data-ref="_M/TARGET_SLOW_PSHUFB">TARGET_SLOW_PSHUFB</dfn> \</u></td></tr>
<tr><th id="472">472</th><td><u>	ix86_tune_features[X86_TUNE_SLOW_PSHUFB]</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/TARGET_VECTOR_PARALLEL_EXECUTION" data-ref="_M/TARGET_VECTOR_PARALLEL_EXECUTION">TARGET_VECTOR_PARALLEL_EXECUTION</dfn> \</u></td></tr>
<tr><th id="474">474</th><td><u>	ix86_tune_features[X86_TUNE_VECTOR_PARALLEL_EXECUTION]</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVOID_4BYTE_PREFIXES" data-ref="_M/TARGET_AVOID_4BYTE_PREFIXES">TARGET_AVOID_4BYTE_PREFIXES</dfn> \</u></td></tr>
<tr><th id="476">476</th><td><u>	ix86_tune_features[X86_TUNE_AVOID_4BYTE_PREFIXES]</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/TARGET_FUSE_CMP_AND_BRANCH_32" data-ref="_M/TARGET_FUSE_CMP_AND_BRANCH_32">TARGET_FUSE_CMP_AND_BRANCH_32</dfn> \</u></td></tr>
<tr><th id="478">478</th><td><u>	ix86_tune_features[X86_TUNE_FUSE_CMP_AND_BRANCH_32]</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/TARGET_FUSE_CMP_AND_BRANCH_64" data-ref="_M/TARGET_FUSE_CMP_AND_BRANCH_64">TARGET_FUSE_CMP_AND_BRANCH_64</dfn> \</u></td></tr>
<tr><th id="480">480</th><td><u>	ix86_tune_features[X86_TUNE_FUSE_CMP_AND_BRANCH_64]</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/TARGET_FUSE_CMP_AND_BRANCH" data-ref="_M/TARGET_FUSE_CMP_AND_BRANCH">TARGET_FUSE_CMP_AND_BRANCH</dfn> \</u></td></tr>
<tr><th id="482">482</th><td><u>	(TARGET_64BIT ? TARGET_FUSE_CMP_AND_BRANCH_64 \</u></td></tr>
<tr><th id="483">483</th><td><u>	 : TARGET_FUSE_CMP_AND_BRANCH_32)</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/TARGET_FUSE_CMP_AND_BRANCH_SOFLAGS" data-ref="_M/TARGET_FUSE_CMP_AND_BRANCH_SOFLAGS">TARGET_FUSE_CMP_AND_BRANCH_SOFLAGS</dfn> \</u></td></tr>
<tr><th id="485">485</th><td><u>	ix86_tune_features[X86_TUNE_FUSE_CMP_AND_BRANCH_SOFLAGS]</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/TARGET_FUSE_ALU_AND_BRANCH" data-ref="_M/TARGET_FUSE_ALU_AND_BRANCH">TARGET_FUSE_ALU_AND_BRANCH</dfn> \</u></td></tr>
<tr><th id="487">487</th><td><u>	ix86_tune_features[X86_TUNE_FUSE_ALU_AND_BRANCH]</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/TARGET_OPT_AGU" data-ref="_M/TARGET_OPT_AGU">TARGET_OPT_AGU</dfn> ix86_tune_features[X86_TUNE_OPT_AGU]</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVOID_LEA_FOR_ADDR" data-ref="_M/TARGET_AVOID_LEA_FOR_ADDR">TARGET_AVOID_LEA_FOR_ADDR</dfn> \</u></td></tr>
<tr><th id="490">490</th><td><u>	ix86_tune_features[X86_TUNE_AVOID_LEA_FOR_ADDR]</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/TARGET_SOFTWARE_PREFETCHING_BENEFICIAL" data-ref="_M/TARGET_SOFTWARE_PREFETCHING_BENEFICIAL">TARGET_SOFTWARE_PREFETCHING_BENEFICIAL</dfn> \</u></td></tr>
<tr><th id="492">492</th><td><u>	ix86_tune_features[X86_TUNE_SOFTWARE_PREFETCHING_BENEFICIAL]</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVX128_OPTIMAL" data-ref="_M/TARGET_AVX128_OPTIMAL">TARGET_AVX128_OPTIMAL</dfn> \</u></td></tr>
<tr><th id="494">494</th><td><u>	ix86_tune_features[X86_TUNE_AVX128_OPTIMAL]</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/TARGET_REASSOC_INT_TO_PARALLEL" data-ref="_M/TARGET_REASSOC_INT_TO_PARALLEL">TARGET_REASSOC_INT_TO_PARALLEL</dfn> \</u></td></tr>
<tr><th id="496">496</th><td><u>	ix86_tune_features[X86_TUNE_REASSOC_INT_TO_PARALLEL]</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/TARGET_REASSOC_FP_TO_PARALLEL" data-ref="_M/TARGET_REASSOC_FP_TO_PARALLEL">TARGET_REASSOC_FP_TO_PARALLEL</dfn> \</u></td></tr>
<tr><th id="498">498</th><td><u>	ix86_tune_features[X86_TUNE_REASSOC_FP_TO_PARALLEL]</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/TARGET_GENERAL_REGS_SSE_SPILL" data-ref="_M/TARGET_GENERAL_REGS_SSE_SPILL">TARGET_GENERAL_REGS_SSE_SPILL</dfn> \</u></td></tr>
<tr><th id="500">500</th><td><u>	ix86_tune_features[X86_TUNE_GENERAL_REGS_SSE_SPILL]</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVOID_MEM_OPND_FOR_CMOVE" data-ref="_M/TARGET_AVOID_MEM_OPND_FOR_CMOVE">TARGET_AVOID_MEM_OPND_FOR_CMOVE</dfn> \</u></td></tr>
<tr><th id="502">502</th><td><u>	ix86_tune_features[X86_TUNE_AVOID_MEM_OPND_FOR_CMOVE]</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/TARGET_SPLIT_MEM_OPND_FOR_FP_CONVERTS" data-ref="_M/TARGET_SPLIT_MEM_OPND_FOR_FP_CONVERTS">TARGET_SPLIT_MEM_OPND_FOR_FP_CONVERTS</dfn> \</u></td></tr>
<tr><th id="504">504</th><td><u>	ix86_tune_features[X86_TUNE_SPLIT_MEM_OPND_FOR_FP_CONVERTS]</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/TARGET_ADJUST_UNROLL" data-ref="_M/TARGET_ADJUST_UNROLL">TARGET_ADJUST_UNROLL</dfn> \</u></td></tr>
<tr><th id="506">506</th><td><u>    ix86_tune_features[X86_TUNE_ADJUST_UNROLL]</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/TARGET_AVOID_FALSE_DEP_FOR_BMI" data-ref="_M/TARGET_AVOID_FALSE_DEP_FOR_BMI">TARGET_AVOID_FALSE_DEP_FOR_BMI</dfn> \</u></td></tr>
<tr><th id="508">508</th><td><u>	ix86_tune_features[X86_TUNE_AVOID_FALSE_DEP_FOR_BMI]</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/TARGET_ONE_IF_CONV_INSN" data-ref="_M/TARGET_ONE_IF_CONV_INSN">TARGET_ONE_IF_CONV_INSN</dfn> \</u></td></tr>
<tr><th id="510">510</th><td><u>	ix86_tune_features[X86_TUNE_ONE_IF_CONV_INSN]</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/TARGET_EMIT_VZEROUPPER" data-ref="_M/TARGET_EMIT_VZEROUPPER">TARGET_EMIT_VZEROUPPER</dfn> \</u></td></tr>
<tr><th id="512">512</th><td><u>	ix86_tune_features[X86_TUNE_EMIT_VZEROUPPER]</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><i>/* Feature tests against the various architecture variations.  */</i></td></tr>
<tr><th id="515">515</th><td><b>enum</b> <dfn class="type def" id="ix86_arch_indices" title='ix86_arch_indices' data-ref="ix86_arch_indices" data-ref-filename="ix86_arch_indices">ix86_arch_indices</dfn> {</td></tr>
<tr><th id="516">516</th><td>  <dfn class="enum" id="X86_ARCH_CMOV" title='X86_ARCH_CMOV' data-ref="X86_ARCH_CMOV" data-ref-filename="X86_ARCH_CMOV">X86_ARCH_CMOV</dfn>,</td></tr>
<tr><th id="517">517</th><td>  <dfn class="enum" id="X86_ARCH_CMPXCHG" title='X86_ARCH_CMPXCHG' data-ref="X86_ARCH_CMPXCHG" data-ref-filename="X86_ARCH_CMPXCHG">X86_ARCH_CMPXCHG</dfn>,</td></tr>
<tr><th id="518">518</th><td>  <dfn class="enum" id="X86_ARCH_CMPXCHG8B" title='X86_ARCH_CMPXCHG8B' data-ref="X86_ARCH_CMPXCHG8B" data-ref-filename="X86_ARCH_CMPXCHG8B">X86_ARCH_CMPXCHG8B</dfn>,</td></tr>
<tr><th id="519">519</th><td>  <dfn class="enum" id="X86_ARCH_XADD" title='X86_ARCH_XADD' data-ref="X86_ARCH_XADD" data-ref-filename="X86_ARCH_XADD">X86_ARCH_XADD</dfn>,</td></tr>
<tr><th id="520">520</th><td>  <dfn class="enum" id="X86_ARCH_BSWAP" title='X86_ARCH_BSWAP' data-ref="X86_ARCH_BSWAP" data-ref-filename="X86_ARCH_BSWAP">X86_ARCH_BSWAP</dfn>,</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <dfn class="enum" id="X86_ARCH_LAST" title='X86_ARCH_LAST' data-ref="X86_ARCH_LAST" data-ref-filename="X86_ARCH_LAST">X86_ARCH_LAST</dfn></td></tr>
<tr><th id="523">523</th><td>};</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><b>extern</b> <em>unsigned</em> <em>char</em> <dfn class="decl" id="ix86_arch_features" title='ix86_arch_features' data-ref="ix86_arch_features" data-ref-filename="ix86_arch_features">ix86_arch_features</dfn>[<a class="enum" href="#X86_ARCH_LAST" title='X86_ARCH_LAST' data-ref="X86_ARCH_LAST" data-ref-filename="X86_ARCH_LAST">X86_ARCH_LAST</a>];</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/TARGET_CMOV" data-ref="_M/TARGET_CMOV">TARGET_CMOV</dfn>		ix86_arch_features[X86_ARCH_CMOV]</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/TARGET_CMPXCHG" data-ref="_M/TARGET_CMPXCHG">TARGET_CMPXCHG</dfn>		ix86_arch_features[X86_ARCH_CMPXCHG]</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/TARGET_CMPXCHG8B" data-ref="_M/TARGET_CMPXCHG8B">TARGET_CMPXCHG8B</dfn>	ix86_arch_features[X86_ARCH_CMPXCHG8B]</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/TARGET_XADD" data-ref="_M/TARGET_XADD">TARGET_XADD</dfn>		ix86_arch_features[X86_ARCH_XADD]</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/TARGET_BSWAP" data-ref="_M/TARGET_BSWAP">TARGET_BSWAP</dfn>		ix86_arch_features[X86_ARCH_BSWAP]</u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><i>/* For sane SSE instruction set generation we need fcomi instruction.</i></td></tr>
<tr><th id="534">534</th><td><i>   It is safe to enable all CMOVE instructions.  Also, RDRAND intrinsic</i></td></tr>
<tr><th id="535">535</th><td><i>   expands to a sequence that includes conditional move. */</i></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/TARGET_CMOVE" data-ref="_M/TARGET_CMOVE">TARGET_CMOVE</dfn>		(TARGET_CMOV || TARGET_SSE || TARGET_RDRND)</u></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/TARGET_FISTTP" data-ref="_M/TARGET_FISTTP">TARGET_FISTTP</dfn>		(TARGET_SSE3 &amp;&amp; TARGET_80387)</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><b>extern</b> <em>unsigned</em> <em>char</em> <dfn class="decl" id="x86_prefetch_sse" title='x86_prefetch_sse' data-ref="x86_prefetch_sse" data-ref-filename="x86_prefetch_sse">x86_prefetch_sse</dfn>;</td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/TARGET_PREFETCH_SSE" data-ref="_M/TARGET_PREFETCH_SSE">TARGET_PREFETCH_SSE</dfn>	x86_prefetch_sse</u></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/ASSEMBLER_DIALECT" data-ref="_M/ASSEMBLER_DIALECT">ASSEMBLER_DIALECT</dfn>	(ix86_asm_dialect)</u></td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSE_MATH" data-ref="_M/TARGET_SSE_MATH">TARGET_SSE_MATH</dfn>		((ix86_fpmath &amp; FPMATH_SSE) != 0)</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/TARGET_MIX_SSE_I387" data-ref="_M/TARGET_MIX_SSE_I387">TARGET_MIX_SSE_I387</dfn> \</u></td></tr>
<tr><th id="547">547</th><td><u> ((ix86_fpmath &amp; (FPMATH_SSE | FPMATH_387)) == (FPMATH_SSE | FPMATH_387))</u></td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/TARGET_HARD_SF_REGS" data-ref="_M/TARGET_HARD_SF_REGS">TARGET_HARD_SF_REGS</dfn>	(TARGET_80387 || TARGET_MMX || TARGET_SSE)</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/TARGET_HARD_DF_REGS" data-ref="_M/TARGET_HARD_DF_REGS">TARGET_HARD_DF_REGS</dfn>	(TARGET_80387 || TARGET_SSE)</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/TARGET_HARD_XF_REGS" data-ref="_M/TARGET_HARD_XF_REGS">TARGET_HARD_XF_REGS</dfn>	(TARGET_80387)</u></td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/TARGET_GNU_TLS" data-ref="_M/TARGET_GNU_TLS">TARGET_GNU_TLS</dfn>		(ix86_tls_dialect == TLS_DIALECT_GNU)</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/TARGET_GNU2_TLS" data-ref="_M/TARGET_GNU2_TLS">TARGET_GNU2_TLS</dfn>		(ix86_tls_dialect == TLS_DIALECT_GNU2)</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/TARGET_ANY_GNU_TLS" data-ref="_M/TARGET_ANY_GNU_TLS">TARGET_ANY_GNU_TLS</dfn>	(TARGET_GNU_TLS || TARGET_GNU2_TLS)</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/TARGET_SUN_TLS" data-ref="_M/TARGET_SUN_TLS">TARGET_SUN_TLS</dfn>		0</u></td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td><u>#<span data-ppcond="558">ifndef</span> <span class="macro" data-ref="_M/TARGET_64BIT_DEFAULT">TARGET_64BIT_DEFAULT</span></u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/TARGET_64BIT_DEFAULT" data-ref="_M/TARGET_64BIT_DEFAULT">TARGET_64BIT_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="560">560</th><td><u>#<span data-ppcond="558">endif</span></u></td></tr>
<tr><th id="561">561</th><td><u>#<span data-ppcond="561">ifndef</span> <span class="macro" data-ref="_M/TARGET_TLS_DIRECT_SEG_REFS_DEFAULT">TARGET_TLS_DIRECT_SEG_REFS_DEFAULT</span></u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/TARGET_TLS_DIRECT_SEG_REFS_DEFAULT" data-ref="_M/TARGET_TLS_DIRECT_SEG_REFS_DEFAULT">TARGET_TLS_DIRECT_SEG_REFS_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="563">563</th><td><u>#<span data-ppcond="561">endif</span></u></td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSP_GLOBAL_GUARD" data-ref="_M/TARGET_SSP_GLOBAL_GUARD">TARGET_SSP_GLOBAL_GUARD</dfn> (ix86_stack_protector_guard == SSP_GLOBAL)</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/TARGET_SSP_TLS_GUARD" data-ref="_M/TARGET_SSP_TLS_GUARD">TARGET_SSP_TLS_GUARD</dfn>    (ix86_stack_protector_guard == SSP_TLS)</u></td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><i>/* Fence to use after loop using storent.  */</i></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><b>extern</b> <a class="macro" href="../../coretypes.h.html#310" title="union _dont_use_tree_here_ *" data-ref="_M/tree">tree</a> <dfn class="decl" id="x86_mfence" title='x86_mfence' data-ref="x86_mfence" data-ref-filename="x86_mfence">x86_mfence</dfn>;</td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/FENCE_FOLLOWING_MOVNT" data-ref="_M/FENCE_FOLLOWING_MOVNT">FENCE_FOLLOWING_MOVNT</dfn> x86_mfence</u></td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td><i>/* Once GDB has been enhanced to deal with functions without frame</i></td></tr>
<tr><th id="574">574</th><td><i>   pointers, we can change this to allow for elimination of</i></td></tr>
<tr><th id="575">575</th><td><i>   the frame pointer in leaf functions.  */</i></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/TARGET_DEFAULT" data-ref="_M/TARGET_DEFAULT">TARGET_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><i>/* Extra bits to force.  */</i></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/TARGET_SUBTARGET_DEFAULT" data-ref="_M/TARGET_SUBTARGET_DEFAULT">TARGET_SUBTARGET_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/TARGET_SUBTARGET_ISA_DEFAULT" data-ref="_M/TARGET_SUBTARGET_ISA_DEFAULT">TARGET_SUBTARGET_ISA_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><i>/* Extra bits to force on w/ 32-bit mode.  */</i></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/TARGET_SUBTARGET32_DEFAULT" data-ref="_M/TARGET_SUBTARGET32_DEFAULT">TARGET_SUBTARGET32_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/TARGET_SUBTARGET32_ISA_DEFAULT" data-ref="_M/TARGET_SUBTARGET32_ISA_DEFAULT">TARGET_SUBTARGET32_ISA_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><i>/* Extra bits to force on w/ 64-bit mode.  */</i></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/TARGET_SUBTARGET64_DEFAULT" data-ref="_M/TARGET_SUBTARGET64_DEFAULT">TARGET_SUBTARGET64_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/TARGET_SUBTARGET64_ISA_DEFAULT" data-ref="_M/TARGET_SUBTARGET64_ISA_DEFAULT">TARGET_SUBTARGET64_ISA_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><i>/* Replace MACH-O, ifdefs by in-line tests, where possible. </i></td></tr>
<tr><th id="591">591</th><td><i>   (a) Macros defined in config/i386/darwin.h  */</i></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/TARGET_MACHO" data-ref="_M/TARGET_MACHO">TARGET_MACHO</dfn> 0</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/TARGET_MACHO_BRANCH_ISLANDS" data-ref="_M/TARGET_MACHO_BRANCH_ISLANDS">TARGET_MACHO_BRANCH_ISLANDS</dfn> 0</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/MACHOPIC_ATT_STUB" data-ref="_M/MACHOPIC_ATT_STUB">MACHOPIC_ATT_STUB</dfn> 0</u></td></tr>
<tr><th id="595">595</th><td><i>/* (b) Macros defined in config/darwin.h  */</i></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/MACHO_DYNAMIC_NO_PIC_P" data-ref="_M/MACHO_DYNAMIC_NO_PIC_P">MACHO_DYNAMIC_NO_PIC_P</dfn> 0</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/MACHOPIC_INDIRECT" data-ref="_M/MACHOPIC_INDIRECT">MACHOPIC_INDIRECT</dfn> 0</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/MACHOPIC_PURE" data-ref="_M/MACHOPIC_PURE">MACHOPIC_PURE</dfn> 0</u></td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><i>/* For the RDOS  */</i></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/TARGET_RDOS" data-ref="_M/TARGET_RDOS">TARGET_RDOS</dfn> 0</u></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><i>/* For the Windows 64-bit ABI.  */</i></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/TARGET_64BIT_MS_ABI" data-ref="_M/TARGET_64BIT_MS_ABI">TARGET_64BIT_MS_ABI</dfn> (TARGET_64BIT &amp;&amp; ix86_cfun_abi () == MS_ABI)</u></td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><i>/* For the Windows 32-bit ABI.  */</i></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/TARGET_32BIT_MS_ABI" data-ref="_M/TARGET_32BIT_MS_ABI">TARGET_32BIT_MS_ABI</dfn> (!TARGET_64BIT &amp;&amp; ix86_cfun_abi () == MS_ABI)</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><i>/* This is re-defined by cygming.h.  */</i></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/TARGET_SEH" data-ref="_M/TARGET_SEH">TARGET_SEH</dfn> 0</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><i>/* The default abi used by target.  */</i></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_ABI" data-ref="_M/DEFAULT_ABI">DEFAULT_ABI</dfn> SYSV_ABI</u></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td><i>/* The default TLS segment register used by target.  */</i></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_TLS_SEG_REG" data-ref="_M/DEFAULT_TLS_SEG_REG">DEFAULT_TLS_SEG_REG</dfn> \</u></td></tr>
<tr><th id="617">617</th><td><u>  (TARGET_64BIT ? ADDR_SPACE_SEG_FS : ADDR_SPACE_SEG_GS)</u></td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td><i>/* Subtargets may reset this to 1 in order to enable 96-bit long double</i></td></tr>
<tr><th id="620">620</th><td><i>   with the rounding mode forced to 53 bits.  */</i></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/TARGET_96_ROUND_53_LONG_DOUBLE" data-ref="_M/TARGET_96_ROUND_53_LONG_DOUBLE">TARGET_96_ROUND_53_LONG_DOUBLE</dfn> 0</u></td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><i>/* -march=native handling only makes sense with compiler running on</i></td></tr>
<tr><th id="624">624</th><td><i>   an x86 or x86_64 chip.  If changing this condition, also change</i></td></tr>
<tr><th id="625">625</th><td><i>   the condition in driver-i386.c.  */</i></td></tr>
<tr><th id="626">626</th><td><u>#<span data-ppcond="626">if</span> defined(<span class="macro" data-ref="_M/__i386__">__i386__</span>) || defined(<span class="macro" data-ref="_M/__x86_64__">__x86_64__</span>)</u></td></tr>
<tr><th id="627">627</th><td><i>/* In driver-i386.c.  */</i></td></tr>
<tr><th id="628">628</th><td><b>extern</b> <em>const</em> <em>char</em> *<dfn class="decl fn" id="host_detect_local_cpu" title='host_detect_local_cpu' data-ref="host_detect_local_cpu" data-ref-filename="host_detect_local_cpu">host_detect_local_cpu</dfn> (<em>int</em> <dfn class="local col1 decl" id="1argc" title='argc' data-type='int' data-ref="1argc" data-ref-filename="1argc">argc</dfn>, <em>const</em> <em>char</em> **<dfn class="local col2 decl" id="2argv" title='argv' data-type='const char **' data-ref="2argv" data-ref-filename="2argv">argv</dfn>);</td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/EXTRA_SPEC_FUNCTIONS" data-ref="_M/EXTRA_SPEC_FUNCTIONS">EXTRA_SPEC_FUNCTIONS</dfn> \</u></td></tr>
<tr><th id="630">630</th><td><u>  { "local_cpu_detect", host_detect_local_cpu },</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/HAVE_LOCAL_CPU_DETECT" data-ref="_M/HAVE_LOCAL_CPU_DETECT">HAVE_LOCAL_CPU_DETECT</dfn></u></td></tr>
<tr><th id="632">632</th><td><u>#<span data-ppcond="626">endif</span></u></td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><u>#<span data-ppcond="634">if</span> <a class="macro" href="#559" title="0" data-ref="_M/TARGET_64BIT_DEFAULT">TARGET_64BIT_DEFAULT</a></u></td></tr>
<tr><th id="635">635</th><td><u>#define OPT_ARCH64 "!m32"</u></td></tr>
<tr><th id="636">636</th><td><u>#define OPT_ARCH32 "m32"</u></td></tr>
<tr><th id="637">637</th><td><u>#<span data-ppcond="634">else</span></u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/OPT_ARCH64" data-ref="_M/OPT_ARCH64">OPT_ARCH64</dfn> "m64|mx32"</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/OPT_ARCH32" data-ref="_M/OPT_ARCH32">OPT_ARCH32</dfn> "m64|mx32:;"</u></td></tr>
<tr><th id="640">640</th><td><u>#<span data-ppcond="634">endif</span></u></td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><i>/* Support for configure-time defaults of some command line options.</i></td></tr>
<tr><th id="643">643</th><td><i>   The order here is important so that -march doesn't squash the</i></td></tr>
<tr><th id="644">644</th><td><i>   tune or cpu values.  */</i></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/OPTION_DEFAULT_SPECS" data-ref="_M/OPTION_DEFAULT_SPECS">OPTION_DEFAULT_SPECS</dfn>					   \</u></td></tr>
<tr><th id="646">646</th><td><u>  {"tune", "%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}" }, \</u></td></tr>
<tr><th id="647">647</th><td><u>  {"tune_32", "%{" OPT_ARCH32 ":%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}}" }, \</u></td></tr>
<tr><th id="648">648</th><td><u>  {"tune_64", "%{" OPT_ARCH64 ":%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}}" }, \</u></td></tr>
<tr><th id="649">649</th><td><u>  {"cpu", "%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}" },  \</u></td></tr>
<tr><th id="650">650</th><td><u>  {"cpu_32", "%{" OPT_ARCH32 ":%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}}" }, \</u></td></tr>
<tr><th id="651">651</th><td><u>  {"cpu_64", "%{" OPT_ARCH64 ":%{!mtune=*:%{!mcpu=*:%{!march=*:-mtune=%(VALUE)}}}}" }, \</u></td></tr>
<tr><th id="652">652</th><td><u>  {"arch", "%{!march=*:-march=%(VALUE)}"},			   \</u></td></tr>
<tr><th id="653">653</th><td><u>  {"arch_32", "%{" OPT_ARCH32 ":%{!march=*:-march=%(VALUE)}}"},	   \</u></td></tr>
<tr><th id="654">654</th><td><u>  {"arch_64", "%{" OPT_ARCH64 ":%{!march=*:-march=%(VALUE)}}"},</u></td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td><i>/* Specs for the compiler proper */</i></td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td><u>#<span data-ppcond="658">ifndef</span> <span class="macro" data-ref="_M/CC1_CPU_SPEC">CC1_CPU_SPEC</span></u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/CC1_CPU_SPEC_1" data-ref="_M/CC1_CPU_SPEC_1">CC1_CPU_SPEC_1</dfn> ""</u></td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><u>#<span data-ppcond="661">ifndef</span> <a class="macro" href="#631" data-ref="_M/HAVE_LOCAL_CPU_DETECT">HAVE_LOCAL_CPU_DETECT</a></u></td></tr>
<tr><th id="662">662</th><td><u>#define CC1_CPU_SPEC CC1_CPU_SPEC_1</u></td></tr>
<tr><th id="663">663</th><td><u>#<span data-ppcond="661">else</span></u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/CC1_CPU_SPEC" data-ref="_M/CC1_CPU_SPEC">CC1_CPU_SPEC</dfn> CC1_CPU_SPEC_1 \</u></td></tr>
<tr><th id="665">665</th><td><u>"%{march=native:%&gt;march=native %:local_cpu_detect(arch) \</u></td></tr>
<tr><th id="666">666</th><td><u>  %{!mtune=*:%&gt;mtune=native %:local_cpu_detect(tune)}} \</u></td></tr>
<tr><th id="667">667</th><td><u>%{mtune=native:%&gt;mtune=native %:local_cpu_detect(tune)}"</u></td></tr>
<tr><th id="668">668</th><td><u>#<span data-ppcond="661">endif</span></u></td></tr>
<tr><th id="669">669</th><td><u>#<span data-ppcond="658">endif</span></u></td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><i>/* Target CPU builtins.  */</i></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/TARGET_CPU_CPP_BUILTINS" data-ref="_M/TARGET_CPU_CPP_BUILTINS">TARGET_CPU_CPP_BUILTINS</dfn>() ix86_target_macros ()</u></td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><i>/* Target Pragmas.  */</i></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/REGISTER_TARGET_PRAGMAS" data-ref="_M/REGISTER_TARGET_PRAGMAS">REGISTER_TARGET_PRAGMAS</dfn>() ix86_register_pragmas ()</u></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><u>#<span data-ppcond="677">ifndef</span> <span class="macro" data-ref="_M/CC1_SPEC">CC1_SPEC</span></u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/CC1_SPEC" data-ref="_M/CC1_SPEC">CC1_SPEC</dfn> "%(cc1_cpu) "</u></td></tr>
<tr><th id="679">679</th><td><u>#<span data-ppcond="677">endif</span></u></td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><i>/* This macro defines names of additional specifications to put in the</i></td></tr>
<tr><th id="682">682</th><td><i>   specs that can be used in various specifications like CC1_SPEC.  Its</i></td></tr>
<tr><th id="683">683</th><td><i>   definition is an initializer with a subgrouping for each command option.</i></td></tr>
<tr><th id="684">684</th><td><i></i></td></tr>
<tr><th id="685">685</th><td><i>   Each subgrouping contains a string constant, that defines the</i></td></tr>
<tr><th id="686">686</th><td><i>   specification name, and a string constant that used by the GCC driver</i></td></tr>
<tr><th id="687">687</th><td><i>   program.</i></td></tr>
<tr><th id="688">688</th><td><i></i></td></tr>
<tr><th id="689">689</th><td><i>   Do not define this macro if it does not need to do anything.  */</i></td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><u>#<span data-ppcond="691">ifndef</span> <span class="macro" data-ref="_M/SUBTARGET_EXTRA_SPECS">SUBTARGET_EXTRA_SPECS</span></u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/SUBTARGET_EXTRA_SPECS" data-ref="_M/SUBTARGET_EXTRA_SPECS">SUBTARGET_EXTRA_SPECS</dfn></u></td></tr>
<tr><th id="693">693</th><td><u>#<span data-ppcond="691">endif</span></u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/EXTRA_SPECS" data-ref="_M/EXTRA_SPECS">EXTRA_SPECS</dfn>							\</u></td></tr>
<tr><th id="696">696</th><td><u>  { "cc1_cpu",  CC1_CPU_SPEC },						\</u></td></tr>
<tr><th id="697">697</th><td><u>  SUBTARGET_EXTRA_SPECS</u></td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><i>/* Whether to allow x87 floating-point arithmetic on MODE (one of</i></td></tr>
<tr><th id="701">701</th><td><i>   SFmode, DFmode and XFmode) in the current excess precision</i></td></tr>
<tr><th id="702">702</th><td><i>   configuration.  */</i></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/X87_ENABLE_ARITH" data-ref="_M/X87_ENABLE_ARITH">X87_ENABLE_ARITH</dfn>(MODE)				\</u></td></tr>
<tr><th id="704">704</th><td><u>  (flag_unsafe_math_optimizations			\</u></td></tr>
<tr><th id="705">705</th><td><u>   || flag_excess_precision == EXCESS_PRECISION_FAST	\</u></td></tr>
<tr><th id="706">706</th><td><u>   || (MODE) == XFmode)</u></td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><i>/* Likewise, whether to allow direct conversions from integer mode</i></td></tr>
<tr><th id="709">709</th><td><i>   IMODE (HImode, SImode or DImode) to MODE.  */</i></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/X87_ENABLE_FLOAT" data-ref="_M/X87_ENABLE_FLOAT">X87_ENABLE_FLOAT</dfn>(MODE, IMODE)			\</u></td></tr>
<tr><th id="711">711</th><td><u>  (flag_unsafe_math_optimizations			\</u></td></tr>
<tr><th id="712">712</th><td><u>   || flag_excess_precision == EXCESS_PRECISION_FAST	\</u></td></tr>
<tr><th id="713">713</th><td><u>   || (MODE) == XFmode					\</u></td></tr>
<tr><th id="714">714</th><td><u>   || ((MODE) == DFmode &amp;&amp; (IMODE) == SImode)		\</u></td></tr>
<tr><th id="715">715</th><td><u>   || (IMODE) == HImode)</u></td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><i>/* target machine storage layout */</i></td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/SHORT_TYPE_SIZE" data-ref="_M/SHORT_TYPE_SIZE">SHORT_TYPE_SIZE</dfn> 16</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/INT_TYPE_SIZE" data-ref="_M/INT_TYPE_SIZE">INT_TYPE_SIZE</dfn> 32</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/LONG_TYPE_SIZE" data-ref="_M/LONG_TYPE_SIZE">LONG_TYPE_SIZE</dfn> (TARGET_X32 ? 32 : BITS_PER_WORD)</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/POINTER_SIZE" data-ref="_M/POINTER_SIZE">POINTER_SIZE</dfn> (TARGET_X32 ? 32 : BITS_PER_WORD)</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/LONG_LONG_TYPE_SIZE" data-ref="_M/LONG_LONG_TYPE_SIZE">LONG_LONG_TYPE_SIZE</dfn> 64</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/FLOAT_TYPE_SIZE" data-ref="_M/FLOAT_TYPE_SIZE">FLOAT_TYPE_SIZE</dfn> 32</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/DOUBLE_TYPE_SIZE" data-ref="_M/DOUBLE_TYPE_SIZE">DOUBLE_TYPE_SIZE</dfn> 64</u></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/LONG_DOUBLE_TYPE_SIZE" data-ref="_M/LONG_DOUBLE_TYPE_SIZE">LONG_DOUBLE_TYPE_SIZE</dfn> \</u></td></tr>
<tr><th id="727">727</th><td><u>  (TARGET_LONG_DOUBLE_64 ? 64 : (TARGET_LONG_DOUBLE_128 ? 128 : 80))</u></td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/WIDEST_HARDWARE_FP_SIZE" data-ref="_M/WIDEST_HARDWARE_FP_SIZE">WIDEST_HARDWARE_FP_SIZE</dfn> 80</u></td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td><u>#<span data-ppcond="731">if</span> defined (<span class="macro" data-ref="_M/TARGET_BI_ARCH">TARGET_BI_ARCH</span>) || <a class="macro" href="#559" title="0" data-ref="_M/TARGET_64BIT_DEFAULT">TARGET_64BIT_DEFAULT</a></u></td></tr>
<tr><th id="732">732</th><td><u>#define MAX_BITS_PER_WORD 64</u></td></tr>
<tr><th id="733">733</th><td><u>#<span data-ppcond="731">else</span></u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/MAX_BITS_PER_WORD" data-ref="_M/MAX_BITS_PER_WORD">MAX_BITS_PER_WORD</dfn> 32</u></td></tr>
<tr><th id="735">735</th><td><u>#<span data-ppcond="731">endif</span></u></td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td><i>/* Define this if most significant byte of a word is the lowest numbered.  */</i></td></tr>
<tr><th id="738">738</th><td><i>/* That is true on the 80386.  */</i></td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/BITS_BIG_ENDIAN" data-ref="_M/BITS_BIG_ENDIAN">BITS_BIG_ENDIAN</dfn> 0</u></td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><i>/* Define this if most significant byte of a word is the lowest numbered.  */</i></td></tr>
<tr><th id="743">743</th><td><i>/* That is not true on the 80386.  */</i></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/BYTES_BIG_ENDIAN" data-ref="_M/BYTES_BIG_ENDIAN">BYTES_BIG_ENDIAN</dfn> 0</u></td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><i>/* Define this if most significant word of a multiword number is the lowest</i></td></tr>
<tr><th id="747">747</th><td><i>   numbered.  */</i></td></tr>
<tr><th id="748">748</th><td><i>/* Not true for 80386 */</i></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/WORDS_BIG_ENDIAN" data-ref="_M/WORDS_BIG_ENDIAN">WORDS_BIG_ENDIAN</dfn> 0</u></td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><i>/* Width of a word, in units (bytes).  */</i></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/UNITS_PER_WORD" data-ref="_M/UNITS_PER_WORD">UNITS_PER_WORD</dfn>		(TARGET_64BIT ? 8 : 4)</u></td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><u>#<span data-ppcond="754">ifndef</span> <span class="macro" data-ref="_M/IN_LIBGCC2">IN_LIBGCC2</span></u></td></tr>
<tr><th id="755">755</th><td><u>#define MIN_UNITS_PER_WORD	4</u></td></tr>
<tr><th id="756">756</th><td><u>#<span data-ppcond="754">endif</span></u></td></tr>
<tr><th id="757">757</th><td></td></tr>
<tr><th id="758">758</th><td><i>/* Allocation boundary (in *bits*) for storing arguments in argument list.  */</i></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/PARM_BOUNDARY" data-ref="_M/PARM_BOUNDARY">PARM_BOUNDARY</dfn> BITS_PER_WORD</u></td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><i>/* Boundary (in *bits*) on which stack pointer should be aligned.  */</i></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/STACK_BOUNDARY" data-ref="_M/STACK_BOUNDARY">STACK_BOUNDARY</dfn> (TARGET_64BIT_MS_ABI ? 128 : BITS_PER_WORD)</u></td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td><i>/* Stack boundary of the main function guaranteed by OS.  */</i></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/MAIN_STACK_BOUNDARY" data-ref="_M/MAIN_STACK_BOUNDARY">MAIN_STACK_BOUNDARY</dfn> (TARGET_64BIT ? 128 : 32)</u></td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td><i>/* Minimum stack boundary.  */</i></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/MIN_STACK_BOUNDARY" data-ref="_M/MIN_STACK_BOUNDARY">MIN_STACK_BOUNDARY</dfn> BITS_PER_WORD</u></td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td><i>/* Boundary (in *bits*) on which the stack pointer prefers to be</i></td></tr>
<tr><th id="771">771</th><td><i>   aligned; the compiler cannot rely on having this alignment.  */</i></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/PREFERRED_STACK_BOUNDARY" data-ref="_M/PREFERRED_STACK_BOUNDARY">PREFERRED_STACK_BOUNDARY</dfn> ix86_preferred_stack_boundary</u></td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><i>/* It should be MIN_STACK_BOUNDARY.  But we set it to 128 bits for</i></td></tr>
<tr><th id="775">775</th><td><i>   both 32bit and 64bit, to support codes that need 128 bit stack</i></td></tr>
<tr><th id="776">776</th><td><i>   alignment for SSE instructions, but can't realign the stack.  */</i></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/PREFERRED_STACK_BOUNDARY_DEFAULT" data-ref="_M/PREFERRED_STACK_BOUNDARY_DEFAULT">PREFERRED_STACK_BOUNDARY_DEFAULT</dfn> \</u></td></tr>
<tr><th id="778">778</th><td><u>  (TARGET_IAMCU ? MIN_STACK_BOUNDARY : 128)</u></td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><i>/* 1 if -mstackrealign should be turned on by default.  It will</i></td></tr>
<tr><th id="781">781</th><td><i>   generate an alternate prologue and epilogue that realigns the</i></td></tr>
<tr><th id="782">782</th><td><i>   runtime stack if nessary.  This supports mixing codes that keep a</i></td></tr>
<tr><th id="783">783</th><td><i>   4-byte aligned stack, as specified by i386 psABI, with codes that</i></td></tr>
<tr><th id="784">784</th><td><i>   need a 16-byte aligned stack, as required by SSE instructions.  */</i></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/STACK_REALIGN_DEFAULT" data-ref="_M/STACK_REALIGN_DEFAULT">STACK_REALIGN_DEFAULT</dfn> 0</u></td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td><i>/* Boundary (in *bits*) on which the incoming stack is aligned.  */</i></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/INCOMING_STACK_BOUNDARY" data-ref="_M/INCOMING_STACK_BOUNDARY">INCOMING_STACK_BOUNDARY</dfn> ix86_incoming_stack_boundary</u></td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><i>/* According to Windows x64 software convention, the maximum stack allocatable</i></td></tr>
<tr><th id="791">791</th><td><i>   in the prologue is 4G - 8 bytes.  Furthermore, there is a limited set of</i></td></tr>
<tr><th id="792">792</th><td><i>   instructions allowed to adjust the stack pointer in the epilog, forcing the</i></td></tr>
<tr><th id="793">793</th><td><i>   use of frame pointer for frames larger than 2 GB.  This theorical limit</i></td></tr>
<tr><th id="794">794</th><td><i>   is reduced by 256, an over-estimated upper bound for the stack use by the</i></td></tr>
<tr><th id="795">795</th><td><i>   prologue.</i></td></tr>
<tr><th id="796">796</th><td><i>   We define only one threshold for both the prolog and the epilog.  When the</i></td></tr>
<tr><th id="797">797</th><td><i>   frame size is larger than this threshold, we allocate the area to save SSE</i></td></tr>
<tr><th id="798">798</th><td><i>   regs, then save them, and then allocate the remaining.  There is no SEH</i></td></tr>
<tr><th id="799">799</th><td><i>   unwind info for this later allocation.  */</i></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/SEH_MAX_FRAME_SIZE" data-ref="_M/SEH_MAX_FRAME_SIZE">SEH_MAX_FRAME_SIZE</dfn> ((2U &lt;&lt; 30) - 256)</u></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><i>/* Target OS keeps a vector-aligned (128-bit, 16-byte) stack.  This is</i></td></tr>
<tr><th id="803">803</th><td><i>   mandatory for the 64-bit ABI, and may or may not be true for other</i></td></tr>
<tr><th id="804">804</th><td><i>   operating systems.  */</i></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/TARGET_KEEPS_VECTOR_ALIGNED_STACK" data-ref="_M/TARGET_KEEPS_VECTOR_ALIGNED_STACK">TARGET_KEEPS_VECTOR_ALIGNED_STACK</dfn> TARGET_64BIT</u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><i>/* Minimum allocation boundary for the code of a function.  */</i></td></tr>
<tr><th id="808">808</th><td><u>#define <dfn class="macro" id="_M/FUNCTION_BOUNDARY" data-ref="_M/FUNCTION_BOUNDARY">FUNCTION_BOUNDARY</dfn> 8</u></td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td><i>/* C++ stores the virtual bit in the lowest bit of function pointers.  */</i></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/TARGET_PTRMEMFUNC_VBIT_LOCATION" data-ref="_M/TARGET_PTRMEMFUNC_VBIT_LOCATION">TARGET_PTRMEMFUNC_VBIT_LOCATION</dfn> ptrmemfunc_vbit_in_pfn</u></td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td><i>/* Minimum size in bits of the largest boundary to which any</i></td></tr>
<tr><th id="814">814</th><td><i>   and all fundamental data types supported by the hardware</i></td></tr>
<tr><th id="815">815</th><td><i>   might need to be aligned. No data type wants to be aligned</i></td></tr>
<tr><th id="816">816</th><td><i>   rounder than this.</i></td></tr>
<tr><th id="817">817</th><td><i></i></td></tr>
<tr><th id="818">818</th><td><i>   Pentium+ prefers DFmode values to be aligned to 64 bit boundary</i></td></tr>
<tr><th id="819">819</th><td><i>   and Pentium Pro XFmode values at 128 bit boundaries.</i></td></tr>
<tr><th id="820">820</th><td><i></i></td></tr>
<tr><th id="821">821</th><td><i>   When increasing the maximum, also update</i></td></tr>
<tr><th id="822">822</th><td><i>   TARGET_ABSOLUTE_BIGGEST_ALIGNMENT.  */</i></td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/BIGGEST_ALIGNMENT" data-ref="_M/BIGGEST_ALIGNMENT">BIGGEST_ALIGNMENT</dfn> \</u></td></tr>
<tr><th id="825">825</th><td><u>  (TARGET_IAMCU ? 32 : (TARGET_AVX512F ? 512 : (TARGET_AVX ? 256 : 128)))</u></td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><i>/* Maximum stack alignment.  */</i></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/MAX_STACK_ALIGNMENT" data-ref="_M/MAX_STACK_ALIGNMENT">MAX_STACK_ALIGNMENT</dfn> MAX_OFILE_ALIGNMENT</u></td></tr>
<tr><th id="829">829</th><td></td></tr>
<tr><th id="830">830</th><td><i>/* Alignment value for attribute ((aligned)).  It is a constant since</i></td></tr>
<tr><th id="831">831</th><td><i>   it is the part of the ABI.  We shouldn't change it with -mavx.  */</i></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/ATTRIBUTE_ALIGNED_VALUE" data-ref="_M/ATTRIBUTE_ALIGNED_VALUE">ATTRIBUTE_ALIGNED_VALUE</dfn> (TARGET_IAMCU ? 32 : 128)</u></td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><i>/* Decide whether a variable of mode MODE should be 128 bit aligned.  */</i></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/ALIGN_MODE_128" data-ref="_M/ALIGN_MODE_128">ALIGN_MODE_128</dfn>(MODE) \</u></td></tr>
<tr><th id="836">836</th><td><u> ((MODE) == XFmode || SSE_REG_MODE_P (MODE))</u></td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><i>/* The published ABIs say that doubles should be aligned on word</i></td></tr>
<tr><th id="839">839</th><td><i>   boundaries, so lower the alignment for structure fields unless</i></td></tr>
<tr><th id="840">840</th><td><i>   -malign-double is set.  */</i></td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><i>/* ??? Blah -- this macro is used directly by libobjc.  Since it</i></td></tr>
<tr><th id="843">843</th><td><i>   supports no vector modes, cut out the complexity and fall back</i></td></tr>
<tr><th id="844">844</th><td><i>   on BIGGEST_FIELD_ALIGNMENT.  */</i></td></tr>
<tr><th id="845">845</th><td><u>#<span data-ppcond="845">ifdef</span> <span class="macro" data-ref="_M/IN_TARGET_LIBS">IN_TARGET_LIBS</span></u></td></tr>
<tr><th id="846">846</th><td><u>#ifdef __x86_64__</u></td></tr>
<tr><th id="847">847</th><td><u>#define BIGGEST_FIELD_ALIGNMENT 128</u></td></tr>
<tr><th id="848">848</th><td><u>#else</u></td></tr>
<tr><th id="849">849</th><td><u>#define BIGGEST_FIELD_ALIGNMENT 32</u></td></tr>
<tr><th id="850">850</th><td><u>#endif</u></td></tr>
<tr><th id="851">851</th><td><u>#<span data-ppcond="845">else</span></u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/ADJUST_FIELD_ALIGN" data-ref="_M/ADJUST_FIELD_ALIGN">ADJUST_FIELD_ALIGN</dfn>(FIELD, TYPE, COMPUTED) \</u></td></tr>
<tr><th id="853">853</th><td><u>  x86_field_alignment ((TYPE), (COMPUTED))</u></td></tr>
<tr><th id="854">854</th><td><u>#<span data-ppcond="845">endif</span></u></td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td><i>/* If defined, a C expression to compute the alignment given to a</i></td></tr>
<tr><th id="857">857</th><td><i>   constant that is being placed in memory.  EXP is the constant</i></td></tr>
<tr><th id="858">858</th><td><i>   and ALIGN is the alignment that the object would ordinarily have.</i></td></tr>
<tr><th id="859">859</th><td><i>   The value of this macro is used instead of that alignment to align</i></td></tr>
<tr><th id="860">860</th><td><i>   the object.</i></td></tr>
<tr><th id="861">861</th><td><i></i></td></tr>
<tr><th id="862">862</th><td><i>   If this macro is not defined, then ALIGN is used.</i></td></tr>
<tr><th id="863">863</th><td><i></i></td></tr>
<tr><th id="864">864</th><td><i>   The typical use of this macro is to increase alignment for string</i></td></tr>
<tr><th id="865">865</th><td><i>   constants to be word aligned so that `strcpy' calls that copy</i></td></tr>
<tr><th id="866">866</th><td><i>   constants can be done inline.  */</i></td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td><u>#define <dfn class="macro" id="_M/CONSTANT_ALIGNMENT" data-ref="_M/CONSTANT_ALIGNMENT">CONSTANT_ALIGNMENT</dfn>(EXP, ALIGN) ix86_constant_alignment ((EXP), (ALIGN))</u></td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td><i>/* If defined, a C expression to compute the alignment for a static</i></td></tr>
<tr><th id="871">871</th><td><i>   variable.  TYPE is the data type, and ALIGN is the alignment that</i></td></tr>
<tr><th id="872">872</th><td><i>   the object would ordinarily have.  The value of this macro is used</i></td></tr>
<tr><th id="873">873</th><td><i>   instead of that alignment to align the object.</i></td></tr>
<tr><th id="874">874</th><td><i></i></td></tr>
<tr><th id="875">875</th><td><i>   If this macro is not defined, then ALIGN is used.</i></td></tr>
<tr><th id="876">876</th><td><i></i></td></tr>
<tr><th id="877">877</th><td><i>   One use of this macro is to increase alignment of medium-size</i></td></tr>
<tr><th id="878">878</th><td><i>   data to make it all fit in fewer cache lines.  Another is to</i></td></tr>
<tr><th id="879">879</th><td><i>   cause character arrays to be word-aligned so that `strcpy' calls</i></td></tr>
<tr><th id="880">880</th><td><i>   that copy constants to character arrays can be done inline.  */</i></td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/DATA_ALIGNMENT" data-ref="_M/DATA_ALIGNMENT">DATA_ALIGNMENT</dfn>(TYPE, ALIGN) \</u></td></tr>
<tr><th id="883">883</th><td><u>  ix86_data_alignment ((TYPE), (ALIGN), true)</u></td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td><i>/* Similar to DATA_ALIGNMENT, but for the cases where the ABI mandates</i></td></tr>
<tr><th id="886">886</th><td><i>   some alignment increase, instead of optimization only purposes.  E.g.</i></td></tr>
<tr><th id="887">887</th><td><i>   AMD x86-64 psABI says that variables with array type larger than 15 bytes</i></td></tr>
<tr><th id="888">888</th><td><i>   must be aligned to 16 byte boundaries.</i></td></tr>
<tr><th id="889">889</th><td><i></i></td></tr>
<tr><th id="890">890</th><td><i>   If this macro is not defined, then ALIGN is used.  */</i></td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/DATA_ABI_ALIGNMENT" data-ref="_M/DATA_ABI_ALIGNMENT">DATA_ABI_ALIGNMENT</dfn>(TYPE, ALIGN) \</u></td></tr>
<tr><th id="893">893</th><td><u>  ix86_data_alignment ((TYPE), (ALIGN), false)</u></td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td><i>/* If defined, a C expression to compute the alignment for a local</i></td></tr>
<tr><th id="896">896</th><td><i>   variable.  TYPE is the data type, and ALIGN is the alignment that</i></td></tr>
<tr><th id="897">897</th><td><i>   the object would ordinarily have.  The value of this macro is used</i></td></tr>
<tr><th id="898">898</th><td><i>   instead of that alignment to align the object.</i></td></tr>
<tr><th id="899">899</th><td><i></i></td></tr>
<tr><th id="900">900</th><td><i>   If this macro is not defined, then ALIGN is used.</i></td></tr>
<tr><th id="901">901</th><td><i></i></td></tr>
<tr><th id="902">902</th><td><i>   One use of this macro is to increase alignment of medium-size</i></td></tr>
<tr><th id="903">903</th><td><i>   data to make it all fit in fewer cache lines.  */</i></td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/LOCAL_ALIGNMENT" data-ref="_M/LOCAL_ALIGNMENT">LOCAL_ALIGNMENT</dfn>(TYPE, ALIGN) \</u></td></tr>
<tr><th id="906">906</th><td><u>  ix86_local_alignment ((TYPE), VOIDmode, (ALIGN))</u></td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td><i>/* If defined, a C expression to compute the alignment for stack slot.</i></td></tr>
<tr><th id="909">909</th><td><i>   TYPE is the data type, MODE is the widest mode available, and ALIGN</i></td></tr>
<tr><th id="910">910</th><td><i>   is the alignment that the slot would ordinarily have.  The value of</i></td></tr>
<tr><th id="911">911</th><td><i>   this macro is used instead of that alignment to align the slot.</i></td></tr>
<tr><th id="912">912</th><td><i></i></td></tr>
<tr><th id="913">913</th><td><i>   If this macro is not defined, then ALIGN is used when TYPE is NULL,</i></td></tr>
<tr><th id="914">914</th><td><i>   Otherwise, LOCAL_ALIGNMENT will be used.</i></td></tr>
<tr><th id="915">915</th><td><i></i></td></tr>
<tr><th id="916">916</th><td><i>   One use of this macro is to set alignment of stack slot to the</i></td></tr>
<tr><th id="917">917</th><td><i>   maximum alignment of all possible modes which the slot may have.  */</i></td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><u>#define <dfn class="macro" id="_M/STACK_SLOT_ALIGNMENT" data-ref="_M/STACK_SLOT_ALIGNMENT">STACK_SLOT_ALIGNMENT</dfn>(TYPE, MODE, ALIGN) \</u></td></tr>
<tr><th id="920">920</th><td><u>  ix86_local_alignment ((TYPE), (MODE), (ALIGN))</u></td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td><i>/* If defined, a C expression to compute the alignment for a local</i></td></tr>
<tr><th id="923">923</th><td><i>   variable DECL.</i></td></tr>
<tr><th id="924">924</th><td><i></i></td></tr>
<tr><th id="925">925</th><td><i>   If this macro is not defined, then</i></td></tr>
<tr><th id="926">926</th><td><i>   LOCAL_ALIGNMENT (TREE_TYPE (DECL), DECL_ALIGN (DECL)) will be used.</i></td></tr>
<tr><th id="927">927</th><td><i></i></td></tr>
<tr><th id="928">928</th><td><i>   One use of this macro is to increase alignment of medium-size</i></td></tr>
<tr><th id="929">929</th><td><i>   data to make it all fit in fewer cache lines.  */</i></td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td><u>#define <dfn class="macro" id="_M/LOCAL_DECL_ALIGNMENT" data-ref="_M/LOCAL_DECL_ALIGNMENT">LOCAL_DECL_ALIGNMENT</dfn>(DECL) \</u></td></tr>
<tr><th id="932">932</th><td><u>  ix86_local_alignment ((DECL), VOIDmode, DECL_ALIGN (DECL))</u></td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td><i>/* If defined, a C expression to compute the minimum required alignment</i></td></tr>
<tr><th id="935">935</th><td><i>   for dynamic stack realignment purposes for EXP (a TYPE or DECL),</i></td></tr>
<tr><th id="936">936</th><td><i>   MODE, assuming normal alignment ALIGN.</i></td></tr>
<tr><th id="937">937</th><td><i></i></td></tr>
<tr><th id="938">938</th><td><i>   If this macro is not defined, then (ALIGN) will be used.  */</i></td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/MINIMUM_ALIGNMENT" data-ref="_M/MINIMUM_ALIGNMENT">MINIMUM_ALIGNMENT</dfn>(EXP, MODE, ALIGN) \</u></td></tr>
<tr><th id="941">941</th><td><u>  ix86_minimum_alignment ((EXP), (MODE), (ALIGN))</u></td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td><i>/* Set this nonzero if move instructions will actually fail to work</i></td></tr>
<tr><th id="945">945</th><td><i>   when given unaligned data.  */</i></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/STRICT_ALIGNMENT" data-ref="_M/STRICT_ALIGNMENT">STRICT_ALIGNMENT</dfn> 0</u></td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td><i>/* If bit field type is int, don't let it cross an int,</i></td></tr>
<tr><th id="949">949</th><td><i>   and give entire struct the alignment of an int.  */</i></td></tr>
<tr><th id="950">950</th><td><i>/* Required on the 386 since it doesn't have bit-field insns.  */</i></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/PCC_BITFIELD_TYPE_MATTERS" data-ref="_M/PCC_BITFIELD_TYPE_MATTERS">PCC_BITFIELD_TYPE_MATTERS</dfn> 1</u></td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><i>/* Standard register usage.  */</i></td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td><i>/* This processor has special stack-like registers.  See reg-stack.c</i></td></tr>
<tr><th id="956">956</th><td><i>   for details.  */</i></td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/STACK_REGS" data-ref="_M/STACK_REGS">STACK_REGS</dfn></u></td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/IS_STACK_MODE" data-ref="_M/IS_STACK_MODE">IS_STACK_MODE</dfn>(MODE)				\</u></td></tr>
<tr><th id="961">961</th><td><u>  (X87_FLOAT_MODE_P (MODE)				\</u></td></tr>
<tr><th id="962">962</th><td><u>   &amp;&amp; (!(SSE_FLOAT_MODE_P (MODE) &amp;&amp; TARGET_SSE_MATH)	\</u></td></tr>
<tr><th id="963">963</th><td><u>       || TARGET_MIX_SSE_I387))</u></td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><i>/* Number of actual hardware registers.</i></td></tr>
<tr><th id="966">966</th><td><i>   The hardware registers are assigned numbers for the compiler</i></td></tr>
<tr><th id="967">967</th><td><i>   from 0 to just below FIRST_PSEUDO_REGISTER.</i></td></tr>
<tr><th id="968">968</th><td><i>   All registers that the compiler knows about must be given numbers,</i></td></tr>
<tr><th id="969">969</th><td><i>   even those that are not normally considered general registers.</i></td></tr>
<tr><th id="970">970</th><td><i></i></td></tr>
<tr><th id="971">971</th><td><i>   In the 80386 we give the 8 general purpose registers the numbers 0-7.</i></td></tr>
<tr><th id="972">972</th><td><i>   We number the floating point registers 8-15.</i></td></tr>
<tr><th id="973">973</th><td><i>   Note that registers 0-7 can be accessed as a  short or int,</i></td></tr>
<tr><th id="974">974</th><td><i>   while only 0-3 may be used with byte `mov' instructions.</i></td></tr>
<tr><th id="975">975</th><td><i></i></td></tr>
<tr><th id="976">976</th><td><i>   Reg 16 does not correspond to any hardware register, but instead</i></td></tr>
<tr><th id="977">977</th><td><i>   appears in the RTL as an argument pointer prior to reload, and is</i></td></tr>
<tr><th id="978">978</th><td><i>   eliminated during reloading in favor of either the stack or frame</i></td></tr>
<tr><th id="979">979</th><td><i>   pointer.  */</i></td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/FIRST_PSEUDO_REGISTER" data-ref="_M/FIRST_PSEUDO_REGISTER">FIRST_PSEUDO_REGISTER</dfn> FIRST_PSEUDO_REG</u></td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td><i>/* Number of hardware registers that go into the DWARF-2 unwind info.</i></td></tr>
<tr><th id="984">984</th><td><i>   If not defined, equals FIRST_PSEUDO_REGISTER.  */</i></td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/DWARF_FRAME_REGISTERS" data-ref="_M/DWARF_FRAME_REGISTERS">DWARF_FRAME_REGISTERS</dfn> 17</u></td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><i>/* 1 for registers that have pervasive standard uses</i></td></tr>
<tr><th id="989">989</th><td><i>   and are not available for the register allocator.</i></td></tr>
<tr><th id="990">990</th><td><i>   On the 80386, the stack pointer is such, as is the arg pointer.</i></td></tr>
<tr><th id="991">991</th><td><i></i></td></tr>
<tr><th id="992">992</th><td><i>   REX registers are disabled for 32bit targets in</i></td></tr>
<tr><th id="993">993</th><td><i>   TARGET_CONDITIONAL_REGISTER_USAGE.  */</i></td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/FIXED_REGISTERS" data-ref="_M/FIXED_REGISTERS">FIXED_REGISTERS</dfn>						\</u></td></tr>
<tr><th id="996">996</th><td><u>/*ax,dx,cx,bx,si,di,bp,sp,st,st1,st2,st3,st4,st5,st6,st7*/	\</u></td></tr>
<tr><th id="997">997</th><td><u>{  0, 0, 0, 0, 0, 0, 0, 1, 0,  0,  0,  0,  0,  0,  0,  0,	\</u></td></tr>
<tr><th id="998">998</th><td><u>/*arg,flags,fpsr,fpcr,frame*/					\</u></td></tr>
<tr><th id="999">999</th><td><u>    1,    1,   1,   1,    1,					\</u></td></tr>
<tr><th id="1000">1000</th><td><u>/*xmm0,xmm1,xmm2,xmm3,xmm4,xmm5,xmm6,xmm7*/			\</u></td></tr>
<tr><th id="1001">1001</th><td><u>     0,   0,   0,   0,   0,   0,   0,   0,			\</u></td></tr>
<tr><th id="1002">1002</th><td><u>/* mm0, mm1, mm2, mm3, mm4, mm5, mm6, mm7*/			\</u></td></tr>
<tr><th id="1003">1003</th><td><u>     0,   0,   0,   0,   0,   0,   0,   0,			\</u></td></tr>
<tr><th id="1004">1004</th><td><u>/*  r8,  r9, r10, r11, r12, r13, r14, r15*/			\</u></td></tr>
<tr><th id="1005">1005</th><td><u>     0,   0,   0,   0,   0,   0,   0,   0,			\</u></td></tr>
<tr><th id="1006">1006</th><td><u>/*xmm8,xmm9,xmm10,xmm11,xmm12,xmm13,xmm14,xmm15*/		\</u></td></tr>
<tr><th id="1007">1007</th><td><u>     0,   0,    0,    0,    0,    0,    0,    0,		\</u></td></tr>
<tr><th id="1008">1008</th><td><u>/*xmm16,xmm17,xmm18,xmm19,xmm20,xmm21,xmm22,xmm23*/		\</u></td></tr>
<tr><th id="1009">1009</th><td><u>     0,   0,    0,    0,    0,    0,    0,    0,		\</u></td></tr>
<tr><th id="1010">1010</th><td><u>/*xmm24,xmm25,xmm26,xmm27,xmm28,xmm29,xmm30,xmm31*/		\</u></td></tr>
<tr><th id="1011">1011</th><td><u>     0,   0,    0,    0,    0,    0,    0,    0,		\</u></td></tr>
<tr><th id="1012">1012</th><td><u>/*  k0,  k1, k2, k3, k4, k5, k6, k7*/				\</u></td></tr>
<tr><th id="1013">1013</th><td><u>     0,  0,   0,  0,  0,  0,  0,  0,				\</u></td></tr>
<tr><th id="1014">1014</th><td><u>/*   b0, b1, b2, b3*/						\</u></td></tr>
<tr><th id="1015">1015</th><td><u>     0,  0,  0,  0 }</u></td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td><i>/* 1 for registers not available across function calls.</i></td></tr>
<tr><th id="1018">1018</th><td><i>   These must include the FIXED_REGISTERS and also any</i></td></tr>
<tr><th id="1019">1019</th><td><i>   registers that can be used without being saved.</i></td></tr>
<tr><th id="1020">1020</th><td><i>   The latter must include the registers where values are returned</i></td></tr>
<tr><th id="1021">1021</th><td><i>   and the register where structure-value addresses are passed.</i></td></tr>
<tr><th id="1022">1022</th><td><i>   Aside from that, you can include as many other registers as you like.</i></td></tr>
<tr><th id="1023">1023</th><td><i></i></td></tr>
<tr><th id="1024">1024</th><td><i>   Value is set to 1 if the register is call used unconditionally.</i></td></tr>
<tr><th id="1025">1025</th><td><i>   Bit one is set if the register is call used on TARGET_32BIT ABI.</i></td></tr>
<tr><th id="1026">1026</th><td><i>   Bit two is set if the register is call used on TARGET_64BIT ABI.</i></td></tr>
<tr><th id="1027">1027</th><td><i>   Bit three is set if the register is call used on TARGET_64BIT_MS_ABI.</i></td></tr>
<tr><th id="1028">1028</th><td><i></i></td></tr>
<tr><th id="1029">1029</th><td><i>   Proper values are computed in TARGET_CONDITIONAL_REGISTER_USAGE.  */</i></td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/CALL_USED_REGISTERS_MASK" data-ref="_M/CALL_USED_REGISTERS_MASK">CALL_USED_REGISTERS_MASK</dfn>(IS_64BIT_MS_ABI) \</u></td></tr>
<tr><th id="1032">1032</th><td><u>  ((IS_64BIT_MS_ABI) ? (1 &lt;&lt; 3) : TARGET_64BIT ? (1 &lt;&lt; 2) : (1 &lt;&lt; 1))</u></td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/CALL_USED_REGISTERS" data-ref="_M/CALL_USED_REGISTERS">CALL_USED_REGISTERS</dfn>					\</u></td></tr>
<tr><th id="1035">1035</th><td><u>/*ax,dx,cx,bx,si,di,bp,sp,st,st1,st2,st3,st4,st5,st6,st7*/	\</u></td></tr>
<tr><th id="1036">1036</th><td><u>{  1, 1, 1, 0, 4, 4, 0, 1, 1,  1,  1,  1,  1,  1,  1,  1,	\</u></td></tr>
<tr><th id="1037">1037</th><td><u>/*arg,flags,fpsr,fpcr,frame*/					\</u></td></tr>
<tr><th id="1038">1038</th><td><u>    1,   1,    1,   1,    1,					\</u></td></tr>
<tr><th id="1039">1039</th><td><u>/*xmm0,xmm1,xmm2,xmm3,xmm4,xmm5,xmm6,xmm7*/			\</u></td></tr>
<tr><th id="1040">1040</th><td><u>     1,   1,   1,   1,   1,   1,   6,   6,			\</u></td></tr>
<tr><th id="1041">1041</th><td><u>/* mm0, mm1, mm2, mm3, mm4, mm5, mm6, mm7*/			\</u></td></tr>
<tr><th id="1042">1042</th><td><u>     1,   1,   1,   1,   1,   1,   1,   1,			\</u></td></tr>
<tr><th id="1043">1043</th><td><u>/*  r8,  r9, r10, r11, r12, r13, r14, r15*/			\</u></td></tr>
<tr><th id="1044">1044</th><td><u>     1,   1,   1,   1,   2,   2,   2,   2,			\</u></td></tr>
<tr><th id="1045">1045</th><td><u>/*xmm8,xmm9,xmm10,xmm11,xmm12,xmm13,xmm14,xmm15*/		\</u></td></tr>
<tr><th id="1046">1046</th><td><u>     6,   6,    6,    6,    6,    6,    6,    6,		\</u></td></tr>
<tr><th id="1047">1047</th><td><u>/*xmm16,xmm17,xmm18,xmm19,xmm20,xmm21,xmm22,xmm23*/		\</u></td></tr>
<tr><th id="1048">1048</th><td><u>     6,    6,     6,    6,    6,    6,    6,    6,		\</u></td></tr>
<tr><th id="1049">1049</th><td><u>/*xmm24,xmm25,xmm26,xmm27,xmm28,xmm29,xmm30,xmm31*/		\</u></td></tr>
<tr><th id="1050">1050</th><td><u>     6,    6,     6,    6,    6,    6,    6,    6,		\</u></td></tr>
<tr><th id="1051">1051</th><td><u> /* k0,  k1,  k2,  k3,  k4,  k5,  k6,  k7*/			\</u></td></tr>
<tr><th id="1052">1052</th><td><u>     1,   1,   1,   1,   1,   1,   1,   1,			\</u></td></tr>
<tr><th id="1053">1053</th><td><u>/*   b0, b1, b2, b3*/						\</u></td></tr>
<tr><th id="1054">1054</th><td><u>     1,  1,  1,  1 }</u></td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td><i>/* Order in which to allocate registers.  Each register must be</i></td></tr>
<tr><th id="1057">1057</th><td><i>   listed once, even those in FIXED_REGISTERS.  List frame pointer</i></td></tr>
<tr><th id="1058">1058</th><td><i>   late and fixed registers last.  Note that, in general, we prefer</i></td></tr>
<tr><th id="1059">1059</th><td><i>   registers listed in CALL_USED_REGISTERS, keeping the others</i></td></tr>
<tr><th id="1060">1060</th><td><i>   available for storage of persistent values.</i></td></tr>
<tr><th id="1061">1061</th><td><i></i></td></tr>
<tr><th id="1062">1062</th><td><i>   The ADJUST_REG_ALLOC_ORDER actually overwrite the order,</i></td></tr>
<tr><th id="1063">1063</th><td><i>   so this is just empty initializer for array.  */</i></td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/REG_ALLOC_ORDER" data-ref="_M/REG_ALLOC_ORDER">REG_ALLOC_ORDER</dfn> 					\</u></td></tr>
<tr><th id="1066">1066</th><td><u>{  0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17,\</u></td></tr>
<tr><th id="1067">1067</th><td><u>   18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32,	\</u></td></tr>
<tr><th id="1068">1068</th><td><u>   33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47,  \</u></td></tr>
<tr><th id="1069">1069</th><td><u>   48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62,	\</u></td></tr>
<tr><th id="1070">1070</th><td><u>   63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77,  \</u></td></tr>
<tr><th id="1071">1071</th><td><u>   78, 79, 80 }</u></td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td><i>/* ADJUST_REG_ALLOC_ORDER is a macro which permits reg_alloc_order</i></td></tr>
<tr><th id="1074">1074</th><td><i>   to be rearranged based on a particular function.  When using sse math,</i></td></tr>
<tr><th id="1075">1075</th><td><i>   we want to allocate SSE before x87 registers and vice versa.  */</i></td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/ADJUST_REG_ALLOC_ORDER" data-ref="_M/ADJUST_REG_ALLOC_ORDER">ADJUST_REG_ALLOC_ORDER</dfn> x86_order_regs_for_local_alloc ()</u></td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/OVERRIDE_ABI_FORMAT" data-ref="_M/OVERRIDE_ABI_FORMAT">OVERRIDE_ABI_FORMAT</dfn>(FNDECL) ix86_call_abi_override (FNDECL)</u></td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td><i>/* Return number of consecutive hard regs needed starting at reg REGNO</i></td></tr>
<tr><th id="1083">1083</th><td><i>   to hold something of mode MODE.</i></td></tr>
<tr><th id="1084">1084</th><td><i>   This is ordinarily the length in words of a value of mode MODE</i></td></tr>
<tr><th id="1085">1085</th><td><i>   but can be less for certain modes in special long registers.</i></td></tr>
<tr><th id="1086">1086</th><td><i></i></td></tr>
<tr><th id="1087">1087</th><td><i>   Actually there are no two word move instructions for consecutive</i></td></tr>
<tr><th id="1088">1088</th><td><i>   registers.  And only registers 0-3 may have mov byte instructions</i></td></tr>
<tr><th id="1089">1089</th><td><i>   applied to them.  */</i></td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/HARD_REGNO_NREGS" data-ref="_M/HARD_REGNO_NREGS">HARD_REGNO_NREGS</dfn>(REGNO, MODE)					\</u></td></tr>
<tr><th id="1092">1092</th><td><u>  (GENERAL_REGNO_P (REGNO)						\</u></td></tr>
<tr><th id="1093">1093</th><td><u>   ? ((MODE) == XFmode							\</u></td></tr>
<tr><th id="1094">1094</th><td><u>      ? (TARGET_64BIT ? 2 : 3)						\</u></td></tr>
<tr><th id="1095">1095</th><td><u>      : ((MODE) == XCmode						\</u></td></tr>
<tr><th id="1096">1096</th><td><u>	 ? (TARGET_64BIT ? 4 : 6)					\</u></td></tr>
<tr><th id="1097">1097</th><td><u>	 : CEIL (GET_MODE_SIZE (MODE), UNITS_PER_WORD)))		\</u></td></tr>
<tr><th id="1098">1098</th><td><u>   : (COMPLEX_MODE_P (MODE) ? 2 :					\</u></td></tr>
<tr><th id="1099">1099</th><td><u>      (((MODE == V64SFmode) || (MODE == V64SImode)) ? 4 : 1)))</u></td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/HARD_REGNO_NREGS_HAS_PADDING" data-ref="_M/HARD_REGNO_NREGS_HAS_PADDING">HARD_REGNO_NREGS_HAS_PADDING</dfn>(REGNO, MODE)			\</u></td></tr>
<tr><th id="1102">1102</th><td><u>  (TARGET_128BIT_LONG_DOUBLE &amp;&amp; !TARGET_64BIT				\</u></td></tr>
<tr><th id="1103">1103</th><td><u>   &amp;&amp; GENERAL_REGNO_P (REGNO)						\</u></td></tr>
<tr><th id="1104">1104</th><td><u>   &amp;&amp; ((MODE) == XFmode || (MODE) == XCmode))</u></td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td><u>#define <dfn class="macro" id="_M/HARD_REGNO_NREGS_WITH_PADDING" data-ref="_M/HARD_REGNO_NREGS_WITH_PADDING">HARD_REGNO_NREGS_WITH_PADDING</dfn>(REGNO, MODE) ((MODE) == XFmode ? 4 : 8)</u></td></tr>
<tr><th id="1107">1107</th><td></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/VALID_AVX256_REG_MODE" data-ref="_M/VALID_AVX256_REG_MODE">VALID_AVX256_REG_MODE</dfn>(MODE)					\</u></td></tr>
<tr><th id="1109">1109</th><td><u>  ((MODE) == V32QImode || (MODE) == V16HImode || (MODE) == V8SImode	\</u></td></tr>
<tr><th id="1110">1110</th><td><u>   || (MODE) == V4DImode || (MODE) == V2TImode || (MODE) == V8SFmode	\</u></td></tr>
<tr><th id="1111">1111</th><td><u>   || (MODE) == V4DFmode)</u></td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/VALID_AVX256_REG_OR_OI_MODE" data-ref="_M/VALID_AVX256_REG_OR_OI_MODE">VALID_AVX256_REG_OR_OI_MODE</dfn>(MODE)		\</u></td></tr>
<tr><th id="1114">1114</th><td><u>  (VALID_AVX256_REG_MODE (MODE) || (MODE) == OImode)</u></td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td><u>#define <dfn class="macro" id="_M/VALID_AVX512F_SCALAR_MODE" data-ref="_M/VALID_AVX512F_SCALAR_MODE">VALID_AVX512F_SCALAR_MODE</dfn>(MODE)					\</u></td></tr>
<tr><th id="1117">1117</th><td><u>  ((MODE) == DImode || (MODE) == DFmode || (MODE) == SImode		\</u></td></tr>
<tr><th id="1118">1118</th><td><u>   || (MODE) == SFmode)</u></td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/VALID_AVX512F_REG_MODE" data-ref="_M/VALID_AVX512F_REG_MODE">VALID_AVX512F_REG_MODE</dfn>(MODE)					\</u></td></tr>
<tr><th id="1121">1121</th><td><u>  ((MODE) == V8DImode || (MODE) == V8DFmode || (MODE) == V64QImode	\</u></td></tr>
<tr><th id="1122">1122</th><td><u>   || (MODE) == V16SImode || (MODE) == V16SFmode || (MODE) == V32HImode \</u></td></tr>
<tr><th id="1123">1123</th><td><u>   || (MODE) == V4TImode)</u></td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/VALID_AVX512F_REG_OR_XI_MODE" data-ref="_M/VALID_AVX512F_REG_OR_XI_MODE">VALID_AVX512F_REG_OR_XI_MODE</dfn>(MODE)				\</u></td></tr>
<tr><th id="1126">1126</th><td><u>  (VALID_AVX512F_REG_MODE (MODE) || (MODE) == XImode)</u></td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/VALID_AVX512VL_128_REG_MODE" data-ref="_M/VALID_AVX512VL_128_REG_MODE">VALID_AVX512VL_128_REG_MODE</dfn>(MODE)				\</u></td></tr>
<tr><th id="1129">1129</th><td><u>  ((MODE) == V2DImode || (MODE) == V2DFmode || (MODE) == V16QImode	\</u></td></tr>
<tr><th id="1130">1130</th><td><u>   || (MODE) == V4SImode || (MODE) == V4SFmode || (MODE) == V8HImode	\</u></td></tr>
<tr><th id="1131">1131</th><td><u>   || (MODE) == TFmode || (MODE) == V1TImode)</u></td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/VALID_SSE2_REG_MODE" data-ref="_M/VALID_SSE2_REG_MODE">VALID_SSE2_REG_MODE</dfn>(MODE)					\</u></td></tr>
<tr><th id="1134">1134</th><td><u>  ((MODE) == V16QImode || (MODE) == V8HImode || (MODE) == V2DFmode	\</u></td></tr>
<tr><th id="1135">1135</th><td><u>   || (MODE) == V2DImode || (MODE) == DFmode)</u></td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/VALID_SSE_REG_MODE" data-ref="_M/VALID_SSE_REG_MODE">VALID_SSE_REG_MODE</dfn>(MODE)					\</u></td></tr>
<tr><th id="1138">1138</th><td><u>  ((MODE) == V1TImode || (MODE) == TImode				\</u></td></tr>
<tr><th id="1139">1139</th><td><u>   || (MODE) == V4SFmode || (MODE) == V4SImode				\</u></td></tr>
<tr><th id="1140">1140</th><td><u>   || (MODE) == SFmode || (MODE) == TFmode)</u></td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/VALID_MMX_REG_MODE_3DNOW" data-ref="_M/VALID_MMX_REG_MODE_3DNOW">VALID_MMX_REG_MODE_3DNOW</dfn>(MODE) \</u></td></tr>
<tr><th id="1143">1143</th><td><u>  ((MODE) == V2SFmode || (MODE) == SFmode)</u></td></tr>
<tr><th id="1144">1144</th><td></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/VALID_MMX_REG_MODE" data-ref="_M/VALID_MMX_REG_MODE">VALID_MMX_REG_MODE</dfn>(MODE)					\</u></td></tr>
<tr><th id="1146">1146</th><td><u>  ((MODE == V1DImode) || (MODE) == DImode				\</u></td></tr>
<tr><th id="1147">1147</th><td><u>   || (MODE) == V2SImode || (MODE) == SImode				\</u></td></tr>
<tr><th id="1148">1148</th><td><u>   || (MODE) == V4HImode || (MODE) == V8QImode)</u></td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/VALID_MASK_REG_MODE" data-ref="_M/VALID_MASK_REG_MODE">VALID_MASK_REG_MODE</dfn>(MODE) ((MODE) == HImode || (MODE) == QImode)</u></td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><u>#define <dfn class="macro" id="_M/VALID_MASK_AVX512BW_MODE" data-ref="_M/VALID_MASK_AVX512BW_MODE">VALID_MASK_AVX512BW_MODE</dfn>(MODE) ((MODE) == SImode || (MODE) == DImode)</u></td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/VALID_BND_REG_MODE" data-ref="_M/VALID_BND_REG_MODE">VALID_BND_REG_MODE</dfn>(MODE) \</u></td></tr>
<tr><th id="1155">1155</th><td><u>  (TARGET_64BIT ? (MODE) == BND64mode : (MODE) == BND32mode)</u></td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/VALID_DFP_MODE_P" data-ref="_M/VALID_DFP_MODE_P">VALID_DFP_MODE_P</dfn>(MODE) \</u></td></tr>
<tr><th id="1158">1158</th><td><u>  ((MODE) == SDmode || (MODE) == DDmode || (MODE) == TDmode)</u></td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td><u>#define <dfn class="macro" id="_M/VALID_FP_MODE_P" data-ref="_M/VALID_FP_MODE_P">VALID_FP_MODE_P</dfn>(MODE)						\</u></td></tr>
<tr><th id="1161">1161</th><td><u>  ((MODE) == SFmode || (MODE) == DFmode || (MODE) == XFmode		\</u></td></tr>
<tr><th id="1162">1162</th><td><u>   || (MODE) == SCmode || (MODE) == DCmode || (MODE) == XCmode)</u>		\</td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/VALID_INT_MODE_P" data-ref="_M/VALID_INT_MODE_P">VALID_INT_MODE_P</dfn>(MODE)						\</u></td></tr>
<tr><th id="1165">1165</th><td><u>  ((MODE) == QImode || (MODE) == HImode || (MODE) == SImode		\</u></td></tr>
<tr><th id="1166">1166</th><td><u>   || (MODE) == DImode							\</u></td></tr>
<tr><th id="1167">1167</th><td><u>   || (MODE) == CQImode || (MODE) == CHImode || (MODE) == CSImode	\</u></td></tr>
<tr><th id="1168">1168</th><td><u>   || (MODE) == CDImode							\</u></td></tr>
<tr><th id="1169">1169</th><td><u>   || (TARGET_64BIT &amp;&amp; ((MODE) == TImode || (MODE) == CTImode		\</u></td></tr>
<tr><th id="1170">1170</th><td><u>			|| (MODE) == TFmode || (MODE) == TCmode)))</u></td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td><i>/* Return true for modes passed in SSE registers.  */</i></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/SSE_REG_MODE_P" data-ref="_M/SSE_REG_MODE_P">SSE_REG_MODE_P</dfn>(MODE)						\</u></td></tr>
<tr><th id="1174">1174</th><td><u>  ((MODE) == V1TImode || (MODE) == TImode || (MODE) == V16QImode	\</u></td></tr>
<tr><th id="1175">1175</th><td><u>   || (MODE) == TFmode || (MODE) == V8HImode || (MODE) == V2DFmode	\</u></td></tr>
<tr><th id="1176">1176</th><td><u>   || (MODE) == V2DImode || (MODE) == V4SFmode || (MODE) == V4SImode	\</u></td></tr>
<tr><th id="1177">1177</th><td><u>   || (MODE) == V32QImode || (MODE) == V16HImode || (MODE) == V8SImode	\</u></td></tr>
<tr><th id="1178">1178</th><td><u>   || (MODE) == V4DImode || (MODE) == V8SFmode || (MODE) == V4DFmode	\</u></td></tr>
<tr><th id="1179">1179</th><td><u>   || (MODE) == V2TImode || (MODE) == V8DImode || (MODE) == V64QImode	\</u></td></tr>
<tr><th id="1180">1180</th><td><u>   || (MODE) == V16SImode || (MODE) == V32HImode || (MODE) == V8DFmode	\</u></td></tr>
<tr><th id="1181">1181</th><td><u>   || (MODE) == V16SFmode)</u></td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/X87_FLOAT_MODE_P" data-ref="_M/X87_FLOAT_MODE_P">X87_FLOAT_MODE_P</dfn>(MODE)	\</u></td></tr>
<tr><th id="1184">1184</th><td><u>  (TARGET_80387 &amp;&amp; ((MODE) == SFmode || (MODE) == DFmode || (MODE) == XFmode))</u></td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/SSE_FLOAT_MODE_P" data-ref="_M/SSE_FLOAT_MODE_P">SSE_FLOAT_MODE_P</dfn>(MODE) \</u></td></tr>
<tr><th id="1187">1187</th><td><u>  ((TARGET_SSE &amp;&amp; (MODE) == SFmode) || (TARGET_SSE2 &amp;&amp; (MODE) == DFmode))</u></td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/FMA4_VEC_FLOAT_MODE_P" data-ref="_M/FMA4_VEC_FLOAT_MODE_P">FMA4_VEC_FLOAT_MODE_P</dfn>(MODE) \</u></td></tr>
<tr><th id="1190">1190</th><td><u>  (TARGET_FMA4 &amp;&amp; ((MODE) == V4SFmode || (MODE) == V2DFmode \</u></td></tr>
<tr><th id="1191">1191</th><td><u>		  || (MODE) == V8SFmode || (MODE) == V4DFmode))</u></td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td><i>/* Value is 1 if hard register REGNO can hold a value of machine-mode MODE.  */</i></td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/HARD_REGNO_MODE_OK" data-ref="_M/HARD_REGNO_MODE_OK">HARD_REGNO_MODE_OK</dfn>(REGNO, MODE)	\</u></td></tr>
<tr><th id="1196">1196</th><td><u>   ix86_hard_regno_mode_ok ((REGNO), (MODE))</u></td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td><i>/* Value is 1 if it is a good idea to tie two pseudo registers</i></td></tr>
<tr><th id="1199">1199</th><td><i>   when one has mode MODE1 and one has mode MODE2.</i></td></tr>
<tr><th id="1200">1200</th><td><i>   If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2,</i></td></tr>
<tr><th id="1201">1201</th><td><i>   for any hard reg, then this must be 0 for correct output.  */</i></td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/MODES_TIEABLE_P" data-ref="_M/MODES_TIEABLE_P">MODES_TIEABLE_P</dfn>(MODE1, MODE2) \</u></td></tr>
<tr><th id="1204">1204</th><td><u>  ix86_modes_tieable_p ((MODE1), (MODE2))</u></td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td><i>/* It is possible to write patterns to move flags; but until someone</i></td></tr>
<tr><th id="1207">1207</th><td><i>   does it,  */</i></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/AVOID_CCMODE_COPIES" data-ref="_M/AVOID_CCMODE_COPIES">AVOID_CCMODE_COPIES</dfn></u></td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td><i>/* Specify the modes required to caller save a given hard regno.</i></td></tr>
<tr><th id="1211">1211</th><td><i>   We do this on i386 to prevent flags from being saved at all.</i></td></tr>
<tr><th id="1212">1212</th><td><i></i></td></tr>
<tr><th id="1213">1213</th><td><i>   Kill any attempts to combine saving of modes.  */</i></td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/HARD_REGNO_CALLER_SAVE_MODE" data-ref="_M/HARD_REGNO_CALLER_SAVE_MODE">HARD_REGNO_CALLER_SAVE_MODE</dfn>(REGNO, NREGS, MODE)			\</u></td></tr>
<tr><th id="1216">1216</th><td><u>  (CC_REGNO_P (REGNO) ? VOIDmode					\</u></td></tr>
<tr><th id="1217">1217</th><td><u>   : MMX_REGNO_P (REGNO) ? V8QImode					\</u></td></tr>
<tr><th id="1218">1218</th><td><u>   : (MODE) == VOIDmode &amp;&amp; (NREGS) != 1 ? VOIDmode			\</u></td></tr>
<tr><th id="1219">1219</th><td><u>   : (MODE) == VOIDmode ? choose_hard_reg_mode ((REGNO), (NREGS), false) \</u></td></tr>
<tr><th id="1220">1220</th><td><u>   : (MODE) == HImode &amp;&amp; !((GENERAL_REGNO_P (REGNO)			\</u></td></tr>
<tr><th id="1221">1221</th><td><u>			    &amp;&amp; TARGET_PARTIAL_REG_STALL)		\</u></td></tr>
<tr><th id="1222">1222</th><td><u>			   || MASK_REGNO_P (REGNO)) ? SImode		\</u></td></tr>
<tr><th id="1223">1223</th><td><u>   : (MODE) == QImode &amp;&amp; !(ANY_QI_REGNO_P (REGNO)			\</u></td></tr>
<tr><th id="1224">1224</th><td><u>			   || MASK_REGNO_P (REGNO)) ? SImode		\</u></td></tr>
<tr><th id="1225">1225</th><td><u>   : (MODE))</u></td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td><i>/* The only ABI that saves SSE registers across calls is Win64 (thus no</i></td></tr>
<tr><th id="1228">1228</th><td><i>   need to check the current ABI here), and with AVX enabled Win64 only</i></td></tr>
<tr><th id="1229">1229</th><td><i>   guarantees that the low 16 bytes are saved.  */</i></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/HARD_REGNO_CALL_PART_CLOBBERED" data-ref="_M/HARD_REGNO_CALL_PART_CLOBBERED">HARD_REGNO_CALL_PART_CLOBBERED</dfn>(REGNO, MODE)             \</u></td></tr>
<tr><th id="1231">1231</th><td><u>  (SSE_REGNO_P (REGNO) &amp;&amp; GET_MODE_SIZE (MODE) &gt; 16)</u></td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td><i>/* Specify the registers used for certain standard purposes.</i></td></tr>
<tr><th id="1234">1234</th><td><i>   The values of these macros are register numbers.  */</i></td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td><i>/* on the 386 the pc register is %eip, and is not usable as a general</i></td></tr>
<tr><th id="1237">1237</th><td><i>   register.  The ordinary mov instructions won't work */</i></td></tr>
<tr><th id="1238">1238</th><td><i>/* #define PC_REGNUM  */</i></td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td><i>/* Base register for access to arguments of the function.  */</i></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/ARG_POINTER_REGNUM" data-ref="_M/ARG_POINTER_REGNUM">ARG_POINTER_REGNUM</dfn> ARGP_REG</u></td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td><i>/* Register to use for pushing function arguments.  */</i></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/STACK_POINTER_REGNUM" data-ref="_M/STACK_POINTER_REGNUM">STACK_POINTER_REGNUM</dfn> SP_REG</u></td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td><i>/* Base register for access to local variables of the function.  */</i></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/FRAME_POINTER_REGNUM" data-ref="_M/FRAME_POINTER_REGNUM">FRAME_POINTER_REGNUM</dfn> FRAME_REG</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/HARD_FRAME_POINTER_REGNUM" data-ref="_M/HARD_FRAME_POINTER_REGNUM">HARD_FRAME_POINTER_REGNUM</dfn> BP_REG</u></td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/FIRST_INT_REG" data-ref="_M/FIRST_INT_REG">FIRST_INT_REG</dfn> AX_REG</u></td></tr>
<tr><th id="1251">1251</th><td><u>#define <dfn class="macro" id="_M/LAST_INT_REG" data-ref="_M/LAST_INT_REG">LAST_INT_REG</dfn>  SP_REG</u></td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td><u>#define <dfn class="macro" id="_M/FIRST_QI_REG" data-ref="_M/FIRST_QI_REG">FIRST_QI_REG</dfn> AX_REG</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define <dfn class="macro" id="_M/LAST_QI_REG" data-ref="_M/LAST_QI_REG">LAST_QI_REG</dfn>  BX_REG</u></td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><i>/* First &amp; last stack-like regs */</i></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/FIRST_STACK_REG" data-ref="_M/FIRST_STACK_REG">FIRST_STACK_REG</dfn> ST0_REG</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/LAST_STACK_REG" data-ref="_M/LAST_STACK_REG">LAST_STACK_REG</dfn>  ST7_REG</u></td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td><u>#define <dfn class="macro" id="_M/FIRST_SSE_REG" data-ref="_M/FIRST_SSE_REG">FIRST_SSE_REG</dfn> XMM0_REG</u></td></tr>
<tr><th id="1261">1261</th><td><u>#define <dfn class="macro" id="_M/LAST_SSE_REG" data-ref="_M/LAST_SSE_REG">LAST_SSE_REG</dfn>  XMM7_REG</u></td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/FIRST_MMX_REG" data-ref="_M/FIRST_MMX_REG">FIRST_MMX_REG</dfn>  MM0_REG</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/LAST_MMX_REG" data-ref="_M/LAST_MMX_REG">LAST_MMX_REG</dfn>   MM7_REG</u></td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/FIRST_REX_INT_REG" data-ref="_M/FIRST_REX_INT_REG">FIRST_REX_INT_REG</dfn>  R8_REG</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/LAST_REX_INT_REG" data-ref="_M/LAST_REX_INT_REG">LAST_REX_INT_REG</dfn>   R15_REG</u></td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/FIRST_REX_SSE_REG" data-ref="_M/FIRST_REX_SSE_REG">FIRST_REX_SSE_REG</dfn>  XMM8_REG</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define <dfn class="macro" id="_M/LAST_REX_SSE_REG" data-ref="_M/LAST_REX_SSE_REG">LAST_REX_SSE_REG</dfn>   XMM15_REG</u></td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/FIRST_EXT_REX_SSE_REG" data-ref="_M/FIRST_EXT_REX_SSE_REG">FIRST_EXT_REX_SSE_REG</dfn>  XMM16_REG</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define <dfn class="macro" id="_M/LAST_EXT_REX_SSE_REG" data-ref="_M/LAST_EXT_REX_SSE_REG">LAST_EXT_REX_SSE_REG</dfn>   XMM31_REG</u></td></tr>
<tr><th id="1274">1274</th><td></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/FIRST_MASK_REG" data-ref="_M/FIRST_MASK_REG">FIRST_MASK_REG</dfn>  MASK0_REG</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/LAST_MASK_REG" data-ref="_M/LAST_MASK_REG">LAST_MASK_REG</dfn>   MASK7_REG</u></td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/FIRST_BND_REG" data-ref="_M/FIRST_BND_REG">FIRST_BND_REG</dfn>  BND0_REG</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define <dfn class="macro" id="_M/LAST_BND_REG" data-ref="_M/LAST_BND_REG">LAST_BND_REG</dfn>   BND3_REG</u></td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td><i>/* Override this in other tm.h files to cope with various OS lossage</i></td></tr>
<tr><th id="1282">1282</th><td><i>   requiring a frame pointer.  */</i></td></tr>
<tr><th id="1283">1283</th><td><u>#<span data-ppcond="1283">ifndef</span> <span class="macro" data-ref="_M/SUBTARGET_FRAME_POINTER_REQUIRED">SUBTARGET_FRAME_POINTER_REQUIRED</span></u></td></tr>
<tr><th id="1284">1284</th><td><u>#define <dfn class="macro" id="_M/SUBTARGET_FRAME_POINTER_REQUIRED" data-ref="_M/SUBTARGET_FRAME_POINTER_REQUIRED">SUBTARGET_FRAME_POINTER_REQUIRED</dfn> 0</u></td></tr>
<tr><th id="1285">1285</th><td><u>#<span data-ppcond="1283">endif</span></u></td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td><i>/* Make sure we can access arbitrary call frames.  */</i></td></tr>
<tr><th id="1288">1288</th><td><u>#define <dfn class="macro" id="_M/SETUP_FRAME_ADDRESSES" data-ref="_M/SETUP_FRAME_ADDRESSES">SETUP_FRAME_ADDRESSES</dfn>()  ix86_setup_frame_addresses ()</u></td></tr>
<tr><th id="1289">1289</th><td></td></tr>
<tr><th id="1290">1290</th><td><i>/* Register to hold the addressing base for position independent</i></td></tr>
<tr><th id="1291">1291</th><td><i>   code access to data items.  We don't use PIC pointer for 64bit</i></td></tr>
<tr><th id="1292">1292</th><td><i>   mode.  Define the regnum to dummy value to prevent gcc from</i></td></tr>
<tr><th id="1293">1293</th><td><i>   pessimizing code dealing with EBX.</i></td></tr>
<tr><th id="1294">1294</th><td><i></i></td></tr>
<tr><th id="1295">1295</th><td><i>   To avoid clobbering a call-saved register unnecessarily, we renumber</i></td></tr>
<tr><th id="1296">1296</th><td><i>   the pic register when possible.  The change is visible after the</i></td></tr>
<tr><th id="1297">1297</th><td><i>   prologue has been emitted.  */</i></td></tr>
<tr><th id="1298">1298</th><td></td></tr>
<tr><th id="1299">1299</th><td><u>#define <dfn class="macro" id="_M/REAL_PIC_OFFSET_TABLE_REGNUM" data-ref="_M/REAL_PIC_OFFSET_TABLE_REGNUM">REAL_PIC_OFFSET_TABLE_REGNUM</dfn>  (TARGET_64BIT ? R15_REG : BX_REG)</u></td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/PIC_OFFSET_TABLE_REGNUM" data-ref="_M/PIC_OFFSET_TABLE_REGNUM">PIC_OFFSET_TABLE_REGNUM</dfn>						\</u></td></tr>
<tr><th id="1302">1302</th><td><u>  (ix86_use_pseudo_pic_reg ()						\</u></td></tr>
<tr><th id="1303">1303</th><td><u>   ? (pic_offset_table_rtx						\</u></td></tr>
<tr><th id="1304">1304</th><td><u>      ? INVALID_REGNUM							\</u></td></tr>
<tr><th id="1305">1305</th><td><u>      : REAL_PIC_OFFSET_TABLE_REGNUM)					\</u></td></tr>
<tr><th id="1306">1306</th><td><u>   : INVALID_REGNUM)</u></td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/GOT_SYMBOL_NAME" data-ref="_M/GOT_SYMBOL_NAME">GOT_SYMBOL_NAME</dfn> "_GLOBAL_OFFSET_TABLE_"</u></td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td><i>/* This is overridden by &lt;cygwin.h&gt;.  */</i></td></tr>
<tr><th id="1311">1311</th><td><u>#define <dfn class="macro" id="_M/MS_AGGREGATE_RETURN" data-ref="_M/MS_AGGREGATE_RETURN">MS_AGGREGATE_RETURN</dfn> 0</u></td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/KEEP_AGGREGATE_RETURN_POINTER" data-ref="_M/KEEP_AGGREGATE_RETURN_POINTER">KEEP_AGGREGATE_RETURN_POINTER</dfn> 0</u></td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td><i>/* Define the classes of registers for register constraints in the</i></td></tr>
<tr><th id="1316">1316</th><td><i>   machine description.  Also define ranges of constants.</i></td></tr>
<tr><th id="1317">1317</th><td><i></i></td></tr>
<tr><th id="1318">1318</th><td><i>   One of the classes must always be named ALL_REGS and include all hard regs.</i></td></tr>
<tr><th id="1319">1319</th><td><i>   If there is more than one class, another class must be named NO_REGS</i></td></tr>
<tr><th id="1320">1320</th><td><i>   and contain no registers.</i></td></tr>
<tr><th id="1321">1321</th><td><i></i></td></tr>
<tr><th id="1322">1322</th><td><i>   The name GENERAL_REGS must be the name of a class (or an alias for</i></td></tr>
<tr><th id="1323">1323</th><td><i>   another name such as ALL_REGS).  This is the class of registers</i></td></tr>
<tr><th id="1324">1324</th><td><i>   that is allowed by "g" or "r" in a register constraint.</i></td></tr>
<tr><th id="1325">1325</th><td><i>   Also, registers outside this class are allocated only when</i></td></tr>
<tr><th id="1326">1326</th><td><i>   instructions express preferences for them.</i></td></tr>
<tr><th id="1327">1327</th><td><i></i></td></tr>
<tr><th id="1328">1328</th><td><i>   The classes must be numbered in nondecreasing order; that is,</i></td></tr>
<tr><th id="1329">1329</th><td><i>   a larger-numbered class must never be contained completely</i></td></tr>
<tr><th id="1330">1330</th><td><i>   in a smaller-numbered class.  This is why CLOBBERED_REGS class</i></td></tr>
<tr><th id="1331">1331</th><td><i>   is listed early, even though in 64-bit mode it contains more</i></td></tr>
<tr><th id="1332">1332</th><td><i>   registers than just %eax, %ecx, %edx.</i></td></tr>
<tr><th id="1333">1333</th><td><i></i></td></tr>
<tr><th id="1334">1334</th><td><i>   For any two classes, it is very desirable that there be another</i></td></tr>
<tr><th id="1335">1335</th><td><i>   class that represents their union.</i></td></tr>
<tr><th id="1336">1336</th><td><i></i></td></tr>
<tr><th id="1337">1337</th><td><i>   It might seem that class BREG is unnecessary, since no useful 386</i></td></tr>
<tr><th id="1338">1338</th><td><i>   opcode needs reg %ebx.  But some systems pass args to the OS in ebx,</i></td></tr>
<tr><th id="1339">1339</th><td><i>   and the "b" register constraint is useful in asms for syscalls.</i></td></tr>
<tr><th id="1340">1340</th><td><i></i></td></tr>
<tr><th id="1341">1341</th><td><i>   The flags, fpsr and fpcr registers are in no class.  */</i></td></tr>
<tr><th id="1342">1342</th><td></td></tr>
<tr><th id="1343">1343</th><td><b>enum</b> <dfn class="type def" id="reg_class" title='reg_class' data-ref="reg_class" data-ref-filename="reg_class">reg_class</dfn></td></tr>
<tr><th id="1344">1344</th><td>{</td></tr>
<tr><th id="1345">1345</th><td>  <dfn class="enum" id="NO_REGS" title='NO_REGS' data-ref="NO_REGS" data-ref-filename="NO_REGS">NO_REGS</dfn>,</td></tr>
<tr><th id="1346">1346</th><td>  <dfn class="enum" id="AREG" title='AREG' data-ref="AREG" data-ref-filename="AREG">AREG</dfn>, <dfn class="enum" id="DREG" title='DREG' data-ref="DREG" data-ref-filename="DREG">DREG</dfn>, <dfn class="enum" id="CREG" title='CREG' data-ref="CREG" data-ref-filename="CREG">CREG</dfn>, <dfn class="enum" id="BREG" title='BREG' data-ref="BREG" data-ref-filename="BREG">BREG</dfn>, <dfn class="enum" id="SIREG" title='SIREG' data-ref="SIREG" data-ref-filename="SIREG">SIREG</dfn>, <dfn class="enum" id="DIREG" title='DIREG' data-ref="DIREG" data-ref-filename="DIREG">DIREG</dfn>,</td></tr>
<tr><th id="1347">1347</th><td>  <dfn class="enum" id="AD_REGS" title='AD_REGS' data-ref="AD_REGS" data-ref-filename="AD_REGS">AD_REGS</dfn>,			<i>/* %eax/%edx for DImode */</i></td></tr>
<tr><th id="1348">1348</th><td>  <dfn class="enum" id="CLOBBERED_REGS" title='CLOBBERED_REGS' data-ref="CLOBBERED_REGS" data-ref-filename="CLOBBERED_REGS">CLOBBERED_REGS</dfn>,		<i>/* call-clobbered integer registers */</i></td></tr>
<tr><th id="1349">1349</th><td>  <dfn class="enum" id="Q_REGS" title='Q_REGS' data-ref="Q_REGS" data-ref-filename="Q_REGS">Q_REGS</dfn>,			<i>/* %eax %ebx %ecx %edx */</i></td></tr>
<tr><th id="1350">1350</th><td>  <dfn class="enum" id="NON_Q_REGS" title='NON_Q_REGS' data-ref="NON_Q_REGS" data-ref-filename="NON_Q_REGS">NON_Q_REGS</dfn>,			<i>/* %esi %edi %ebp %esp */</i></td></tr>
<tr><th id="1351">1351</th><td>  <dfn class="enum" id="TLS_GOTBASE_REGS" title='TLS_GOTBASE_REGS' data-ref="TLS_GOTBASE_REGS" data-ref-filename="TLS_GOTBASE_REGS">TLS_GOTBASE_REGS</dfn>,		<i>/* %ebx %ecx %edx %esi %edi %ebp */</i></td></tr>
<tr><th id="1352">1352</th><td>  <dfn class="enum" id="INDEX_REGS" title='INDEX_REGS' data-ref="INDEX_REGS" data-ref-filename="INDEX_REGS">INDEX_REGS</dfn>,			<i>/* %eax %ebx %ecx %edx %esi %edi %ebp */</i></td></tr>
<tr><th id="1353">1353</th><td>  <dfn class="enum" id="LEGACY_REGS" title='LEGACY_REGS' data-ref="LEGACY_REGS" data-ref-filename="LEGACY_REGS">LEGACY_REGS</dfn>,			<i>/* %eax %ebx %ecx %edx %esi %edi %ebp %esp */</i></td></tr>
<tr><th id="1354">1354</th><td>  <dfn class="enum" id="GENERAL_REGS" title='GENERAL_REGS' data-ref="GENERAL_REGS" data-ref-filename="GENERAL_REGS">GENERAL_REGS</dfn>,			<i>/* %eax %ebx %ecx %edx %esi %edi %ebp %esp</i></td></tr>
<tr><th id="1355">1355</th><td><i>				   %r8 %r9 %r10 %r11 %r12 %r13 %r14 %r15 */</i></td></tr>
<tr><th id="1356">1356</th><td>  <dfn class="enum" id="FP_TOP_REG" title='FP_TOP_REG' data-ref="FP_TOP_REG" data-ref-filename="FP_TOP_REG">FP_TOP_REG</dfn>, <dfn class="enum" id="FP_SECOND_REG" title='FP_SECOND_REG' data-ref="FP_SECOND_REG" data-ref-filename="FP_SECOND_REG">FP_SECOND_REG</dfn>,	<i>/* %st(0) %st(1) */</i></td></tr>
<tr><th id="1357">1357</th><td>  <dfn class="enum" id="FLOAT_REGS" title='FLOAT_REGS' data-ref="FLOAT_REGS" data-ref-filename="FLOAT_REGS">FLOAT_REGS</dfn>,</td></tr>
<tr><th id="1358">1358</th><td>  <dfn class="enum" id="SSE_FIRST_REG" title='SSE_FIRST_REG' data-ref="SSE_FIRST_REG" data-ref-filename="SSE_FIRST_REG">SSE_FIRST_REG</dfn>,</td></tr>
<tr><th id="1359">1359</th><td>  <dfn class="enum" id="NO_REX_SSE_REGS" title='NO_REX_SSE_REGS' data-ref="NO_REX_SSE_REGS" data-ref-filename="NO_REX_SSE_REGS">NO_REX_SSE_REGS</dfn>,</td></tr>
<tr><th id="1360">1360</th><td>  <dfn class="enum" id="SSE_REGS" title='SSE_REGS' data-ref="SSE_REGS" data-ref-filename="SSE_REGS">SSE_REGS</dfn>,</td></tr>
<tr><th id="1361">1361</th><td>  <dfn class="enum" id="EVEX_SSE_REGS" title='EVEX_SSE_REGS' data-ref="EVEX_SSE_REGS" data-ref-filename="EVEX_SSE_REGS">EVEX_SSE_REGS</dfn>,</td></tr>
<tr><th id="1362">1362</th><td>  <dfn class="enum" id="BND_REGS" title='BND_REGS' data-ref="BND_REGS" data-ref-filename="BND_REGS">BND_REGS</dfn>,</td></tr>
<tr><th id="1363">1363</th><td>  <dfn class="enum" id="ALL_SSE_REGS" title='ALL_SSE_REGS' data-ref="ALL_SSE_REGS" data-ref-filename="ALL_SSE_REGS">ALL_SSE_REGS</dfn>,</td></tr>
<tr><th id="1364">1364</th><td>  <dfn class="enum" id="MMX_REGS" title='MMX_REGS' data-ref="MMX_REGS" data-ref-filename="MMX_REGS">MMX_REGS</dfn>,</td></tr>
<tr><th id="1365">1365</th><td>  <dfn class="enum" id="FP_TOP_SSE_REGS" title='FP_TOP_SSE_REGS' data-ref="FP_TOP_SSE_REGS" data-ref-filename="FP_TOP_SSE_REGS">FP_TOP_SSE_REGS</dfn>,</td></tr>
<tr><th id="1366">1366</th><td>  <dfn class="enum" id="FP_SECOND_SSE_REGS" title='FP_SECOND_SSE_REGS' data-ref="FP_SECOND_SSE_REGS" data-ref-filename="FP_SECOND_SSE_REGS">FP_SECOND_SSE_REGS</dfn>,</td></tr>
<tr><th id="1367">1367</th><td>  <dfn class="enum" id="FLOAT_SSE_REGS" title='FLOAT_SSE_REGS' data-ref="FLOAT_SSE_REGS" data-ref-filename="FLOAT_SSE_REGS">FLOAT_SSE_REGS</dfn>,</td></tr>
<tr><th id="1368">1368</th><td>  <dfn class="enum" id="FLOAT_INT_REGS" title='FLOAT_INT_REGS' data-ref="FLOAT_INT_REGS" data-ref-filename="FLOAT_INT_REGS">FLOAT_INT_REGS</dfn>,</td></tr>
<tr><th id="1369">1369</th><td>  <dfn class="enum" id="INT_SSE_REGS" title='INT_SSE_REGS' data-ref="INT_SSE_REGS" data-ref-filename="INT_SSE_REGS">INT_SSE_REGS</dfn>,</td></tr>
<tr><th id="1370">1370</th><td>  <dfn class="enum" id="FLOAT_INT_SSE_REGS" title='FLOAT_INT_SSE_REGS' data-ref="FLOAT_INT_SSE_REGS" data-ref-filename="FLOAT_INT_SSE_REGS">FLOAT_INT_SSE_REGS</dfn>,</td></tr>
<tr><th id="1371">1371</th><td>  <dfn class="enum" id="MASK_EVEX_REGS" title='MASK_EVEX_REGS' data-ref="MASK_EVEX_REGS" data-ref-filename="MASK_EVEX_REGS">MASK_EVEX_REGS</dfn>,</td></tr>
<tr><th id="1372">1372</th><td>  <dfn class="enum" id="MASK_REGS" title='MASK_REGS' data-ref="MASK_REGS" data-ref-filename="MASK_REGS">MASK_REGS</dfn>,</td></tr>
<tr><th id="1373">1373</th><td>  <dfn class="enum" id="MOD4_SSE_REGS" title='MOD4_SSE_REGS' data-ref="MOD4_SSE_REGS" data-ref-filename="MOD4_SSE_REGS">MOD4_SSE_REGS</dfn>,</td></tr>
<tr><th id="1374">1374</th><td>  <dfn class="enum" id="ALL_REGS" title='ALL_REGS' data-ref="ALL_REGS" data-ref-filename="ALL_REGS">ALL_REGS</dfn>, <dfn class="enum" id="LIM_REG_CLASSES" title='LIM_REG_CLASSES' data-ref="LIM_REG_CLASSES" data-ref-filename="LIM_REG_CLASSES">LIM_REG_CLASSES</dfn></td></tr>
<tr><th id="1375">1375</th><td>};</td></tr>
<tr><th id="1376">1376</th><td></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/N_REG_CLASSES" data-ref="_M/N_REG_CLASSES">N_REG_CLASSES</dfn> ((int) LIM_REG_CLASSES)</u></td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/INTEGER_CLASS_P" data-ref="_M/INTEGER_CLASS_P">INTEGER_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1380">1380</th><td><u>  reg_class_subset_p ((CLASS), GENERAL_REGS)</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define <dfn class="macro" id="_M/FLOAT_CLASS_P" data-ref="_M/FLOAT_CLASS_P">FLOAT_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1382">1382</th><td><u>  reg_class_subset_p ((CLASS), FLOAT_REGS)</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/SSE_CLASS_P" data-ref="_M/SSE_CLASS_P">SSE_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1384">1384</th><td><u>  reg_class_subset_p ((CLASS), ALL_SSE_REGS)</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define <dfn class="macro" id="_M/MMX_CLASS_P" data-ref="_M/MMX_CLASS_P">MMX_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1386">1386</th><td><u>  ((CLASS) == MMX_REGS)</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/MASK_CLASS_P" data-ref="_M/MASK_CLASS_P">MASK_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1388">1388</th><td><u>  reg_class_subset_p ((CLASS), MASK_REGS)</u></td></tr>
<tr><th id="1389">1389</th><td><u>#define <dfn class="macro" id="_M/MAYBE_INTEGER_CLASS_P" data-ref="_M/MAYBE_INTEGER_CLASS_P">MAYBE_INTEGER_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1390">1390</th><td><u>  reg_classes_intersect_p ((CLASS), GENERAL_REGS)</u></td></tr>
<tr><th id="1391">1391</th><td><u>#define <dfn class="macro" id="_M/MAYBE_FLOAT_CLASS_P" data-ref="_M/MAYBE_FLOAT_CLASS_P">MAYBE_FLOAT_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1392">1392</th><td><u>  reg_classes_intersect_p ((CLASS), FLOAT_REGS)</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/MAYBE_SSE_CLASS_P" data-ref="_M/MAYBE_SSE_CLASS_P">MAYBE_SSE_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1394">1394</th><td><u>  reg_classes_intersect_p ((CLASS), ALL_SSE_REGS)</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/MAYBE_MMX_CLASS_P" data-ref="_M/MAYBE_MMX_CLASS_P">MAYBE_MMX_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1396">1396</th><td><u>  reg_classes_intersect_p ((CLASS), MMX_REGS)</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/MAYBE_MASK_CLASS_P" data-ref="_M/MAYBE_MASK_CLASS_P">MAYBE_MASK_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1398">1398</th><td><u>  reg_classes_intersect_p ((CLASS), MASK_REGS)</u></td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td><u>#define <dfn class="macro" id="_M/Q_CLASS_P" data-ref="_M/Q_CLASS_P">Q_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1401">1401</th><td><u>  reg_class_subset_p ((CLASS), Q_REGS)</u></td></tr>
<tr><th id="1402">1402</th><td></td></tr>
<tr><th id="1403">1403</th><td><u>#define <dfn class="macro" id="_M/MAYBE_NON_Q_CLASS_P" data-ref="_M/MAYBE_NON_Q_CLASS_P">MAYBE_NON_Q_CLASS_P</dfn>(CLASS) \</u></td></tr>
<tr><th id="1404">1404</th><td><u>  reg_classes_intersect_p ((CLASS), NON_Q_REGS)</u></td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td><i>/* Give names of register classes as strings for dump file.  */</i></td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_NAMES" data-ref="_M/REG_CLASS_NAMES">REG_CLASS_NAMES</dfn> \</u></td></tr>
<tr><th id="1409">1409</th><td><u>{  "NO_REGS",				\</u></td></tr>
<tr><th id="1410">1410</th><td><u>   "AREG", "DREG", "CREG", "BREG",	\</u></td></tr>
<tr><th id="1411">1411</th><td><u>   "SIREG", "DIREG",			\</u></td></tr>
<tr><th id="1412">1412</th><td><u>   "AD_REGS",				\</u></td></tr>
<tr><th id="1413">1413</th><td><u>   "CLOBBERED_REGS",			\</u></td></tr>
<tr><th id="1414">1414</th><td><u>   "Q_REGS", "NON_Q_REGS",		\</u></td></tr>
<tr><th id="1415">1415</th><td><u>   "TLS_GOTBASE_REGS",			\</u></td></tr>
<tr><th id="1416">1416</th><td><u>   "INDEX_REGS",			\</u></td></tr>
<tr><th id="1417">1417</th><td><u>   "LEGACY_REGS",			\</u></td></tr>
<tr><th id="1418">1418</th><td><u>   "GENERAL_REGS",			\</u></td></tr>
<tr><th id="1419">1419</th><td><u>   "FP_TOP_REG", "FP_SECOND_REG",	\</u></td></tr>
<tr><th id="1420">1420</th><td><u>   "FLOAT_REGS",			\</u></td></tr>
<tr><th id="1421">1421</th><td><u>   "SSE_FIRST_REG",			\</u></td></tr>
<tr><th id="1422">1422</th><td><u>   "NO_REX_SSE_REGS",			\</u></td></tr>
<tr><th id="1423">1423</th><td><u>   "SSE_REGS",				\</u></td></tr>
<tr><th id="1424">1424</th><td><u>   "EVEX_SSE_REGS",			\</u></td></tr>
<tr><th id="1425">1425</th><td><u>   "BND_REGS",				\</u></td></tr>
<tr><th id="1426">1426</th><td><u>   "ALL_SSE_REGS",			\</u></td></tr>
<tr><th id="1427">1427</th><td><u>   "MMX_REGS",				\</u></td></tr>
<tr><th id="1428">1428</th><td><u>   "FP_TOP_SSE_REGS",			\</u></td></tr>
<tr><th id="1429">1429</th><td><u>   "FP_SECOND_SSE_REGS",		\</u></td></tr>
<tr><th id="1430">1430</th><td><u>   "FLOAT_SSE_REGS",			\</u></td></tr>
<tr><th id="1431">1431</th><td><u>   "FLOAT_INT_REGS",			\</u></td></tr>
<tr><th id="1432">1432</th><td><u>   "INT_SSE_REGS",			\</u></td></tr>
<tr><th id="1433">1433</th><td><u>   "FLOAT_INT_SSE_REGS",		\</u></td></tr>
<tr><th id="1434">1434</th><td><u>   "MASK_EVEX_REGS",			\</u></td></tr>
<tr><th id="1435">1435</th><td><u>   "MASK_REGS",				\</u></td></tr>
<tr><th id="1436">1436</th><td><u>   "MOD4_SSE_REGS",			\</u></td></tr>
<tr><th id="1437">1437</th><td><u>   "ALL_REGS" }</u></td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td><i>/* Define which registers fit in which classes.  This is an initializer</i></td></tr>
<tr><th id="1440">1440</th><td><i>   for a vector of HARD_REG_SET of length N_REG_CLASSES.</i></td></tr>
<tr><th id="1441">1441</th><td><i></i></td></tr>
<tr><th id="1442">1442</th><td><i>   Note that CLOBBERED_REGS are calculated by</i></td></tr>
<tr><th id="1443">1443</th><td><i>   TARGET_CONDITIONAL_REGISTER_USAGE.  */</i></td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/REG_CLASS_CONTENTS" data-ref="_M/REG_CLASS_CONTENTS">REG_CLASS_CONTENTS</dfn>                                              \</u></td></tr>
<tr><th id="1446">1446</th><td><u>{     { 0x00,       0x0,    0x0 },                                       \</u></td></tr>
<tr><th id="1447">1447</th><td><u>      { 0x01,       0x0,    0x0 },       /* AREG */                      \</u></td></tr>
<tr><th id="1448">1448</th><td><u>      { 0x02,       0x0,    0x0 },       /* DREG */                      \</u></td></tr>
<tr><th id="1449">1449</th><td><u>      { 0x04,       0x0,    0x0 },       /* CREG */                      \</u></td></tr>
<tr><th id="1450">1450</th><td><u>      { 0x08,       0x0,    0x0 },       /* BREG */                      \</u></td></tr>
<tr><th id="1451">1451</th><td><u>      { 0x10,       0x0,    0x0 },       /* SIREG */                     \</u></td></tr>
<tr><th id="1452">1452</th><td><u>      { 0x20,       0x0,    0x0 },       /* DIREG */                     \</u></td></tr>
<tr><th id="1453">1453</th><td><u>      { 0x03,       0x0,    0x0 },       /* AD_REGS */                   \</u></td></tr>
<tr><th id="1454">1454</th><td><u>      { 0x07,       0x0,    0x0 },       /* CLOBBERED_REGS */            \</u></td></tr>
<tr><th id="1455">1455</th><td><u>      { 0x0f,       0x0,    0x0 },       /* Q_REGS */                    \</u></td></tr>
<tr><th id="1456">1456</th><td><u>  { 0x1100f0,    0x1fe0,    0x0 },       /* NON_Q_REGS */                \</u></td></tr>
<tr><th id="1457">1457</th><td><u>      { 0x7e,    0x1fe0,    0x0 },       /* TLS_GOTBASE_REGS */		 \</u></td></tr>
<tr><th id="1458">1458</th><td><u>      { 0x7f,    0x1fe0,    0x0 },       /* INDEX_REGS */                \</u></td></tr>
<tr><th id="1459">1459</th><td><u>  { 0x1100ff,       0x0,    0x0 },       /* LEGACY_REGS */               \</u></td></tr>
<tr><th id="1460">1460</th><td><u>  { 0x1100ff,    0x1fe0,    0x0 },       /* GENERAL_REGS */              \</u></td></tr>
<tr><th id="1461">1461</th><td><u>     { 0x100,       0x0,    0x0 },       /* FP_TOP_REG */                \</u></td></tr>
<tr><th id="1462">1462</th><td><u>    { 0x0200,       0x0,    0x0 },       /* FP_SECOND_REG */             \</u></td></tr>
<tr><th id="1463">1463</th><td><u>    { 0xff00,       0x0,    0x0 },       /* FLOAT_REGS */                \</u></td></tr>
<tr><th id="1464">1464</th><td><u>  { 0x200000,       0x0,    0x0 },       /* SSE_FIRST_REG */             \</u></td></tr>
<tr><th id="1465">1465</th><td><u>{ 0x1fe00000,  0x000000,    0x0 },       /* NO_REX_SSE_REGS */           \</u></td></tr>
<tr><th id="1466">1466</th><td><u>{ 0x1fe00000,  0x1fe000,    0x0 },       /* SSE_REGS */                  \</u></td></tr>
<tr><th id="1467">1467</th><td><u>       { 0x0,0xffe00000,   0x1f },       /* EVEX_SSE_REGS */             \</u></td></tr>
<tr><th id="1468">1468</th><td><u>       { 0x0,       0x0,0x1e000 },       /* BND_REGS */			 \</u></td></tr>
<tr><th id="1469">1469</th><td><u>{ 0x1fe00000,0xffffe000,   0x1f },       /* ALL_SSE_REGS */              \</u></td></tr>
<tr><th id="1470">1470</th><td><u>{ 0xe0000000,      0x1f,    0x0 },       /* MMX_REGS */                  \</u></td></tr>
<tr><th id="1471">1471</th><td><u>{ 0x1fe00100,0xffffe000,   0x1f },       /* FP_TOP_SSE_REG */            \</u></td></tr>
<tr><th id="1472">1472</th><td><u>{ 0x1fe00200,0xffffe000,   0x1f },       /* FP_SECOND_SSE_REG */         \</u></td></tr>
<tr><th id="1473">1473</th><td><u>{ 0x1fe0ff00,0xffffe000,   0x1f },       /* FLOAT_SSE_REGS */            \</u></td></tr>
<tr><th id="1474">1474</th><td><u>{   0x11ffff,    0x1fe0,    0x0 },       /* FLOAT_INT_REGS */            \</u></td></tr>
<tr><th id="1475">1475</th><td><u>{ 0x1ff100ff,0xffffffe0,   0x1f },       /* INT_SSE_REGS */              \</u></td></tr>
<tr><th id="1476">1476</th><td><u>{ 0x1ff1ffff,0xffffffe0,   0x1f },       /* FLOAT_INT_SSE_REGS */        \</u></td></tr>
<tr><th id="1477">1477</th><td><u>       { 0x0,       0x0, 0x1fc0 },       /* MASK_EVEX_REGS */            \</u></td></tr>
<tr><th id="1478">1478</th><td><u>       { 0x0,       0x0, 0x1fe0 },       /* MASK_REGS */                 \</u></td></tr>
<tr><th id="1479">1479</th><td><u>{ 0x1fe00000,0xffffe000,   0x1f },       /* MOD4_SSE_REGS */		 \</u></td></tr>
<tr><th id="1480">1480</th><td><u>{ 0xffffffff,0xffffffff,0x1ffff }		\</u></td></tr>
<tr><th id="1481">1481</th><td><u>}</u></td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td><i>/* The same information, inverted:</i></td></tr>
<tr><th id="1484">1484</th><td><i>   Return the class number of the smallest class containing</i></td></tr>
<tr><th id="1485">1485</th><td><i>   reg number REGNO.  This could be a conditional expression</i></td></tr>
<tr><th id="1486">1486</th><td><i>   or could index an array.  */</i></td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/REGNO_REG_CLASS" data-ref="_M/REGNO_REG_CLASS">REGNO_REG_CLASS</dfn>(REGNO) (regclass_map[(REGNO)])</u></td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td><i>/* When this hook returns true for MODE, the compiler allows</i></td></tr>
<tr><th id="1491">1491</th><td><i>   registers explicitly used in the rtl to be used as spill registers</i></td></tr>
<tr><th id="1492">1492</th><td><i>   but prevents the compiler from extending the lifetime of these</i></td></tr>
<tr><th id="1493">1493</th><td><i>   registers.  */</i></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/TARGET_SMALL_REGISTER_CLASSES_FOR_MODE_P" data-ref="_M/TARGET_SMALL_REGISTER_CLASSES_FOR_MODE_P">TARGET_SMALL_REGISTER_CLASSES_FOR_MODE_P</dfn> hook_bool_mode_true</u></td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/QI_REG_P" data-ref="_M/QI_REG_P">QI_REG_P</dfn>(X) (REG_P (X) &amp;&amp; QI_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/QI_REGNO_P" data-ref="_M/QI_REGNO_P">QI_REGNO_P</dfn>(N) IN_RANGE ((N), FIRST_QI_REG, LAST_QI_REG)</u></td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/LEGACY_INT_REG_P" data-ref="_M/LEGACY_INT_REG_P">LEGACY_INT_REG_P</dfn>(X) (REG_P (X) &amp;&amp; LEGACY_INT_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/LEGACY_INT_REGNO_P" data-ref="_M/LEGACY_INT_REGNO_P">LEGACY_INT_REGNO_P</dfn>(N) (IN_RANGE ((N), FIRST_INT_REG, LAST_INT_REG))</u></td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/REX_INT_REG_P" data-ref="_M/REX_INT_REG_P">REX_INT_REG_P</dfn>(X) (REG_P (X) &amp;&amp; REX_INT_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/REX_INT_REGNO_P" data-ref="_M/REX_INT_REGNO_P">REX_INT_REGNO_P</dfn>(N) \</u></td></tr>
<tr><th id="1504">1504</th><td><u>  IN_RANGE ((N), FIRST_REX_INT_REG, LAST_REX_INT_REG)</u></td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/GENERAL_REG_P" data-ref="_M/GENERAL_REG_P">GENERAL_REG_P</dfn>(X) (REG_P (X) &amp;&amp; GENERAL_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/GENERAL_REGNO_P" data-ref="_M/GENERAL_REGNO_P">GENERAL_REGNO_P</dfn>(N) \</u></td></tr>
<tr><th id="1508">1508</th><td><u>  (LEGACY_INT_REGNO_P (N) || REX_INT_REGNO_P (N))</u></td></tr>
<tr><th id="1509">1509</th><td></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/ANY_QI_REG_P" data-ref="_M/ANY_QI_REG_P">ANY_QI_REG_P</dfn>(X) (REG_P (X) &amp;&amp; ANY_QI_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/ANY_QI_REGNO_P" data-ref="_M/ANY_QI_REGNO_P">ANY_QI_REGNO_P</dfn>(N) \</u></td></tr>
<tr><th id="1512">1512</th><td><u>  (TARGET_64BIT ? GENERAL_REGNO_P (N) : QI_REGNO_P (N))</u></td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/STACK_REG_P" data-ref="_M/STACK_REG_P">STACK_REG_P</dfn>(X) (REG_P (X) &amp;&amp; STACK_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/STACK_REGNO_P" data-ref="_M/STACK_REGNO_P">STACK_REGNO_P</dfn>(N) IN_RANGE ((N), FIRST_STACK_REG, LAST_STACK_REG)</u></td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/SSE_REG_P" data-ref="_M/SSE_REG_P">SSE_REG_P</dfn>(X) (REG_P (X) &amp;&amp; SSE_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/SSE_REGNO_P" data-ref="_M/SSE_REGNO_P">SSE_REGNO_P</dfn>(N)						\</u></td></tr>
<tr><th id="1519">1519</th><td><u>  (IN_RANGE ((N), FIRST_SSE_REG, LAST_SSE_REG)			\</u></td></tr>
<tr><th id="1520">1520</th><td><u>   || REX_SSE_REGNO_P (N)					\</u></td></tr>
<tr><th id="1521">1521</th><td><u>   || EXT_REX_SSE_REGNO_P (N))</u></td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/REX_SSE_REGNO_P" data-ref="_M/REX_SSE_REGNO_P">REX_SSE_REGNO_P</dfn>(N) \</u></td></tr>
<tr><th id="1524">1524</th><td><u>  IN_RANGE ((N), FIRST_REX_SSE_REG, LAST_REX_SSE_REG)</u></td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/EXT_REX_SSE_REG_P" data-ref="_M/EXT_REX_SSE_REG_P">EXT_REX_SSE_REG_P</dfn>(X) (REG_P (X) &amp;&amp; EXT_REX_SSE_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td><u>#define <dfn class="macro" id="_M/EXT_REX_SSE_REGNO_P" data-ref="_M/EXT_REX_SSE_REGNO_P">EXT_REX_SSE_REGNO_P</dfn>(N) \</u></td></tr>
<tr><th id="1529">1529</th><td><u>  IN_RANGE ((N), FIRST_EXT_REX_SSE_REG, LAST_EXT_REX_SSE_REG)</u></td></tr>
<tr><th id="1530">1530</th><td></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/ANY_FP_REG_P" data-ref="_M/ANY_FP_REG_P">ANY_FP_REG_P</dfn>(X) (REG_P (X) &amp;&amp; ANY_FP_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/ANY_FP_REGNO_P" data-ref="_M/ANY_FP_REGNO_P">ANY_FP_REGNO_P</dfn>(N) (STACK_REGNO_P (N) || SSE_REGNO_P (N))</u></td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/MASK_REG_P" data-ref="_M/MASK_REG_P">MASK_REG_P</dfn>(X) (REG_P (X) &amp;&amp; MASK_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/MASK_REGNO_P" data-ref="_M/MASK_REGNO_P">MASK_REGNO_P</dfn>(N) IN_RANGE ((N), FIRST_MASK_REG, LAST_MASK_REG)</u></td></tr>
<tr><th id="1536">1536</th><td></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/MMX_REG_P" data-ref="_M/MMX_REG_P">MMX_REG_P</dfn>(X) (REG_P (X) &amp;&amp; MMX_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/MMX_REGNO_P" data-ref="_M/MMX_REGNO_P">MMX_REGNO_P</dfn>(N) IN_RANGE ((N), FIRST_MMX_REG, LAST_MMX_REG)</u></td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/CC_REG_P" data-ref="_M/CC_REG_P">CC_REG_P</dfn>(X) (REG_P (X) &amp;&amp; CC_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1541">1541</th><td><u>#define <dfn class="macro" id="_M/CC_REGNO_P" data-ref="_M/CC_REGNO_P">CC_REGNO_P</dfn>(X) ((X) == FLAGS_REG || (X) == FPSR_REG)</u></td></tr>
<tr><th id="1542">1542</th><td></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/BND_REG_P" data-ref="_M/BND_REG_P">BND_REG_P</dfn>(X) (REG_P (X) &amp;&amp; BND_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define <dfn class="macro" id="_M/BND_REGNO_P" data-ref="_M/BND_REGNO_P">BND_REGNO_P</dfn>(N) IN_RANGE ((N), FIRST_BND_REG, LAST_BND_REG)</u></td></tr>
<tr><th id="1545">1545</th><td></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/MOD4_SSE_REG_P" data-ref="_M/MOD4_SSE_REG_P">MOD4_SSE_REG_P</dfn>(X) (REG_P (X) &amp;&amp; MOD4_SSE_REGNO_P (REGNO (X)))</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/MOD4_SSE_REGNO_P" data-ref="_M/MOD4_SSE_REGNO_P">MOD4_SSE_REGNO_P</dfn>(N) ((N) == XMM0_REG  \</u></td></tr>
<tr><th id="1548">1548</th><td><u>			     || (N) == XMM4_REG  \</u></td></tr>
<tr><th id="1549">1549</th><td><u>			     || (N) == XMM8_REG  \</u></td></tr>
<tr><th id="1550">1550</th><td><u>			     || (N) == XMM12_REG \</u></td></tr>
<tr><th id="1551">1551</th><td><u>			     || (N) == XMM16_REG \</u></td></tr>
<tr><th id="1552">1552</th><td><u>			     || (N) == XMM20_REG \</u></td></tr>
<tr><th id="1553">1553</th><td><u>			     || (N) == XMM24_REG \</u></td></tr>
<tr><th id="1554">1554</th><td><u>			     || (N) == XMM28_REG)</u></td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td><i>/* First floating point reg */</i></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/FIRST_FLOAT_REG" data-ref="_M/FIRST_FLOAT_REG">FIRST_FLOAT_REG</dfn> FIRST_STACK_REG</u></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/STACK_TOP_P" data-ref="_M/STACK_TOP_P">STACK_TOP_P</dfn>(X) (REG_P (X) &amp;&amp; REGNO (X) == FIRST_FLOAT_REG)</u></td></tr>
<tr><th id="1559">1559</th><td></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/GET_SSE_REGNO" data-ref="_M/GET_SSE_REGNO">GET_SSE_REGNO</dfn>(N)			\</u></td></tr>
<tr><th id="1561">1561</th><td><u>  ((N) &lt; 8 ? FIRST_SSE_REG + (N)		\</u></td></tr>
<tr><th id="1562">1562</th><td><u>   : (N) &lt; 16 ? FIRST_REX_SSE_REG + (N) - 8	\</u></td></tr>
<tr><th id="1563">1563</th><td><u>   : FIRST_EXT_REX_SSE_REG + (N) - 16)</u></td></tr>
<tr><th id="1564">1564</th><td></td></tr>
<tr><th id="1565">1565</th><td><i>/* The class value for index registers, and the one for base regs.  */</i></td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td><u>#define <dfn class="macro" id="_M/INDEX_REG_CLASS" data-ref="_M/INDEX_REG_CLASS">INDEX_REG_CLASS</dfn> INDEX_REGS</u></td></tr>
<tr><th id="1568">1568</th><td><u>#define <dfn class="macro" id="_M/BASE_REG_CLASS" data-ref="_M/BASE_REG_CLASS">BASE_REG_CLASS</dfn> GENERAL_REGS</u></td></tr>
<tr><th id="1569">1569</th><td></td></tr>
<tr><th id="1570">1570</th><td><i>/* If we are copying between general and FP registers, we need a memory</i></td></tr>
<tr><th id="1571">1571</th><td><i>   location. The same is true for SSE and MMX registers.  */</i></td></tr>
<tr><th id="1572">1572</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_MEMORY_NEEDED" data-ref="_M/SECONDARY_MEMORY_NEEDED">SECONDARY_MEMORY_NEEDED</dfn>(CLASS1, CLASS2, MODE) \</u></td></tr>
<tr><th id="1573">1573</th><td><u>  ix86_secondary_memory_needed ((CLASS1), (CLASS2), (MODE), 1)</u></td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td><i>/* Get_secondary_mem widens integral modes to BITS_PER_WORD.</i></td></tr>
<tr><th id="1576">1576</th><td><i>   There is no need to emit full 64 bit move on 64 bit targets</i></td></tr>
<tr><th id="1577">1577</th><td><i>   for integral modes that can be moved using 32 bit move.  */</i></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/SECONDARY_MEMORY_NEEDED_MODE" data-ref="_M/SECONDARY_MEMORY_NEEDED_MODE">SECONDARY_MEMORY_NEEDED_MODE</dfn>(MODE)			\</u></td></tr>
<tr><th id="1579">1579</th><td><u>  (GET_MODE_BITSIZE (MODE) &lt; 32 &amp;&amp; INTEGRAL_MODE_P (MODE)	\</u></td></tr>
<tr><th id="1580">1580</th><td><u>   ? mode_for_size (32, GET_MODE_CLASS (MODE), 0)		\</u></td></tr>
<tr><th id="1581">1581</th><td><u>   : MODE)</u></td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td><i>/* Return a class of registers that cannot change FROM mode to TO mode.  */</i></td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/CANNOT_CHANGE_MODE_CLASS" data-ref="_M/CANNOT_CHANGE_MODE_CLASS">CANNOT_CHANGE_MODE_CLASS</dfn>(FROM, TO, CLASS) \</u></td></tr>
<tr><th id="1586">1586</th><td><u>  ix86_cannot_change_mode_class (FROM, TO, CLASS)</u></td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td><i>/* Stack layout; function entry, exit and calling.  */</i></td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td><i>/* Define this if pushing a word on the stack</i></td></tr>
<tr><th id="1591">1591</th><td><i>   makes the stack pointer a smaller address.  */</i></td></tr>
<tr><th id="1592">1592</th><td><u>#define <dfn class="macro" id="_M/STACK_GROWS_DOWNWARD" data-ref="_M/STACK_GROWS_DOWNWARD">STACK_GROWS_DOWNWARD</dfn> 1</u></td></tr>
<tr><th id="1593">1593</th><td></td></tr>
<tr><th id="1594">1594</th><td><i>/* Define this to nonzero if the nominal address of the stack frame</i></td></tr>
<tr><th id="1595">1595</th><td><i>   is at the high-address end of the local variables;</i></td></tr>
<tr><th id="1596">1596</th><td><i>   that is, each additional local variable allocated</i></td></tr>
<tr><th id="1597">1597</th><td><i>   goes at a more negative offset in the frame.  */</i></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/FRAME_GROWS_DOWNWARD" data-ref="_M/FRAME_GROWS_DOWNWARD">FRAME_GROWS_DOWNWARD</dfn> 1</u></td></tr>
<tr><th id="1599">1599</th><td></td></tr>
<tr><th id="1600">1600</th><td><i>/* Offset within stack frame to start allocating local variables at.</i></td></tr>
<tr><th id="1601">1601</th><td><i>   If FRAME_GROWS_DOWNWARD, this is the offset to the END of the</i></td></tr>
<tr><th id="1602">1602</th><td><i>   first local allocated.  Otherwise, it is the offset to the BEGINNING</i></td></tr>
<tr><th id="1603">1603</th><td><i>   of the first local allocated.  */</i></td></tr>
<tr><th id="1604">1604</th><td><u>#define <dfn class="macro" id="_M/STARTING_FRAME_OFFSET" data-ref="_M/STARTING_FRAME_OFFSET">STARTING_FRAME_OFFSET</dfn> 0</u></td></tr>
<tr><th id="1605">1605</th><td></td></tr>
<tr><th id="1606">1606</th><td><i>/* If we generate an insn to push BYTES bytes, this says how many the stack</i></td></tr>
<tr><th id="1607">1607</th><td><i>   pointer really advances by.  On 386, we have pushw instruction that</i></td></tr>
<tr><th id="1608">1608</th><td><i>   decrements by exactly 2 no matter what the position was, there is no pushb.</i></td></tr>
<tr><th id="1609">1609</th><td><i></i></td></tr>
<tr><th id="1610">1610</th><td><i>   But as CIE data alignment factor on this arch is -4 for 32bit targets</i></td></tr>
<tr><th id="1611">1611</th><td><i>   and -8 for 64bit targets, we need to make sure all stack pointer adjustments</i></td></tr>
<tr><th id="1612">1612</th><td><i>   are in multiple of 4 for 32bit targets and 8 for 64bit targets.  */</i></td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/PUSH_ROUNDING" data-ref="_M/PUSH_ROUNDING">PUSH_ROUNDING</dfn>(BYTES) ROUND_UP ((BYTES), UNITS_PER_WORD)</u></td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td><i>/* If defined, the maximum amount of space required for outgoing arguments</i></td></tr>
<tr><th id="1617">1617</th><td><i>   will be computed and placed into the variable `crtl-&gt;outgoing_args_size'.</i></td></tr>
<tr><th id="1618">1618</th><td><i>   No space will be pushed onto the stack for each call; instead, the</i></td></tr>
<tr><th id="1619">1619</th><td><i>   function prologue should increase the stack frame size by this amount.  </i></td></tr>
<tr><th id="1620">1620</th><td><i></i></td></tr>
<tr><th id="1621">1621</th><td><i>   In 32bit mode enabling argument accumulation results in about 5% code size</i></td></tr>
<tr><th id="1622">1622</th><td><i>   growth because move instructions are less compact than push.  In 64bit</i></td></tr>
<tr><th id="1623">1623</th><td><i>   mode the difference is less drastic but visible.  </i></td></tr>
<tr><th id="1624">1624</th><td><i></i></td></tr>
<tr><th id="1625">1625</th><td><i>   FIXME: Unlike earlier implementations, the size of unwind info seems to</i></td></tr>
<tr><th id="1626">1626</th><td><i>   actually grow with accumulation.  Is that because accumulated args</i></td></tr>
<tr><th id="1627">1627</th><td><i>   unwind info became unnecesarily bloated?</i></td></tr>
<tr><th id="1628">1628</th><td><i></i></td></tr>
<tr><th id="1629">1629</th><td><i>   With the 64-bit MS ABI, we can generate correct code with or without</i></td></tr>
<tr><th id="1630">1630</th><td><i>   accumulated args, but because of OUTGOING_REG_PARM_STACK_SPACE the code</i></td></tr>
<tr><th id="1631">1631</th><td><i>   generated without accumulated args is terrible.</i></td></tr>
<tr><th id="1632">1632</th><td><i></i></td></tr>
<tr><th id="1633">1633</th><td><i>   If stack probes are required, the space used for large function</i></td></tr>
<tr><th id="1634">1634</th><td><i>   arguments on the stack must also be probed, so enable</i></td></tr>
<tr><th id="1635">1635</th><td><i>   -maccumulate-outgoing-args so this happens in the prologue.</i></td></tr>
<tr><th id="1636">1636</th><td><i></i></td></tr>
<tr><th id="1637">1637</th><td><i>   We must use argument accumulation in interrupt function if stack</i></td></tr>
<tr><th id="1638">1638</th><td><i>   may be realigned to avoid DRAP.  */</i></td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/ACCUMULATE_OUTGOING_ARGS" data-ref="_M/ACCUMULATE_OUTGOING_ARGS">ACCUMULATE_OUTGOING_ARGS</dfn> \</u></td></tr>
<tr><th id="1641">1641</th><td><u>  ((TARGET_ACCUMULATE_OUTGOING_ARGS \</u></td></tr>
<tr><th id="1642">1642</th><td><u>    &amp;&amp; optimize_function_for_speed_p (cfun)) \</u></td></tr>
<tr><th id="1643">1643</th><td><u>   || (cfun-&gt;machine-&gt;func_type != TYPE_NORMAL \</u></td></tr>
<tr><th id="1644">1644</th><td><u>       &amp;&amp; crtl-&gt;stack_realign_needed) \</u></td></tr>
<tr><th id="1645">1645</th><td><u>   || TARGET_STACK_PROBE \</u></td></tr>
<tr><th id="1646">1646</th><td><u>   || TARGET_64BIT_MS_ABI \</u></td></tr>
<tr><th id="1647">1647</th><td><u>   || (TARGET_MACHO &amp;&amp; crtl-&gt;profile))</u></td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td><i>/* If defined, a C expression whose value is nonzero when we want to use PUSH</i></td></tr>
<tr><th id="1650">1650</th><td><i>   instructions to pass outgoing arguments.  */</i></td></tr>
<tr><th id="1651">1651</th><td></td></tr>
<tr><th id="1652">1652</th><td><u>#define <dfn class="macro" id="_M/PUSH_ARGS" data-ref="_M/PUSH_ARGS">PUSH_ARGS</dfn> (TARGET_PUSH_ARGS &amp;&amp; !ACCUMULATE_OUTGOING_ARGS)</u></td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td><i>/* We want the stack and args grow in opposite directions, even if</i></td></tr>
<tr><th id="1655">1655</th><td><i>   PUSH_ARGS is 0.  */</i></td></tr>
<tr><th id="1656">1656</th><td><u>#define <dfn class="macro" id="_M/PUSH_ARGS_REVERSED" data-ref="_M/PUSH_ARGS_REVERSED">PUSH_ARGS_REVERSED</dfn> 1</u></td></tr>
<tr><th id="1657">1657</th><td></td></tr>
<tr><th id="1658">1658</th><td><i>/* Offset of first parameter from the argument pointer register value.  */</i></td></tr>
<tr><th id="1659">1659</th><td><u>#define <dfn class="macro" id="_M/FIRST_PARM_OFFSET" data-ref="_M/FIRST_PARM_OFFSET">FIRST_PARM_OFFSET</dfn>(FNDECL) 0</u></td></tr>
<tr><th id="1660">1660</th><td></td></tr>
<tr><th id="1661">1661</th><td><i>/* Define this macro if functions should assume that stack space has been</i></td></tr>
<tr><th id="1662">1662</th><td><i>   allocated for arguments even when their values are passed in registers.</i></td></tr>
<tr><th id="1663">1663</th><td><i></i></td></tr>
<tr><th id="1664">1664</th><td><i>   The value of this macro is the size, in bytes, of the area reserved for</i></td></tr>
<tr><th id="1665">1665</th><td><i>   arguments passed in registers for the function represented by FNDECL.</i></td></tr>
<tr><th id="1666">1666</th><td><i></i></td></tr>
<tr><th id="1667">1667</th><td><i>   This space can be allocated by the caller, or be a part of the</i></td></tr>
<tr><th id="1668">1668</th><td><i>   machine-dependent stack frame: `OUTGOING_REG_PARM_STACK_SPACE' says</i></td></tr>
<tr><th id="1669">1669</th><td><i>   which.  */</i></td></tr>
<tr><th id="1670">1670</th><td><u>#define <dfn class="macro" id="_M/REG_PARM_STACK_SPACE" data-ref="_M/REG_PARM_STACK_SPACE">REG_PARM_STACK_SPACE</dfn>(FNDECL) ix86_reg_parm_stack_space (FNDECL)</u></td></tr>
<tr><th id="1671">1671</th><td></td></tr>
<tr><th id="1672">1672</th><td><u>#define <dfn class="macro" id="_M/OUTGOING_REG_PARM_STACK_SPACE" data-ref="_M/OUTGOING_REG_PARM_STACK_SPACE">OUTGOING_REG_PARM_STACK_SPACE</dfn>(FNTYPE) \</u></td></tr>
<tr><th id="1673">1673</th><td><u>  (TARGET_64BIT &amp;&amp; ix86_function_type_abi (FNTYPE) == MS_ABI)</u></td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td><i>/* Define how to find the value returned by a library function</i></td></tr>
<tr><th id="1676">1676</th><td><i>   assuming the value has mode MODE.  */</i></td></tr>
<tr><th id="1677">1677</th><td></td></tr>
<tr><th id="1678">1678</th><td><u>#define <dfn class="macro" id="_M/LIBCALL_VALUE" data-ref="_M/LIBCALL_VALUE">LIBCALL_VALUE</dfn>(MODE) ix86_libcall_value (MODE)</u></td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td><i>/* Define the size of the result block used for communication between</i></td></tr>
<tr><th id="1681">1681</th><td><i>   untyped_call and untyped_return.  The block contains a DImode value</i></td></tr>
<tr><th id="1682">1682</th><td><i>   followed by the block used by fnsave and frstor.  */</i></td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td><u>#define <dfn class="macro" id="_M/APPLY_RESULT_SIZE" data-ref="_M/APPLY_RESULT_SIZE">APPLY_RESULT_SIZE</dfn> (8+108)</u></td></tr>
<tr><th id="1685">1685</th><td></td></tr>
<tr><th id="1686">1686</th><td><i>/* 1 if N is a possible register number for function argument passing.  */</i></td></tr>
<tr><th id="1687">1687</th><td><u>#define <dfn class="macro" id="_M/FUNCTION_ARG_REGNO_P" data-ref="_M/FUNCTION_ARG_REGNO_P">FUNCTION_ARG_REGNO_P</dfn>(N) ix86_function_arg_regno_p (N)</u></td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td><i>/* Define a data type for recording info about an argument list</i></td></tr>
<tr><th id="1690">1690</th><td><i>   during the scan of that argument list.  This data type should</i></td></tr>
<tr><th id="1691">1691</th><td><i>   hold all necessary information about the function itself</i></td></tr>
<tr><th id="1692">1692</th><td><i>   and about the args processed so far, enough to enable macros</i></td></tr>
<tr><th id="1693">1693</th><td><i>   such as FUNCTION_ARG to determine where the next arg should go.  */</i></td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="ix86_args" title='ix86_args' data-ref="ix86_args" data-ref-filename="ix86_args"><a class="type" href="#ix86_args" title='ix86_args' data-ref="ix86_args" data-ref-filename="ix86_args">ix86_args</a></dfn> {</td></tr>
<tr><th id="1696">1696</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::words" title='ix86_args::words' data-ref="ix86_args::words" data-ref-filename="ix86_args..words">words</dfn>;			<i>/* # words passed so far */</i></td></tr>
<tr><th id="1697">1697</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::nregs" title='ix86_args::nregs' data-ref="ix86_args::nregs" data-ref-filename="ix86_args..nregs">nregs</dfn>;			<i>/* # registers available for passing */</i></td></tr>
<tr><th id="1698">1698</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::regno" title='ix86_args::regno' data-ref="ix86_args::regno" data-ref-filename="ix86_args..regno">regno</dfn>;			<i>/* next available register number */</i></td></tr>
<tr><th id="1699">1699</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::fastcall" title='ix86_args::fastcall' data-ref="ix86_args::fastcall" data-ref-filename="ix86_args..fastcall">fastcall</dfn>;			<i>/* fastcall or thiscall calling convention</i></td></tr>
<tr><th id="1700">1700</th><td><i>				   is used */</i></td></tr>
<tr><th id="1701">1701</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::sse_words" title='ix86_args::sse_words' data-ref="ix86_args::sse_words" data-ref-filename="ix86_args..sse_words">sse_words</dfn>;		<i>/* # sse words passed so far */</i></td></tr>
<tr><th id="1702">1702</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::sse_nregs" title='ix86_args::sse_nregs' data-ref="ix86_args::sse_nregs" data-ref-filename="ix86_args..sse_nregs">sse_nregs</dfn>;		<i>/* # sse registers available for passing */</i></td></tr>
<tr><th id="1703">1703</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::warn_avx512f" title='ix86_args::warn_avx512f' data-ref="ix86_args::warn_avx512f" data-ref-filename="ix86_args..warn_avx512f">warn_avx512f</dfn>;		<i>/* True when we want to warn</i></td></tr>
<tr><th id="1704">1704</th><td><i>				   about AVX512F ABI.  */</i></td></tr>
<tr><th id="1705">1705</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::warn_avx" title='ix86_args::warn_avx' data-ref="ix86_args::warn_avx" data-ref-filename="ix86_args..warn_avx">warn_avx</dfn>;			<i>/* True when we want to warn about AVX ABI.  */</i></td></tr>
<tr><th id="1706">1706</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::warn_sse" title='ix86_args::warn_sse' data-ref="ix86_args::warn_sse" data-ref-filename="ix86_args..warn_sse">warn_sse</dfn>;			<i>/* True when we want to warn about SSE ABI.  */</i></td></tr>
<tr><th id="1707">1707</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::warn_mmx" title='ix86_args::warn_mmx' data-ref="ix86_args::warn_mmx" data-ref-filename="ix86_args..warn_mmx">warn_mmx</dfn>;			<i>/* True when we want to warn about MMX ABI.  */</i></td></tr>
<tr><th id="1708">1708</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::sse_regno" title='ix86_args::sse_regno' data-ref="ix86_args::sse_regno" data-ref-filename="ix86_args..sse_regno">sse_regno</dfn>;		<i>/* next available sse register number */</i></td></tr>
<tr><th id="1709">1709</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::mmx_words" title='ix86_args::mmx_words' data-ref="ix86_args::mmx_words" data-ref-filename="ix86_args..mmx_words">mmx_words</dfn>;		<i>/* # mmx words passed so far */</i></td></tr>
<tr><th id="1710">1710</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::mmx_nregs" title='ix86_args::mmx_nregs' data-ref="ix86_args::mmx_nregs" data-ref-filename="ix86_args..mmx_nregs">mmx_nregs</dfn>;		<i>/* # mmx registers available for passing */</i></td></tr>
<tr><th id="1711">1711</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::mmx_regno" title='ix86_args::mmx_regno' data-ref="ix86_args::mmx_regno" data-ref-filename="ix86_args..mmx_regno">mmx_regno</dfn>;		<i>/* next available mmx register number */</i></td></tr>
<tr><th id="1712">1712</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::maybe_vaarg" title='ix86_args::maybe_vaarg' data-ref="ix86_args::maybe_vaarg" data-ref-filename="ix86_args..maybe_vaarg">maybe_vaarg</dfn>;		<i>/* true for calls to possibly vardic fncts.  */</i></td></tr>
<tr><th id="1713">1713</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::caller" title='ix86_args::caller' data-ref="ix86_args::caller" data-ref-filename="ix86_args..caller">caller</dfn>;			<i>/* true if it is caller.  */</i></td></tr>
<tr><th id="1714">1714</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::float_in_sse" title='ix86_args::float_in_sse' data-ref="ix86_args::float_in_sse" data-ref-filename="ix86_args..float_in_sse">float_in_sse</dfn>;		<i>/* Set to 1 or 2 for 32bit targets if</i></td></tr>
<tr><th id="1715">1715</th><td><i>				   SFmode/DFmode arguments should be passed</i></td></tr>
<tr><th id="1716">1716</th><td><i>				   in SSE registers.  Otherwise 0.  */</i></td></tr>
<tr><th id="1717">1717</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::bnd_regno" title='ix86_args::bnd_regno' data-ref="ix86_args::bnd_regno" data-ref-filename="ix86_args..bnd_regno">bnd_regno</dfn>;                <i>/* next available bnd register number */</i></td></tr>
<tr><th id="1718">1718</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::bnds_in_bt" title='ix86_args::bnds_in_bt' data-ref="ix86_args::bnds_in_bt" data-ref-filename="ix86_args..bnds_in_bt">bnds_in_bt</dfn>;               <i>/* number of bounds expected in BT.  */</i></td></tr>
<tr><th id="1719">1719</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::force_bnd_pass" title='ix86_args::force_bnd_pass' data-ref="ix86_args::force_bnd_pass" data-ref-filename="ix86_args..force_bnd_pass">force_bnd_pass</dfn>;           <i>/* number of bounds expected for stdarg arg.  */</i></td></tr>
<tr><th id="1720">1720</th><td>  <em>int</em> <dfn class="decl field" id="ix86_args::stdarg" title='ix86_args::stdarg' data-ref="ix86_args::stdarg" data-ref-filename="ix86_args..stdarg">stdarg</dfn>;                   <i>/* Set to 1 if function is stdarg.  */</i></td></tr>
<tr><th id="1721">1721</th><td>  <b>enum</b> <a class="type" href="i386-opts.h.html#calling_abi" title='calling_abi' data-ref="calling_abi" data-ref-filename="calling_abi">calling_abi</a> <dfn class="decl field" id="ix86_args::call_abi" title='ix86_args::call_abi' data-ref="ix86_args::call_abi" data-ref-filename="ix86_args..call_abi">call_abi</dfn>;	<i>/* Set to SYSV_ABI for sysv abi. Otherwise</i></td></tr>
<tr><th id="1722">1722</th><td><i> 				   MS_ABI for ms abi.  */</i></td></tr>
<tr><th id="1723">1723</th><td>  <a class="macro" href="../../coretypes.h.html#310" title="union _dont_use_tree_here_ *" data-ref="_M/tree">tree</a> <dfn class="decl field" id="ix86_args::decl" title='ix86_args::decl' data-ref="ix86_args::decl" data-ref-filename="ix86_args..decl">decl</dfn>;			<i>/* Callee decl.  */</i></td></tr>
<tr><th id="1724">1724</th><td>} <dfn class="typedef" id="CUMULATIVE_ARGS" title='CUMULATIVE_ARGS' data-type='struct ix86_args' data-ref="CUMULATIVE_ARGS" data-ref-filename="CUMULATIVE_ARGS">CUMULATIVE_ARGS</dfn>;</td></tr>
<tr><th id="1725">1725</th><td></td></tr>
<tr><th id="1726">1726</th><td><i>/* Initialize a variable CUM of type CUMULATIVE_ARGS</i></td></tr>
<tr><th id="1727">1727</th><td><i>   for a call to a function whose data type is FNTYPE.</i></td></tr>
<tr><th id="1728">1728</th><td><i>   For a library call, FNTYPE is 0.  */</i></td></tr>
<tr><th id="1729">1729</th><td></td></tr>
<tr><th id="1730">1730</th><td><u>#define <dfn class="macro" id="_M/INIT_CUMULATIVE_ARGS" data-ref="_M/INIT_CUMULATIVE_ARGS">INIT_CUMULATIVE_ARGS</dfn>(CUM, FNTYPE, LIBNAME, FNDECL, N_NAMED_ARGS) \</u></td></tr>
<tr><th id="1731">1731</th><td><u>  init_cumulative_args (&amp;(CUM), (FNTYPE), (LIBNAME), (FNDECL), \</u></td></tr>
<tr><th id="1732">1732</th><td><u>			(N_NAMED_ARGS) != -1)</u></td></tr>
<tr><th id="1733">1733</th><td></td></tr>
<tr><th id="1734">1734</th><td><i>/* Output assembler code to FILE to increment profiler label # LABELNO</i></td></tr>
<tr><th id="1735">1735</th><td><i>   for profiling a function entry.  */</i></td></tr>
<tr><th id="1736">1736</th><td></td></tr>
<tr><th id="1737">1737</th><td><u>#define <dfn class="macro" id="_M/FUNCTION_PROFILER" data-ref="_M/FUNCTION_PROFILER">FUNCTION_PROFILER</dfn>(FILE, LABELNO) \</u></td></tr>
<tr><th id="1738">1738</th><td><u>  x86_function_profiler ((FILE), (LABELNO))</u></td></tr>
<tr><th id="1739">1739</th><td></td></tr>
<tr><th id="1740">1740</th><td><u>#define <dfn class="macro" id="_M/MCOUNT_NAME" data-ref="_M/MCOUNT_NAME">MCOUNT_NAME</dfn> "_mcount"</u></td></tr>
<tr><th id="1741">1741</th><td></td></tr>
<tr><th id="1742">1742</th><td><u>#define <dfn class="macro" id="_M/MCOUNT_NAME_BEFORE_PROLOGUE" data-ref="_M/MCOUNT_NAME_BEFORE_PROLOGUE">MCOUNT_NAME_BEFORE_PROLOGUE</dfn> "__fentry__"</u></td></tr>
<tr><th id="1743">1743</th><td></td></tr>
<tr><th id="1744">1744</th><td><u>#define <dfn class="macro" id="_M/PROFILE_COUNT_REGISTER" data-ref="_M/PROFILE_COUNT_REGISTER">PROFILE_COUNT_REGISTER</dfn> "edx"</u></td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td><i>/* EXIT_IGNORE_STACK should be nonzero if, when returning from a function,</i></td></tr>
<tr><th id="1747">1747</th><td><i>   the stack pointer does not matter.  The value is tested only in</i></td></tr>
<tr><th id="1748">1748</th><td><i>   functions that have frame pointers.</i></td></tr>
<tr><th id="1749">1749</th><td><i>   No definition is equivalent to always zero.  */</i></td></tr>
<tr><th id="1750">1750</th><td><i>/* Note on the 386 it might be more efficient not to define this since</i></td></tr>
<tr><th id="1751">1751</th><td><i>   we have to restore it ourselves from the frame pointer, in order to</i></td></tr>
<tr><th id="1752">1752</th><td><i>   use pop */</i></td></tr>
<tr><th id="1753">1753</th><td></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/EXIT_IGNORE_STACK" data-ref="_M/EXIT_IGNORE_STACK">EXIT_IGNORE_STACK</dfn> 1</u></td></tr>
<tr><th id="1755">1755</th><td></td></tr>
<tr><th id="1756">1756</th><td><i>/* Define this macro as a C expression that is nonzero for registers</i></td></tr>
<tr><th id="1757">1757</th><td><i>   used by the epilogue or the `return' pattern.  */</i></td></tr>
<tr><th id="1758">1758</th><td></td></tr>
<tr><th id="1759">1759</th><td><u>#define <dfn class="macro" id="_M/EPILOGUE_USES" data-ref="_M/EPILOGUE_USES">EPILOGUE_USES</dfn>(REGNO) ix86_epilogue_uses (REGNO)</u></td></tr>
<tr><th id="1760">1760</th><td></td></tr>
<tr><th id="1761">1761</th><td><i>/* Output assembler code for a block containing the constant parts</i></td></tr>
<tr><th id="1762">1762</th><td><i>   of a trampoline, leaving space for the variable parts.  */</i></td></tr>
<tr><th id="1763">1763</th><td></td></tr>
<tr><th id="1764">1764</th><td><i>/* On the 386, the trampoline contains two instructions:</i></td></tr>
<tr><th id="1765">1765</th><td><i>     mov #STATIC,ecx</i></td></tr>
<tr><th id="1766">1766</th><td><i>     jmp FUNCTION</i></td></tr>
<tr><th id="1767">1767</th><td><i>   The trampoline is generated entirely at runtime.  The operand of JMP</i></td></tr>
<tr><th id="1768">1768</th><td><i>   is the address of FUNCTION relative to the instruction following the</i></td></tr>
<tr><th id="1769">1769</th><td><i>   JMP (which is 5 bytes long).  */</i></td></tr>
<tr><th id="1770">1770</th><td></td></tr>
<tr><th id="1771">1771</th><td><i>/* Length in units of the trampoline for entering a nested function.  */</i></td></tr>
<tr><th id="1772">1772</th><td></td></tr>
<tr><th id="1773">1773</th><td><u>#define <dfn class="macro" id="_M/TRAMPOLINE_SIZE" data-ref="_M/TRAMPOLINE_SIZE">TRAMPOLINE_SIZE</dfn> (TARGET_64BIT ? 24 : 10)</u></td></tr>
<tr><th id="1774">1774</th><td></td></tr>
<tr><th id="1775">1775</th><td><i>/* Definitions for register eliminations.</i></td></tr>
<tr><th id="1776">1776</th><td><i></i></td></tr>
<tr><th id="1777">1777</th><td><i>   This is an array of structures.  Each structure initializes one pair</i></td></tr>
<tr><th id="1778">1778</th><td><i>   of eliminable registers.  The "from" register number is given first,</i></td></tr>
<tr><th id="1779">1779</th><td><i>   followed by "to".  Eliminations of the same "from" register are listed</i></td></tr>
<tr><th id="1780">1780</th><td><i>   in order of preference.</i></td></tr>
<tr><th id="1781">1781</th><td><i></i></td></tr>
<tr><th id="1782">1782</th><td><i>   There are two registers that can always be eliminated on the i386.</i></td></tr>
<tr><th id="1783">1783</th><td><i>   The frame pointer and the arg pointer can be replaced by either the</i></td></tr>
<tr><th id="1784">1784</th><td><i>   hard frame pointer or to the stack pointer, depending upon the</i></td></tr>
<tr><th id="1785">1785</th><td><i>   circumstances.  The hard frame pointer is not used before reload and</i></td></tr>
<tr><th id="1786">1786</th><td><i>   so it is not eligible for elimination.  */</i></td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td><u>#define <dfn class="macro" id="_M/ELIMINABLE_REGS" data-ref="_M/ELIMINABLE_REGS">ELIMINABLE_REGS</dfn>					\</u></td></tr>
<tr><th id="1789">1789</th><td><u>{{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM},		\</u></td></tr>
<tr><th id="1790">1790</th><td><u> { ARG_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM},	\</u></td></tr>
<tr><th id="1791">1791</th><td><u> { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM},		\</u></td></tr>
<tr><th id="1792">1792</th><td><u> { FRAME_POINTER_REGNUM, HARD_FRAME_POINTER_REGNUM}}</u>	\</td></tr>
<tr><th id="1793">1793</th><td></td></tr>
<tr><th id="1794">1794</th><td><i>/* Define the offset between two registers, one to be eliminated, and the other</i></td></tr>
<tr><th id="1795">1795</th><td><i>   its replacement, at the start of a routine.  */</i></td></tr>
<tr><th id="1796">1796</th><td></td></tr>
<tr><th id="1797">1797</th><td><u>#define <dfn class="macro" id="_M/INITIAL_ELIMINATION_OFFSET" data-ref="_M/INITIAL_ELIMINATION_OFFSET">INITIAL_ELIMINATION_OFFSET</dfn>(FROM, TO, OFFSET) \</u></td></tr>
<tr><th id="1798">1798</th><td><u>  ((OFFSET) = ix86_initial_elimination_offset ((FROM), (TO)))</u></td></tr>
<tr><th id="1799">1799</th><td></td></tr>
<tr><th id="1800">1800</th><td><i>/* Addressing modes, and classification of registers for them.  */</i></td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td><i>/* Macros to check register numbers against specific register classes.  */</i></td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td><i>/* These assume that REGNO is a hard or pseudo reg number.</i></td></tr>
<tr><th id="1805">1805</th><td><i>   They give nonzero only if REGNO is a hard reg of the suitable class</i></td></tr>
<tr><th id="1806">1806</th><td><i>   or a pseudo reg currently allocated to a suitable hard reg.</i></td></tr>
<tr><th id="1807">1807</th><td><i>   Since they use reg_renumber, they are safe only once reg_renumber</i></td></tr>
<tr><th id="1808">1808</th><td><i>   has been allocated, which happens in reginfo.c during register</i></td></tr>
<tr><th id="1809">1809</th><td><i>   allocation.  */</i></td></tr>
<tr><th id="1810">1810</th><td></td></tr>
<tr><th id="1811">1811</th><td><u>#define <dfn class="macro" id="_M/REGNO_OK_FOR_INDEX_P" data-ref="_M/REGNO_OK_FOR_INDEX_P">REGNO_OK_FOR_INDEX_P</dfn>(REGNO) 					\</u></td></tr>
<tr><th id="1812">1812</th><td><u>  ((REGNO) &lt; STACK_POINTER_REGNUM 					\</u></td></tr>
<tr><th id="1813">1813</th><td><u>   || REX_INT_REGNO_P (REGNO)						\</u></td></tr>
<tr><th id="1814">1814</th><td><u>   || (unsigned) reg_renumber[(REGNO)] &lt; STACK_POINTER_REGNUM		\</u></td></tr>
<tr><th id="1815">1815</th><td><u>   || REX_INT_REGNO_P ((unsigned) reg_renumber[(REGNO)]))</u></td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td><u>#define <dfn class="macro" id="_M/REGNO_OK_FOR_BASE_P" data-ref="_M/REGNO_OK_FOR_BASE_P">REGNO_OK_FOR_BASE_P</dfn>(REGNO) 					\</u></td></tr>
<tr><th id="1818">1818</th><td><u>  (GENERAL_REGNO_P (REGNO)						\</u></td></tr>
<tr><th id="1819">1819</th><td><u>   || (REGNO) == ARG_POINTER_REGNUM 					\</u></td></tr>
<tr><th id="1820">1820</th><td><u>   || (REGNO) == FRAME_POINTER_REGNUM 					\</u></td></tr>
<tr><th id="1821">1821</th><td><u>   || GENERAL_REGNO_P ((unsigned) reg_renumber[(REGNO)]))</u></td></tr>
<tr><th id="1822">1822</th><td></td></tr>
<tr><th id="1823">1823</th><td><i>/* The macros REG_OK_FOR..._P assume that the arg is a REG rtx</i></td></tr>
<tr><th id="1824">1824</th><td><i>   and check its validity for a certain class.</i></td></tr>
<tr><th id="1825">1825</th><td><i>   We have two alternate definitions for each of them.</i></td></tr>
<tr><th id="1826">1826</th><td><i>   The usual definition accepts all pseudo regs; the other rejects</i></td></tr>
<tr><th id="1827">1827</th><td><i>   them unless they have been allocated suitable hard regs.</i></td></tr>
<tr><th id="1828">1828</th><td><i>   The symbol REG_OK_STRICT causes the latter definition to be used.</i></td></tr>
<tr><th id="1829">1829</th><td><i></i></td></tr>
<tr><th id="1830">1830</th><td><i>   Most source files want to accept pseudo regs in the hope that</i></td></tr>
<tr><th id="1831">1831</th><td><i>   they will get allocated to the class that the insn wants them to be in.</i></td></tr>
<tr><th id="1832">1832</th><td><i>   Source files for reload pass need to be strict.</i></td></tr>
<tr><th id="1833">1833</th><td><i>   After reload, it makes no difference, since pseudo regs have</i></td></tr>
<tr><th id="1834">1834</th><td><i>   been eliminated by then.  */</i></td></tr>
<tr><th id="1835">1835</th><td></td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td><i>/* Non strict versions, pseudos are ok.  */</i></td></tr>
<tr><th id="1838">1838</th><td><u>#define <dfn class="macro" id="_M/REG_OK_FOR_INDEX_NONSTRICT_P" data-ref="_M/REG_OK_FOR_INDEX_NONSTRICT_P">REG_OK_FOR_INDEX_NONSTRICT_P</dfn>(X)					\</u></td></tr>
<tr><th id="1839">1839</th><td><u>  (REGNO (X) &lt; STACK_POINTER_REGNUM					\</u></td></tr>
<tr><th id="1840">1840</th><td><u>   || REX_INT_REGNO_P (REGNO (X))					\</u></td></tr>
<tr><th id="1841">1841</th><td><u>   || REGNO (X) &gt;= FIRST_PSEUDO_REGISTER)</u></td></tr>
<tr><th id="1842">1842</th><td></td></tr>
<tr><th id="1843">1843</th><td><u>#define <dfn class="macro" id="_M/REG_OK_FOR_BASE_NONSTRICT_P" data-ref="_M/REG_OK_FOR_BASE_NONSTRICT_P">REG_OK_FOR_BASE_NONSTRICT_P</dfn>(X)					\</u></td></tr>
<tr><th id="1844">1844</th><td><u>  (GENERAL_REGNO_P (REGNO (X))						\</u></td></tr>
<tr><th id="1845">1845</th><td><u>   || REGNO (X) == ARG_POINTER_REGNUM					\</u></td></tr>
<tr><th id="1846">1846</th><td><u>   || REGNO (X) == FRAME_POINTER_REGNUM 				\</u></td></tr>
<tr><th id="1847">1847</th><td><u>   || REGNO (X) &gt;= FIRST_PSEUDO_REGISTER)</u></td></tr>
<tr><th id="1848">1848</th><td></td></tr>
<tr><th id="1849">1849</th><td><i>/* Strict versions, hard registers only */</i></td></tr>
<tr><th id="1850">1850</th><td><u>#define <dfn class="macro" id="_M/REG_OK_FOR_INDEX_STRICT_P" data-ref="_M/REG_OK_FOR_INDEX_STRICT_P">REG_OK_FOR_INDEX_STRICT_P</dfn>(X) REGNO_OK_FOR_INDEX_P (REGNO (X))</u></td></tr>
<tr><th id="1851">1851</th><td><u>#define <dfn class="macro" id="_M/REG_OK_FOR_BASE_STRICT_P" data-ref="_M/REG_OK_FOR_BASE_STRICT_P">REG_OK_FOR_BASE_STRICT_P</dfn>(X)  REGNO_OK_FOR_BASE_P (REGNO (X))</u></td></tr>
<tr><th id="1852">1852</th><td></td></tr>
<tr><th id="1853">1853</th><td><u>#<span data-ppcond="1853">ifndef</span> <span class="macro" data-ref="_M/REG_OK_STRICT">REG_OK_STRICT</span></u></td></tr>
<tr><th id="1854">1854</th><td><u>#define <dfn class="macro" id="_M/REG_OK_FOR_INDEX_P" data-ref="_M/REG_OK_FOR_INDEX_P">REG_OK_FOR_INDEX_P</dfn>(X)  REG_OK_FOR_INDEX_NONSTRICT_P (X)</u></td></tr>
<tr><th id="1855">1855</th><td><u>#define <dfn class="macro" id="_M/REG_OK_FOR_BASE_P" data-ref="_M/REG_OK_FOR_BASE_P">REG_OK_FOR_BASE_P</dfn>(X)   REG_OK_FOR_BASE_NONSTRICT_P (X)</u></td></tr>
<tr><th id="1856">1856</th><td></td></tr>
<tr><th id="1857">1857</th><td><u>#<span data-ppcond="1853">else</span></u></td></tr>
<tr><th id="1858">1858</th><td><u>#define REG_OK_FOR_INDEX_P(X)  REG_OK_FOR_INDEX_STRICT_P (X)</u></td></tr>
<tr><th id="1859">1859</th><td><u>#define REG_OK_FOR_BASE_P(X)   REG_OK_FOR_BASE_STRICT_P (X)</u></td></tr>
<tr><th id="1860">1860</th><td><u>#<span data-ppcond="1853">endif</span></u></td></tr>
<tr><th id="1861">1861</th><td></td></tr>
<tr><th id="1862">1862</th><td><i>/* TARGET_LEGITIMATE_ADDRESS_P recognizes an RTL expression</i></td></tr>
<tr><th id="1863">1863</th><td><i>   that is a valid memory address for an instruction.</i></td></tr>
<tr><th id="1864">1864</th><td><i>   The MODE argument is the machine mode for the MEM expression</i></td></tr>
<tr><th id="1865">1865</th><td><i>   that wants to use this address.</i></td></tr>
<tr><th id="1866">1866</th><td><i></i></td></tr>
<tr><th id="1867">1867</th><td><i>   The other macros defined here are used only in TARGET_LEGITIMATE_ADDRESS_P,</i></td></tr>
<tr><th id="1868">1868</th><td><i>   except for CONSTANT_ADDRESS_P which is usually machine-independent.</i></td></tr>
<tr><th id="1869">1869</th><td><i></i></td></tr>
<tr><th id="1870">1870</th><td><i>   See legitimize_pic_address in i386.c for details as to what</i></td></tr>
<tr><th id="1871">1871</th><td><i>   constitutes a legitimate address when -fpic is used.  */</i></td></tr>
<tr><th id="1872">1872</th><td></td></tr>
<tr><th id="1873">1873</th><td><u>#define <dfn class="macro" id="_M/MAX_REGS_PER_ADDRESS" data-ref="_M/MAX_REGS_PER_ADDRESS">MAX_REGS_PER_ADDRESS</dfn> 2</u></td></tr>
<tr><th id="1874">1874</th><td></td></tr>
<tr><th id="1875">1875</th><td><u>#define <dfn class="macro" id="_M/CONSTANT_ADDRESS_P" data-ref="_M/CONSTANT_ADDRESS_P">CONSTANT_ADDRESS_P</dfn>(X)  constant_address_p (X)</u></td></tr>
<tr><th id="1876">1876</th><td></td></tr>
<tr><th id="1877">1877</th><td><i>/* If defined, a C expression to determine the base term of address X.</i></td></tr>
<tr><th id="1878">1878</th><td><i>   This macro is used in only one place: `find_base_term' in alias.c.</i></td></tr>
<tr><th id="1879">1879</th><td><i></i></td></tr>
<tr><th id="1880">1880</th><td><i>   It is always safe for this macro to not be defined.  It exists so</i></td></tr>
<tr><th id="1881">1881</th><td><i>   that alias analysis can understand machine-dependent addresses.</i></td></tr>
<tr><th id="1882">1882</th><td><i></i></td></tr>
<tr><th id="1883">1883</th><td><i>   The typical use of this macro is to handle addresses containing</i></td></tr>
<tr><th id="1884">1884</th><td><i>   a label_ref or symbol_ref within an UNSPEC.  */</i></td></tr>
<tr><th id="1885">1885</th><td></td></tr>
<tr><th id="1886">1886</th><td><u>#define <dfn class="macro" id="_M/FIND_BASE_TERM" data-ref="_M/FIND_BASE_TERM">FIND_BASE_TERM</dfn>(X) ix86_find_base_term (X)</u></td></tr>
<tr><th id="1887">1887</th><td></td></tr>
<tr><th id="1888">1888</th><td><i>/* Nonzero if the constant value X is a legitimate general operand</i></td></tr>
<tr><th id="1889">1889</th><td><i>   when generating PIC code.  It is given that flag_pic is on and</i></td></tr>
<tr><th id="1890">1890</th><td><i>   that X satisfies CONSTANT_P or is a CONST_DOUBLE.  */</i></td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td><u>#define <dfn class="macro" id="_M/LEGITIMATE_PIC_OPERAND_P" data-ref="_M/LEGITIMATE_PIC_OPERAND_P">LEGITIMATE_PIC_OPERAND_P</dfn>(X) legitimate_pic_operand_p (X)</u></td></tr>
<tr><th id="1893">1893</th><td></td></tr>
<tr><th id="1894">1894</th><td><u>#define <dfn class="macro" id="_M/SYMBOLIC_CONST" data-ref="_M/SYMBOLIC_CONST">SYMBOLIC_CONST</dfn>(X)	\</u></td></tr>
<tr><th id="1895">1895</th><td><u>  (GET_CODE (X) == SYMBOL_REF						\</u></td></tr>
<tr><th id="1896">1896</th><td><u>   || GET_CODE (X) == LABEL_REF						\</u></td></tr>
<tr><th id="1897">1897</th><td><u>   || (GET_CODE (X) == CONST &amp;&amp; symbolic_reference_mentioned_p (X)))</u></td></tr>
<tr><th id="1898">1898</th><td></td></tr>
<tr><th id="1899">1899</th><td><i>/* Max number of args passed in registers.  If this is more than 3, we will</i></td></tr>
<tr><th id="1900">1900</th><td><i>   have problems with ebx (register #4), since it is a caller save register and</i></td></tr>
<tr><th id="1901">1901</th><td><i>   is also used as the pic register in ELF.  So for now, don't allow more than</i></td></tr>
<tr><th id="1902">1902</th><td><i>   3 registers to be passed in registers.  */</i></td></tr>
<tr><th id="1903">1903</th><td></td></tr>
<tr><th id="1904">1904</th><td><i>/* Abi specific values for REGPARM_MAX and SSE_REGPARM_MAX */</i></td></tr>
<tr><th id="1905">1905</th><td><u>#define <dfn class="macro" id="_M/X86_64_REGPARM_MAX" data-ref="_M/X86_64_REGPARM_MAX">X86_64_REGPARM_MAX</dfn> 6</u></td></tr>
<tr><th id="1906">1906</th><td><u>#define <dfn class="macro" id="_M/X86_64_MS_REGPARM_MAX" data-ref="_M/X86_64_MS_REGPARM_MAX">X86_64_MS_REGPARM_MAX</dfn> 4</u></td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td><u>#define <dfn class="macro" id="_M/X86_32_REGPARM_MAX" data-ref="_M/X86_32_REGPARM_MAX">X86_32_REGPARM_MAX</dfn> 3</u></td></tr>
<tr><th id="1909">1909</th><td></td></tr>
<tr><th id="1910">1910</th><td><u>#define <dfn class="macro" id="_M/REGPARM_MAX" data-ref="_M/REGPARM_MAX">REGPARM_MAX</dfn>							\</u></td></tr>
<tr><th id="1911">1911</th><td><u>  (TARGET_64BIT								\</u></td></tr>
<tr><th id="1912">1912</th><td><u>   ? (TARGET_64BIT_MS_ABI						\</u></td></tr>
<tr><th id="1913">1913</th><td><u>      ? X86_64_MS_REGPARM_MAX						\</u></td></tr>
<tr><th id="1914">1914</th><td><u>      : X86_64_REGPARM_MAX)						\</u></td></tr>
<tr><th id="1915">1915</th><td><u>   : X86_32_REGPARM_MAX)</u></td></tr>
<tr><th id="1916">1916</th><td></td></tr>
<tr><th id="1917">1917</th><td><u>#define <dfn class="macro" id="_M/X86_64_SSE_REGPARM_MAX" data-ref="_M/X86_64_SSE_REGPARM_MAX">X86_64_SSE_REGPARM_MAX</dfn> 8</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define <dfn class="macro" id="_M/X86_64_MS_SSE_REGPARM_MAX" data-ref="_M/X86_64_MS_SSE_REGPARM_MAX">X86_64_MS_SSE_REGPARM_MAX</dfn> 4</u></td></tr>
<tr><th id="1919">1919</th><td></td></tr>
<tr><th id="1920">1920</th><td><u>#define <dfn class="macro" id="_M/X86_32_SSE_REGPARM_MAX" data-ref="_M/X86_32_SSE_REGPARM_MAX">X86_32_SSE_REGPARM_MAX</dfn> (TARGET_SSE ? (TARGET_MACHO ? 4 : 3) : 0)</u></td></tr>
<tr><th id="1921">1921</th><td></td></tr>
<tr><th id="1922">1922</th><td><u>#define <dfn class="macro" id="_M/SSE_REGPARM_MAX" data-ref="_M/SSE_REGPARM_MAX">SSE_REGPARM_MAX</dfn>							\</u></td></tr>
<tr><th id="1923">1923</th><td><u>  (TARGET_64BIT								\</u></td></tr>
<tr><th id="1924">1924</th><td><u>   ? (TARGET_64BIT_MS_ABI						\</u></td></tr>
<tr><th id="1925">1925</th><td><u>      ? X86_64_MS_SSE_REGPARM_MAX					\</u></td></tr>
<tr><th id="1926">1926</th><td><u>      : X86_64_SSE_REGPARM_MAX)						\</u></td></tr>
<tr><th id="1927">1927</th><td><u>   : X86_32_SSE_REGPARM_MAX)</u></td></tr>
<tr><th id="1928">1928</th><td></td></tr>
<tr><th id="1929">1929</th><td><u>#define <dfn class="macro" id="_M/MMX_REGPARM_MAX" data-ref="_M/MMX_REGPARM_MAX">MMX_REGPARM_MAX</dfn> (TARGET_64BIT ? 0 : (TARGET_MMX ? 3 : 0))</u></td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td><i>/* Specify the machine mode that this machine uses</i></td></tr>
<tr><th id="1932">1932</th><td><i>   for the index in the tablejump instruction.  */</i></td></tr>
<tr><th id="1933">1933</th><td><u>#define <dfn class="macro" id="_M/CASE_VECTOR_MODE" data-ref="_M/CASE_VECTOR_MODE">CASE_VECTOR_MODE</dfn> \</u></td></tr>
<tr><th id="1934">1934</th><td><u> (!TARGET_LP64 || (flag_pic &amp;&amp; ix86_cmodel != CM_LARGE_PIC) ? SImode : DImode)</u></td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td><i>/* Define this as 1 if `char' should by default be signed; else as 0.  */</i></td></tr>
<tr><th id="1937">1937</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_SIGNED_CHAR" data-ref="_M/DEFAULT_SIGNED_CHAR">DEFAULT_SIGNED_CHAR</dfn> 1</u></td></tr>
<tr><th id="1938">1938</th><td></td></tr>
<tr><th id="1939">1939</th><td><i>/* Max number of bytes we can move from memory to memory</i></td></tr>
<tr><th id="1940">1940</th><td><i>   in one reasonably fast instruction.  */</i></td></tr>
<tr><th id="1941">1941</th><td><u>#define <dfn class="macro" id="_M/MOVE_MAX" data-ref="_M/MOVE_MAX">MOVE_MAX</dfn> 16</u></td></tr>
<tr><th id="1942">1942</th><td></td></tr>
<tr><th id="1943">1943</th><td><i>/* MOVE_MAX_PIECES is the number of bytes at a time which we can</i></td></tr>
<tr><th id="1944">1944</th><td><i>   move efficiently, as opposed to  MOVE_MAX which is the maximum</i></td></tr>
<tr><th id="1945">1945</th><td><i>   number of bytes we can move with a single instruction.</i></td></tr>
<tr><th id="1946">1946</th><td><i></i></td></tr>
<tr><th id="1947">1947</th><td><i>   ??? We should use TImode in 32-bit mode and use OImode or XImode</i></td></tr>
<tr><th id="1948">1948</th><td><i>   if they are available.  But since by_pieces_ninsns determines the</i></td></tr>
<tr><th id="1949">1949</th><td><i>   widest mode with MAX_FIXED_MODE_SIZE, we can only use TImode in</i></td></tr>
<tr><th id="1950">1950</th><td><i>   64-bit mode.  */</i></td></tr>
<tr><th id="1951">1951</th><td><u>#define <dfn class="macro" id="_M/MOVE_MAX_PIECES" data-ref="_M/MOVE_MAX_PIECES">MOVE_MAX_PIECES</dfn> \</u></td></tr>
<tr><th id="1952">1952</th><td><u>  ((TARGET_64BIT \</u></td></tr>
<tr><th id="1953">1953</th><td><u>    &amp;&amp; TARGET_SSE2 \</u></td></tr>
<tr><th id="1954">1954</th><td><u>    &amp;&amp; TARGET_SSE_UNALIGNED_LOAD_OPTIMAL \</u></td></tr>
<tr><th id="1955">1955</th><td><u>    &amp;&amp; TARGET_SSE_UNALIGNED_STORE_OPTIMAL) \</u></td></tr>
<tr><th id="1956">1956</th><td><u>   ? GET_MODE_SIZE (TImode) : UNITS_PER_WORD)</u></td></tr>
<tr><th id="1957">1957</th><td></td></tr>
<tr><th id="1958">1958</th><td><i>/* If a memory-to-memory move would take MOVE_RATIO or more simple</i></td></tr>
<tr><th id="1959">1959</th><td><i>   move-instruction pairs, we will do a movmem or libcall instead.</i></td></tr>
<tr><th id="1960">1960</th><td><i>   Increasing the value will always make code faster, but eventually</i></td></tr>
<tr><th id="1961">1961</th><td><i>   incurs high cost in increased code size.</i></td></tr>
<tr><th id="1962">1962</th><td><i></i></td></tr>
<tr><th id="1963">1963</th><td><i>   If you don't define this, a reasonable default is used.  */</i></td></tr>
<tr><th id="1964">1964</th><td></td></tr>
<tr><th id="1965">1965</th><td><u>#define <dfn class="macro" id="_M/MOVE_RATIO" data-ref="_M/MOVE_RATIO">MOVE_RATIO</dfn>(speed) ((speed) ? ix86_cost-&gt;move_ratio : 3)</u></td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td><i>/* If a clear memory operation would take CLEAR_RATIO or more simple</i></td></tr>
<tr><th id="1968">1968</th><td><i>   move-instruction sequences, we will do a clrmem or libcall instead.  */</i></td></tr>
<tr><th id="1969">1969</th><td></td></tr>
<tr><th id="1970">1970</th><td><u>#define <dfn class="macro" id="_M/CLEAR_RATIO" data-ref="_M/CLEAR_RATIO">CLEAR_RATIO</dfn>(speed) ((speed) ? MIN (6, ix86_cost-&gt;move_ratio) : 2)</u></td></tr>
<tr><th id="1971">1971</th><td></td></tr>
<tr><th id="1972">1972</th><td><i>/* Define if shifts truncate the shift count which implies one can</i></td></tr>
<tr><th id="1973">1973</th><td><i>   omit a sign-extension or zero-extension of a shift count.</i></td></tr>
<tr><th id="1974">1974</th><td><i></i></td></tr>
<tr><th id="1975">1975</th><td><i>   On i386, shifts do truncate the count.  But bit test instructions</i></td></tr>
<tr><th id="1976">1976</th><td><i>   take the modulo of the bit offset operand.  */</i></td></tr>
<tr><th id="1977">1977</th><td></td></tr>
<tr><th id="1978">1978</th><td><i>/* #define SHIFT_COUNT_TRUNCATED */</i></td></tr>
<tr><th id="1979">1979</th><td></td></tr>
<tr><th id="1980">1980</th><td><i>/* Value is 1 if truncating an integer of INPREC bits to OUTPREC bits</i></td></tr>
<tr><th id="1981">1981</th><td><i>   is done just by pretending it is already truncated.  */</i></td></tr>
<tr><th id="1982">1982</th><td><u>#define <dfn class="macro" id="_M/TRULY_NOOP_TRUNCATION" data-ref="_M/TRULY_NOOP_TRUNCATION">TRULY_NOOP_TRUNCATION</dfn>(OUTPREC, INPREC) 1</u></td></tr>
<tr><th id="1983">1983</th><td></td></tr>
<tr><th id="1984">1984</th><td><i>/* A macro to update M and UNSIGNEDP when an object whose type is</i></td></tr>
<tr><th id="1985">1985</th><td><i>   TYPE and which has the specified mode and signedness is to be</i></td></tr>
<tr><th id="1986">1986</th><td><i>   stored in a register.  This macro is only called when TYPE is a</i></td></tr>
<tr><th id="1987">1987</th><td><i>   scalar type.</i></td></tr>
<tr><th id="1988">1988</th><td><i></i></td></tr>
<tr><th id="1989">1989</th><td><i>   On i386 it is sometimes useful to promote HImode and QImode</i></td></tr>
<tr><th id="1990">1990</th><td><i>   quantities to SImode.  The choice depends on target type.  */</i></td></tr>
<tr><th id="1991">1991</th><td></td></tr>
<tr><th id="1992">1992</th><td><u>#define <dfn class="macro" id="_M/PROMOTE_MODE" data-ref="_M/PROMOTE_MODE">PROMOTE_MODE</dfn>(MODE, UNSIGNEDP, TYPE) 		\</u></td></tr>
<tr><th id="1993">1993</th><td><u>do {							\</u></td></tr>
<tr><th id="1994">1994</th><td><u>  if (((MODE) == HImode &amp;&amp; TARGET_PROMOTE_HI_REGS)	\</u></td></tr>
<tr><th id="1995">1995</th><td><u>      || ((MODE) == QImode &amp;&amp; TARGET_PROMOTE_QI_REGS))	\</u></td></tr>
<tr><th id="1996">1996</th><td><u>    (MODE) = SImode;					\</u></td></tr>
<tr><th id="1997">1997</th><td><u>} while (0)</u></td></tr>
<tr><th id="1998">1998</th><td></td></tr>
<tr><th id="1999">1999</th><td><i>/* Specify the machine mode that pointers have.</i></td></tr>
<tr><th id="2000">2000</th><td><i>   After generation of rtl, the compiler makes no further distinction</i></td></tr>
<tr><th id="2001">2001</th><td><i>   between pointers and any other objects of this machine mode.  */</i></td></tr>
<tr><th id="2002">2002</th><td><u>#define <dfn class="macro" id="_M/Pmode" data-ref="_M/Pmode">Pmode</dfn> (ix86_pmode == PMODE_DI ? DImode : SImode)</u></td></tr>
<tr><th id="2003">2003</th><td></td></tr>
<tr><th id="2004">2004</th><td><i>/* Specify the machine mode that bounds have.  */</i></td></tr>
<tr><th id="2005">2005</th><td><u>#define <dfn class="macro" id="_M/BNDmode" data-ref="_M/BNDmode">BNDmode</dfn> (ix86_pmode == PMODE_DI ? BND64mode : BND32mode)</u></td></tr>
<tr><th id="2006">2006</th><td></td></tr>
<tr><th id="2007">2007</th><td><i>/* A C expression whose value is zero if pointers that need to be extended</i></td></tr>
<tr><th id="2008">2008</th><td><i>   from being `POINTER_SIZE' bits wide to `Pmode' are sign-extended and</i></td></tr>
<tr><th id="2009">2009</th><td><i>   greater then zero if they are zero-extended and less then zero if the</i></td></tr>
<tr><th id="2010">2010</th><td><i>   ptr_extend instruction should be used.  */</i></td></tr>
<tr><th id="2011">2011</th><td></td></tr>
<tr><th id="2012">2012</th><td><u>#define <dfn class="macro" id="_M/POINTERS_EXTEND_UNSIGNED" data-ref="_M/POINTERS_EXTEND_UNSIGNED">POINTERS_EXTEND_UNSIGNED</dfn> 1</u></td></tr>
<tr><th id="2013">2013</th><td></td></tr>
<tr><th id="2014">2014</th><td><i>/* A function address in a call instruction</i></td></tr>
<tr><th id="2015">2015</th><td><i>   is a byte address (for indexing purposes)</i></td></tr>
<tr><th id="2016">2016</th><td><i>   so give the MEM rtx a byte's mode.  */</i></td></tr>
<tr><th id="2017">2017</th><td><u>#define <dfn class="macro" id="_M/FUNCTION_MODE" data-ref="_M/FUNCTION_MODE">FUNCTION_MODE</dfn> QImode</u></td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td></td></tr>
<tr><th id="2020">2020</th><td><i>/* A C expression for the cost of a branch instruction.  A value of 1</i></td></tr>
<tr><th id="2021">2021</th><td><i>   is the default; other values are interpreted relative to that.  */</i></td></tr>
<tr><th id="2022">2022</th><td></td></tr>
<tr><th id="2023">2023</th><td><u>#define <dfn class="macro" id="_M/BRANCH_COST" data-ref="_M/BRANCH_COST">BRANCH_COST</dfn>(speed_p, predictable_p) \</u></td></tr>
<tr><th id="2024">2024</th><td><u>  (!(speed_p) ? 2 : (predictable_p) ? 0 : ix86_branch_cost)</u></td></tr>
<tr><th id="2025">2025</th><td></td></tr>
<tr><th id="2026">2026</th><td><i>/* An integer expression for the size in bits of the largest integer machine</i></td></tr>
<tr><th id="2027">2027</th><td><i>   mode that should actually be used.  We allow pairs of registers.  */</i></td></tr>
<tr><th id="2028">2028</th><td><u>#define <dfn class="macro" id="_M/MAX_FIXED_MODE_SIZE" data-ref="_M/MAX_FIXED_MODE_SIZE">MAX_FIXED_MODE_SIZE</dfn> GET_MODE_BITSIZE (TARGET_64BIT ? TImode : DImode)</u></td></tr>
<tr><th id="2029">2029</th><td></td></tr>
<tr><th id="2030">2030</th><td><i>/* Define this macro as a C expression which is nonzero if accessing</i></td></tr>
<tr><th id="2031">2031</th><td><i>   less than a word of memory (i.e. a `char' or a `short') is no</i></td></tr>
<tr><th id="2032">2032</th><td><i>   faster than accessing a word of memory, i.e., if such access</i></td></tr>
<tr><th id="2033">2033</th><td><i>   require more than one instruction or if there is no difference in</i></td></tr>
<tr><th id="2034">2034</th><td><i>   cost between byte and (aligned) word loads.</i></td></tr>
<tr><th id="2035">2035</th><td><i></i></td></tr>
<tr><th id="2036">2036</th><td><i>   When this macro is not defined, the compiler will access a field by</i></td></tr>
<tr><th id="2037">2037</th><td><i>   finding the smallest containing object; when it is defined, a</i></td></tr>
<tr><th id="2038">2038</th><td><i>   fullword load will be used if alignment permits.  Unless bytes</i></td></tr>
<tr><th id="2039">2039</th><td><i>   accesses are faster than word accesses, using word accesses is</i></td></tr>
<tr><th id="2040">2040</th><td><i>   preferable since it may eliminate subsequent memory access if</i></td></tr>
<tr><th id="2041">2041</th><td><i>   subsequent accesses occur to other fields in the same word of the</i></td></tr>
<tr><th id="2042">2042</th><td><i>   structure, but to different bytes.  */</i></td></tr>
<tr><th id="2043">2043</th><td></td></tr>
<tr><th id="2044">2044</th><td><u>#define <dfn class="macro" id="_M/SLOW_BYTE_ACCESS" data-ref="_M/SLOW_BYTE_ACCESS">SLOW_BYTE_ACCESS</dfn> 0</u></td></tr>
<tr><th id="2045">2045</th><td></td></tr>
<tr><th id="2046">2046</th><td><i>/* Nonzero if access to memory by shorts is slow and undesirable.  */</i></td></tr>
<tr><th id="2047">2047</th><td><u>#define <dfn class="macro" id="_M/SLOW_SHORT_ACCESS" data-ref="_M/SLOW_SHORT_ACCESS">SLOW_SHORT_ACCESS</dfn> 0</u></td></tr>
<tr><th id="2048">2048</th><td></td></tr>
<tr><th id="2049">2049</th><td><i>/* Define this macro to be the value 1 if unaligned accesses have a</i></td></tr>
<tr><th id="2050">2050</th><td><i>   cost many times greater than aligned accesses, for example if they</i></td></tr>
<tr><th id="2051">2051</th><td><i>   are emulated in a trap handler.</i></td></tr>
<tr><th id="2052">2052</th><td><i></i></td></tr>
<tr><th id="2053">2053</th><td><i>   When this macro is nonzero, the compiler will act as if</i></td></tr>
<tr><th id="2054">2054</th><td><i>   `STRICT_ALIGNMENT' were nonzero when generating code for block</i></td></tr>
<tr><th id="2055">2055</th><td><i>   moves.  This can cause significantly more instructions to be</i></td></tr>
<tr><th id="2056">2056</th><td><i>   produced.  Therefore, do not set this macro nonzero if unaligned</i></td></tr>
<tr><th id="2057">2057</th><td><i>   accesses only add a cycle or two to the time for a memory access.</i></td></tr>
<tr><th id="2058">2058</th><td><i></i></td></tr>
<tr><th id="2059">2059</th><td><i>   If the value of this macro is always zero, it need not be defined.  */</i></td></tr>
<tr><th id="2060">2060</th><td></td></tr>
<tr><th id="2061">2061</th><td><i>/* #define SLOW_UNALIGNED_ACCESS(MODE, ALIGN) 0 */</i></td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td><i>/* Define this macro if it is as good or better to call a constant</i></td></tr>
<tr><th id="2064">2064</th><td><i>   function address than to call an address kept in a register.</i></td></tr>
<tr><th id="2065">2065</th><td><i></i></td></tr>
<tr><th id="2066">2066</th><td><i>   Desirable on the 386 because a CALL with a constant address is</i></td></tr>
<tr><th id="2067">2067</th><td><i>   faster than one with a register address.  */</i></td></tr>
<tr><th id="2068">2068</th><td></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/NO_FUNCTION_CSE" data-ref="_M/NO_FUNCTION_CSE">NO_FUNCTION_CSE</dfn> 1</u></td></tr>
<tr><th id="2070">2070</th><td></td></tr>
<tr><th id="2071">2071</th><td><i>/* Given a comparison code (EQ, NE, etc.) and the first operand of a COMPARE,</i></td></tr>
<tr><th id="2072">2072</th><td><i>   return the mode to be used for the comparison.</i></td></tr>
<tr><th id="2073">2073</th><td><i></i></td></tr>
<tr><th id="2074">2074</th><td><i>   For floating-point equality comparisons, CCFPEQmode should be used.</i></td></tr>
<tr><th id="2075">2075</th><td><i>   VOIDmode should be used in all other cases.</i></td></tr>
<tr><th id="2076">2076</th><td><i></i></td></tr>
<tr><th id="2077">2077</th><td><i>   For integer comparisons against zero, reduce to CCNOmode or CCZmode if</i></td></tr>
<tr><th id="2078">2078</th><td><i>   possible, to allow for more combinations.  */</i></td></tr>
<tr><th id="2079">2079</th><td></td></tr>
<tr><th id="2080">2080</th><td><u>#define <dfn class="macro" id="_M/SELECT_CC_MODE" data-ref="_M/SELECT_CC_MODE">SELECT_CC_MODE</dfn>(OP, X, Y) ix86_cc_mode ((OP), (X), (Y))</u></td></tr>
<tr><th id="2081">2081</th><td></td></tr>
<tr><th id="2082">2082</th><td><i>/* Return nonzero if MODE implies a floating point inequality can be</i></td></tr>
<tr><th id="2083">2083</th><td><i>   reversed.  */</i></td></tr>
<tr><th id="2084">2084</th><td></td></tr>
<tr><th id="2085">2085</th><td><u>#define <dfn class="macro" id="_M/REVERSIBLE_CC_MODE" data-ref="_M/REVERSIBLE_CC_MODE">REVERSIBLE_CC_MODE</dfn>(MODE) 1</u></td></tr>
<tr><th id="2086">2086</th><td></td></tr>
<tr><th id="2087">2087</th><td><i>/* A C expression whose value is reversed condition code of the CODE for</i></td></tr>
<tr><th id="2088">2088</th><td><i>   comparison done in CC_MODE mode.  */</i></td></tr>
<tr><th id="2089">2089</th><td><u>#define <dfn class="macro" id="_M/REVERSE_CONDITION" data-ref="_M/REVERSE_CONDITION">REVERSE_CONDITION</dfn>(CODE, MODE) ix86_reverse_condition ((CODE), (MODE))</u></td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td></td></tr>
<tr><th id="2092">2092</th><td><i>/* Control the assembler format that we output, to the extent</i></td></tr>
<tr><th id="2093">2093</th><td><i>   this does not vary between assemblers.  */</i></td></tr>
<tr><th id="2094">2094</th><td></td></tr>
<tr><th id="2095">2095</th><td><i>/* How to refer to registers in assembler output.</i></td></tr>
<tr><th id="2096">2096</th><td><i>   This sequence is indexed by compiler's hard-register-number (see above).  */</i></td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td><i>/* In order to refer to the first 8 regs as 32-bit regs, prefix an "e".</i></td></tr>
<tr><th id="2099">2099</th><td><i>   For non floating point regs, the following are the HImode names.</i></td></tr>
<tr><th id="2100">2100</th><td><i></i></td></tr>
<tr><th id="2101">2101</th><td><i>   For float regs, the stack top is sometimes referred to as "%st(0)"</i></td></tr>
<tr><th id="2102">2102</th><td><i>   instead of just "%st".  TARGET_PRINT_OPERAND handles this with the</i></td></tr>
<tr><th id="2103">2103</th><td><i>   "y" code.  */</i></td></tr>
<tr><th id="2104">2104</th><td></td></tr>
<tr><th id="2105">2105</th><td><u>#define <dfn class="macro" id="_M/HI_REGISTER_NAMES" data-ref="_M/HI_REGISTER_NAMES">HI_REGISTER_NAMES</dfn>						\</u></td></tr>
<tr><th id="2106">2106</th><td><u>{"ax","dx","cx","bx","si","di","bp","sp",				\</u></td></tr>
<tr><th id="2107">2107</th><td><u> "st","st(1)","st(2)","st(3)","st(4)","st(5)","st(6)","st(7)",		\</u></td></tr>
<tr><th id="2108">2108</th><td><u> "argp", "flags", "fpsr", "fpcr", "frame",				\</u></td></tr>
<tr><th id="2109">2109</th><td><u> "xmm0","xmm1","xmm2","xmm3","xmm4","xmm5","xmm6","xmm7",		\</u></td></tr>
<tr><th id="2110">2110</th><td><u> "mm0", "mm1", "mm2", "mm3", "mm4", "mm5", "mm6", "mm7",		\</u></td></tr>
<tr><th id="2111">2111</th><td><u> "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15",			\</u></td></tr>
<tr><th id="2112">2112</th><td><u> "xmm8", "xmm9", "xmm10", "xmm11", "xmm12", "xmm13", "xmm14", "xmm15",	\</u></td></tr>
<tr><th id="2113">2113</th><td><u> "xmm16", "xmm17", "xmm18", "xmm19",					\</u></td></tr>
<tr><th id="2114">2114</th><td><u> "xmm20", "xmm21", "xmm22", "xmm23",					\</u></td></tr>
<tr><th id="2115">2115</th><td><u> "xmm24", "xmm25", "xmm26", "xmm27",					\</u></td></tr>
<tr><th id="2116">2116</th><td><u> "xmm28", "xmm29", "xmm30", "xmm31",					\</u></td></tr>
<tr><th id="2117">2117</th><td><u> "k0", "k1", "k2", "k3", "k4", "k5", "k6", "k7",			\</u></td></tr>
<tr><th id="2118">2118</th><td><u> "bnd0", "bnd1", "bnd2", "bnd3" }</u></td></tr>
<tr><th id="2119">2119</th><td></td></tr>
<tr><th id="2120">2120</th><td><u>#define <dfn class="macro" id="_M/REGISTER_NAMES" data-ref="_M/REGISTER_NAMES">REGISTER_NAMES</dfn> HI_REGISTER_NAMES</u></td></tr>
<tr><th id="2121">2121</th><td></td></tr>
<tr><th id="2122">2122</th><td><i>/* Table of additional register names to use in user input.  */</i></td></tr>
<tr><th id="2123">2123</th><td></td></tr>
<tr><th id="2124">2124</th><td><u>#define <dfn class="macro" id="_M/ADDITIONAL_REGISTER_NAMES" data-ref="_M/ADDITIONAL_REGISTER_NAMES">ADDITIONAL_REGISTER_NAMES</dfn> \</u></td></tr>
<tr><th id="2125">2125</th><td><u>{ { "eax", 0 }, { "edx", 1 }, { "ecx", 2 }, { "ebx", 3 },		\</u></td></tr>
<tr><th id="2126">2126</th><td><u>  { "esi", 4 }, { "edi", 5 }, { "ebp", 6 }, { "esp", 7 },		\</u></td></tr>
<tr><th id="2127">2127</th><td><u>  { "rax", 0 }, { "rdx", 1 }, { "rcx", 2 }, { "rbx", 3 },		\</u></td></tr>
<tr><th id="2128">2128</th><td><u>  { "rsi", 4 }, { "rdi", 5 }, { "rbp", 6 }, { "rsp", 7 },		\</u></td></tr>
<tr><th id="2129">2129</th><td><u>  { "al", 0 }, { "dl", 1 }, { "cl", 2 }, { "bl", 3 },			\</u></td></tr>
<tr><th id="2130">2130</th><td><u>  { "ah", 0 }, { "dh", 1 }, { "ch", 2 }, { "bh", 3 },			\</u></td></tr>
<tr><th id="2131">2131</th><td><u>  { "ymm0", 21}, { "ymm1", 22}, { "ymm2", 23}, { "ymm3", 24},		\</u></td></tr>
<tr><th id="2132">2132</th><td><u>  { "ymm4", 25}, { "ymm5", 26}, { "ymm6", 27}, { "ymm7", 28},		\</u></td></tr>
<tr><th id="2133">2133</th><td><u>  { "ymm8", 45}, { "ymm9", 46}, { "ymm10", 47}, { "ymm11", 48},		\</u></td></tr>
<tr><th id="2134">2134</th><td><u>  { "ymm12", 49}, { "ymm13", 50}, { "ymm14", 51}, { "ymm15", 52},	\</u></td></tr>
<tr><th id="2135">2135</th><td><u>  { "ymm16", 53}, { "ymm17", 54}, { "ymm18", 55}, { "ymm19", 56},	\</u></td></tr>
<tr><th id="2136">2136</th><td><u>  { "ymm20", 57}, { "ymm21", 58}, { "ymm22", 59}, { "ymm23", 60},	\</u></td></tr>
<tr><th id="2137">2137</th><td><u>  { "ymm24", 61}, { "ymm25", 62}, { "ymm26", 63}, { "ymm27", 64},	\</u></td></tr>
<tr><th id="2138">2138</th><td><u>  { "ymm28", 65}, { "ymm29", 66}, { "ymm30", 67}, { "ymm31", 68},	\</u></td></tr>
<tr><th id="2139">2139</th><td><u>  { "zmm0", 21}, { "zmm1", 22}, { "zmm2", 23}, { "zmm3", 24},		\</u></td></tr>
<tr><th id="2140">2140</th><td><u>  { "zmm4", 25}, { "zmm5", 26}, { "zmm6", 27}, { "zmm7", 28},		\</u></td></tr>
<tr><th id="2141">2141</th><td><u>  { "zmm8", 45}, { "zmm9", 46}, { "zmm10", 47}, { "zmm11", 48},		\</u></td></tr>
<tr><th id="2142">2142</th><td><u>  { "zmm12", 49}, { "zmm13", 50}, { "zmm14", 51}, { "zmm15", 52},	\</u></td></tr>
<tr><th id="2143">2143</th><td><u>  { "zmm16", 53}, { "zmm17", 54}, { "zmm18", 55}, { "zmm19", 56},	\</u></td></tr>
<tr><th id="2144">2144</th><td><u>  { "zmm20", 57}, { "zmm21", 58}, { "zmm22", 59}, { "zmm23", 60},	\</u></td></tr>
<tr><th id="2145">2145</th><td><u>  { "zmm24", 61}, { "zmm25", 62}, { "zmm26", 63}, { "zmm27", 64},	\</u></td></tr>
<tr><th id="2146">2146</th><td><u>  { "zmm28", 65}, { "zmm29", 66}, { "zmm30", 67}, { "zmm31", 68} }</u></td></tr>
<tr><th id="2147">2147</th><td></td></tr>
<tr><th id="2148">2148</th><td><i>/* Note we are omitting these since currently I don't know how</i></td></tr>
<tr><th id="2149">2149</th><td><i>to get gcc to use these, since they want the same but different</i></td></tr>
<tr><th id="2150">2150</th><td><i>number as al, and ax.</i></td></tr>
<tr><th id="2151">2151</th><td><i>*/</i></td></tr>
<tr><th id="2152">2152</th><td></td></tr>
<tr><th id="2153">2153</th><td><u>#define <dfn class="macro" id="_M/QI_REGISTER_NAMES" data-ref="_M/QI_REGISTER_NAMES">QI_REGISTER_NAMES</dfn> \</u></td></tr>
<tr><th id="2154">2154</th><td><u>{"al", "dl", "cl", "bl", "sil", "dil", "bpl", "spl",}</u></td></tr>
<tr><th id="2155">2155</th><td></td></tr>
<tr><th id="2156">2156</th><td><i>/* These parallel the array above, and can be used to access bits 8:15</i></td></tr>
<tr><th id="2157">2157</th><td><i>   of regs 0 through 3.  */</i></td></tr>
<tr><th id="2158">2158</th><td></td></tr>
<tr><th id="2159">2159</th><td><u>#define <dfn class="macro" id="_M/QI_HIGH_REGISTER_NAMES" data-ref="_M/QI_HIGH_REGISTER_NAMES">QI_HIGH_REGISTER_NAMES</dfn> \</u></td></tr>
<tr><th id="2160">2160</th><td><u>{"ah", "dh", "ch", "bh", }</u></td></tr>
<tr><th id="2161">2161</th><td></td></tr>
<tr><th id="2162">2162</th><td><i>/* How to renumber registers for dbx and gdb.  */</i></td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td><u>#define <dfn class="macro" id="_M/DBX_REGISTER_NUMBER" data-ref="_M/DBX_REGISTER_NUMBER">DBX_REGISTER_NUMBER</dfn>(N) \</u></td></tr>
<tr><th id="2165">2165</th><td><u>  (TARGET_64BIT ? dbx64_register_map[(N)] : dbx_register_map[(N)])</u></td></tr>
<tr><th id="2166">2166</th><td></td></tr>
<tr><th id="2167">2167</th><td><b>extern</b> <em>int</em> <em>const</em> <dfn class="decl" id="dbx_register_map" title='dbx_register_map' data-ref="dbx_register_map" data-ref-filename="dbx_register_map">dbx_register_map</dfn>[<a class="macro" href="#981" title="81" data-ref="_M/FIRST_PSEUDO_REGISTER">FIRST_PSEUDO_REGISTER</a>];</td></tr>
<tr><th id="2168">2168</th><td><b>extern</b> <em>int</em> <em>const</em> <dfn class="decl" id="dbx64_register_map" title='dbx64_register_map' data-ref="dbx64_register_map" data-ref-filename="dbx64_register_map">dbx64_register_map</dfn>[<a class="macro" href="#981" title="81" data-ref="_M/FIRST_PSEUDO_REGISTER">FIRST_PSEUDO_REGISTER</a>];</td></tr>
<tr><th id="2169">2169</th><td><b>extern</b> <em>int</em> <em>const</em> <dfn class="decl" id="svr4_dbx_register_map" title='svr4_dbx_register_map' data-ref="svr4_dbx_register_map" data-ref-filename="svr4_dbx_register_map">svr4_dbx_register_map</dfn>[<a class="macro" href="#981" title="81" data-ref="_M/FIRST_PSEUDO_REGISTER">FIRST_PSEUDO_REGISTER</a>];</td></tr>
<tr><th id="2170">2170</th><td></td></tr>
<tr><th id="2171">2171</th><td><b>extern</b> <em>int</em> <em>const</em> <dfn class="decl" id="x86_64_ms_sysv_extra_clobbered_registers" title='x86_64_ms_sysv_extra_clobbered_registers' data-ref="x86_64_ms_sysv_extra_clobbered_registers" data-ref-filename="x86_64_ms_sysv_extra_clobbered_registers">x86_64_ms_sysv_extra_clobbered_registers</dfn>[<var>12</var>];</td></tr>
<tr><th id="2172">2172</th><td></td></tr>
<tr><th id="2173">2173</th><td><i>/* Before the prologue, RA is at 0(%esp).  */</i></td></tr>
<tr><th id="2174">2174</th><td><u>#define <dfn class="macro" id="_M/INCOMING_RETURN_ADDR_RTX" data-ref="_M/INCOMING_RETURN_ADDR_RTX">INCOMING_RETURN_ADDR_RTX</dfn> \</u></td></tr>
<tr><th id="2175">2175</th><td><u>  gen_rtx_MEM (Pmode, gen_rtx_REG (Pmode, STACK_POINTER_REGNUM))</u></td></tr>
<tr><th id="2176">2176</th><td></td></tr>
<tr><th id="2177">2177</th><td><i>/* After the prologue, RA is at -4(AP) in the current frame.  */</i></td></tr>
<tr><th id="2178">2178</th><td><u>#define <dfn class="macro" id="_M/RETURN_ADDR_RTX" data-ref="_M/RETURN_ADDR_RTX">RETURN_ADDR_RTX</dfn>(COUNT, FRAME)					\</u></td></tr>
<tr><th id="2179">2179</th><td><u>  ((COUNT) == 0								\</u></td></tr>
<tr><th id="2180">2180</th><td><u>   ? gen_rtx_MEM (Pmode, plus_constant (Pmode, arg_pointer_rtx,		\</u></td></tr>
<tr><th id="2181">2181</th><td><u>					-UNITS_PER_WORD))		\</u></td></tr>
<tr><th id="2182">2182</th><td><u>   : gen_rtx_MEM (Pmode, plus_constant (Pmode, (FRAME), UNITS_PER_WORD)))</u></td></tr>
<tr><th id="2183">2183</th><td></td></tr>
<tr><th id="2184">2184</th><td><i>/* PC is dbx register 8; let's use that column for RA.  */</i></td></tr>
<tr><th id="2185">2185</th><td><u>#define <dfn class="macro" id="_M/DWARF_FRAME_RETURN_COLUMN" data-ref="_M/DWARF_FRAME_RETURN_COLUMN">DWARF_FRAME_RETURN_COLUMN</dfn> 	(TARGET_64BIT ? 16 : 8)</u></td></tr>
<tr><th id="2186">2186</th><td></td></tr>
<tr><th id="2187">2187</th><td><i>/* Before the prologue, the top of the frame is at 4(%esp).  */</i></td></tr>
<tr><th id="2188">2188</th><td><u>#define <dfn class="macro" id="_M/INCOMING_FRAME_SP_OFFSET" data-ref="_M/INCOMING_FRAME_SP_OFFSET">INCOMING_FRAME_SP_OFFSET</dfn> UNITS_PER_WORD</u></td></tr>
<tr><th id="2189">2189</th><td></td></tr>
<tr><th id="2190">2190</th><td><i>/* Describe how we implement __builtin_eh_return.  */</i></td></tr>
<tr><th id="2191">2191</th><td><u>#define <dfn class="macro" id="_M/EH_RETURN_DATA_REGNO" data-ref="_M/EH_RETURN_DATA_REGNO">EH_RETURN_DATA_REGNO</dfn>(N)	((N) &lt;= DX_REG ? (N) : INVALID_REGNUM)</u></td></tr>
<tr><th id="2192">2192</th><td><u>#define <dfn class="macro" id="_M/EH_RETURN_STACKADJ_RTX" data-ref="_M/EH_RETURN_STACKADJ_RTX">EH_RETURN_STACKADJ_RTX</dfn>	gen_rtx_REG (Pmode, CX_REG)</u></td></tr>
<tr><th id="2193">2193</th><td></td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td><i>/* Select a format to encode pointers in exception handling data.  CODE</i></td></tr>
<tr><th id="2196">2196</th><td><i>   is 0 for data, 1 for code labels, 2 for function pointers.  GLOBAL is</i></td></tr>
<tr><th id="2197">2197</th><td><i>   true if the symbol may be affected by dynamic relocations.</i></td></tr>
<tr><th id="2198">2198</th><td><i></i></td></tr>
<tr><th id="2199">2199</th><td><i>   ??? All x86 object file formats are capable of representing this.</i></td></tr>
<tr><th id="2200">2200</th><td><i>   After all, the relocation needed is the same as for the call insn.</i></td></tr>
<tr><th id="2201">2201</th><td><i>   Whether or not a particular assembler allows us to enter such, I</i></td></tr>
<tr><th id="2202">2202</th><td><i>   guess we'll have to see.  */</i></td></tr>
<tr><th id="2203">2203</th><td><u>#define <dfn class="macro" id="_M/ASM_PREFERRED_EH_DATA_FORMAT" data-ref="_M/ASM_PREFERRED_EH_DATA_FORMAT">ASM_PREFERRED_EH_DATA_FORMAT</dfn>(CODE, GLOBAL)       		\</u></td></tr>
<tr><th id="2204">2204</th><td><u>  asm_preferred_eh_data_format ((CODE), (GLOBAL))</u></td></tr>
<tr><th id="2205">2205</th><td></td></tr>
<tr><th id="2206">2206</th><td><i>/* This is how to output an insn to push a register on the stack.</i></td></tr>
<tr><th id="2207">2207</th><td><i>   It need not be very fast code.  */</i></td></tr>
<tr><th id="2208">2208</th><td></td></tr>
<tr><th id="2209">2209</th><td><u>#define <dfn class="macro" id="_M/ASM_OUTPUT_REG_PUSH" data-ref="_M/ASM_OUTPUT_REG_PUSH">ASM_OUTPUT_REG_PUSH</dfn>(FILE, REGNO)  \</u></td></tr>
<tr><th id="2210">2210</th><td><u>do {									\</u></td></tr>
<tr><th id="2211">2211</th><td><u>  if (TARGET_64BIT)							\</u></td></tr>
<tr><th id="2212">2212</th><td><u>    asm_fprintf ((FILE), "\tpush{q}\t%%r%s\n",				\</u></td></tr>
<tr><th id="2213">2213</th><td><u>		 reg_names[(REGNO)] + (REX_INT_REGNO_P (REGNO) != 0));	\</u></td></tr>
<tr><th id="2214">2214</th><td><u>  else									\</u></td></tr>
<tr><th id="2215">2215</th><td><u>    asm_fprintf ((FILE), "\tpush{l}\t%%e%s\n", reg_names[(REGNO)]);	\</u></td></tr>
<tr><th id="2216">2216</th><td><u>} while (0)</u></td></tr>
<tr><th id="2217">2217</th><td></td></tr>
<tr><th id="2218">2218</th><td><i>/* This is how to output an insn to pop a register from the stack.</i></td></tr>
<tr><th id="2219">2219</th><td><i>   It need not be very fast code.  */</i></td></tr>
<tr><th id="2220">2220</th><td></td></tr>
<tr><th id="2221">2221</th><td><u>#define <dfn class="macro" id="_M/ASM_OUTPUT_REG_POP" data-ref="_M/ASM_OUTPUT_REG_POP">ASM_OUTPUT_REG_POP</dfn>(FILE, REGNO)  \</u></td></tr>
<tr><th id="2222">2222</th><td><u>do {									\</u></td></tr>
<tr><th id="2223">2223</th><td><u>  if (TARGET_64BIT)							\</u></td></tr>
<tr><th id="2224">2224</th><td><u>    asm_fprintf ((FILE), "\tpop{q}\t%%r%s\n",				\</u></td></tr>
<tr><th id="2225">2225</th><td><u>		 reg_names[(REGNO)] + (REX_INT_REGNO_P (REGNO) != 0));	\</u></td></tr>
<tr><th id="2226">2226</th><td><u>  else									\</u></td></tr>
<tr><th id="2227">2227</th><td><u>    asm_fprintf ((FILE), "\tpop{l}\t%%e%s\n", reg_names[(REGNO)]);	\</u></td></tr>
<tr><th id="2228">2228</th><td><u>} while (0)</u></td></tr>
<tr><th id="2229">2229</th><td></td></tr>
<tr><th id="2230">2230</th><td><i>/* This is how to output an element of a case-vector that is absolute.  */</i></td></tr>
<tr><th id="2231">2231</th><td></td></tr>
<tr><th id="2232">2232</th><td><u>#define <dfn class="macro" id="_M/ASM_OUTPUT_ADDR_VEC_ELT" data-ref="_M/ASM_OUTPUT_ADDR_VEC_ELT">ASM_OUTPUT_ADDR_VEC_ELT</dfn>(FILE, VALUE)  \</u></td></tr>
<tr><th id="2233">2233</th><td><u>  ix86_output_addr_vec_elt ((FILE), (VALUE))</u></td></tr>
<tr><th id="2234">2234</th><td></td></tr>
<tr><th id="2235">2235</th><td><i>/* This is how to output an element of a case-vector that is relative.  */</i></td></tr>
<tr><th id="2236">2236</th><td></td></tr>
<tr><th id="2237">2237</th><td><u>#define <dfn class="macro" id="_M/ASM_OUTPUT_ADDR_DIFF_ELT" data-ref="_M/ASM_OUTPUT_ADDR_DIFF_ELT">ASM_OUTPUT_ADDR_DIFF_ELT</dfn>(FILE, BODY, VALUE, REL) \</u></td></tr>
<tr><th id="2238">2238</th><td><u>  ix86_output_addr_diff_elt ((FILE), (VALUE), (REL))</u></td></tr>
<tr><th id="2239">2239</th><td></td></tr>
<tr><th id="2240">2240</th><td><i>/* When we see %v, we will print the 'v' prefix if TARGET_AVX is true.  */</i></td></tr>
<tr><th id="2241">2241</th><td></td></tr>
<tr><th id="2242">2242</th><td><u>#define <dfn class="macro" id="_M/ASM_OUTPUT_AVX_PREFIX" data-ref="_M/ASM_OUTPUT_AVX_PREFIX">ASM_OUTPUT_AVX_PREFIX</dfn>(STREAM, PTR)	\</u></td></tr>
<tr><th id="2243">2243</th><td><u>{						\</u></td></tr>
<tr><th id="2244">2244</th><td><u>  if ((PTR)[0] == '%' &amp;&amp; (PTR)[1] == 'v')	\</u></td></tr>
<tr><th id="2245">2245</th><td><u>    (PTR) += TARGET_AVX ? 1 : 2;		\</u></td></tr>
<tr><th id="2246">2246</th><td><u>}</u></td></tr>
<tr><th id="2247">2247</th><td></td></tr>
<tr><th id="2248">2248</th><td><i>/* A C statement or statements which output an assembler instruction</i></td></tr>
<tr><th id="2249">2249</th><td><i>   opcode to the stdio stream STREAM.  The macro-operand PTR is a</i></td></tr>
<tr><th id="2250">2250</th><td><i>   variable of type `char *' which points to the opcode name in</i></td></tr>
<tr><th id="2251">2251</th><td><i>   its "internal" form--the form that is written in the machine</i></td></tr>
<tr><th id="2252">2252</th><td><i>   description.  */</i></td></tr>
<tr><th id="2253">2253</th><td></td></tr>
<tr><th id="2254">2254</th><td><u>#define <dfn class="macro" id="_M/ASM_OUTPUT_OPCODE" data-ref="_M/ASM_OUTPUT_OPCODE">ASM_OUTPUT_OPCODE</dfn>(STREAM, PTR) \</u></td></tr>
<tr><th id="2255">2255</th><td><u>  ASM_OUTPUT_AVX_PREFIX ((STREAM), (PTR))</u></td></tr>
<tr><th id="2256">2256</th><td></td></tr>
<tr><th id="2257">2257</th><td><i>/* A C statement to output to the stdio stream FILE an assembler</i></td></tr>
<tr><th id="2258">2258</th><td><i>   command to pad the location counter to a multiple of 1&lt;&lt;LOG</i></td></tr>
<tr><th id="2259">2259</th><td><i>   bytes if it is within MAX_SKIP bytes.  */</i></td></tr>
<tr><th id="2260">2260</th><td></td></tr>
<tr><th id="2261">2261</th><td><u>#<span data-ppcond="2261">ifdef</span> <span class="macro" data-ref="_M/HAVE_GAS_MAX_SKIP_P2ALIGN">HAVE_GAS_MAX_SKIP_P2ALIGN</span></u></td></tr>
<tr><th id="2262">2262</th><td><u>#undef  ASM_OUTPUT_MAX_SKIP_PAD</u></td></tr>
<tr><th id="2263">2263</th><td><u>#define ASM_OUTPUT_MAX_SKIP_PAD(FILE, LOG, MAX_SKIP)			\</u></td></tr>
<tr><th id="2264">2264</th><td><u>  if ((LOG) != 0)							\</u></td></tr>
<tr><th id="2265">2265</th><td><u>    {									\</u></td></tr>
<tr><th id="2266">2266</th><td><u>      if ((MAX_SKIP) == 0)						\</u></td></tr>
<tr><th id="2267">2267</th><td><u>        fprintf ((FILE), "\t.p2align %d\n", (LOG));			\</u></td></tr>
<tr><th id="2268">2268</th><td><u>      else								\</u></td></tr>
<tr><th id="2269">2269</th><td><u>        fprintf ((FILE), "\t.p2align %d,,%d\n", (LOG), (MAX_SKIP));	\</u></td></tr>
<tr><th id="2270">2270</th><td><u>    }</u></td></tr>
<tr><th id="2271">2271</th><td><u>#<span data-ppcond="2261">endif</span></u></td></tr>
<tr><th id="2272">2272</th><td></td></tr>
<tr><th id="2273">2273</th><td><i>/* Write the extra assembler code needed to declare a function</i></td></tr>
<tr><th id="2274">2274</th><td><i>   properly.  */</i></td></tr>
<tr><th id="2275">2275</th><td></td></tr>
<tr><th id="2276">2276</th><td><u>#undef <span class="macro" data-ref="_M/ASM_OUTPUT_FUNCTION_LABEL">ASM_OUTPUT_FUNCTION_LABEL</span></u></td></tr>
<tr><th id="2277">2277</th><td><u>#define <dfn class="macro" id="_M/ASM_OUTPUT_FUNCTION_LABEL" data-ref="_M/ASM_OUTPUT_FUNCTION_LABEL">ASM_OUTPUT_FUNCTION_LABEL</dfn>(FILE, NAME, DECL) \</u></td></tr>
<tr><th id="2278">2278</th><td><u>  ix86_asm_output_function_label ((FILE), (NAME), (DECL))</u></td></tr>
<tr><th id="2279">2279</th><td></td></tr>
<tr><th id="2280">2280</th><td><i>/* Under some conditions we need jump tables in the text section,</i></td></tr>
<tr><th id="2281">2281</th><td><i>   because the assembler cannot handle label differences between</i></td></tr>
<tr><th id="2282">2282</th><td><i>   sections.  This is the case for x86_64 on Mach-O for example.  */</i></td></tr>
<tr><th id="2283">2283</th><td></td></tr>
<tr><th id="2284">2284</th><td><u>#define <dfn class="macro" id="_M/JUMP_TABLES_IN_TEXT_SECTION" data-ref="_M/JUMP_TABLES_IN_TEXT_SECTION">JUMP_TABLES_IN_TEXT_SECTION</dfn> \</u></td></tr>
<tr><th id="2285">2285</th><td><u>  (flag_pic &amp;&amp; ((TARGET_MACHO &amp;&amp; TARGET_64BIT) \</u></td></tr>
<tr><th id="2286">2286</th><td><u>   || (!TARGET_64BIT &amp;&amp; !HAVE_AS_GOTOFF_IN_DATA)))</u></td></tr>
<tr><th id="2287">2287</th><td></td></tr>
<tr><th id="2288">2288</th><td><i>/* Switch to init or fini section via SECTION_OP, emit a call to FUNC,</i></td></tr>
<tr><th id="2289">2289</th><td><i>   and switch back.  For x86 we do this only to save a few bytes that</i></td></tr>
<tr><th id="2290">2290</th><td><i>   would otherwise be unused in the text section.  */</i></td></tr>
<tr><th id="2291">2291</th><td><u>#define <dfn class="macro" id="_M/CRT_MKSTR2" data-ref="_M/CRT_MKSTR2">CRT_MKSTR2</dfn>(VAL) #VAL</u></td></tr>
<tr><th id="2292">2292</th><td><u>#define <dfn class="macro" id="_M/CRT_MKSTR" data-ref="_M/CRT_MKSTR">CRT_MKSTR</dfn>(x) CRT_MKSTR2(x)</u></td></tr>
<tr><th id="2293">2293</th><td></td></tr>
<tr><th id="2294">2294</th><td><u>#define <dfn class="macro" id="_M/CRT_CALL_STATIC_FUNCTION" data-ref="_M/CRT_CALL_STATIC_FUNCTION">CRT_CALL_STATIC_FUNCTION</dfn>(SECTION_OP, FUNC)		\</u></td></tr>
<tr><th id="2295">2295</th><td><u>   asm (SECTION_OP "\n\t"					\</u></td></tr>
<tr><th id="2296">2296</th><td><u>	"call " CRT_MKSTR(__USER_LABEL_PREFIX__) #FUNC "\n"	\</u></td></tr>
<tr><th id="2297">2297</th><td><u>	TEXT_SECTION_ASM_OP);</u></td></tr>
<tr><th id="2298">2298</th><td></td></tr>
<tr><th id="2299">2299</th><td><i>/* Default threshold for putting data in large sections</i></td></tr>
<tr><th id="2300">2300</th><td><i>   with x86-64 medium memory model */</i></td></tr>
<tr><th id="2301">2301</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_LARGE_SECTION_THRESHOLD" data-ref="_M/DEFAULT_LARGE_SECTION_THRESHOLD">DEFAULT_LARGE_SECTION_THRESHOLD</dfn> 65536</u></td></tr>
<tr><th id="2302">2302</th><td></td></tr>
<tr><th id="2303">2303</th><td><i>/* Adjust the length of the insn with the length of BND prefix.  */</i></td></tr>
<tr><th id="2304">2304</th><td></td></tr>
<tr><th id="2305">2305</th><td><u>#define <dfn class="macro" id="_M/ADJUST_INSN_LENGTH" data-ref="_M/ADJUST_INSN_LENGTH">ADJUST_INSN_LENGTH</dfn>(INSN, LENGTH)		\</u></td></tr>
<tr><th id="2306">2306</th><td><u>do {							\</u></td></tr>
<tr><th id="2307">2307</th><td><u>  if (NONDEBUG_INSN_P (INSN) &amp;&amp; INSN_CODE (INSN) &gt;= 0	\</u></td></tr>
<tr><th id="2308">2308</th><td><u>      &amp;&amp; get_attr_maybe_prefix_bnd (INSN))		\</u></td></tr>
<tr><th id="2309">2309</th><td><u>    LENGTH += ix86_bnd_prefixed_insn_p (INSN);		\</u></td></tr>
<tr><th id="2310">2310</th><td><u>} while (0)</u></td></tr>
<tr><th id="2311">2311</th><td></td></tr>
<tr><th id="2312">2312</th><td><i>/* Which processor to tune code generation for.  These must be in sync</i></td></tr>
<tr><th id="2313">2313</th><td><i>   with processor_target_table in i386.c.  */</i> </td></tr>
<tr><th id="2314">2314</th><td></td></tr>
<tr><th id="2315">2315</th><td><b>enum</b> <dfn class="type def" id="processor_type" title='processor_type' data-ref="processor_type" data-ref-filename="processor_type">processor_type</dfn></td></tr>
<tr><th id="2316">2316</th><td>{</td></tr>
<tr><th id="2317">2317</th><td>  <dfn class="enum" id="PROCESSOR_GENERIC" title='PROCESSOR_GENERIC' data-ref="PROCESSOR_GENERIC" data-ref-filename="PROCESSOR_GENERIC">PROCESSOR_GENERIC</dfn> = <var>0</var>,</td></tr>
<tr><th id="2318">2318</th><td>  <dfn class="enum" id="PROCESSOR_I386" title='PROCESSOR_I386' data-ref="PROCESSOR_I386" data-ref-filename="PROCESSOR_I386">PROCESSOR_I386</dfn>,			<i>/* 80386 */</i></td></tr>
<tr><th id="2319">2319</th><td>  <dfn class="enum" id="PROCESSOR_I486" title='PROCESSOR_I486' data-ref="PROCESSOR_I486" data-ref-filename="PROCESSOR_I486">PROCESSOR_I486</dfn>,			<i>/* 80486DX, 80486SX, 80486DX[24] */</i></td></tr>
<tr><th id="2320">2320</th><td>  <dfn class="enum" id="PROCESSOR_PENTIUM" title='PROCESSOR_PENTIUM' data-ref="PROCESSOR_PENTIUM" data-ref-filename="PROCESSOR_PENTIUM">PROCESSOR_PENTIUM</dfn>,</td></tr>
<tr><th id="2321">2321</th><td>  <dfn class="enum" id="PROCESSOR_LAKEMONT" title='PROCESSOR_LAKEMONT' data-ref="PROCESSOR_LAKEMONT" data-ref-filename="PROCESSOR_LAKEMONT">PROCESSOR_LAKEMONT</dfn>,</td></tr>
<tr><th id="2322">2322</th><td>  <dfn class="enum" id="PROCESSOR_PENTIUMPRO" title='PROCESSOR_PENTIUMPRO' data-ref="PROCESSOR_PENTIUMPRO" data-ref-filename="PROCESSOR_PENTIUMPRO">PROCESSOR_PENTIUMPRO</dfn>,</td></tr>
<tr><th id="2323">2323</th><td>  <dfn class="enum" id="PROCESSOR_PENTIUM4" title='PROCESSOR_PENTIUM4' data-ref="PROCESSOR_PENTIUM4" data-ref-filename="PROCESSOR_PENTIUM4">PROCESSOR_PENTIUM4</dfn>,</td></tr>
<tr><th id="2324">2324</th><td>  <dfn class="enum" id="PROCESSOR_NOCONA" title='PROCESSOR_NOCONA' data-ref="PROCESSOR_NOCONA" data-ref-filename="PROCESSOR_NOCONA">PROCESSOR_NOCONA</dfn>,</td></tr>
<tr><th id="2325">2325</th><td>  <dfn class="enum" id="PROCESSOR_CORE2" title='PROCESSOR_CORE2' data-ref="PROCESSOR_CORE2" data-ref-filename="PROCESSOR_CORE2">PROCESSOR_CORE2</dfn>,</td></tr>
<tr><th id="2326">2326</th><td>  <dfn class="enum" id="PROCESSOR_NEHALEM" title='PROCESSOR_NEHALEM' data-ref="PROCESSOR_NEHALEM" data-ref-filename="PROCESSOR_NEHALEM">PROCESSOR_NEHALEM</dfn>,</td></tr>
<tr><th id="2327">2327</th><td>  <dfn class="enum" id="PROCESSOR_SANDYBRIDGE" title='PROCESSOR_SANDYBRIDGE' data-ref="PROCESSOR_SANDYBRIDGE" data-ref-filename="PROCESSOR_SANDYBRIDGE">PROCESSOR_SANDYBRIDGE</dfn>,</td></tr>
<tr><th id="2328">2328</th><td>  <dfn class="enum" id="PROCESSOR_HASWELL" title='PROCESSOR_HASWELL' data-ref="PROCESSOR_HASWELL" data-ref-filename="PROCESSOR_HASWELL">PROCESSOR_HASWELL</dfn>,</td></tr>
<tr><th id="2329">2329</th><td>  <dfn class="enum" id="PROCESSOR_BONNELL" title='PROCESSOR_BONNELL' data-ref="PROCESSOR_BONNELL" data-ref-filename="PROCESSOR_BONNELL">PROCESSOR_BONNELL</dfn>,</td></tr>
<tr><th id="2330">2330</th><td>  <dfn class="enum" id="PROCESSOR_SILVERMONT" title='PROCESSOR_SILVERMONT' data-ref="PROCESSOR_SILVERMONT" data-ref-filename="PROCESSOR_SILVERMONT">PROCESSOR_SILVERMONT</dfn>,</td></tr>
<tr><th id="2331">2331</th><td>  <dfn class="enum" id="PROCESSOR_KNL" title='PROCESSOR_KNL' data-ref="PROCESSOR_KNL" data-ref-filename="PROCESSOR_KNL">PROCESSOR_KNL</dfn>,</td></tr>
<tr><th id="2332">2332</th><td>  <dfn class="enum" id="PROCESSOR_SKYLAKE_AVX512" title='PROCESSOR_SKYLAKE_AVX512' data-ref="PROCESSOR_SKYLAKE_AVX512" data-ref-filename="PROCESSOR_SKYLAKE_AVX512">PROCESSOR_SKYLAKE_AVX512</dfn>,</td></tr>
<tr><th id="2333">2333</th><td>  <dfn class="enum" id="PROCESSOR_INTEL" title='PROCESSOR_INTEL' data-ref="PROCESSOR_INTEL" data-ref-filename="PROCESSOR_INTEL">PROCESSOR_INTEL</dfn>,</td></tr>
<tr><th id="2334">2334</th><td>  <dfn class="enum" id="PROCESSOR_GEODE" title='PROCESSOR_GEODE' data-ref="PROCESSOR_GEODE" data-ref-filename="PROCESSOR_GEODE">PROCESSOR_GEODE</dfn>,</td></tr>
<tr><th id="2335">2335</th><td>  <dfn class="enum" id="PROCESSOR_K6" title='PROCESSOR_K6' data-ref="PROCESSOR_K6" data-ref-filename="PROCESSOR_K6">PROCESSOR_K6</dfn>,</td></tr>
<tr><th id="2336">2336</th><td>  <dfn class="enum" id="PROCESSOR_ATHLON" title='PROCESSOR_ATHLON' data-ref="PROCESSOR_ATHLON" data-ref-filename="PROCESSOR_ATHLON">PROCESSOR_ATHLON</dfn>,</td></tr>
<tr><th id="2337">2337</th><td>  <dfn class="enum" id="PROCESSOR_K8" title='PROCESSOR_K8' data-ref="PROCESSOR_K8" data-ref-filename="PROCESSOR_K8">PROCESSOR_K8</dfn>,</td></tr>
<tr><th id="2338">2338</th><td>  <dfn class="enum" id="PROCESSOR_AMDFAM10" title='PROCESSOR_AMDFAM10' data-ref="PROCESSOR_AMDFAM10" data-ref-filename="PROCESSOR_AMDFAM10">PROCESSOR_AMDFAM10</dfn>,</td></tr>
<tr><th id="2339">2339</th><td>  <dfn class="enum" id="PROCESSOR_BDVER1" title='PROCESSOR_BDVER1' data-ref="PROCESSOR_BDVER1" data-ref-filename="PROCESSOR_BDVER1">PROCESSOR_BDVER1</dfn>,</td></tr>
<tr><th id="2340">2340</th><td>  <dfn class="enum" id="PROCESSOR_BDVER2" title='PROCESSOR_BDVER2' data-ref="PROCESSOR_BDVER2" data-ref-filename="PROCESSOR_BDVER2">PROCESSOR_BDVER2</dfn>,</td></tr>
<tr><th id="2341">2341</th><td>  <dfn class="enum" id="PROCESSOR_BDVER3" title='PROCESSOR_BDVER3' data-ref="PROCESSOR_BDVER3" data-ref-filename="PROCESSOR_BDVER3">PROCESSOR_BDVER3</dfn>,</td></tr>
<tr><th id="2342">2342</th><td>  <dfn class="enum" id="PROCESSOR_BDVER4" title='PROCESSOR_BDVER4' data-ref="PROCESSOR_BDVER4" data-ref-filename="PROCESSOR_BDVER4">PROCESSOR_BDVER4</dfn>,</td></tr>
<tr><th id="2343">2343</th><td>  <dfn class="enum" id="PROCESSOR_BTVER1" title='PROCESSOR_BTVER1' data-ref="PROCESSOR_BTVER1" data-ref-filename="PROCESSOR_BTVER1">PROCESSOR_BTVER1</dfn>,</td></tr>
<tr><th id="2344">2344</th><td>  <dfn class="enum" id="PROCESSOR_BTVER2" title='PROCESSOR_BTVER2' data-ref="PROCESSOR_BTVER2" data-ref-filename="PROCESSOR_BTVER2">PROCESSOR_BTVER2</dfn>,</td></tr>
<tr><th id="2345">2345</th><td>  <dfn class="enum" id="PROCESSOR_ZNVER1" title='PROCESSOR_ZNVER1' data-ref="PROCESSOR_ZNVER1" data-ref-filename="PROCESSOR_ZNVER1">PROCESSOR_ZNVER1</dfn>,</td></tr>
<tr><th id="2346">2346</th><td>  <dfn class="enum" id="PROCESSOR_max" title='PROCESSOR_max' data-ref="PROCESSOR_max" data-ref-filename="PROCESSOR_max">PROCESSOR_max</dfn></td></tr>
<tr><th id="2347">2347</th><td>};</td></tr>
<tr><th id="2348">2348</th><td></td></tr>
<tr><th id="2349">2349</th><td><b>extern</b> <b>enum</b> <a class="type" href="#processor_type" title='processor_type' data-ref="processor_type" data-ref-filename="processor_type">processor_type</a> <dfn class="decl" id="ix86_tune" title='ix86_tune' data-ref="ix86_tune" data-ref-filename="ix86_tune">ix86_tune</dfn>;</td></tr>
<tr><th id="2350">2350</th><td><b>extern</b> <b>enum</b> <a class="type" href="#processor_type" title='processor_type' data-ref="processor_type" data-ref-filename="processor_type">processor_type</a> <dfn class="decl" id="ix86_arch" title='ix86_arch' data-ref="ix86_arch" data-ref-filename="ix86_arch">ix86_arch</dfn>;</td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td><i>/* Size of the RED_ZONE area.  */</i></td></tr>
<tr><th id="2353">2353</th><td><u>#define <dfn class="macro" id="_M/RED_ZONE_SIZE" data-ref="_M/RED_ZONE_SIZE">RED_ZONE_SIZE</dfn> 128</u></td></tr>
<tr><th id="2354">2354</th><td><i>/* Reserved area of the red zone for temporaries.  */</i></td></tr>
<tr><th id="2355">2355</th><td><u>#define <dfn class="macro" id="_M/RED_ZONE_RESERVE" data-ref="_M/RED_ZONE_RESERVE">RED_ZONE_RESERVE</dfn> 8</u></td></tr>
<tr><th id="2356">2356</th><td></td></tr>
<tr><th id="2357">2357</th><td><b>extern</b> <em>unsigned</em> <em>int</em> <dfn class="decl" id="ix86_preferred_stack_boundary" title='ix86_preferred_stack_boundary' data-ref="ix86_preferred_stack_boundary" data-ref-filename="ix86_preferred_stack_boundary">ix86_preferred_stack_boundary</dfn>;</td></tr>
<tr><th id="2358">2358</th><td><b>extern</b> <em>unsigned</em> <em>int</em> <dfn class="decl" id="ix86_incoming_stack_boundary" title='ix86_incoming_stack_boundary' data-ref="ix86_incoming_stack_boundary" data-ref-filename="ix86_incoming_stack_boundary">ix86_incoming_stack_boundary</dfn>;</td></tr>
<tr><th id="2359">2359</th><td></td></tr>
<tr><th id="2360">2360</th><td><i>/* Smallest class containing REGNO.  */</i></td></tr>
<tr><th id="2361">2361</th><td><b>extern</b> <b>enum</b> <a class="type" href="#reg_class" title='reg_class' data-ref="reg_class" data-ref-filename="reg_class">reg_class</a> <em>const</em> <dfn class="decl" id="regclass_map" title='regclass_map' data-ref="regclass_map" data-ref-filename="regclass_map">regclass_map</dfn>[<a class="macro" href="#981" title="81" data-ref="_M/FIRST_PSEUDO_REGISTER">FIRST_PSEUDO_REGISTER</a>];</td></tr>
<tr><th id="2362">2362</th><td></td></tr>
<tr><th id="2363">2363</th><td><b>enum</b> <dfn class="type def" id="ix86_fpcmp_strategy" title='ix86_fpcmp_strategy' data-ref="ix86_fpcmp_strategy" data-ref-filename="ix86_fpcmp_strategy">ix86_fpcmp_strategy</dfn> {</td></tr>
<tr><th id="2364">2364</th><td>  <dfn class="enum" id="IX86_FPCMP_SAHF" title='IX86_FPCMP_SAHF' data-ref="IX86_FPCMP_SAHF" data-ref-filename="IX86_FPCMP_SAHF">IX86_FPCMP_SAHF</dfn>,</td></tr>
<tr><th id="2365">2365</th><td>  <dfn class="enum" id="IX86_FPCMP_COMI" title='IX86_FPCMP_COMI' data-ref="IX86_FPCMP_COMI" data-ref-filename="IX86_FPCMP_COMI">IX86_FPCMP_COMI</dfn>,</td></tr>
<tr><th id="2366">2366</th><td>  <dfn class="enum" id="IX86_FPCMP_ARITH" title='IX86_FPCMP_ARITH' data-ref="IX86_FPCMP_ARITH" data-ref-filename="IX86_FPCMP_ARITH">IX86_FPCMP_ARITH</dfn></td></tr>
<tr><th id="2367">2367</th><td>};</td></tr>
<tr><th id="2368">2368</th><td></td></tr>
<tr><th id="2369">2369</th><td><i>/* To properly truncate FP values into integers, we need to set i387 control</i></td></tr>
<tr><th id="2370">2370</th><td><i>   word.  We can't emit proper mode switching code before reload, as spills</i></td></tr>
<tr><th id="2371">2371</th><td><i>   generated by reload may truncate values incorrectly, but we still can avoid</i></td></tr>
<tr><th id="2372">2372</th><td><i>   redundant computation of new control word by the mode switching pass.</i></td></tr>
<tr><th id="2373">2373</th><td><i>   The fldcw instructions are still emitted redundantly, but this is probably</i></td></tr>
<tr><th id="2374">2374</th><td><i>   not going to be noticeable problem, as most CPUs do have fast path for</i></td></tr>
<tr><th id="2375">2375</th><td><i>   the sequence.</i></td></tr>
<tr><th id="2376">2376</th><td><i></i></td></tr>
<tr><th id="2377">2377</th><td><i>   The machinery is to emit simple truncation instructions and split them</i></td></tr>
<tr><th id="2378">2378</th><td><i>   before reload to instructions having USEs of two memory locations that</i></td></tr>
<tr><th id="2379">2379</th><td><i>   are filled by this code to old and new control word.</i></td></tr>
<tr><th id="2380">2380</th><td><i></i></td></tr>
<tr><th id="2381">2381</th><td><i>   Post-reload pass may be later used to eliminate the redundant fildcw if</i></td></tr>
<tr><th id="2382">2382</th><td><i>   needed.  */</i></td></tr>
<tr><th id="2383">2383</th><td></td></tr>
<tr><th id="2384">2384</th><td><b>enum</b> <dfn class="type def" id="ix86_stack_slot" title='ix86_stack_slot' data-ref="ix86_stack_slot" data-ref-filename="ix86_stack_slot">ix86_stack_slot</dfn></td></tr>
<tr><th id="2385">2385</th><td>{</td></tr>
<tr><th id="2386">2386</th><td>  <dfn class="enum" id="SLOT_TEMP" title='SLOT_TEMP' data-ref="SLOT_TEMP" data-ref-filename="SLOT_TEMP">SLOT_TEMP</dfn> = <var>0</var>,</td></tr>
<tr><th id="2387">2387</th><td>  <dfn class="enum" id="SLOT_CW_STORED" title='SLOT_CW_STORED' data-ref="SLOT_CW_STORED" data-ref-filename="SLOT_CW_STORED">SLOT_CW_STORED</dfn>,</td></tr>
<tr><th id="2388">2388</th><td>  <dfn class="enum" id="SLOT_CW_TRUNC" title='SLOT_CW_TRUNC' data-ref="SLOT_CW_TRUNC" data-ref-filename="SLOT_CW_TRUNC">SLOT_CW_TRUNC</dfn>,</td></tr>
<tr><th id="2389">2389</th><td>  <dfn class="enum" id="SLOT_CW_FLOOR" title='SLOT_CW_FLOOR' data-ref="SLOT_CW_FLOOR" data-ref-filename="SLOT_CW_FLOOR">SLOT_CW_FLOOR</dfn>,</td></tr>
<tr><th id="2390">2390</th><td>  <dfn class="enum" id="SLOT_CW_CEIL" title='SLOT_CW_CEIL' data-ref="SLOT_CW_CEIL" data-ref-filename="SLOT_CW_CEIL">SLOT_CW_CEIL</dfn>,</td></tr>
<tr><th id="2391">2391</th><td>  <dfn class="enum" id="SLOT_CW_MASK_PM" title='SLOT_CW_MASK_PM' data-ref="SLOT_CW_MASK_PM" data-ref-filename="SLOT_CW_MASK_PM">SLOT_CW_MASK_PM</dfn>,</td></tr>
<tr><th id="2392">2392</th><td>  <dfn class="enum" id="SLOT_STV_TEMP" title='SLOT_STV_TEMP' data-ref="SLOT_STV_TEMP" data-ref-filename="SLOT_STV_TEMP">SLOT_STV_TEMP</dfn>,</td></tr>
<tr><th id="2393">2393</th><td>  <dfn class="enum" id="MAX_386_STACK_LOCALS" title='MAX_386_STACK_LOCALS' data-ref="MAX_386_STACK_LOCALS" data-ref-filename="MAX_386_STACK_LOCALS">MAX_386_STACK_LOCALS</dfn></td></tr>
<tr><th id="2394">2394</th><td>};</td></tr>
<tr><th id="2395">2395</th><td></td></tr>
<tr><th id="2396">2396</th><td><b>enum</b> <dfn class="type def" id="ix86_entity" title='ix86_entity' data-ref="ix86_entity" data-ref-filename="ix86_entity">ix86_entity</dfn></td></tr>
<tr><th id="2397">2397</th><td>{</td></tr>
<tr><th id="2398">2398</th><td>  <dfn class="enum" id="X86_DIRFLAG" title='X86_DIRFLAG' data-ref="X86_DIRFLAG" data-ref-filename="X86_DIRFLAG">X86_DIRFLAG</dfn> = <var>0</var>,</td></tr>
<tr><th id="2399">2399</th><td>  <dfn class="enum" id="AVX_U128" title='AVX_U128' data-ref="AVX_U128" data-ref-filename="AVX_U128">AVX_U128</dfn>,</td></tr>
<tr><th id="2400">2400</th><td>  <dfn class="enum" id="I387_TRUNC" title='I387_TRUNC' data-ref="I387_TRUNC" data-ref-filename="I387_TRUNC">I387_TRUNC</dfn>,</td></tr>
<tr><th id="2401">2401</th><td>  <dfn class="enum" id="I387_FLOOR" title='I387_FLOOR' data-ref="I387_FLOOR" data-ref-filename="I387_FLOOR">I387_FLOOR</dfn>,</td></tr>
<tr><th id="2402">2402</th><td>  <dfn class="enum" id="I387_CEIL" title='I387_CEIL' data-ref="I387_CEIL" data-ref-filename="I387_CEIL">I387_CEIL</dfn>,</td></tr>
<tr><th id="2403">2403</th><td>  <dfn class="enum" id="I387_MASK_PM" title='I387_MASK_PM' data-ref="I387_MASK_PM" data-ref-filename="I387_MASK_PM">I387_MASK_PM</dfn>,</td></tr>
<tr><th id="2404">2404</th><td>  <dfn class="enum" id="MAX_386_ENTITIES" title='MAX_386_ENTITIES' data-ref="MAX_386_ENTITIES" data-ref-filename="MAX_386_ENTITIES">MAX_386_ENTITIES</dfn></td></tr>
<tr><th id="2405">2405</th><td>};</td></tr>
<tr><th id="2406">2406</th><td></td></tr>
<tr><th id="2407">2407</th><td><b>enum</b> <dfn class="type def" id="x86_dirflag_state" title='x86_dirflag_state' data-ref="x86_dirflag_state" data-ref-filename="x86_dirflag_state">x86_dirflag_state</dfn></td></tr>
<tr><th id="2408">2408</th><td>{</td></tr>
<tr><th id="2409">2409</th><td>  <dfn class="enum" id="X86_DIRFLAG_RESET" title='X86_DIRFLAG_RESET' data-ref="X86_DIRFLAG_RESET" data-ref-filename="X86_DIRFLAG_RESET">X86_DIRFLAG_RESET</dfn>,</td></tr>
<tr><th id="2410">2410</th><td>  <dfn class="enum" id="X86_DIRFLAG_ANY" title='X86_DIRFLAG_ANY' data-ref="X86_DIRFLAG_ANY" data-ref-filename="X86_DIRFLAG_ANY">X86_DIRFLAG_ANY</dfn></td></tr>
<tr><th id="2411">2411</th><td>};</td></tr>
<tr><th id="2412">2412</th><td></td></tr>
<tr><th id="2413">2413</th><td><b>enum</b> <dfn class="type def" id="avx_u128_state" title='avx_u128_state' data-ref="avx_u128_state" data-ref-filename="avx_u128_state">avx_u128_state</dfn></td></tr>
<tr><th id="2414">2414</th><td>{</td></tr>
<tr><th id="2415">2415</th><td>  <dfn class="enum" id="AVX_U128_CLEAN" title='AVX_U128_CLEAN' data-ref="AVX_U128_CLEAN" data-ref-filename="AVX_U128_CLEAN">AVX_U128_CLEAN</dfn>,</td></tr>
<tr><th id="2416">2416</th><td>  <dfn class="enum" id="AVX_U128_DIRTY" title='AVX_U128_DIRTY' data-ref="AVX_U128_DIRTY" data-ref-filename="AVX_U128_DIRTY">AVX_U128_DIRTY</dfn>,</td></tr>
<tr><th id="2417">2417</th><td>  <dfn class="enum" id="AVX_U128_ANY" title='AVX_U128_ANY' data-ref="AVX_U128_ANY" data-ref-filename="AVX_U128_ANY">AVX_U128_ANY</dfn></td></tr>
<tr><th id="2418">2418</th><td>};</td></tr>
<tr><th id="2419">2419</th><td></td></tr>
<tr><th id="2420">2420</th><td><i>/* Define this macro if the port needs extra instructions inserted</i></td></tr>
<tr><th id="2421">2421</th><td><i>   for mode switching in an optimizing compilation.  */</i></td></tr>
<tr><th id="2422">2422</th><td></td></tr>
<tr><th id="2423">2423</th><td><u>#define <dfn class="macro" id="_M/OPTIMIZE_MODE_SWITCHING" data-ref="_M/OPTIMIZE_MODE_SWITCHING">OPTIMIZE_MODE_SWITCHING</dfn>(ENTITY) \</u></td></tr>
<tr><th id="2424">2424</th><td><u>   ix86_optimize_mode_switching[(ENTITY)]</u></td></tr>
<tr><th id="2425">2425</th><td></td></tr>
<tr><th id="2426">2426</th><td><i>/* If you define `OPTIMIZE_MODE_SWITCHING', you have to define this as</i></td></tr>
<tr><th id="2427">2427</th><td><i>   initializer for an array of integers.  Each initializer element N</i></td></tr>
<tr><th id="2428">2428</th><td><i>   refers to an entity that needs mode switching, and specifies the</i></td></tr>
<tr><th id="2429">2429</th><td><i>   number of different modes that might need to be set for this</i></td></tr>
<tr><th id="2430">2430</th><td><i>   entity.  The position of the initializer in the initializer -</i></td></tr>
<tr><th id="2431">2431</th><td><i>   starting counting at zero - determines the integer that is used to</i></td></tr>
<tr><th id="2432">2432</th><td><i>   refer to the mode-switched entity in question.  */</i></td></tr>
<tr><th id="2433">2433</th><td></td></tr>
<tr><th id="2434">2434</th><td><u>#define <dfn class="macro" id="_M/NUM_MODES_FOR_MODE_SWITCHING" data-ref="_M/NUM_MODES_FOR_MODE_SWITCHING">NUM_MODES_FOR_MODE_SWITCHING</dfn>			\</u></td></tr>
<tr><th id="2435">2435</th><td><u>  { X86_DIRFLAG_ANY, AVX_U128_ANY,			\</u></td></tr>
<tr><th id="2436">2436</th><td><u>    I387_CW_ANY, I387_CW_ANY, I387_CW_ANY, I387_CW_ANY }</u></td></tr>
<tr><th id="2437">2437</th><td></td></tr>
<tr><th id="2438">2438</th><td></td></tr>
<tr><th id="2439">2439</th><td><i>/* Avoid renaming of stack registers, as doing so in combination with</i></td></tr>
<tr><th id="2440">2440</th><td><i>   scheduling just increases amount of live registers at time and in</i></td></tr>
<tr><th id="2441">2441</th><td><i>   the turn amount of fxch instructions needed.</i></td></tr>
<tr><th id="2442">2442</th><td><i></i></td></tr>
<tr><th id="2443">2443</th><td><i>   ??? Maybe Pentium chips benefits from renaming, someone can try....</i></td></tr>
<tr><th id="2444">2444</th><td><i></i></td></tr>
<tr><th id="2445">2445</th><td><i>   Don't rename evex to non-evex sse registers.  */</i></td></tr>
<tr><th id="2446">2446</th><td></td></tr>
<tr><th id="2447">2447</th><td><u>#define <dfn class="macro" id="_M/HARD_REGNO_RENAME_OK" data-ref="_M/HARD_REGNO_RENAME_OK">HARD_REGNO_RENAME_OK</dfn>(SRC, TARGET)				\</u></td></tr>
<tr><th id="2448">2448</th><td><u>  (!STACK_REGNO_P (SRC)							\</u></td></tr>
<tr><th id="2449">2449</th><td><u>   &amp;&amp; EXT_REX_SSE_REGNO_P (SRC) == EXT_REX_SSE_REGNO_P (TARGET))</u></td></tr>
<tr><th id="2450">2450</th><td></td></tr>
<tr><th id="2451">2451</th><td></td></tr>
<tr><th id="2452">2452</th><td><u>#define <dfn class="macro" id="_M/FASTCALL_PREFIX" data-ref="_M/FASTCALL_PREFIX">FASTCALL_PREFIX</dfn> '@'</u></td></tr>
<tr><th id="2453">2453</th><td></td></tr>
<tr><th id="2454">2454</th><td><u>#<span data-ppcond="2454">ifndef</span> <a class="macro" href="../../../../../../../objdir.amd64/compat/amd64/i386/external/gpl3/gcc/lib/libgcc/libgcc/tconfig.h.html#4" data-ref="_M/USED_FOR_TARGET">USED_FOR_TARGET</a></u></td></tr>
<tr><th id="2455">2455</th><td><i>/* Structure describing stack frame layout.</i></td></tr>
<tr><th id="2456">2456</th><td><i>   Stack grows downward:</i></td></tr>
<tr><th id="2457">2457</th><td><i></i></td></tr>
<tr><th id="2458">2458</th><td><i>   [arguments]</i></td></tr>
<tr><th id="2459">2459</th><td><i>					&lt;- ARG_POINTER</i></td></tr>
<tr><th id="2460">2460</th><td><i>   saved pc</i></td></tr>
<tr><th id="2461">2461</th><td><i></i></td></tr>
<tr><th id="2462">2462</th><td><i>   saved static chain			if ix86_static_chain_on_stack</i></td></tr>
<tr><th id="2463">2463</th><td><i></i></td></tr>
<tr><th id="2464">2464</th><td><i>   saved frame pointer			if frame_pointer_needed</i></td></tr>
<tr><th id="2465">2465</th><td><i>					&lt;- HARD_FRAME_POINTER</i></td></tr>
<tr><th id="2466">2466</th><td><i>   [saved regs]</i></td></tr>
<tr><th id="2467">2467</th><td><i>					&lt;- regs_save_offset</i></td></tr>
<tr><th id="2468">2468</th><td><i>   [padding0]</i></td></tr>
<tr><th id="2469">2469</th><td><i></i></td></tr>
<tr><th id="2470">2470</th><td><i>   [saved SSE regs]</i></td></tr>
<tr><th id="2471">2471</th><td><i>					&lt;- sse_regs_save_offset</i></td></tr>
<tr><th id="2472">2472</th><td><i>   [padding1]          |</i></td></tr>
<tr><th id="2473">2473</th><td><i>		       |		&lt;- FRAME_POINTER</i></td></tr>
<tr><th id="2474">2474</th><td><i>   [va_arg registers]  |</i></td></tr>
<tr><th id="2475">2475</th><td><i>		       |</i></td></tr>
<tr><th id="2476">2476</th><td><i>   [frame]	       |</i></td></tr>
<tr><th id="2477">2477</th><td><i>		       |</i></td></tr>
<tr><th id="2478">2478</th><td><i>   [padding2]	       | = to_allocate</i></td></tr>
<tr><th id="2479">2479</th><td><i>					&lt;- STACK_POINTER</i></td></tr>
<tr><th id="2480">2480</th><td><i>  */</i></td></tr>
<tr><th id="2481">2481</th><td><b>struct</b> GTY(()) ix86_frame</td></tr>
<tr><th id="2482">2482</th><td>{</td></tr>
<tr><th id="2483">2483</th><td>  <em>int</em> nsseregs;</td></tr>
<tr><th id="2484">2484</th><td>  <em>int</em> nregs;</td></tr>
<tr><th id="2485">2485</th><td>  <em>int</em> va_arg_size;</td></tr>
<tr><th id="2486">2486</th><td>  <em>int</em> red_zone_size;</td></tr>
<tr><th id="2487">2487</th><td>  <em>int</em> outgoing_arguments_size;</td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td>  <i>/* The offsets relative to ARG_POINTER.  */</i></td></tr>
<tr><th id="2490">2490</th><td>  HOST_WIDE_INT frame_pointer_offset;</td></tr>
<tr><th id="2491">2491</th><td>  HOST_WIDE_INT hard_frame_pointer_offset;</td></tr>
<tr><th id="2492">2492</th><td>  HOST_WIDE_INT stack_pointer_offset;</td></tr>
<tr><th id="2493">2493</th><td>  HOST_WIDE_INT hfp_save_offset;</td></tr>
<tr><th id="2494">2494</th><td>  HOST_WIDE_INT reg_save_offset;</td></tr>
<tr><th id="2495">2495</th><td>  HOST_WIDE_INT sse_reg_save_offset;</td></tr>
<tr><th id="2496">2496</th><td></td></tr>
<tr><th id="2497">2497</th><td>  <i>/* When save_regs_using_mov is set, emit prologue using</i></td></tr>
<tr><th id="2498">2498</th><td><i>     move instead of push instructions.  */</i></td></tr>
<tr><th id="2499">2499</th><td>  bool save_regs_using_mov;</td></tr>
<tr><th id="2500">2500</th><td>};</td></tr>
<tr><th id="2501">2501</th><td></td></tr>
<tr><th id="2502">2502</th><td><i>/* Machine specific frame tracking during prologue/epilogue generation.  */</i></td></tr>
<tr><th id="2503">2503</th><td></td></tr>
<tr><th id="2504">2504</th><td><b>struct</b> GTY(()) machine_frame_state</td></tr>
<tr><th id="2505">2505</th><td>{</td></tr>
<tr><th id="2506">2506</th><td>  <i>/* This pair tracks the currently active CFA as reg+offset.  When reg</i></td></tr>
<tr><th id="2507">2507</th><td><i>     is drap_reg, we don't bother trying to record here the real CFA when</i></td></tr>
<tr><th id="2508">2508</th><td><i>     it might really be a DW_CFA_def_cfa_expression.  */</i></td></tr>
<tr><th id="2509">2509</th><td>  rtx cfa_reg;</td></tr>
<tr><th id="2510">2510</th><td>  HOST_WIDE_INT cfa_offset;</td></tr>
<tr><th id="2511">2511</th><td></td></tr>
<tr><th id="2512">2512</th><td>  <i>/* The current offset (canonically from the CFA) of ESP and EBP.</i></td></tr>
<tr><th id="2513">2513</th><td><i>     When stack frame re-alignment is active, these may not be relative</i></td></tr>
<tr><th id="2514">2514</th><td><i>     to the CFA.  However, in all cases they are relative to the offsets</i></td></tr>
<tr><th id="2515">2515</th><td><i>     of the saved registers stored in ix86_frame.  */</i></td></tr>
<tr><th id="2516">2516</th><td>  HOST_WIDE_INT sp_offset;</td></tr>
<tr><th id="2517">2517</th><td>  HOST_WIDE_INT fp_offset;</td></tr>
<tr><th id="2518">2518</th><td></td></tr>
<tr><th id="2519">2519</th><td>  <i>/* The size of the red-zone that may be assumed for the purposes of</i></td></tr>
<tr><th id="2520">2520</th><td><i>     eliding register restore notes in the epilogue.  This may be zero</i></td></tr>
<tr><th id="2521">2521</th><td><i>     if no red-zone is in effect, or may be reduced from the real</i></td></tr>
<tr><th id="2522">2522</th><td><i>     red-zone value by a maximum runtime stack re-alignment value.  */</i></td></tr>
<tr><th id="2523">2523</th><td>  <em>int</em> red_zone_offset;</td></tr>
<tr><th id="2524">2524</th><td></td></tr>
<tr><th id="2525">2525</th><td>  <i>/* Indicate whether each of ESP, EBP or DRAP currently holds a valid</i></td></tr>
<tr><th id="2526">2526</th><td><i>     value within the frame.  If false then the offset above should be</i></td></tr>
<tr><th id="2527">2527</th><td><i>     ignored.  Note that DRAP, if valid, *always* points to the CFA and</i></td></tr>
<tr><th id="2528">2528</th><td><i>     thus has an offset of zero.  */</i></td></tr>
<tr><th id="2529">2529</th><td>  BOOL_BITFIELD sp_valid : <var>1</var>;</td></tr>
<tr><th id="2530">2530</th><td>  BOOL_BITFIELD fp_valid : <var>1</var>;</td></tr>
<tr><th id="2531">2531</th><td>  BOOL_BITFIELD drap_valid : <var>1</var>;</td></tr>
<tr><th id="2532">2532</th><td></td></tr>
<tr><th id="2533">2533</th><td>  <i>/* Indicate whether the local stack frame has been re-aligned.  When</i></td></tr>
<tr><th id="2534">2534</th><td><i>     set, the SP/FP offsets above are relative to the aligned frame</i></td></tr>
<tr><th id="2535">2535</th><td><i>     and not the CFA.  */</i></td></tr>
<tr><th id="2536">2536</th><td>  BOOL_BITFIELD realigned : <var>1</var>;</td></tr>
<tr><th id="2537">2537</th><td>};</td></tr>
<tr><th id="2538">2538</th><td></td></tr>
<tr><th id="2539">2539</th><td><i>/* Private to winnt.c.  */</i></td></tr>
<tr><th id="2540">2540</th><td><b>struct</b> seh_frame_state;</td></tr>
<tr><th id="2541">2541</th><td></td></tr>
<tr><th id="2542">2542</th><td><b>enum</b> function_type</td></tr>
<tr><th id="2543">2543</th><td>{</td></tr>
<tr><th id="2544">2544</th><td>  TYPE_UNKNOWN = <var>0</var>,</td></tr>
<tr><th id="2545">2545</th><td>  TYPE_NORMAL,</td></tr>
<tr><th id="2546">2546</th><td>  <i>/* The current function is an interrupt service routine with a</i></td></tr>
<tr><th id="2547">2547</th><td><i>     pointer argument as specified by the "interrupt" attribute.  */</i></td></tr>
<tr><th id="2548">2548</th><td>  TYPE_INTERRUPT,</td></tr>
<tr><th id="2549">2549</th><td>  <i>/* The current function is an interrupt service routine with a</i></td></tr>
<tr><th id="2550">2550</th><td><i>     pointer argument and an integer argument as specified by the</i></td></tr>
<tr><th id="2551">2551</th><td><i>     "interrupt" attribute.  */</i></td></tr>
<tr><th id="2552">2552</th><td>  TYPE_EXCEPTION</td></tr>
<tr><th id="2553">2553</th><td>};</td></tr>
<tr><th id="2554">2554</th><td></td></tr>
<tr><th id="2555">2555</th><td><b>struct</b> GTY(()) machine_function {</td></tr>
<tr><th id="2556">2556</th><td>  <b>struct</b> stack_local_entry *stack_locals;</td></tr>
<tr><th id="2557">2557</th><td>  <em>const</em> <em>char</em> *some_ld_name;</td></tr>
<tr><th id="2558">2558</th><td>  <em>int</em> varargs_gpr_size;</td></tr>
<tr><th id="2559">2559</th><td>  <em>int</em> varargs_fpr_size;</td></tr>
<tr><th id="2560">2560</th><td>  <em>int</em> optimize_mode_switching[MAX_386_ENTITIES];</td></tr>
<tr><th id="2561">2561</th><td></td></tr>
<tr><th id="2562">2562</th><td>  <i>/* Cached initial frame layout for the current function.  */</i></td></tr>
<tr><th id="2563">2563</th><td>  <b>struct</b> ix86_frame frame;</td></tr>
<tr><th id="2564">2564</th><td></td></tr>
<tr><th id="2565">2565</th><td>  <i>/* Number of saved registers USE_FAST_PROLOGUE_EPILOGUE</i></td></tr>
<tr><th id="2566">2566</th><td><i>     has been computed for.  */</i></td></tr>
<tr><th id="2567">2567</th><td>  <em>int</em> use_fast_prologue_epilogue_nregs;</td></tr>
<tr><th id="2568">2568</th><td></td></tr>
<tr><th id="2569">2569</th><td>  <i>/* For -fsplit-stack support: A stack local which holds a pointer to</i></td></tr>
<tr><th id="2570">2570</th><td><i>     the stack arguments for a function with a variable number of</i></td></tr>
<tr><th id="2571">2571</th><td><i>     arguments.  This is set at the start of the function and is used</i></td></tr>
<tr><th id="2572">2572</th><td><i>     to initialize the overflow_arg_area field of the va_list</i></td></tr>
<tr><th id="2573">2573</th><td><i>     structure.  */</i></td></tr>
<tr><th id="2574">2574</th><td>  rtx split_stack_varargs_pointer;</td></tr>
<tr><th id="2575">2575</th><td></td></tr>
<tr><th id="2576">2576</th><td>  <i>/* This value is used for amd64 targets and specifies the current abi</i></td></tr>
<tr><th id="2577">2577</th><td><i>     to be used. MS_ABI means ms abi. Otherwise SYSV_ABI means sysv abi.  */</i></td></tr>
<tr><th id="2578">2578</th><td>  ENUM_BITFIELD(calling_abi) call_abi : <var>8</var>;</td></tr>
<tr><th id="2579">2579</th><td></td></tr>
<tr><th id="2580">2580</th><td>  <i>/* Nonzero if the function accesses a previous frame.  */</i></td></tr>
<tr><th id="2581">2581</th><td>  BOOL_BITFIELD accesses_prev_frame : <var>1</var>;</td></tr>
<tr><th id="2582">2582</th><td></td></tr>
<tr><th id="2583">2583</th><td>  <i>/* Set by ix86_compute_frame_layout and used by prologue/epilogue</i></td></tr>
<tr><th id="2584">2584</th><td><i>     expander to determine the style used.  */</i></td></tr>
<tr><th id="2585">2585</th><td>  BOOL_BITFIELD use_fast_prologue_epilogue : <var>1</var>;</td></tr>
<tr><th id="2586">2586</th><td></td></tr>
<tr><th id="2587">2587</th><td>  <i>/* Nonzero if the current function calls pc thunk and</i></td></tr>
<tr><th id="2588">2588</th><td><i>     must not use the red zone.  */</i></td></tr>
<tr><th id="2589">2589</th><td>  BOOL_BITFIELD pc_thunk_call_expanded : <var>1</var>;</td></tr>
<tr><th id="2590">2590</th><td></td></tr>
<tr><th id="2591">2591</th><td>  <i>/* If true, the current function needs the default PIC register, not</i></td></tr>
<tr><th id="2592">2592</th><td><i>     an alternate register (on x86) and must not use the red zone (on</i></td></tr>
<tr><th id="2593">2593</th><td><i>     x86_64), even if it's a leaf function.  We don't want the</i></td></tr>
<tr><th id="2594">2594</th><td><i>     function to be regarded as non-leaf because TLS calls need not</i></td></tr>
<tr><th id="2595">2595</th><td><i>     affect register allocation.  This flag is set when a TLS call</i></td></tr>
<tr><th id="2596">2596</th><td><i>     instruction is expanded within a function, and never reset, even</i></td></tr>
<tr><th id="2597">2597</th><td><i>     if all such instructions are optimized away.  Use the</i></td></tr>
<tr><th id="2598">2598</th><td><i>     ix86_current_function_calls_tls_descriptor macro for a better</i></td></tr>
<tr><th id="2599">2599</th><td><i>     approximation.  */</i></td></tr>
<tr><th id="2600">2600</th><td>  BOOL_BITFIELD tls_descriptor_call_expanded_p : <var>1</var>;</td></tr>
<tr><th id="2601">2601</th><td></td></tr>
<tr><th id="2602">2602</th><td>  <i>/* If true, the current function has a STATIC_CHAIN is placed on the</i></td></tr>
<tr><th id="2603">2603</th><td><i>     stack below the return address.  */</i></td></tr>
<tr><th id="2604">2604</th><td>  BOOL_BITFIELD static_chain_on_stack : <var>1</var>;</td></tr>
<tr><th id="2605">2605</th><td></td></tr>
<tr><th id="2606">2606</th><td>  <i>/* If true, it is safe to not save/restore DRAP register.  */</i></td></tr>
<tr><th id="2607">2607</th><td>  BOOL_BITFIELD no_drap_save_restore : <var>1</var>;</td></tr>
<tr><th id="2608">2608</th><td></td></tr>
<tr><th id="2609">2609</th><td>  <i>/* Function type.  */</i></td></tr>
<tr><th id="2610">2610</th><td>  ENUM_BITFIELD(function_type) func_type : <var>2</var>;</td></tr>
<tr><th id="2611">2611</th><td></td></tr>
<tr><th id="2612">2612</th><td>  <i>/* How to generate indirec branch.  */</i></td></tr>
<tr><th id="2613">2613</th><td>  ENUM_BITFIELD(indirect_branch) indirect_branch_type : <var>3</var>;</td></tr>
<tr><th id="2614">2614</th><td></td></tr>
<tr><th id="2615">2615</th><td>  <i>/* If true, the current function has local indirect jumps, like</i></td></tr>
<tr><th id="2616">2616</th><td><i>     "indirect_jump" or "tablejump".  */</i></td></tr>
<tr><th id="2617">2617</th><td>  BOOL_BITFIELD has_local_indirect_jump : <var>1</var>;</td></tr>
<tr><th id="2618">2618</th><td></td></tr>
<tr><th id="2619">2619</th><td>  <i>/* How to generate function return.  */</i></td></tr>
<tr><th id="2620">2620</th><td>  ENUM_BITFIELD(indirect_branch) function_return_type : <var>3</var>;</td></tr>
<tr><th id="2621">2621</th><td></td></tr>
<tr><th id="2622">2622</th><td>  <i>/* If true, the current function is a function specified with</i></td></tr>
<tr><th id="2623">2623</th><td><i>     the "interrupt" or "no_caller_saved_registers" attribute.  */</i></td></tr>
<tr><th id="2624">2624</th><td>  BOOL_BITFIELD no_caller_saved_registers : <var>1</var>;</td></tr>
<tr><th id="2625">2625</th><td></td></tr>
<tr><th id="2626">2626</th><td>  <i>/* If true, there is register available for argument passing.  This</i></td></tr>
<tr><th id="2627">2627</th><td><i>     is used only in ix86_function_ok_for_sibcall by 32-bit to determine</i></td></tr>
<tr><th id="2628">2628</th><td><i>     if there is scratch register available for indirect sibcall.  In</i></td></tr>
<tr><th id="2629">2629</th><td><i>     64-bit, rax, r10 and r11 are scratch registers which aren't used to</i></td></tr>
<tr><th id="2630">2630</th><td><i>     pass arguments and can be used for indirect sibcall.  */</i></td></tr>
<tr><th id="2631">2631</th><td>  BOOL_BITFIELD arg_reg_available : <var>1</var>;</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td>  <i>/* Nonzero if the function places outgoing arguments on stack.  */</i></td></tr>
<tr><th id="2634">2634</th><td>  BOOL_BITFIELD outgoing_args_on_stack : <var>1</var>;</td></tr>
<tr><th id="2635">2635</th><td></td></tr>
<tr><th id="2636">2636</th><td>  <i>/* During prologue/epilogue generation, the current frame state.</i></td></tr>
<tr><th id="2637">2637</th><td><i>     Otherwise, the frame state at the end of the prologue.  */</i></td></tr>
<tr><th id="2638">2638</th><td>  <b>struct</b> machine_frame_state fs;</td></tr>
<tr><th id="2639">2639</th><td></td></tr>
<tr><th id="2640">2640</th><td>  <i>/* During SEH output, this is non-null.  */</i></td></tr>
<tr><th id="2641">2641</th><td>  <b>struct</b> seh_frame_state * GTY((skip(<q>""</q>))) seh;</td></tr>
<tr><th id="2642">2642</th><td>};</td></tr>
<tr><th id="2643">2643</th><td><u>#<span data-ppcond="2454">endif</span></u></td></tr>
<tr><th id="2644">2644</th><td></td></tr>
<tr><th id="2645">2645</th><td><u>#define <dfn class="macro" id="_M/ix86_stack_locals" data-ref="_M/ix86_stack_locals">ix86_stack_locals</dfn> (cfun-&gt;machine-&gt;stack_locals)</u></td></tr>
<tr><th id="2646">2646</th><td><u>#define <dfn class="macro" id="_M/ix86_varargs_gpr_size" data-ref="_M/ix86_varargs_gpr_size">ix86_varargs_gpr_size</dfn> (cfun-&gt;machine-&gt;varargs_gpr_size)</u></td></tr>
<tr><th id="2647">2647</th><td><u>#define <dfn class="macro" id="_M/ix86_varargs_fpr_size" data-ref="_M/ix86_varargs_fpr_size">ix86_varargs_fpr_size</dfn> (cfun-&gt;machine-&gt;varargs_fpr_size)</u></td></tr>
<tr><th id="2648">2648</th><td><u>#define <dfn class="macro" id="_M/ix86_optimize_mode_switching" data-ref="_M/ix86_optimize_mode_switching">ix86_optimize_mode_switching</dfn> (cfun-&gt;machine-&gt;optimize_mode_switching)</u></td></tr>
<tr><th id="2649">2649</th><td><u>#define <dfn class="macro" id="_M/ix86_pc_thunk_call_expanded" data-ref="_M/ix86_pc_thunk_call_expanded">ix86_pc_thunk_call_expanded</dfn> (cfun-&gt;machine-&gt;pc_thunk_call_expanded)</u></td></tr>
<tr><th id="2650">2650</th><td><u>#define <dfn class="macro" id="_M/ix86_tls_descriptor_calls_expanded_in_cfun" data-ref="_M/ix86_tls_descriptor_calls_expanded_in_cfun">ix86_tls_descriptor_calls_expanded_in_cfun</dfn> \</u></td></tr>
<tr><th id="2651">2651</th><td><u>  (cfun-&gt;machine-&gt;tls_descriptor_call_expanded_p)</u></td></tr>
<tr><th id="2652">2652</th><td><i>/* Since tls_descriptor_call_expanded is not cleared, even if all TLS</i></td></tr>
<tr><th id="2653">2653</th><td><i>   calls are optimized away, we try to detect cases in which it was</i></td></tr>
<tr><th id="2654">2654</th><td><i>   optimized away.  Since such instructions (use (reg REG_SP)), we can</i></td></tr>
<tr><th id="2655">2655</th><td><i>   verify whether there's any such instruction live by testing that</i></td></tr>
<tr><th id="2656">2656</th><td><i>   REG_SP is live.  */</i></td></tr>
<tr><th id="2657">2657</th><td><u>#define <dfn class="macro" id="_M/ix86_current_function_calls_tls_descriptor" data-ref="_M/ix86_current_function_calls_tls_descriptor">ix86_current_function_calls_tls_descriptor</dfn> \</u></td></tr>
<tr><th id="2658">2658</th><td><u>  (ix86_tls_descriptor_calls_expanded_in_cfun &amp;&amp; df_regs_ever_live_p (SP_REG))</u></td></tr>
<tr><th id="2659">2659</th><td><u>#define <dfn class="macro" id="_M/ix86_static_chain_on_stack" data-ref="_M/ix86_static_chain_on_stack">ix86_static_chain_on_stack</dfn> (cfun-&gt;machine-&gt;static_chain_on_stack)</u></td></tr>
<tr><th id="2660">2660</th><td><u>#define <dfn class="macro" id="_M/ix86_red_zone_size" data-ref="_M/ix86_red_zone_size">ix86_red_zone_size</dfn> (cfun-&gt;machine-&gt;frame.red_zone_size)</u></td></tr>
<tr><th id="2661">2661</th><td></td></tr>
<tr><th id="2662">2662</th><td><i>/* Control behavior of x86_file_start.  */</i></td></tr>
<tr><th id="2663">2663</th><td><u>#define <dfn class="macro" id="_M/X86_FILE_START_VERSION_DIRECTIVE" data-ref="_M/X86_FILE_START_VERSION_DIRECTIVE">X86_FILE_START_VERSION_DIRECTIVE</dfn> false</u></td></tr>
<tr><th id="2664">2664</th><td><u>#define <dfn class="macro" id="_M/X86_FILE_START_FLTUSED" data-ref="_M/X86_FILE_START_FLTUSED">X86_FILE_START_FLTUSED</dfn> false</u></td></tr>
<tr><th id="2665">2665</th><td></td></tr>
<tr><th id="2666">2666</th><td><i>/* Flag to mark data that is in the large address area.  */</i></td></tr>
<tr><th id="2667">2667</th><td><u>#define <dfn class="macro" id="_M/SYMBOL_FLAG_FAR_ADDR" data-ref="_M/SYMBOL_FLAG_FAR_ADDR">SYMBOL_FLAG_FAR_ADDR</dfn>		(SYMBOL_FLAG_MACH_DEP &lt;&lt; 0)</u></td></tr>
<tr><th id="2668">2668</th><td><u>#define <dfn class="macro" id="_M/SYMBOL_REF_FAR_ADDR_P" data-ref="_M/SYMBOL_REF_FAR_ADDR_P">SYMBOL_REF_FAR_ADDR_P</dfn>(X)	\</u></td></tr>
<tr><th id="2669">2669</th><td><u>	((SYMBOL_REF_FLAGS (X) &amp; SYMBOL_FLAG_FAR_ADDR) != 0)</u></td></tr>
<tr><th id="2670">2670</th><td></td></tr>
<tr><th id="2671">2671</th><td><i>/* Flags to mark dllimport/dllexport.  Used by PE ports, but handy to</i></td></tr>
<tr><th id="2672">2672</th><td><i>   have defined always, to avoid ifdefing.  */</i></td></tr>
<tr><th id="2673">2673</th><td><u>#define <dfn class="macro" id="_M/SYMBOL_FLAG_DLLIMPORT" data-ref="_M/SYMBOL_FLAG_DLLIMPORT">SYMBOL_FLAG_DLLIMPORT</dfn>		(SYMBOL_FLAG_MACH_DEP &lt;&lt; 1)</u></td></tr>
<tr><th id="2674">2674</th><td><u>#define <dfn class="macro" id="_M/SYMBOL_REF_DLLIMPORT_P" data-ref="_M/SYMBOL_REF_DLLIMPORT_P">SYMBOL_REF_DLLIMPORT_P</dfn>(X) \</u></td></tr>
<tr><th id="2675">2675</th><td><u>	((SYMBOL_REF_FLAGS (X) &amp; SYMBOL_FLAG_DLLIMPORT) != 0)</u></td></tr>
<tr><th id="2676">2676</th><td></td></tr>
<tr><th id="2677">2677</th><td><u>#define <dfn class="macro" id="_M/SYMBOL_FLAG_DLLEXPORT" data-ref="_M/SYMBOL_FLAG_DLLEXPORT">SYMBOL_FLAG_DLLEXPORT</dfn>		(SYMBOL_FLAG_MACH_DEP &lt;&lt; 2)</u></td></tr>
<tr><th id="2678">2678</th><td><u>#define <dfn class="macro" id="_M/SYMBOL_REF_DLLEXPORT_P" data-ref="_M/SYMBOL_REF_DLLEXPORT_P">SYMBOL_REF_DLLEXPORT_P</dfn>(X) \</u></td></tr>
<tr><th id="2679">2679</th><td><u>	((SYMBOL_REF_FLAGS (X) &amp; SYMBOL_FLAG_DLLEXPORT) != 0)</u></td></tr>
<tr><th id="2680">2680</th><td></td></tr>
<tr><th id="2681">2681</th><td><u>#define <dfn class="macro" id="_M/SYMBOL_FLAG_STUBVAR" data-ref="_M/SYMBOL_FLAG_STUBVAR">SYMBOL_FLAG_STUBVAR</dfn>	(SYMBOL_FLAG_MACH_DEP &lt;&lt; 4)</u></td></tr>
<tr><th id="2682">2682</th><td><u>#define <dfn class="macro" id="_M/SYMBOL_REF_STUBVAR_P" data-ref="_M/SYMBOL_REF_STUBVAR_P">SYMBOL_REF_STUBVAR_P</dfn>(X) \</u></td></tr>
<tr><th id="2683">2683</th><td><u>	((SYMBOL_REF_FLAGS (X) &amp; SYMBOL_FLAG_STUBVAR) != 0)</u></td></tr>
<tr><th id="2684">2684</th><td></td></tr>
<tr><th id="2685">2685</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="debug_ready_dispatch" title='debug_ready_dispatch' data-ref="debug_ready_dispatch" data-ref-filename="debug_ready_dispatch">debug_ready_dispatch</dfn> (<em>void</em>);</td></tr>
<tr><th id="2686">2686</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="debug_dispatch_window" title='debug_dispatch_window' data-ref="debug_dispatch_window" data-ref-filename="debug_dispatch_window">debug_dispatch_window</dfn> (<em>int</em>);</td></tr>
<tr><th id="2687">2687</th><td></td></tr>
<tr><th id="2688">2688</th><td><i>/* The value at zero is only defined for the BMI instructions</i></td></tr>
<tr><th id="2689">2689</th><td><i>   LZCNT and TZCNT, not the BSR/BSF insns in the original isa.  */</i></td></tr>
<tr><th id="2690">2690</th><td><u>#define <dfn class="macro" id="_M/CTZ_DEFINED_VALUE_AT_ZERO" data-ref="_M/CTZ_DEFINED_VALUE_AT_ZERO">CTZ_DEFINED_VALUE_AT_ZERO</dfn>(MODE, VALUE) \</u></td></tr>
<tr><th id="2691">2691</th><td><u>	((VALUE) = GET_MODE_BITSIZE (MODE), TARGET_BMI ? 1 : 0)</u></td></tr>
<tr><th id="2692">2692</th><td><u>#define <dfn class="macro" id="_M/CLZ_DEFINED_VALUE_AT_ZERO" data-ref="_M/CLZ_DEFINED_VALUE_AT_ZERO">CLZ_DEFINED_VALUE_AT_ZERO</dfn>(MODE, VALUE) \</u></td></tr>
<tr><th id="2693">2693</th><td><u>	((VALUE) = GET_MODE_BITSIZE (MODE), TARGET_LZCNT ? 1 : 0)</u></td></tr>
<tr><th id="2694">2694</th><td></td></tr>
<tr><th id="2695">2695</th><td></td></tr>
<tr><th id="2696">2696</th><td><i>/* Flags returned by ix86_get_callcvt ().  */</i></td></tr>
<tr><th id="2697">2697</th><td><u>#define <dfn class="macro" id="_M/IX86_CALLCVT_CDECL" data-ref="_M/IX86_CALLCVT_CDECL">IX86_CALLCVT_CDECL</dfn>	0x1</u></td></tr>
<tr><th id="2698">2698</th><td><u>#define <dfn class="macro" id="_M/IX86_CALLCVT_STDCALL" data-ref="_M/IX86_CALLCVT_STDCALL">IX86_CALLCVT_STDCALL</dfn>	0x2</u></td></tr>
<tr><th id="2699">2699</th><td><u>#define <dfn class="macro" id="_M/IX86_CALLCVT_FASTCALL" data-ref="_M/IX86_CALLCVT_FASTCALL">IX86_CALLCVT_FASTCALL</dfn>	0x4</u></td></tr>
<tr><th id="2700">2700</th><td><u>#define <dfn class="macro" id="_M/IX86_CALLCVT_THISCALL" data-ref="_M/IX86_CALLCVT_THISCALL">IX86_CALLCVT_THISCALL</dfn>	0x8</u></td></tr>
<tr><th id="2701">2701</th><td><u>#define <dfn class="macro" id="_M/IX86_CALLCVT_REGPARM" data-ref="_M/IX86_CALLCVT_REGPARM">IX86_CALLCVT_REGPARM</dfn>	0x10</u></td></tr>
<tr><th id="2702">2702</th><td><u>#define <dfn class="macro" id="_M/IX86_CALLCVT_SSEREGPARM" data-ref="_M/IX86_CALLCVT_SSEREGPARM">IX86_CALLCVT_SSEREGPARM</dfn>	0x20</u></td></tr>
<tr><th id="2703">2703</th><td></td></tr>
<tr><th id="2704">2704</th><td><u>#define <dfn class="macro" id="_M/IX86_BASE_CALLCVT" data-ref="_M/IX86_BASE_CALLCVT">IX86_BASE_CALLCVT</dfn>(FLAGS) \</u></td></tr>
<tr><th id="2705">2705</th><td><u>	((FLAGS) &amp; (IX86_CALLCVT_CDECL | IX86_CALLCVT_STDCALL \</u></td></tr>
<tr><th id="2706">2706</th><td><u>		    | IX86_CALLCVT_FASTCALL | IX86_CALLCVT_THISCALL))</u></td></tr>
<tr><th id="2707">2707</th><td></td></tr>
<tr><th id="2708">2708</th><td><u>#define <dfn class="macro" id="_M/RECIP_MASK_NONE" data-ref="_M/RECIP_MASK_NONE">RECIP_MASK_NONE</dfn>		0x00</u></td></tr>
<tr><th id="2709">2709</th><td><u>#define <dfn class="macro" id="_M/RECIP_MASK_DIV" data-ref="_M/RECIP_MASK_DIV">RECIP_MASK_DIV</dfn>		0x01</u></td></tr>
<tr><th id="2710">2710</th><td><u>#define <dfn class="macro" id="_M/RECIP_MASK_SQRT" data-ref="_M/RECIP_MASK_SQRT">RECIP_MASK_SQRT</dfn>		0x02</u></td></tr>
<tr><th id="2711">2711</th><td><u>#define <dfn class="macro" id="_M/RECIP_MASK_VEC_DIV" data-ref="_M/RECIP_MASK_VEC_DIV">RECIP_MASK_VEC_DIV</dfn>	0x04</u></td></tr>
<tr><th id="2712">2712</th><td><u>#define <dfn class="macro" id="_M/RECIP_MASK_VEC_SQRT" data-ref="_M/RECIP_MASK_VEC_SQRT">RECIP_MASK_VEC_SQRT</dfn>	0x08</u></td></tr>
<tr><th id="2713">2713</th><td><u>#define <dfn class="macro" id="_M/RECIP_MASK_ALL" data-ref="_M/RECIP_MASK_ALL">RECIP_MASK_ALL</dfn>	(RECIP_MASK_DIV | RECIP_MASK_SQRT \</u></td></tr>
<tr><th id="2714">2714</th><td><u>			 | RECIP_MASK_VEC_DIV | RECIP_MASK_VEC_SQRT)</u></td></tr>
<tr><th id="2715">2715</th><td><u>#define <dfn class="macro" id="_M/RECIP_MASK_DEFAULT" data-ref="_M/RECIP_MASK_DEFAULT">RECIP_MASK_DEFAULT</dfn> (RECIP_MASK_VEC_DIV | RECIP_MASK_VEC_SQRT)</u></td></tr>
<tr><th id="2716">2716</th><td></td></tr>
<tr><th id="2717">2717</th><td><u>#define <dfn class="macro" id="_M/TARGET_RECIP_DIV" data-ref="_M/TARGET_RECIP_DIV">TARGET_RECIP_DIV</dfn>	((recip_mask &amp; RECIP_MASK_DIV) != 0)</u></td></tr>
<tr><th id="2718">2718</th><td><u>#define <dfn class="macro" id="_M/TARGET_RECIP_SQRT" data-ref="_M/TARGET_RECIP_SQRT">TARGET_RECIP_SQRT</dfn>	((recip_mask &amp; RECIP_MASK_SQRT) != 0)</u></td></tr>
<tr><th id="2719">2719</th><td><u>#define <dfn class="macro" id="_M/TARGET_RECIP_VEC_DIV" data-ref="_M/TARGET_RECIP_VEC_DIV">TARGET_RECIP_VEC_DIV</dfn>	((recip_mask &amp; RECIP_MASK_VEC_DIV) != 0)</u></td></tr>
<tr><th id="2720">2720</th><td><u>#define <dfn class="macro" id="_M/TARGET_RECIP_VEC_SQRT" data-ref="_M/TARGET_RECIP_VEC_SQRT">TARGET_RECIP_VEC_SQRT</dfn>	((recip_mask &amp; RECIP_MASK_VEC_SQRT) != 0)</u></td></tr>
<tr><th id="2721">2721</th><td></td></tr>
<tr><th id="2722">2722</th><td></td></tr>
<tr><th id="2723">2723</th><td><u>#define <dfn class="macro" id="_M/TARGET_INDIRECT_BRANCH_REGISTER" data-ref="_M/TARGET_INDIRECT_BRANCH_REGISTER">TARGET_INDIRECT_BRANCH_REGISTER</dfn> \</u></td></tr>
<tr><th id="2724">2724</th><td><u>  (ix86_indirect_branch_register \</u></td></tr>
<tr><th id="2725">2725</th><td><u>   || cfun-&gt;machine-&gt;indirect_branch_type != indirect_branch_keep)</u></td></tr>
<tr><th id="2726">2726</th><td></td></tr>
<tr><th id="2727">2727</th><td><u>#define <dfn class="macro" id="_M/IX86_HLE_ACQUIRE" data-ref="_M/IX86_HLE_ACQUIRE">IX86_HLE_ACQUIRE</dfn> (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2728">2728</th><td><u>#define <dfn class="macro" id="_M/IX86_HLE_RELEASE" data-ref="_M/IX86_HLE_RELEASE">IX86_HLE_RELEASE</dfn> (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="2729">2729</th><td></td></tr>
<tr><th id="2730">2730</th><td><i>/* For switching between functions with different target attributes.  */</i></td></tr>
<tr><th id="2731">2731</th><td><u>#define <dfn class="macro" id="_M/SWITCHABLE_TARGET" data-ref="_M/SWITCHABLE_TARGET">SWITCHABLE_TARGET</dfn> 1</u></td></tr>
<tr><th id="2732">2732</th><td></td></tr>
<tr><th id="2733">2733</th><td><u>#define <dfn class="macro" id="_M/TARGET_SUPPORTS_WIDE_INT" data-ref="_M/TARGET_SUPPORTS_WIDE_INT">TARGET_SUPPORTS_WIDE_INT</dfn> 1</u></td></tr>
<tr><th id="2734">2734</th><td></td></tr>
<tr><th id="2735">2735</th><td><i>/*</i></td></tr>
<tr><th id="2736">2736</th><td><i>Local variables:</i></td></tr>
<tr><th id="2737">2737</th><td><i>version-control: t</i></td></tr>
<tr><th id="2738">2738</th><td><i>End:</i></td></tr>
<tr><th id="2739">2739</th><td><i>*/</i></td></tr>
<tr><th id="2740">2740</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../libgcc/emutls.c.html'>netbsd/external/gpl3/gcc/dist/libgcc/emutls.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
