{"vcs1":{"timestamp_begin":1747913272.747807875, "rt":12.39, "ut":12.37, "st":0.67}}
{"vcselab":{"timestamp_begin":1747913285.213469599, "rt":3.16, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747913288.431511645, "rt":0.42, "ut":0.20, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747913272.116519389}
{"VCS_COMP_START_TIME": 1747913272.116519389}
{"VCS_COMP_END_TIME": 1747913288.989080587}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 614640}}
{"vcselab": {"peak_mem": 183884}}
