<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Min Delay Analysis
</title>
<text>SmartTime Version 2021.2.0.11</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)</text>
<text>Date: Wed Feb  9 10:57:55 2022
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>DRM2_top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2GL090T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>676 FBGA</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>BEST, TYPICAL, WORST</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/endpck:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/token:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>0.298</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell>25.000</cell>
 <cell>40.000</cell>
 <cell>-0.952</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell>200.000</cell>
 <cell>5.000</cell>
 <cell>0.372</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>0.307</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>vme_int_instance/DS:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>25.000</cell>
 <cell>40.000</cell>
 <cell>-0.735</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell>25.000</cell>
 <cell>40.000</cell>
 <cell>0.291</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell>-0.401</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell>-0.704</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell>-3.128</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain EPCS_Demo_instance/CCC_0/GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D</cell>
 <cell>0.315</cell>
 <cell>0.298</cell>
 <cell>5.137</cell>
 <cell>4.839</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/ddr_settled_q1:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/ddr_settled_clk_base:D</cell>
 <cell>0.317</cell>
 <cell>0.299</cell>
 <cell>5.150</cell>
 <cell>4.851</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif1_core_q1:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif1_core_clk_base:D</cell>
 <cell>0.320</cell>
 <cell>0.302</cell>
 <cell>5.153</cell>
 <cell>4.851</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/CONFIG2_DONE_q1:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/CONFIG2_DONE_clk_base:D</cell>
 <cell>0.321</cell>
 <cell>0.309</cell>
 <cell>5.163</cell>
 <cell>4.854</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_spll_lock_q1:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/fpll_lock_q2:D</cell>
 <cell>0.321</cell>
 <cell>0.310</cell>
 <cell>5.160</cell>
 <cell>4.850</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.137</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.839</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.298</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.459</cell>
 <cell>3.459</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>3.765</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>3.883</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.384</cell>
 <cell>4.267</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>4.480</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>4.822</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>4.880</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.257</cell>
 <cell>5.137</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.137</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.459</cell>
 <cell>3.459</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>3.765</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>3.883</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.384</cell>
 <cell>4.267</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>4.480</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.359</cell>
 <cell>4.839</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.839</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.839</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/mss_ready_select:ALn</cell>
 <cell>0.794</cell>
 <cell>0.772</cell>
 <cell>5.616</cell>
 <cell>4.844</cell>
 <cell>0.000</cell>
 <cell>-0.022</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:ALn</cell>
 <cell>0.794</cell>
 <cell>0.772</cell>
 <cell>5.616</cell>
 <cell>4.844</cell>
 <cell>0.000</cell>
 <cell>-0.022</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/mss_ready_state:ALn</cell>
 <cell>0.794</cell>
 <cell>0.778</cell>
 <cell>5.616</cell>
 <cell>4.838</cell>
 <cell>0.000</cell>
 <cell>-0.016</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int:ALn</cell>
 <cell>0.794</cell>
 <cell>0.778</cell>
 <cell>5.616</cell>
 <cell>4.838</cell>
 <cell>0.000</cell>
 <cell>-0.016</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/ddr_settled_clk_base:ALn</cell>
 <cell>0.804</cell>
 <cell>0.786</cell>
 <cell>5.637</cell>
 <cell>4.851</cell>
 <cell>0.000</cell>
 <cell>-0.018</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/CORERESETP_0/mss_ready_select:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.616</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.844</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.772</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.459</cell>
 <cell>3.459</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>3.765</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>3.883</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.384</cell>
 <cell>4.267</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>4.480</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>4.822</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>4.880</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/mss_ready_select:ALn</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/POWER_ON_RESET_N_clk_base</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.736</cell>
 <cell>5.616</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.616</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.459</cell>
 <cell>3.459</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.306</cell>
 <cell>3.765</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>3.883</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.384</cell>
 <cell>4.267</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>4.480</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/mss_ready_select:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.364</cell>
 <cell>4.844</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/mss_ready_select:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.844</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.844</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain EPCS_Demo_instance/CCC_0/GL1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>state_clock[0]:CLK</cell>
 <cell>state_clock[0]:D</cell>
 <cell>0.368</cell>
 <cell>0.368</cell>
 <cell>4.964</cell>
 <cell>4.596</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>clock_counter[9]:CLK</cell>
 <cell>clock_counter[9]:D</cell>
 <cell>0.444</cell>
 <cell>0.444</cell>
 <cell>5.061</cell>
 <cell>4.617</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>clock_counter[11]:CLK</cell>
 <cell>clock_counter[11]:D</cell>
 <cell>0.446</cell>
 <cell>0.446</cell>
 <cell>5.063</cell>
 <cell>4.617</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>clock_counter[8]:CLK</cell>
 <cell>clock_counter[8]:D</cell>
 <cell>0.449</cell>
 <cell>0.449</cell>
 <cell>5.060</cell>
 <cell>4.611</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>clock_counter[14]:CLK</cell>
 <cell>clock_counter[14]:D</cell>
 <cell>0.449</cell>
 <cell>0.449</cell>
 <cell>5.060</cell>
 <cell>4.611</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: state_clock[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: state_clock[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.964</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.596</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.368</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.244</cell>
 <cell>3.244</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>3.551</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>3.669</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.378</cell>
 <cell>4.047</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>4.260</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>4.596</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>4.654</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m24:B</cell>
 <cell>net</cell>
 <cell>state_clock[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.038</cell>
 <cell>4.692</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m24:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.221</cell>
 <cell>4.913</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock[0]:D</cell>
 <cell>net</cell>
 <cell>state_clock_ns[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>4.964</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.964</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.244</cell>
 <cell>3.244</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>3.551</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>3.669</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.378</cell>
 <cell>4.047</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>4.260</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>4.596</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.596</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.596</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>lvCLKLOS</cell>
 <cell>clock_selection[0]:D</cell>
 <cell>5.803</cell>
 <cell></cell>
 <cell>5.803</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>1.057</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>lvCLKLOS</cell>
 <cell>clock_selection[1]:D</cell>
 <cell>5.817</cell>
 <cell></cell>
 <cell>5.817</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>1.043</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>lvCLKLOS</cell>
 <cell>state_clock[1]:D</cell>
 <cell>5.620</cell>
 <cell></cell>
 <cell>5.620</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.390</cell>
 <cell>TYPICAL</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>lvCLKLOS</cell>
 <cell>state_clock[0]:D</cell>
 <cell>5.620</cell>
 <cell></cell>
 <cell>5.620</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.383</cell>
 <cell>TYPICAL</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: lvCLKLOS</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: clock_selection[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.803</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>lvCLKLOS</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>lvCLKLOS_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>lvCLKLOS</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>lvCLKLOS_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.859</cell>
 <cell>1.859</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>lvCLKLOS_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>lvCLKLOS_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.031</cell>
 <cell>1.890</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>lvCLKLOS_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>1.991</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/clock_selection_process.un29_state_clock:B</cell>
 <cell>net</cell>
 <cell>lvCLKLOS_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.232</cell>
 <cell>5.223</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/clock_selection_process.un29_state_clock:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>5.366</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/un1_state_clock_1:D</cell>
 <cell>net</cell>
 <cell>clock_selection_process.un29_state_clock</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>5.590</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/un1_state_clock_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.139</cell>
 <cell>5.729</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>clock_selection[0]:D</cell>
 <cell>net</cell>
 <cell>un1_state_clock_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>5.803</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.803</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.839</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.458</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>N/C</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[0]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.501</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>clock_selection[1]:CLK</cell>
 <cell>CLKLEDG</cell>
 <cell>4.449</cell>
 <cell></cell>
 <cell>9.045</cell>
 <cell></cell>
 <cell>9.045</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>clock_selection[0]:CLK</cell>
 <cell>CLKLEDR</cell>
 <cell>4.593</cell>
 <cell></cell>
 <cell>9.189</cell>
 <cell></cell>
 <cell>9.189</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>clock_selection[0]:CLK</cell>
 <cell>CLK_SEL1</cell>
 <cell>4.951</cell>
 <cell></cell>
 <cell>9.547</cell>
 <cell></cell>
 <cell>9.547</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>clock_selection[1]:CLK</cell>
 <cell>CLK_SEL2</cell>
 <cell>5.119</cell>
 <cell></cell>
 <cell>9.715</cell>
 <cell></cell>
 <cell>9.715</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: clock_selection[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CLKLEDG</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.045</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.244</cell>
 <cell>3.244</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>3.551</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>3.669</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.378</cell>
 <cell>4.047</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>4.260</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[1]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>4.596</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>4.654</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKLEDG_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>CLKLEDG_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.499</cell>
 <cell>7.153</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKLEDG_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>7.277</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKLEDG_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>CLKLEDG_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.148</cell>
 <cell>7.425</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKLEDG_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.620</cell>
 <cell>9.045</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLKLEDG</cell>
 <cell>net</cell>
 <cell>CLKLEDG</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.045</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.045</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.244</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLKLEDG</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>vme_int_instance/regs.clocksel[1]:CLK</cell>
 <cell>clock_selection[0]:D</cell>
 <cell>1.532</cell>
 <cell>-0.952</cell>
 <cell>5.717</cell>
 <cell>6.669</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>vme_int_instance/regs.clocksel[1]:CLK</cell>
 <cell>clock_selection[1]:D</cell>
 <cell>1.546</cell>
 <cell>-0.938</cell>
 <cell>5.731</cell>
 <cell>6.669</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>vme_int_instance/regs.clocksel[2]:CLK</cell>
 <cell>clock_selection[0]:D</cell>
 <cell>1.627</cell>
 <cell>-0.866</cell>
 <cell>5.803</cell>
 <cell>6.669</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>vme_int_instance/regs.clocksel[0]:CLK</cell>
 <cell>state_clock[0]:D</cell>
 <cell>1.940</cell>
 <cell>-0.553</cell>
 <cell>6.116</cell>
 <cell>6.669</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>vme_int_instance/regs.clocksel[0]:CLK</cell>
 <cell>state_clock[1]:D</cell>
 <cell>2.043</cell>
 <cell>-0.459</cell>
 <cell>6.219</cell>
 <cell>6.678</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: vme_int_instance/regs.clocksel[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: clock_selection[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.717</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.669</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.952</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.422</cell>
 <cell>1.422</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.255</cell>
 <cell>2.677</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>2.763</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB57:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.599</cell>
 <cell>3.362</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB57:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>3.669</cell>
 <cell>118</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/regs.clocksel[1]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB57_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.516</cell>
 <cell>4.185</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/regs.clocksel[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>4.269</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/clock_selection_process.un29_state_clock:A</cell>
 <cell>net</cell>
 <cell>vme_int_instance/clocksel[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.939</cell>
 <cell>5.208</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/clock_selection_process.un29_state_clock:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>5.280</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/un1_state_clock_1:D</cell>
 <cell>net</cell>
 <cell>clock_selection_process.un29_state_clock</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>5.504</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/un1_state_clock_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.139</cell>
 <cell>5.643</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>clock_selection[0]:D</cell>
 <cell>net</cell>
 <cell>un1_state_clock_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>5.717</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.717</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.694</cell>
 <cell>4.694</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>5.138</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.173</cell>
 <cell>5.311</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.550</cell>
 <cell>5.861</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>6.168</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[0]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.501</cell>
 <cell>6.669</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.669</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.669</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>GBTX_RXRDY</cell>
 <cell>clock_selection[0]:D</cell>
 <cell>5.508</cell>
 <cell>2.506</cell>
 <cell>8.508</cell>
 <cell>6.002</cell>
 <cell>0.000</cell>
 <cell>TYPICAL</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>GBTX_RXRDY</cell>
 <cell>state_clock[1]:D</cell>
 <cell>4.591</cell>
 <cell>2.846</cell>
 <cell>7.591</cell>
 <cell>4.745</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>GBTX_RXRDY</cell>
 <cell>state_clock[0]:D</cell>
 <cell>4.591</cell>
 <cell>2.852</cell>
 <cell>7.591</cell>
 <cell>4.739</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: GBTX_RXRDY</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: clock_selection[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.508</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.506</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GBTX_RXRDY</cell>
 <cell>Input Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.000</cell>
 <cell>3.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>GBTX_RXRDY</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTX_RXRDY_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.579</cell>
 <cell>4.579</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTX_RXRDY_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>GBTX_RXRDY_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.081</cell>
 <cell>4.660</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTX_RXRDY_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>4.755</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/un1_state_clock_1:B</cell>
 <cell>net</cell>
 <cell>GBTX_RXRDY_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.498</cell>
 <cell>8.253</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/un1_state_clock_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.190</cell>
 <cell>8.443</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>clock_selection[0]:D</cell>
 <cell>net</cell>
 <cell>un1_state_clock_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.065</cell>
 <cell>8.508</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.508</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.237</cell>
 <cell>4.237</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.401</cell>
 <cell>4.638</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.155</cell>
 <cell>4.793</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.494</cell>
 <cell>5.287</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.277</cell>
 <cell>5.564</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[0]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>6.002</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>TYPICAL</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:D</cell>
 <cell>0.390</cell>
 <cell>0.372</cell>
 <cell>3.986</cell>
 <cell>3.614</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/INIT_DONE_q1:CLK</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/INIT_DONE_q2:D</cell>
 <cell>0.409</cell>
 <cell>0.412</cell>
 <cell>4.025</cell>
 <cell>3.613</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:D</cell>
 <cell>0.437</cell>
 <cell>0.419</cell>
 <cell>4.033</cell>
 <cell>3.614</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[0]:CLK</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:D</cell>
 <cell>0.485</cell>
 <cell>0.468</cell>
 <cell>4.082</cell>
 <cell>3.614</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[0]:CLK</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[1]:D</cell>
 <cell>0.485</cell>
 <cell>0.475</cell>
 <cell>4.082</cell>
 <cell>3.607</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.986</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.614</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.372</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.385</cell>
 <cell>2.385</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>2.635</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>3.042</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>3.254</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>3.596</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.654</cell>
 <cell>40</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:D</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_dup[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.332</cell>
 <cell>3.986</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.986</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.385</cell>
 <cell>2.385</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>2.635</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>3.042</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>3.254</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.360</cell>
 <cell>3.614</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.614</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.614</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn</cell>
 <cell>0.742</cell>
 <cell>0.737</cell>
 <cell>4.345</cell>
 <cell>3.608</cell>
 <cell>0.000</cell>
 <cell>-0.005</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn</cell>
 <cell>0.743</cell>
 <cell>0.739</cell>
 <cell>4.346</cell>
 <cell>3.607</cell>
 <cell>0.000</cell>
 <cell>-0.004</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.345</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.608</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.737</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.385</cell>
 <cell>2.385</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>2.635</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>3.042</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>3.254</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.349</cell>
 <cell>3.603</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>3.675</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_4:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.218</cell>
 <cell>3.893</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.099</cell>
 <cell>3.992</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/N_26_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>4.345</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.345</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.385</cell>
 <cell>2.385</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>2.635</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>3.042</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>3.254</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[0]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.354</cell>
 <cell>3.608</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.608</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.608</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc_q1:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:D</cell>
 <cell>0.310</cell>
 <cell>0.307</cell>
 <cell>6.087</cell>
 <cell>5.780</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_q1:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0_enable_rcosc:D</cell>
 <cell>0.319</cell>
 <cell>0.309</cell>
 <cell>6.089</cell>
 <cell>5.780</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc_q1:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sm0_areset_n_rcosc:D</cell>
 <cell>0.324</cell>
 <cell>0.313</cell>
 <cell>6.102</cell>
 <cell>5.789</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[0]:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[0]:D</cell>
 <cell>0.404</cell>
 <cell>0.404</cell>
 <cell>6.173</cell>
 <cell>5.769</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:D</cell>
 <cell>0.460</cell>
 <cell>0.460</cell>
 <cell>6.251</cell>
 <cell>5.791</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc_q1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.087</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.780</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.307</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.078</cell>
 <cell>2.078</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>2.180</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.415</cell>
 <cell>4.595</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>4.845</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.371</cell>
 <cell>5.216</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>5.429</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc_q1:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.348</cell>
 <cell>5.777</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc_q1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>5.835</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:D</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc_q1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>6.087</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.087</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.078</cell>
 <cell>2.078</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>2.180</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.415</cell>
 <cell>4.595</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>4.845</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.371</cell>
 <cell>5.216</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>5.429</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>5.780</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.780</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.780</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif2_core:ALn</cell>
 <cell>0.537</cell>
 <cell>0.521</cell>
 <cell>6.307</cell>
 <cell>5.786</cell>
 <cell>0.000</cell>
 <cell>-0.016</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif1_core:ALn</cell>
 <cell>0.537</cell>
 <cell>0.521</cell>
 <cell>6.307</cell>
 <cell>5.786</cell>
 <cell>0.000</cell>
 <cell>-0.016</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:ALn</cell>
 <cell>0.537</cell>
 <cell>0.521</cell>
 <cell>6.307</cell>
 <cell>5.786</cell>
 <cell>0.000</cell>
 <cell>-0.016</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[12]:ALn</cell>
 <cell>0.537</cell>
 <cell>0.528</cell>
 <cell>6.307</cell>
 <cell>5.779</cell>
 <cell>0.000</cell>
 <cell>-0.009</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[0]:ALn</cell>
 <cell>0.537</cell>
 <cell>0.528</cell>
 <cell>6.307</cell>
 <cell>5.779</cell>
 <cell>0.000</cell>
 <cell>-0.009</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/CORERESETP_0/release_sdif2_core:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.307</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.786</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.521</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.078</cell>
 <cell>2.078</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>2.180</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.415</cell>
 <cell>4.595</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>4.845</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.371</cell>
 <cell>5.216</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>5.429</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.341</cell>
 <cell>5.770</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>5.828</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif2_core:ALn</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.479</cell>
 <cell>6.307</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.307</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.078</cell>
 <cell>2.078</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.102</cell>
 <cell>2.180</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.415</cell>
 <cell>4.595</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>4.845</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.371</cell>
 <cell>5.216</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>5.429</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif2_core:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>5.786</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif2_core:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.786</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.786</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain vme_int_instance/DS:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>vme_int_instance/DSINHIB:CLK</cell>
 <cell>DS1L</cell>
 <cell>4.225</cell>
 <cell></cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>4.582</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>vme_int_instance/DSINHIB:CLK</cell>
 <cell>DS0L</cell>
 <cell>4.264</cell>
 <cell></cell>
 <cell>4.621</cell>
 <cell></cell>
 <cell>4.621</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: vme_int_instance/DSINHIB:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DS1L</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>vme_int_instance/DS:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>vme_int_instance/DS:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DSINHIB:CLK</cell>
 <cell>net</cell>
 <cell>vme_int_instance/DS</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.357</cell>
 <cell>0.357</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DSINHIB:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>0.415</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DS1L:A</cell>
 <cell>net</cell>
 <cell>vme_int_instance/DSINHIB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.311</cell>
 <cell>0.726</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DS1L:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.106</cell>
 <cell>0.832</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DS1L_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>DS0L_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.980</cell>
 <cell>2.812</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DS1L_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>2.936</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DS1L_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DS1L_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>3.264</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DS1L_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.318</cell>
 <cell>4.582</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DS1L</cell>
 <cell>net</cell>
 <cell>DS1L</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.582</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>vme_int_instance/DS:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>vme_int_instance/DS:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DS1L</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET FPGACK40 to vme_int_instance/DS:Q</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain FPGACK40</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/L1.fifo_corefifo_sync_scntr/memraddr_r[4]:CLK</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLOF_PXLOF_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8]</cell>
 <cell>0.553</cell>
 <cell>0.285</cell>
 <cell>3.387</cell>
 <cell>3.102</cell>
 <cell>0.189</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>I2C_CORE_instance/I2C_GBTX_inst_0/FIFO_IN/L1.fifo_corefifo_sync_scntr/memraddr_r[4]:CLK</cell>
 <cell>I2C_CORE_instance/I2C_GBTX_inst_0/FIFO_IN/RW1.UI_ram_wrapper_1/L3_syncnonpipe/I2C_GBTX_FIFO_IN_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>0.550</cell>
 <cell>0.286</cell>
 <cell>3.396</cell>
 <cell>3.110</cell>
 <cell>0.182</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[5]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1[5]:D</cell>
 <cell>0.307</cell>
 <cell>0.288</cell>
 <cell>3.132</cell>
 <cell>2.844</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[2]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1[2]:D</cell>
 <cell>0.314</cell>
 <cell>0.294</cell>
 <cell>3.166</cell>
 <cell>2.872</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_clint/evrdyr:CLK</cell>
 <cell>CAEN_LINK_instance/I_clint/e1:D</cell>
 <cell>0.315</cell>
 <cell>0.296</cell>
 <cell>3.185</cell>
 <cell>2.889</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/L1.fifo_corefifo_sync_scntr/memraddr_r[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLOF_PXLOF_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.387</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.102</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.285</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>0.940</cell>
 <cell>0.940</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.867</cell>
 <cell>1.807</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.866</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB51:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.410</cell>
 <cell>2.276</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB51:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.489</cell>
 <cell>119</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/L1.fifo_corefifo_sync_scntr/memraddr_r[4]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB51_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.345</cell>
 <cell>2.834</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/L1.fifo_corefifo_sync_scntr/memraddr_r[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>2.906</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLOF_PXLOF_0_LSRAM_top_R0C0/CFG_18:C</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/fifo_MEMRADDR[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.299</cell>
 <cell>3.205</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLOF_PXLOF_0_LSRAM_top_R0C0/CFG_18:IPC</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2_IP_BC</cell>
 <cell>+</cell>
 <cell>0.138</cell>
 <cell>3.343</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLOF_PXLOF_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8]</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLOF_PXLOF_0_LSRAM_top_R0C0/A_ADDR_net[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.044</cell>
 <cell>3.387</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.387</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>0.940</cell>
 <cell>0.940</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.867</cell>
 <cell>1.807</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.866</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB49:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.412</cell>
 <cell>2.278</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB49:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.491</cell>
 <cell>26</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLOF_PXLOF_0_LSRAM_top_R0C0/FF_0:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB49_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.326</cell>
 <cell>2.817</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLOF_PXLOF_0_LSRAM_top_R0C0/FF_0:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLK</cell>
 <cell>+</cell>
 <cell>0.040</cell>
 <cell>2.857</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLOF_PXLOF_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLOF_PXLOF_0_LSRAM_top_R0C0/A_CLK_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.056</cell>
 <cell>2.913</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_a1500_interf/I_PXLOF/PXLOF_0/RW1.UI_ram_wrapper_1/L3_syncnonpipe/PXLOF_PXLOF_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_ADDR[8]</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K18_IP</cell>
 <cell>+</cell>
 <cell>0.189</cell>
 <cell>3.102</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.102</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RAM_D[30]</cell>
 <cell>rod_sniffer_instance/ssram_Ds[30]:D</cell>
 <cell>0.721</cell>
 <cell>-0.735</cell>
 <cell>3.721</cell>
 <cell>4.456</cell>
 <cell>-0.007</cell>
 <cell>3.735</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RAM_D[27]</cell>
 <cell>rod_sniffer_instance/ssram_Ds[27]:D</cell>
 <cell>0.719</cell>
 <cell>-0.733</cell>
 <cell>3.719</cell>
 <cell>4.452</cell>
 <cell>-0.010</cell>
 <cell>3.733</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>RAM_D[26]</cell>
 <cell>rod_sniffer_instance/ssram_Ds[26]:D</cell>
 <cell>0.722</cell>
 <cell>-0.733</cell>
 <cell>3.722</cell>
 <cell>4.455</cell>
 <cell>-0.007</cell>
 <cell>3.733</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>RAM_D[31]</cell>
 <cell>rod_sniffer_instance/ssram_Ds[31]:D</cell>
 <cell>0.720</cell>
 <cell>-0.732</cell>
 <cell>3.720</cell>
 <cell>4.452</cell>
 <cell>-0.011</cell>
 <cell>3.732</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>RAM_D[23]</cell>
 <cell>rod_sniffer_instance/ssram_Ds[23]:D</cell>
 <cell>0.719</cell>
 <cell>-0.731</cell>
 <cell>3.719</cell>
 <cell>4.450</cell>
 <cell>-0.010</cell>
 <cell>3.731</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RAM_D[30]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: rod_sniffer_instance/ssram_Ds[30]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.721</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.456</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.735</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RAM_D[30]</cell>
 <cell>Input Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.000</cell>
 <cell>3.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RAM_D_iobuf[30]/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>RAM_D[30]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RAM_D_iobuf[30]/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>0.725</cell>
 <cell>3.725</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>rod_sniffer_instance/ssram_Ds[30]:D</cell>
 <cell>net</cell>
 <cell>RAM_D_iobuf[30]/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.004</cell>
 <cell>3.721</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.721</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.466</cell>
 <cell>1.466</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>2.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>2.849</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.657</cell>
 <cell>3.506</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>3.823</cell>
 <cell>50</cell>
 <cell>r</cell>
</row>
<row>
 <cell>rod_sniffer_instance/ssram_Ds[30]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.640</cell>
 <cell>4.463</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>rod_sniffer_instance/ssram_Ds[30]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF</cell>
 <cell>+</cell>
 <cell>-0.007</cell>
 <cell>4.456</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.456</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>vme_int_instance/ASL:CLK</cell>
 <cell>ASL</cell>
 <cell>3.760</cell>
 <cell>8.583</cell>
 <cell>6.583</cell>
 <cell>-2.000</cell>
 <cell>6.583</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>vme_int_instance/INTAM[1]:CLK</cell>
 <cell>AML[1]</cell>
 <cell>3.796</cell>
 <cell>8.618</cell>
 <cell>6.618</cell>
 <cell>-2.000</cell>
 <cell>6.618</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>vme_int_instance/INTAM[0]:CLK</cell>
 <cell>AML[0]</cell>
 <cell>3.819</cell>
 <cell>8.641</cell>
 <cell>6.641</cell>
 <cell>-2.000</cell>
 <cell>6.641</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>vme_int_instance/INTAM[3]:CLK</cell>
 <cell>AML[3]</cell>
 <cell>3.855</cell>
 <cell>8.677</cell>
 <cell>6.677</cell>
 <cell>-2.000</cell>
 <cell>6.677</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>vme_int_instance/INTAM[5]:CLK</cell>
 <cell>AML[5]</cell>
 <cell>3.883</cell>
 <cell>8.705</cell>
 <cell>6.705</cell>
 <cell>-2.000</cell>
 <cell>6.705</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: vme_int_instance/ASL:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: ASL</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.583</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>-2.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.583</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>0.940</cell>
 <cell>0.940</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.867</cell>
 <cell>1.807</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.866</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB57:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.412</cell>
 <cell>2.278</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB57:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.491</cell>
 <cell>118</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/ASL:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB57_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.332</cell>
 <cell>2.823</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/ASL:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>2.881</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ASL_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>ASL_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.943</cell>
 <cell>4.824</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ASL_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>4.948</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ASL_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>ASL_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>5.265</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ASL_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.318</cell>
 <cell>6.583</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ASL</cell>
 <cell>net</cell>
 <cell>ASL</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.583</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.583</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>ASL</cell>
 <cell>Output Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>2.000</cell>
 <cell>-2.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-2.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/I2CStateMachineCTRL/FoRESET_rep:CLK</cell>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_OUT/L1.fifo_corefifo_sync_scntr/memwaddr_r[4]:ALn</cell>
 <cell>0.481</cell>
 <cell>0.464</cell>
 <cell>3.331</cell>
 <cell>2.867</cell>
 <cell>0.000</cell>
 <cell>-0.017</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/I2CStateMachineCTRL/FoRESET_rep:CLK</cell>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_OUT/L1.fifo_corefifo_sync_scntr/memwaddr_r[2]:ALn</cell>
 <cell>0.481</cell>
 <cell>0.464</cell>
 <cell>3.331</cell>
 <cell>2.867</cell>
 <cell>0.000</cell>
 <cell>-0.017</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/I2CStateMachineCTRL/FoRESET_rep:CLK</cell>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_OUT/L1.fifo_corefifo_sync_scntr/memraddr_r[2]:ALn</cell>
 <cell>0.481</cell>
 <cell>0.464</cell>
 <cell>3.331</cell>
 <cell>2.867</cell>
 <cell>0.000</cell>
 <cell>-0.017</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/I2CStateMachineCTRL/FiRESET_rep:CLK</cell>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_IN/L1.fifo_corefifo_sync_scntr/memraddr_r[2]:ALn</cell>
 <cell>0.484</cell>
 <cell>0.465</cell>
 <cell>3.334</cell>
 <cell>2.869</cell>
 <cell>0.000</cell>
 <cell>-0.019</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/I2CStateMachineCTRL/FiRESET_rep:CLK</cell>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_IN/L1.fifo_corefifo_sync_scntr/memraddr_r[0]:ALn</cell>
 <cell>0.484</cell>
 <cell>0.465</cell>
 <cell>3.334</cell>
 <cell>2.869</cell>
 <cell>0.000</cell>
 <cell>-0.019</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/I2CStateMachineCTRL/FoRESET_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_OUT/L1.fifo_corefifo_sync_scntr/memwaddr_r[4]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.331</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.867</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.464</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>0.940</cell>
 <cell>0.940</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.867</cell>
 <cell>1.807</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.866</cell>
 <cell>52</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.419</cell>
 <cell>2.285</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>2.497</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/I2CStateMachineCTRL/FoRESET_rep:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.353</cell>
 <cell>2.850</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/I2CStateMachineCTRL/FoRESET_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>2.922</cell>
 <cell>61</cell>
 <cell>f</cell>
</row>
<row>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_OUT/L1.fifo_corefifo_sync_scntr/memwaddr_r[4]:ALn</cell>
 <cell>net</cell>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/I2CStateMachineCTRL/FoRESET_rep</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.409</cell>
 <cell>3.331</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.331</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>0.940</cell>
 <cell>0.940</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.867</cell>
 <cell>1.807</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.866</cell>
 <cell>52</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.419</cell>
 <cell>2.285</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>2.497</cell>
 <cell>28</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_OUT/L1.fifo_corefifo_sync_scntr/memwaddr_r[4]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>2.867</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I2C_CORE_instance/I2CSFTTEMP_0/I2C_masterFIFO_0/FIFO_OUT/L1.fifo_corefifo_sync_scntr/memwaddr_r[4]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.867</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.867</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET tx_clk0 to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET rx_clk0 to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>clock_selection[0]:CLK</cell>
 <cell>vme_int_instance/event_data[16]:D</cell>
 <cell>1.308</cell>
 <cell>3.053</cell>
 <cell>5.904</cell>
 <cell>2.851</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>clock_selection[1]:CLK</cell>
 <cell>vme_int_instance/event_data[17]:D</cell>
 <cell>1.318</cell>
 <cell>3.079</cell>
 <cell>5.914</cell>
 <cell>2.835</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>clock_selection[0]:CLK</cell>
 <cell>vme_int_instance/lb_rdata_i[3]:D</cell>
 <cell>1.831</cell>
 <cell>3.591</cell>
 <cell>6.427</cell>
 <cell>2.836</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>clock_selection[1]:CLK</cell>
 <cell>vme_int_instance/lb_rdata_i[9]:D</cell>
 <cell>2.276</cell>
 <cell>4.030</cell>
 <cell>6.872</cell>
 <cell>2.842</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: clock_selection[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: vme_int_instance/event_data[16]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.904</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.851</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.053</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.244</cell>
 <cell>3.244</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>3.551</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>3.669</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.378</cell>
 <cell>4.047</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>4.260</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[0]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>4.596</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>4.654</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/event_data_13_iv_2[16]:B</cell>
 <cell>net</cell>
 <cell>CLKLEDR_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.466</cell>
 <cell>5.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/event_data_13_iv_2[16]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>5.170</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/event_data_13_iv_6[16]:D</cell>
 <cell>net</cell>
 <cell>vme_int_instance/event_data_13_iv_2[16]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>5.231</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/event_data_13_iv_6[16]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>5.281</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/event_data_13_iv[16]:A</cell>
 <cell>net</cell>
 <cell>vme_int_instance/event_data_13_iv_6[16]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.439</cell>
 <cell>5.720</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/event_data_13_iv[16]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>5.855</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/event_data[16]:D</cell>
 <cell>net</cell>
 <cell>vme_int_instance/event_data_13[16]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>5.904</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.904</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>0.940</cell>
 <cell>0.940</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.867</cell>
 <cell>1.807</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.866</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB47:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.414</cell>
 <cell>2.280</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB47:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.493</cell>
 <cell>125</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/event_data[16]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB47_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>2.851</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/event_data[16]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.851</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.851</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET vme_int_instance/DS:Q to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET DCLK0 to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/wptr_gray[10]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[10]:D</cell>
 <cell>0.397</cell>
 <cell>1.159</cell>
 <cell>4.009</cell>
 <cell>2.850</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/wptr_gray[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[0]:D</cell>
 <cell>0.401</cell>
 <cell>1.193</cell>
 <cell>4.039</cell>
 <cell>2.846</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/wptr_gray[2]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[2]:D</cell>
 <cell>0.415</cell>
 <cell>1.199</cell>
 <cell>4.045</cell>
 <cell>2.846</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/wptr_gray[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[1]:D</cell>
 <cell>0.412</cell>
 <cell>1.203</cell>
 <cell>4.042</cell>
 <cell>2.839</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/wptr_gray[5]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[5]:D</cell>
 <cell>0.400</cell>
 <cell>1.213</cell>
 <cell>4.030</cell>
 <cell>2.817</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/wptr_gray[10]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[10]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.009</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.850</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.159</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.425</cell>
 <cell>2.425</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.674</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>3.062</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB2:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.275</cell>
 <cell>54</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/wptr_gray[10]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB2_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>3.612</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/wptr_gray[10]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.670</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[10]:D</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/wptr_gray[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.339</cell>
 <cell>4.009</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.009</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>0.940</cell>
 <cell>0.940</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.867</cell>
 <cell>1.807</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.866</cell>
 <cell>52</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB86:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.403</cell>
 <cell>2.269</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB86:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.482</cell>
 <cell>33</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[10]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB86_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.368</cell>
 <cell>2.850</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[10]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.850</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.850</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[4]:D</cell>
 <cell>0.319</cell>
 <cell>1.171</cell>
 <cell>4.014</cell>
 <cell>2.843</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[3]:D</cell>
 <cell>0.317</cell>
 <cell>1.188</cell>
 <cell>4.029</cell>
 <cell>2.841</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[0]:D</cell>
 <cell>0.396</cell>
 <cell>1.260</cell>
 <cell>4.108</cell>
 <cell>2.848</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[2]:D</cell>
 <cell>0.533</cell>
 <cell>1.367</cell>
 <cell>4.238</cell>
 <cell>2.871</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/rptr_gray[6]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[6]:D</cell>
 <cell>0.504</cell>
 <cell>1.381</cell>
 <cell>4.211</cell>
 <cell>2.830</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[4]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.014</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.843</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.171</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.493</cell>
 <cell>2.493</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.742</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>3.149</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.362</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB1_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.333</cell>
 <cell>3.695</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.753</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[4]:D</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>4.014</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.014</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>0.940</cell>
 <cell>0.940</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.867</cell>
 <cell>1.807</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.866</cell>
 <cell>52</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB14:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.425</cell>
 <cell>2.291</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB14:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.504</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[4]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB14_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.339</cell>
 <cell>2.843</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[4]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.843</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.843</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain DCLK0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>GBTx_interface_instance/GBTX_TXDVALID_int2:CLK</cell>
 <cell>GBTx_interface_instance/GBTX_TXDVALID:D</cell>
 <cell>0.302</cell>
 <cell>0.291</cell>
 <cell>2.667</cell>
 <cell>2.376</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[2]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1[2]:D</cell>
 <cell>0.307</cell>
 <cell>0.296</cell>
 <cell>2.685</cell>
 <cell>2.389</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[0]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1[0]:D</cell>
 <cell>0.307</cell>
 <cell>0.296</cell>
 <cell>2.677</cell>
 <cell>2.381</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>GBTx_interface_instance/GBTX_TXDVALID_int1:CLK</cell>
 <cell>GBTx_interface_instance/GBTX_TXDVALID_int2:D</cell>
 <cell>0.313</cell>
 <cell>0.302</cell>
 <cell>2.678</cell>
 <cell>2.376</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[4]:CLK</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1[4]:D</cell>
 <cell>0.323</cell>
 <cell>0.304</cell>
 <cell>2.682</cell>
 <cell>2.378</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: GBTx_interface_instance/GBTX_TXDVALID_int2:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: GBTx_interface_instance/GBTX_TXDVALID:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.376</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.291</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.054</cell>
 <cell>1.054</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>1.344</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.403</cell>
 <cell>58</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB46:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>1.794</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB46:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>2.006</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/GBTX_TXDVALID_int2:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB46_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.359</cell>
 <cell>2.365</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/GBTX_TXDVALID_int2:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>2.427</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/GBTX_TXDVALID:D</cell>
 <cell>net</cell>
 <cell>GBTx_interface_instance/GBTX_TXDVALID_int2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>2.667</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.667</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.054</cell>
 <cell>1.054</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>1.344</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.403</cell>
 <cell>58</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB46:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>1.794</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB46:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>2.006</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/GBTX_TXDVALID:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB46_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>2.376</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/GBTX_TXDVALID:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.376</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.376</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>DO_P[12]</cell>
 <cell>dout_inbuf_instance.12.DDR_IN_inst:D</cell>
 <cell>1.624</cell>
 <cell>1.025</cell>
 <cell>4.624</cell>
 <cell>3.599</cell>
 <cell>-0.081</cell>
 <cell>1.975</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>DO_N[12]</cell>
 <cell>dout_inbuf_instance.12.DDR_IN_inst:D</cell>
 <cell>1.624</cell>
 <cell>1.025</cell>
 <cell>4.624</cell>
 <cell>3.599</cell>
 <cell>-0.081</cell>
 <cell>1.975</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>DO_P[13]</cell>
 <cell>dout_inbuf_instance.13.DDR_IN_inst:D</cell>
 <cell>1.625</cell>
 <cell>1.026</cell>
 <cell>4.625</cell>
 <cell>3.599</cell>
 <cell>-0.081</cell>
 <cell>1.974</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>DO_N[13]</cell>
 <cell>dout_inbuf_instance.13.DDR_IN_inst:D</cell>
 <cell>1.625</cell>
 <cell>1.026</cell>
 <cell>4.625</cell>
 <cell>3.599</cell>
 <cell>-0.081</cell>
 <cell>1.974</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>DO_N[35]</cell>
 <cell>dout_inbuf_instance.35.DDR_IN_inst:D</cell>
 <cell>1.630</cell>
 <cell>1.035</cell>
 <cell>4.630</cell>
 <cell>3.595</cell>
 <cell>-0.085</cell>
 <cell>1.965</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: DO_P[12]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: dout_inbuf_instance.12.DDR_IN_inst:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.624</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.599</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.025</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DO_P[12]</cell>
 <cell>Input Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.000</cell>
 <cell>3.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>dout_inbuf_instance.12.inbuf_instance_low/U0/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DO_P[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>dout_inbuf_instance.12.inbuf_instance_low/U0/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.654</cell>
 <cell>4.654</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>dout_inbuf_instance.12.DDR_IN_inst:D</cell>
 <cell>net</cell>
 <cell>dout_inbuf_instance.12.inbuf_instance_low/U0/NET1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.030</cell>
 <cell>4.624</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.624</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.705</cell>
 <cell>1.705</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>2.138</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>2.227</cell>
 <cell>58</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB16:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.638</cell>
 <cell>2.865</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB16:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>3.182</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>dout_inbuf_instance.12.DDR_IN_inst:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB16_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.498</cell>
 <cell>3.680</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>dout_inbuf_instance.12.DDR_IN_inst:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:DDR_IN_UNIT</cell>
 <cell>+</cell>
 <cell>-0.081</cell>
 <cell>3.599</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.599</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>din_outbuf_instance.7.DDR_OUT_inst:CLK</cell>
 <cell>DI_N[7]</cell>
 <cell>1.650</cell>
 <cell>6.015</cell>
 <cell>4.015</cell>
 <cell>-2.000</cell>
 <cell>4.015</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>din_outbuf_instance.7.DDR_OUT_inst:CLK</cell>
 <cell>DI_P[7]</cell>
 <cell>1.652</cell>
 <cell>6.017</cell>
 <cell>4.017</cell>
 <cell>-2.000</cell>
 <cell>4.017</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>din_outbuf_instance.33.DDR_OUT_inst:CLK</cell>
 <cell>DI_N[33]</cell>
 <cell>1.639</cell>
 <cell>6.041</cell>
 <cell>4.041</cell>
 <cell>-2.000</cell>
 <cell>4.041</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>din_outbuf_instance.16.DDR_OUT_inst:CLK</cell>
 <cell>DI_N[16]</cell>
 <cell>1.677</cell>
 <cell>6.041</cell>
 <cell>4.041</cell>
 <cell>-2.000</cell>
 <cell>4.041</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>din_outbuf_instance.16.DDR_OUT_inst:CLK</cell>
 <cell>DI_P[16]</cell>
 <cell>1.679</cell>
 <cell>6.043</cell>
 <cell>4.043</cell>
 <cell>-2.000</cell>
 <cell>4.043</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: din_outbuf_instance.7.DDR_OUT_inst:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DI_N[7]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.015</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>-2.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.015</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.054</cell>
 <cell>1.054</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>1.344</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.403</cell>
 <cell>58</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB32:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.391</cell>
 <cell>1.794</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB32:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.007</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>din_outbuf_instance.7.DDR_OUT_inst:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB32_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>2.365</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>din_outbuf_instance.7.DDR_OUT_inst:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:DDR_OE_UNIT</cell>
 <cell>+</cell>
 <cell>0.139</cell>
 <cell>2.504</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>din_outbuf_instance.7.outbuf_instance_low/U0/U_IOPADN:OIN_P</cell>
 <cell>net</cell>
 <cell>din_outbuf_instance.7.outbuf_instance_low/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.046</cell>
 <cell>2.550</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>din_outbuf_instance.7.outbuf_instance_low/U0/U_IOPADN:PAD_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADN_TRI</cell>
 <cell>+</cell>
 <cell>1.465</cell>
 <cell>4.015</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DI_N[7]</cell>
 <cell>net</cell>
 <cell>DI_N[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.015</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.015</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DI_N[7]</cell>
 <cell>Output Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>2.000</cell>
 <cell>-2.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-2.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:ALn</cell>
 <cell>0.659</cell>
 <cell>0.668</cell>
 <cell>3.015</cell>
 <cell>2.347</cell>
 <cell>0.000</cell>
 <cell>0.009</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1[3]:ALn</cell>
 <cell>0.759</cell>
 <cell>0.726</cell>
 <cell>3.115</cell>
 <cell>2.389</cell>
 <cell>0.000</cell>
 <cell>-0.033</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1[2]:ALn</cell>
 <cell>0.759</cell>
 <cell>0.726</cell>
 <cell>3.115</cell>
 <cell>2.389</cell>
 <cell>0.000</cell>
 <cell>-0.033</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1[1]:ALn</cell>
 <cell>0.759</cell>
 <cell>0.726</cell>
 <cell>3.115</cell>
 <cell>2.389</cell>
 <cell>0.000</cell>
 <cell>-0.033</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[2]:ALn</cell>
 <cell>0.759</cell>
 <cell>0.726</cell>
 <cell>3.115</cell>
 <cell>2.389</cell>
 <cell>0.000</cell>
 <cell>-0.033</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.015</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.347</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.668</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.054</cell>
 <cell>1.054</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>1.344</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.403</cell>
 <cell>58</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB55:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.396</cell>
 <cell>1.799</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB55:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>2.011</cell>
 <cell>65</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB55_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.345</cell>
 <cell>2.356</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>2.414</cell>
 <cell>174</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:ALn</cell>
 <cell>net</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.601</cell>
 <cell>3.015</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.015</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.054</cell>
 <cell>1.054</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>1.344</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>1.403</cell>
 <cell>58</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB44:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.385</cell>
 <cell>1.788</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB44:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.212</cell>
 <cell>2.000</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB44_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.347</cell>
 <cell>2.347</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/trigger_fifo_l1a_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.347</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.347</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0</name>
<text>No Path</text>
</section>
<section>
<name>SET FPGACK40 to DCLK0</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[7]:D</cell>
 <cell>1.265</cell>
 <cell>-0.224</cell>
 <cell>1.265</cell>
 <cell>1.489</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[0]:D</cell>
 <cell>1.326</cell>
 <cell>-0.160</cell>
 <cell>1.326</cell>
 <cell>1.486</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[6]:D</cell>
 <cell>1.462</cell>
 <cell>-0.020</cell>
 <cell>1.462</cell>
 <cell>1.482</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[1]:D</cell>
 <cell>1.498</cell>
 <cell>0.021</cell>
 <cell>1.498</cell>
 <cell>1.477</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[4]:D</cell>
 <cell>1.669</cell>
 <cell>0.176</cell>
 <cell>1.669</cell>
 <cell>1.493</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[7]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.265</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>1.489</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.224</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_WDATA_HWDATA[49]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SERDESIF_075_IP</cell>
 <cell>+</cell>
 <cell>-0.113</cell>
 <cell>-0.113</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.1.I_BUFD_BUS/G_bufd_bus.7.I_BUFD:A</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/SERDES_IF_0_EPCS_0_RX_DATA[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.612</cell>
 <cell>0.499</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.1.I_BUFD_BUS/G_bufd_bus.7.I_BUFD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.081</cell>
 <cell>0.580</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.2.I_BUFD_BUS/G_bufd_bus.7.I_BUFD:A</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/data_d_1[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.085</cell>
 <cell>0.665</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.2.I_BUFD_BUS/G_bufd_bus.7.I_BUFD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.081</cell>
 <cell>0.746</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.3.I_BUFD_BUS/G_bufd_bus.7.I_BUFD:A</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/data_d_2[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.830</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.3.I_BUFD_BUS/G_bufd_bus.7.I_BUFD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.081</cell>
 <cell>0.911</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.4.I_BUFD_BUS/G_bufd_bus.7.I_BUFD:A</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/data_d_3[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.208</cell>
 <cell>1.119</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/rx_delay0/G_DLY1.4.I_BUFD_BUS/G_bufd_bus.7.I_BUFD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.081</cell>
 <cell>1.200</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[7]:D</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/delay_line_0_out_data[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.065</cell>
 <cell>1.265</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.265</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-4.000</cell>
 <cell>-4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>-4.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.756</cell>
 <cell>-0.244</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.372</cell>
 <cell>0.128</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>0.681</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB9:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>0.922</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[7]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB9_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>1.489</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[7]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.489</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.489</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/R1.w_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_bin_sync2[7]:ALn</cell>
 <cell>0.572</cell>
 <cell>0.552</cell>
 <cell>4.202</cell>
 <cell>3.650</cell>
 <cell>0.000</cell>
 <cell>-0.020</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/R1.w_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1[0]:ALn</cell>
 <cell>0.572</cell>
 <cell>0.552</cell>
 <cell>4.202</cell>
 <cell>3.650</cell>
 <cell>0.000</cell>
 <cell>-0.020</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/R1.w_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[6]:ALn</cell>
 <cell>0.572</cell>
 <cell>0.552</cell>
 <cell>4.202</cell>
 <cell>3.650</cell>
 <cell>0.000</cell>
 <cell>-0.020</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/R1.w_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_1[1]:ALn</cell>
 <cell>0.572</cell>
 <cell>0.553</cell>
 <cell>4.202</cell>
 <cell>3.649</cell>
 <cell>0.000</cell>
 <cell>-0.019</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/R1.w_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[7]:ALn</cell>
 <cell>0.572</cell>
 <cell>0.553</cell>
 <cell>4.202</cell>
 <cell>3.649</cell>
 <cell>0.000</cell>
 <cell>-0.019</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/R1.w_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_bin_sync2[7]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.650</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.552</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.425</cell>
 <cell>2.425</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.674</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.385</cell>
 <cell>3.059</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.272</cell>
 <cell>52</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/R1.w_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB1_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>3.630</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/R1.w_corefifo_resetSync/shift_reg[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.688</cell>
 <cell>66</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_bin_sync2[7]:ALn</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/R1.w_corefifo_resetSync/shift_reg_0Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.514</cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.202</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.425</cell>
 <cell>2.425</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.674</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>3.062</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.275</cell>
 <cell>46</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_bin_sync2[7]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>3.650</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_bin_sync2[7]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.650</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.650</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[7]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[7]:D</cell>
 <cell>0.751</cell>
 <cell>-0.401</cell>
 <cell>4.886</cell>
 <cell>5.287</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[10]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[10]:D</cell>
 <cell>0.754</cell>
 <cell>-0.379</cell>
 <cell>4.907</cell>
 <cell>5.286</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[6]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[6]:D</cell>
 <cell>0.761</cell>
 <cell>-0.373</cell>
 <cell>4.914</cell>
 <cell>5.287</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[2]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[2]:D</cell>
 <cell>0.660</cell>
 <cell>-0.367</cell>
 <cell>4.257</cell>
 <cell>4.624</cell>
 <cell>0.000</cell>
 <cell>TYPICAL</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[8]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[8]:D</cell>
 <cell>0.673</cell>
 <cell>-0.365</cell>
 <cell>4.262</cell>
 <cell>4.627</cell>
 <cell>0.000</cell>
 <cell>TYPICAL</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[7]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[7]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.886</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.287</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.401</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.422</cell>
 <cell>1.422</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.255</cell>
 <cell>2.677</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>2.763</cell>
 <cell>52</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB85:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.584</cell>
 <cell>3.347</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB85:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>3.654</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[7]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB85_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.481</cell>
 <cell>4.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[7]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>4.219</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[7]:D</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.667</cell>
 <cell>4.886</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.886</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.509</cell>
 <cell>3.509</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.363</cell>
 <cell>3.872</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.566</cell>
 <cell>4.438</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>4.745</cell>
 <cell>46</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[7]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.542</cell>
 <cell>5.287</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[7]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.287</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.287</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tok[5]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tok[6]:D</cell>
 <cell>0.314</cell>
 <cell>0.296</cell>
 <cell>4.021</cell>
 <cell>3.725</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tok[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tok[2]:D</cell>
 <cell>0.307</cell>
 <cell>0.296</cell>
 <cell>4.014</cell>
 <cell>3.718</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdin_p[3]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:D</cell>
 <cell>0.316</cell>
 <cell>0.296</cell>
 <cell>4.016</cell>
 <cell>3.720</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdin_p[5]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[5]:D</cell>
 <cell>0.310</cell>
 <cell>0.299</cell>
 <cell>4.019</cell>
 <cell>3.720</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/inc[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/inc[1]:D</cell>
 <cell>0.317</cell>
 <cell>0.300</cell>
 <cell>4.024</cell>
 <cell>3.724</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/tok[5]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/tok[6]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.021</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.725</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.296</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.493</cell>
 <cell>2.493</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.742</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.389</cell>
 <cell>3.131</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.344</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/tok[5]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.363</cell>
 <cell>3.707</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/tok[5]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>3.769</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/tok[6]:D</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tok[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>4.021</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.021</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.493</cell>
 <cell>2.493</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.742</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.389</cell>
 <cell>3.131</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.344</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/tok[6]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.381</cell>
 <cell>3.725</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/tok[6]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.725</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.725</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/wptr_bin_sync2[7]:ALn</cell>
 <cell>0.448</cell>
 <cell>0.429</cell>
 <cell>4.146</cell>
 <cell>3.717</cell>
 <cell>0.000</cell>
 <cell>-0.019</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/wptr_bin_sync2[5]:ALn</cell>
 <cell>0.448</cell>
 <cell>0.429</cell>
 <cell>4.146</cell>
 <cell>3.717</cell>
 <cell>0.000</cell>
 <cell>-0.019</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[10]:ALn</cell>
 <cell>0.448</cell>
 <cell>0.429</cell>
 <cell>4.146</cell>
 <cell>3.717</cell>
 <cell>0.000</cell>
 <cell>-0.019</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1[10]:ALn</cell>
 <cell>0.450</cell>
 <cell>0.431</cell>
 <cell>4.148</cell>
 <cell>3.717</cell>
 <cell>0.000</cell>
 <cell>-0.019</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[0]:ALn</cell>
 <cell>0.448</cell>
 <cell>0.436</cell>
 <cell>4.146</cell>
 <cell>3.710</cell>
 <cell>0.000</cell>
 <cell>-0.012</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/wptr_bin_sync2[7]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.146</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.717</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.429</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.493</cell>
 <cell>2.493</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.742</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>3.134</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.347</cell>
 <cell>38</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>3.698</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.756</cell>
 <cell>87</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/wptr_bin_sync2[7]:ALn</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg_0Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.390</cell>
 <cell>4.146</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.146</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.493</cell>
 <cell>2.493</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.742</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>3.134</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.347</cell>
 <cell>38</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/wptr_bin_sync2[7]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>3.717</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/wptr_bin_sync2[7]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.717</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.717</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[0]:D</cell>
 <cell>0.459</cell>
 <cell>-0.704</cell>
 <cell>4.660</cell>
 <cell>5.364</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[4]:D</cell>
 <cell>0.455</cell>
 <cell>-0.700</cell>
 <cell>4.656</cell>
 <cell>5.356</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/wptr_gray[8]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[8]:D</cell>
 <cell>0.598</cell>
 <cell>-0.611</cell>
 <cell>4.766</cell>
 <cell>5.377</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[1]:D</cell>
 <cell>0.755</cell>
 <cell>-0.465</cell>
 <cell>4.946</cell>
 <cell>5.411</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[3]:D</cell>
 <cell>0.753</cell>
 <cell>-0.445</cell>
 <cell>4.953</cell>
 <cell>5.398</cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.660</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.364</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.704</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.422</cell>
 <cell>1.422</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.255</cell>
 <cell>2.677</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>2.763</cell>
 <cell>52</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB15:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.619</cell>
 <cell>3.382</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB15:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>3.689</cell>
 <cell>24</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB15_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.512</cell>
 <cell>4.201</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>4.285</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[0]:D</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>4.660</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.660</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.608</cell>
 <cell>3.608</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.363</cell>
 <cell>3.971</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.593</cell>
 <cell>4.564</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB2:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>4.871</cell>
 <cell>23</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[0]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB2_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.493</cell>
 <cell>5.364</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.364</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.364</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[0]:ALn</cell>
 <cell>0.506</cell>
 <cell>0.438</cell>
 <cell>4.155</cell>
 <cell>3.717</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[1]:ALn</cell>
 <cell>0.506</cell>
 <cell>0.446</cell>
 <cell>4.155</cell>
 <cell>3.709</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tl_empty:ALn</cell>
 <cell>0.649</cell>
 <cell>0.611</cell>
 <cell>4.298</cell>
 <cell>3.687</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/temp[9]:ALn</cell>
 <cell>0.962</cell>
 <cell>0.887</cell>
 <cell>4.612</cell>
 <cell>3.725</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/eot:ALn</cell>
 <cell>0.962</cell>
 <cell>0.887</cell>
 <cell>4.612</cell>
 <cell>3.725</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.155</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.717</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.438</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.425</cell>
 <cell>2.425</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.674</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.388</cell>
 <cell>3.062</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB6:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.275</cell>
 <cell>52</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB6_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>3.649</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.062</cell>
 <cell>3.711</cell>
 <cell>48</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[0]:ALn</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>4.155</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.155</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.493</cell>
 <cell>2.493</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.742</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>3.134</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>3.347</cell>
 <cell>38</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[0]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>3.717</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/R1.r_corefifo_resetSync/shift_reg[0]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.717</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.717</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D</cell>
 <cell>0.310</cell>
 <cell>0.304</cell>
 <cell>3.588</cell>
 <cell>3.284</cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]</cell>
 <cell>0.624</cell>
 <cell>4.900</cell>
 <cell>3.897</cell>
 <cell>-1.003</cell>
 <cell>-1.003</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]</cell>
 <cell>0.623</cell>
 <cell>4.916</cell>
 <cell>3.896</cell>
 <cell>-1.020</cell>
 <cell>-1.020</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]</cell>
 <cell>0.615</cell>
 <cell>4.958</cell>
 <cell>3.888</cell>
 <cell>-1.070</cell>
 <cell>-1.070</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]</cell>
 <cell>0.619</cell>
 <cell>4.975</cell>
 <cell>3.892</cell>
 <cell>-1.083</cell>
 <cell>-1.083</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.588</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.284</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.304</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.096</cell>
 <cell>2.096</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.345</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.389</cell>
 <cell>2.734</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.947</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>3.278</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>3.336</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>3.588</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.588</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.096</cell>
 <cell>2.096</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.249</cell>
 <cell>2.345</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.389</cell>
 <cell>2.734</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.213</cell>
 <cell>2.947</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.337</cell>
 <cell>3.284</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.284</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.284</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn</cell>
 <cell>1.637</cell>
 <cell>-3.128</cell>
 <cell>1.637</cell>
 <cell>4.765</cell>
 <cell>0.000</cell>
 <cell>-4.765</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn</cell>
 <cell>1.637</cell>
 <cell>-3.120</cell>
 <cell>1.637</cell>
 <cell>4.757</cell>
 <cell>0.000</cell>
 <cell>-4.757</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.637</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.765</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-3.128</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SERDESIF_075_IP</cell>
 <cell>+</cell>
 <cell>0.771</cell>
 <cell>0.771</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.866</cell>
 <cell>1.637</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.637</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.034</cell>
 <cell>3.034</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.363</cell>
 <cell>3.397</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.566</cell>
 <cell>3.963</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>4.270</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.495</cell>
 <cell>4.765</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.765</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.765</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FPGACK40_P</cell>
 <cell>RAM_CLK</cell>
 <cell>5.241</cell>
 <cell></cell>
 <cell>5.241</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>DCLK00_P</cell>
 <cell>lvFPGA_SCOPE</cell>
 <cell>7.486</cell>
 <cell></cell>
 <cell>7.486</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>FPGACK40_P</cell>
 <cell>lvFPGAIO1</cell>
 <cell>7.638</cell>
 <cell></cell>
 <cell>7.638</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>FPGACK40_P</cell>
 <cell>lvFPGA_SCOPE</cell>
 <cell>7.803</cell>
 <cell></cell>
 <cell>7.803</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>FPGACK40_N</cell>
 <cell>RAM_CLK</cell>
 <cell>5.241</cell>
 <cell></cell>
 <cell>5.241</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FPGACK40_P</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: RAM_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.241</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>0.817</cell>
 <cell>0.817</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.967</cell>
 <cell>1.784</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.056</cell>
 <cell>1.840</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>2.264</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.165</cell>
 <cell>2.429</cell>
 <cell>20</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RAM_CLK_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.490</cell>
 <cell>2.919</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RAM_CLK_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.219</cell>
 <cell>3.138</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RAM_CLK_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>RAM_CLK_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>3.259</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RAM_CLK_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.982</cell>
 <cell>5.241</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>RAM_CLK</cell>
 <cell>net</cell>
 <cell>RAM_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.241</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.241</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>RAM_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
