# Traffic-Light-Controller
This project implements a Verilog-based traffic light controller using an FSM. It cycles through RED, YELLOW, and GREEN states based on a clock-driven timer. A testbench is included to simulate and verify the behavior.
