#include "avisynth.h"
#include "Frfun7.h"

#include <math.h>
#include <algorithm>
#include "emmintrin.h"

#ifdef _M_X64
// 64 bit does not like inline mmx assembler code
#define USE_SIMD
#else
// for 32 bit tests
#define USE_SIMD
#endif

AVS_FORCEINLINE __m128i _mm_load_si32(const uint8_t* ptr) {
  return _mm_castps_si128(_mm_load_ss((const float*)(ptr)));
}

// SAD of 2x(2x4) reference and 4x4 actual bytes
// return value is in sad
AVS_FORCEINLINE void simd_sad16(__m128i ref01, __m128i ref23, int offset, const uint8_t* rdst, int rdp_aka_pitch, int &sad)
{
  auto src0 = _mm_load_si32(rdst + offset);
  auto src1 = _mm_load_si32(rdst + rdp_aka_pitch + offset);
  auto src01 = _mm_or_si128(_mm_slli_epi64(src0, 32), src1); // make 8 side-by-side byte from 2x4
  auto sad01 = _mm_sad_epu8(src01, ref01); // sad against 0th and 1st line reference 4 pixels

  auto src2 = _mm_load_si32(rdst + rdp_aka_pitch * 2 + offset);
  auto src3 = _mm_load_si32(rdst + rdp_aka_pitch * 3 + offset);
  auto src23 = _mm_or_si128(_mm_slli_epi64(src2, 32), src3); // make 8 side-by-side byte from 2x4
  auto sad23 = _mm_sad_epu8(src23, ref23); // sad against 2nd and 3rd line reference 4 pixels

  sad = _mm_cvtsi128_si32(_mm_add_epi64(sad01, sad23)); // lower 64 is enough
}

#ifndef _M_X64
// trash 2,3 result in rsad
#define sad16(offset, rdst, rdp, rsad, rtmp)		\
__asm				movd	mm2, [rdst+offset]		\
__asm				movd	mm3, [rdst+rdp+offset]	\
__asm				psllq	mm2, 32					\
__asm				por		mm2, mm3				\
__asm				psadbw	mm2, mm0				\
__asm				movd	rtmp, mm2					\
__asm				movd	mm2, [rdst+rdp*2+offset]	\
__asm				add		rdst, rdp					\
__asm				movd	mm3, [rdst+rdp*2+offset]	\
__asm				sub		rdst, rdp					\
__asm				psllq	mm2, 32					\
__asm				por		mm2, mm3				\
__asm				psadbw	mm2, mm1				\
__asm				movd	rsad, mm2				\
__asm				add		rsad, rtmp
#endif

// increments acc if rsad < threshold.
// sad: sad input from prev. function sad16 (=sad4x4)
// sad_acc: sad accumulator
AVS_FORCEINLINE void simd_comp(int &sad, int& sad_acc, int threshold)
{
  const int one_if_inc = sad < threshold ? 1 : 0;
  sad = one_if_inc ? 0xFFFFFFFF : 0; // output mask, used in acc4/acc16
  sad_acc += one_if_inc;
  // output sad will get 0xFFFFFFFF or 0
  // original code:
  // 1 shr 31 sra 31 = 0xffffffff
  // 0 shr 31 sra 31 = 0x00000000
  // Need for next step for acc4/acc16
}

#ifndef _M_X64
// trash rsad,rb
#define comp(rsad,rtmp,racc,rthr)				\
__asm				cmp		rsad, rthr			\
__asm				mov		rsad, 0				\
__asm				mov		rtmp, 0xFFFFFFFF	\
__asm				cmovl	rsad, rtmp			\
__asm				and		rsad, 1				\
__asm				add		racc,rsad			\
__asm				shl		rsad, 31			\
__asm				sar		rsad, 31

#endif

AVS_FORCEINLINE void simd_acc4(__m128i &mmA, __m128i mm3, int &mask_by_sadcomp)
{
  // mmA: 4 input words
  // mm3: 4 bytes
  // mask_by_sadcomp: all 0 or all FF
  __m128i mm2 = _mm_cvtsi32_si128(mask_by_sadcomp); // 0x00000000 of 0xFFFFFFFF from 'comp'
  mm3 = _mm_and_si128(mm3, mm2); // mask
  auto zero = _mm_setzero_si128();
  mmA = _mm_add_epi16(mmA, _mm_unpacklo_epi8(mm3, zero)); // 8 bytes 4 words
}

// fills mm4..mm7 with 4 words
AVS_FORCEINLINE void simd_acc16(int offset, const uint8_t *rdst, int rdp_aka_pitch, int& mask_by_sadcomp, __m128i &mm4, __m128i& mm5, __m128i& mm6, __m128i& mm7)
{
  simd_acc4(mm4, _mm_load_si32(rdst + offset), mask_by_sadcomp);
  simd_acc4(mm5, _mm_load_si32(rdst + 1 * rdp_aka_pitch + offset), mask_by_sadcomp);
  simd_acc4(mm6, _mm_load_si32(rdst + 2 * rdp_aka_pitch + offset), mask_by_sadcomp);
  simd_acc4(mm7, _mm_load_si32(rdst + 3 * rdp_aka_pitch + offset), mask_by_sadcomp);
}

#ifndef _M_X64

#define	acc4(mmA,rsad)						\
__asm				movd		mm2, rsad	\
__asm				pand		mm3, mm2 	\
__asm				pxor		mm2, mm2 	\
__asm				punpcklbw	mm3, mm2	\
__asm				paddw		mmA, mm3

#define	acc16(offset, rdst, rdp, rsad)					\
__asm				movd	mm3, [rdst+offset]			\
__asm				acc4(	mm4, rsad)					\
__asm				movd	mm3, [rdst+rdp+offset]		\
__asm				acc4(	mm5, rsad)					\
__asm				movd	mm3, [rdst+rdp*2+offset]	\
__asm				acc4(	mm6, rsad)					\
__asm				add		rdst, rdp					\
__asm				movd	mm3, [rdst+rdp*2+offset]	\
__asm				acc4(	mm7, rsad)					\
__asm				sub		rdst, rdp

#endif

AVS_FORCEINLINE void simd_check(__m128i ref01, __m128i ref23, int offset, const uint8_t* rdst, int rdp_aka_pitch, int& racc, int threshold,
  __m128i& mm4, __m128i& mm5, __m128i& mm6, __m128i& mm7)
{
  int sad;
  simd_sad16(ref01, ref23, offset, rdst, rdp_aka_pitch, sad);
  simd_comp(sad, racc, threshold);
  simd_acc16(offset, rdst, rdp_aka_pitch, sad, mm4, mm5, mm6, mm7);
}

AVS_FORCEINLINE void simd_acheck(__m128i ref01, __m128i ref23, int offset, const uint8_t* rdst, int rdp_aka_pitch, int& racc, int threshold,
  __m128i& mm4, __m128i& mm5, __m128i& mm6, __m128i& mm7,
  int &edx_sad_summing)
{
  int sad;
  simd_sad16(ref01, ref23, offset, rdst, rdp_aka_pitch, sad);
  edx_sad_summing += sad;
  simd_comp(sad, racc, threshold);
  simd_acc16(offset, rdst, rdp_aka_pitch, sad, mm4, mm5, mm6, mm7);
}

#ifndef _M_X64

#define check(offset, rdst, rdp, rsad, rtmp, racc, rthr)	\
__asm				sad16(offset, rdst, rdp, rsad, rtmp)	\
__asm				comp(rsad, rtmp, racc, rthr)			\
__asm				acc16(offset, rdst, rdp, rsad)

#define acheck(offset, rdst, rdp, rsad, rtmp, racc, rthr)	\
__asm				sad16(offset, rdst, rdp, rsad, rtmp)	\
__asm				add edx, rsad							\
__asm				comp(rsad, rtmp, racc, rthr)			\
__asm				acc16(offset, rdst, rdp, rsad)

#define	stor4(mmA)								\
__asm				movq	mm1, mmA			\
__asm				psllw	mm1, 2				\
__asm				pmulhuw	mm1,mm0				\
__asm				paddusw	mm1,mm3				\
__asm				psrlw	mm1,1				\
__asm				packuswb mm1,mm2			\
__asm				movd	[esi],mm1

#endif

AVS_FORCEINLINE void simd_stor4(uint8_t* esi, __m128i& mmA, __m128i mm0_multiplier, __m128i mm3_rounder, __m128i mm2_zero)
{
  // ((((mm1 << 2) * multiplier) >> 16 ) + 1) >> 1
  auto mm1 = mmA;
  mm1 = _mm_slli_epi16(mm1, 2);
  mm1 = _mm_mulhi_epu16(mm1, mm0_multiplier); // pmulhuw, really unsigned
  mm1 = _mm_adds_epu16(mm1, mm3_rounder);
  mm1 = _mm_srli_epi16(mm1, 1);
  mm1 = _mm_packus_epi16(mm1, mm2_zero); // 4 words to 4 bytes
  *(uint32_t*)(esi) = _mm_cvtsi128_si32(mm1);
}

template<int R> // radius; 3 or 0 is used
AVS_FORCEINLINE void frcore_filter_b4r0or3_simd(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int thresh, int* inv_table, int* weight)
{
  // convert to upper left corner of the radius
  ptra += -R * pitcha - R; // cpln(-3, -3) or cpln(0, 0)

  int weight_acc = 0;

  // reference pixels
  auto m0 = _mm_load_si32(ptrr); // 4 bytes
  auto m1 = _mm_load_si32(ptrr + pitchr * 1);
  auto m2 = _mm_load_si32(ptrr + pitchr * 2);
  auto m3 = _mm_load_si32(ptrr + pitchr * 3);

  // 4x4 pixels to 2x8 bytes
  auto ref01 = _mm_or_si128(_mm_slli_epi64(m0, 32), m1); // mm0: 2x4 = 8 bytes
  auto ref23 = _mm_or_si128(_mm_slli_epi64(m2, 32), m3); // mm1: 2x4 = 8 bytes

  // accumulators
  // each collects 4 words (weighted sums)
  // which will be finally scaled back and stored as 4 bytes
  auto mm4 = _mm_setzero_si128();
  auto mm5 = _mm_setzero_si128();
  auto mm6 = _mm_setzero_si128();
  auto mm7 = _mm_setzero_si128();

  if constexpr (R >= 3)
  {
    // -3 // top line of y= -3..+3
    simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3
    simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 0
    simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3
    ptra += pitcha; // next line

    // -2
    simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3
    simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 0
    simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3
    ptra += pitcha; // next line

    // -1
    simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3
    simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 0
    simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3
    ptra += pitcha; // next line
  }

  //; 0
  simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  if constexpr (R >= 3)
  {
    simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  }

  if constexpr (R >= 3)
  {

    ptra += pitcha;

    // +1
    simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3
    simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 0
    simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3

    ptra += pitcha;
    // +2
    simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3
    simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 0
    simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3

    ptra += pitcha;
    simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3
    simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 0
    simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 1
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 2
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7); // base - 3

  }

  // mm4 - mm7 has accumulated sum, weight is ready here

  *weight = weight_acc;

  auto zero = _mm_setzero_si128(); // packer zero
  auto rounder_one = _mm_set1_epi16(1);

  // scale 4 - 7 by weight
  auto weight_recip = _mm_set1_epi16(inv_table[weight_acc]);

  simd_stor4(ptrb + 0 * pitchb, mm4, weight_recip, rounder_one, zero);
  simd_stor4(ptrb + 1 * pitchb, mm5, weight_recip, rounder_one, zero);
  simd_stor4(ptrb + 2 * pitchb, mm6, weight_recip, rounder_one, zero);
  simd_stor4(ptrb + 3 * pitchb, mm7, weight_recip, rounder_one, zero);
}

AVS_FORCEINLINE void frcore_filter_b4r3_simd(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int thresh, int* inv_table, int* weight)
{
  frcore_filter_b4r0or3_simd<3>(ptrr, pitchr, ptra, pitcha, ptrb, pitchb, thresh, inv_table, weight);
}

AVS_FORCEINLINE void frcore_filter_b4r0_simd(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int thresh, int* inv_table, int* weight)
{
  frcore_filter_b4r0or3_simd<0>(ptrr, pitchr, ptra, pitcha, ptrb, pitchb, thresh, inv_table, weight);
}

#ifndef _M_X64
void frcore_filter_b4r3_mmx(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int T, int* inv_table, int* weight)
{
  ptra += -3 * pitcha - 3; // cpln(-3, -3)

  int* _weight = weight;
  int* _inv_table = inv_table;
  int _thresh = T;

  __asm
  {
    push ebx; safety^^

    mov edx, [_thresh]
    xor ecx, ecx

    mov esi, ptrr
    mov eax, pitchr

    movd mm0, [esi]
    movd mm1, [esi + eax]
    movd mm2, [esi + eax * 2]
    add esi, eax
    movd mm3, [esi + eax * 2] // esi + eax * 3

    psllq	mm0, 32
    por		mm0, mm1
    psllq	mm2, 32
    por		mm2, mm3
    movq	mm1, mm2

    mov esi, ptra
    mov eax, pitcha

    pxor mm4, mm4
    pxor mm5, mm5
    pxor mm6, mm6
    pxor mm7, mm7

    ; -3 // top line of y= -3..+3
    // offset, rdst (esi:ptra), rdp (eax:pitcha), rsad (edi, tmp), rtmp  (ebx), racc (ecx), rthr (rdx:threshold)
    check(0, esi, eax, edi, ebx, ecx, edx) // base - 3
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx) // base + 0
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx) // base + 3

    add esi, eax // next line
    ; -2
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; -1
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; 0
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; +1
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)
    add esi, eax

    ; +2
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)
    add esi, eax

    ; +3 // bottom line of y= -3..+3
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)

    ; 0 - 3 can be thrashed from here. 4 - 7 has acc, ecx has weight

    mov		eax, _weight
    mov[eax], ecx

    mov esi, ptrb
    mov eax, pitchb
    pxor mm2, mm2
    pcmpeqd mm3, mm3
    psrlw	mm3, 15

    ; scale 4 - 7 by ecx

    mov		ebx, _inv_table
    movd	mm0, [ebx + ecx * 4]
    movq	mm1, mm0
    psllq	mm1, 32
    por		mm0, mm1
    movq	mm1, mm0
    psllq	mm1, 16
    por		mm0, mm1

    stor4(mm4)
    add		esi, eax

    stor4(mm5)
    add		esi, eax

    stor4(mm6)
    add		esi, eax

    stor4(mm7)

    pop ebx; safety^^
  }
}
#endif

#ifndef _M_X64
void frcore_filter_adapt_b4r3_mmx(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int T, int sT2, int sT3, int* inv_table, int* weight)
{

  ptra += -1 * pitcha - 3; // cpln(-3, -1)

  int* _weight = weight;
  int* _inv_table = inv_table;
  int _thresh = T;
  int _thresh2 = sT2;
  int _thresh3 = sT3;

  __asm
  {
    push ebx; safety^^

    //	mov edx, [_thresh]
    xor ecx, ecx

    mov esi, ptrr
    mov eax, pitchr

    movd mm0, [esi]
    movd mm1, [esi + eax]
    movd mm2, [esi + eax * 2]
    add esi, eax
    movd mm3, [esi + eax * 2]

    psllq	mm0, 32
    por		mm0, mm1
    psllq	mm2, 32
    por		mm2, mm3
    movq	mm1, mm2

    mov esi, ptra
    mov eax, pitcha

    pxor mm4, mm4
    pxor mm5, mm5
    pxor mm6, mm6
    pxor mm7, mm7
    xor edx, edx

    ; -1
    acheck(2, esi, eax, edi, ebx, ecx, _thresh)
    acheck(3, esi, eax, edi, ebx, ecx, _thresh)
    acheck(4, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; 0
    acheck(2, esi, eax, edi, ebx, ecx, _thresh)
    acheck(3, esi, eax, edi, ebx, ecx, _thresh)
    acheck(4, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; +1
    acheck(2, esi, eax, edi, ebx, ecx, _thresh)
    acheck(3, esi, eax, edi, ebx, ecx, _thresh)
    acheck(4, esi, eax, edi, ebx, ecx, _thresh)

    cmp edx, _thresh2
    jl __frcore_filter_adapt_b4r3_mmx___finish

    sub esi, eax; 0
    sub esi, eax; -1
    sub esi, eax
    ; -2
    acheck(1, esi, eax, edi, ebx, ecx, _thresh)
    acheck(2, esi, eax, edi, ebx, ecx, _thresh)
    acheck(3, esi, eax, edi, ebx, ecx, _thresh)
    acheck(4, esi, eax, edi, ebx, ecx, _thresh)
    acheck(5, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; -1
    acheck(1, esi, eax, edi, ebx, ecx, _thresh)
    acheck(5, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; 0
    acheck(1, esi, eax, edi, ebx, ecx, _thresh)
    acheck(5, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; +1
    acheck(1, esi, eax, edi, ebx, ecx, _thresh)
    acheck(5, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; +2
    acheck(1, esi, eax, edi, ebx, ecx, _thresh)
    acheck(2, esi, eax, edi, ebx, ecx, _thresh)
    acheck(3, esi, eax, edi, ebx, ecx, _thresh)
    acheck(4, esi, eax, edi, ebx, ecx, _thresh)
    acheck(5, esi, eax, edi, ebx, ecx, _thresh)

    cmp edx, _thresh3
    jl __frcore_filter_adapt_b4r3_mmx___finish

    sub esi, eax; +1
    sub esi, eax; 0
    sub esi, eax; -1
    sub esi, eax; -2
    sub esi, eax
    ; -3
    acheck(0, esi, eax, edi, ebx, ecx, _thresh)
    acheck(1, esi, eax, edi, ebx, ecx, _thresh)
    acheck(2, esi, eax, edi, ebx, ecx, _thresh)
    acheck(3, esi, eax, edi, ebx, ecx, _thresh)
    acheck(4, esi, eax, edi, ebx, ecx, _thresh)
    acheck(5, esi, eax, edi, ebx, ecx, _thresh)
    acheck(6, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; -2
    acheck(0, esi, eax, edi, ebx, ecx, _thresh)
    acheck(6, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; -1
    acheck(0, esi, eax, edi, ebx, ecx, _thresh)
    acheck(6, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; 0
    acheck(0, esi, eax, edi, ebx, ecx, _thresh)
    acheck(6, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; +1
    acheck(0, esi, eax, edi, ebx, ecx, _thresh)
    acheck(6, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; +2
    acheck(0, esi, eax, edi, ebx, ecx, _thresh)
    acheck(6, esi, eax, edi, ebx, ecx, _thresh)

    add esi, eax
    ; -3
    acheck(0, esi, eax, edi, ebx, ecx, _thresh)
    acheck(1, esi, eax, edi, ebx, ecx, _thresh)
    acheck(2, esi, eax, edi, ebx, ecx, _thresh)
    acheck(3, esi, eax, edi, ebx, ecx, _thresh)
    acheck(4, esi, eax, edi, ebx, ecx, _thresh)
    acheck(5, esi, eax, edi, ebx, ecx, _thresh)
    acheck(6, esi, eax, edi, ebx, ecx, _thresh)


    __frcore_filter_adapt_b4r3_mmx___finish :

    ; 0 - 3 can be thrashed from here. 4 - 7 has acc, ecx has weight

      mov		eax, _weight
      mov[eax], ecx

      mov esi, ptrb
      mov eax, pitchb
      pxor mm2, mm2; // packus helper: mm2 = zero
      pcmpeqd mm3, mm3
      psrlw	mm3, 15 // mm3: rounder 1: mm3 = _mm_set1_epi16(1)

      ; scale 4 - 7 by ecx

      mov		ebx, _inv_table
      movd	mm0, [ebx + ecx * 4]
      movq	mm1, mm0
      psllq	mm1, 32
      por		mm0, mm1
      movq	mm1, mm0
      psllq	mm1, 16
      por		mm0, mm1

      stor4(mm4)
      add		esi, eax

      stor4(mm5)
      add		esi, eax

      stor4(mm6)
      add		esi, eax

      stor4(mm7)

      pop ebx; safety^^
  }
}
#endif

AVS_FORCEINLINE void frcore_filter_adapt_b4r3_simd(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int thresh, int sThresh2, int sThresh3, int* inv_table, int* weight)
{
  // convert to upper left corner of the radius
  ptra += -1 * pitcha - 3; // cpln(-3, -1)

  int weight_acc = 0; // xor ecx, ecx

  // reference pixels
  auto m0 = _mm_load_si32(ptrr); // 4 bytes
  auto m1 = _mm_load_si32(ptrr + pitchr * 1);
  auto m2 = _mm_load_si32(ptrr + pitchr * 2);
  auto m3 = _mm_load_si32(ptrr + pitchr * 3);

  // 4x4 pixels to 2x8 bytes
  auto ref01 = _mm_or_si128(_mm_slli_epi64(m0, 32), m1); // mm0: 2x4 = 8 bytes
  auto ref23 = _mm_or_si128(_mm_slli_epi64(m2, 32), m3); // mm1: 2x4 = 8 bytes

  // accumulators
  // each collects 4 words (weighted sums)
  // which will be finally scaled back and stored as 4 bytes
  auto mm4 = _mm_setzero_si128();
  auto mm5 = _mm_setzero_si128();
  auto mm6 = _mm_setzero_si128();
  auto mm7 = _mm_setzero_si128();

  int edx_sad_summing = 0;

  // ; -1
  simd_acheck(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
  simd_acheck(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
  simd_acheck(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
  ptra += pitcha; // next line

  // ; 0
  simd_acheck(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
  simd_acheck(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
  simd_acheck(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
  ptra += pitcha; // next line

  // ; +1
  simd_acheck(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
  simd_acheck(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
  simd_acheck(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);

  if (edx_sad_summing >= sThresh2)
  {
    // Expand the search for distances not covered in the first pass
    ptra -= 3 * pitcha; // move to -2

    // ; -2
    simd_acheck(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    simd_acheck(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    simd_acheck(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    simd_acheck(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    simd_acheck(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    ptra += pitcha; // next line

    // ; -1
    simd_acheck(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    simd_acheck(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    ptra += pitcha; // next line

    // ; 0
    simd_acheck(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    simd_acheck(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    ptra += pitcha; // next line

    // ; +1
    simd_acheck(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    simd_acheck(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    ptra += pitcha; // next line

    // ; +2
    simd_acheck(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    simd_acheck(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    simd_acheck(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    simd_acheck(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    simd_acheck(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);

    if (edx_sad_summing >= sThresh3)
    {
      // Expand the search for distances not covered in the first-second pass
      ptra -= 5 * pitcha; // move to -3

      // ; -3
      simd_acheck(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      ptra += pitcha; // next line

      // ; -2
      simd_acheck(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      ptra += pitcha; // next line

      // ; -1
      simd_acheck(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      ptra += pitcha; // next line

      // ; 0
      simd_acheck(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      ptra += pitcha; // next line

      // ; +1
      simd_acheck(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      ptra += pitcha; // next line

      // ; +2
      simd_acheck(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      ptra += pitcha; // next line

      // ; +3
      simd_acheck(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
      simd_acheck(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7, edx_sad_summing);
    }
  }

  // mm4 - mm7 has accumulated sum, weight is ready here

  *weight = weight_acc;

  auto zero = _mm_setzero_si128(); // packer zero
  auto rounder_one = _mm_set1_epi16(1);

  // scale 4 - 7 by weight
  auto weight_recip = _mm_set1_epi16(inv_table[weight_acc]);

  simd_stor4(ptrb + 0 * pitchb, mm4, weight_recip, rounder_one, zero);
  simd_stor4(ptrb + 1 * pitchb, mm5, weight_recip, rounder_one, zero);
  simd_stor4(ptrb + 2 * pitchb, mm6, weight_recip, rounder_one, zero);
  simd_stor4(ptrb + 3 * pitchb, mm7, weight_recip, rounder_one, zero);
}

#ifndef _M_X64
void frcore_filter_b4r0_mmx(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int T, int* inv_table, int* weight)
{

  // ptra no change // cpln(-0, -0)

  int* _weight = weight;
  int* _inv_table = inv_table;
  int _thresh = T;

  __asm
  {
    push ebx; safety^^

    mov edx, [_thresh]
    xor ecx, ecx

    mov esi, ptrr
    mov eax, pitchr

    movd mm0, [esi]
    movd mm1, [esi + eax]
    movd mm2, [esi + eax * 2]
    add esi, eax
    movd mm3, [esi + eax * 2]

    psllq	mm0, 32
    por		mm0, mm1
    psllq	mm2, 32
    por		mm2, mm3
    movq	mm1, mm2

    mov esi, ptra
    mov eax, pitcha

    pxor mm4, mm4
    pxor mm5, mm5
    pxor mm6, mm6
    pxor mm7, mm7

    ; 0
    check(0, esi, eax, edi, ebx, ecx, edx)

    ; 0 - 3 can be thrashed from here. 4 - 7 has acc, ecx has weight

    mov		eax, _weight
    mov[eax], ecx

    mov esi, ptrb
    mov eax, pitchb
    pxor mm2, mm2
    pcmpeqd mm3, mm3
    psrlw	mm3, 15

    ; scale 4 - 7 by ecx

    mov		ebx, _inv_table
    movd	mm0, [ebx + ecx * 4]
    movq	mm1, mm0
    psllq	mm1, 32
    por		mm0, mm1
    movq	mm1, mm0
    psllq	mm1, 16
    por		mm0, mm1

    stor4(mm4)
    add		esi, eax

    stor4(mm5)
    add		esi, eax

    stor4(mm6)
    add		esi, eax

    stor4(mm7)

    pop ebx; safety^^
  }
}
#endif

AVS_FORCEINLINE void simd_blend_store4(uint8_t* esi, __m128i mmA, __m128i mm2_multiplier, __m128i mm1_rounder, __m128i mm0_zero)
{
  auto mm3 = _mm_unpacklo_epi8(_mm_load_si32(esi), mm0_zero);
  // tmp= ((esi << 6) * multiplier) >> 16  ( == [esi]/1024 * multiplier)
  // mmA = (mmA + tmp + rounder_16) / 32
  // ((((mm1 << 2) * multiplier) >> 16 ) + 1) >> 1
  mm3 = _mm_slli_epi16(mm3, 6);
  mm3 = _mm_mulhi_epi16(mm3, mm2_multiplier); // pmulhw, signed
  mmA = _mm_adds_epu16(mmA, mm3);
  mmA = _mm_adds_epu16(mmA, mm1_rounder);
  mmA = _mm_srli_epi16(mmA, 5);
  mmA = _mm_packus_epi16(mmA, mm0_zero); // 4 words to 4 bytes
  *(uint32_t*)(esi) = _mm_cvtsi128_si32(mmA);
}

#ifndef _M_X64

#define	blend_store4(mmA)						\
__asm			movd	mm3, [esi]				\
__asm			punpcklbw mm3, mm0				\
__asm			psllw	mm3, 6					\
__asm			pmulhw	mm3, mm2				\
__asm			paddusw	mmA, mm3				\
__asm			paddusw	mmA, mm1				\
__asm			psrlw	mmA, 5					\
__asm			packuswb mmA, mm0				\
__asm			movd	[esi], mmA

// _mm_set1_epi16 by lsb 16 bits in mmA
#define expand_word(mmA,mmB)				\
__asm			movq	mmB, mmA			\
__asm			psllq	mmA, 32				\
__asm			por		mmA, mmB			\
__asm			movq	mmB, mmA			\
__asm			psllq	mmB, 16				\
__asm			por		mmA, mmB
#endif

// used in mode_temporal
// R is 2 or 3
template<int R>
AVS_FORCEINLINE void frcore_filter_overlap_b4r2or3_simd(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int thresh, int* inv_table, int* weight)
{
  ptra += -R * pitcha - R; // cpln(-3, -3) or cpln(-2, -2)

  int weight_acc = 0;

  // reference pixels
  auto m0 = _mm_load_si32(ptrr); // 4 bytes
  auto m1 = _mm_load_si32(ptrr + pitchr * 1);
  auto m2 = _mm_load_si32(ptrr + pitchr * 2);
  auto m3 = _mm_load_si32(ptrr + pitchr * 3);

  // 4x4 pixels to 2x8 bytes
  auto ref01 = _mm_or_si128(_mm_slli_epi64(m0, 32), m1); // mm0: 2x4 = 8 bytes
  auto ref23 = _mm_or_si128(_mm_slli_epi64(m2, 32), m3); // mm1: 2x4 = 8 bytes

  // accumulators
  // each collects 4 words (weighted sums)
  // which will be finally scaled back and stored as 4 bytes
  auto mm4 = _mm_setzero_si128();
  auto mm5 = _mm_setzero_si128();
  auto mm6 = _mm_setzero_si128();
  auto mm7 = _mm_setzero_si128();

  if constexpr (R >= 3)
  {
    // -3 // top line of y= -3..+3
    simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    ptra += pitcha; // next line
  }
  // -2
  simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  if constexpr (R >= 3)
  {
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  }
  ptra += pitcha; // next line

  // -1
  simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  if constexpr (R >= 3)
  {
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  }
  ptra += pitcha; // next line

  //; 0
  simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  if constexpr (R >= 3)
  {
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  }
  ptra += pitcha;

  // +1
  simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  if constexpr (R >= 3)
  {
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  }

  ptra += pitcha;
  // +2
  simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  if constexpr (R >= 3)
  {
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  }

  if constexpr (R >= 3)
  {
    ptra += pitcha;
    simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 3, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 4, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 5, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
    simd_check(ref01, ref23, 6, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  }

  // mm4 - mm7 has accumulated sum, weight is ready here

  // weight variable is a multi-purpose one, here we get a 32 bit value,
  // which is really two 16 bit words
  // lower 16 and upper 16 bit has separate meaning
  int prev_weight = *weight;

  // write back real weight, probably a later process need it
  *weight = weight_acc;

  // scale 4 - 7 by weight and store(here with blending)
  auto weight_recip = _mm_set1_epi16(inv_table[weight_acc]);

  mm4 = _mm_mulhi_epi16(mm4, weight_recip);
  mm5 = _mm_mulhi_epi16(mm5, weight_recip);
  mm6 = _mm_mulhi_epi16(mm6, weight_recip);
  mm7 = _mm_mulhi_epi16(mm7, weight_recip);

  // FIXED: original mmx was shifting a whole 64 bit together but there are 4x16 bit numbers here
  mm4 = _mm_slli_epi16(mm4, 7); // psllq mm4, 7  !! psllq = _mm_slli_epi64(reg, 7) 
  mm5 = _mm_slli_epi16(mm5, 7); // psllq mm5, 7
  mm6 = _mm_slli_epi16(mm6, 7); // psllq mm6, 7
  mm7 = _mm_slli_epi16(mm7, 7); // psllq mm7, 7

  auto weight_lo16 = _mm_set1_epi16(prev_weight & 0xFFFF); // lower 16 bit

  mm4 = _mm_mulhi_epi16(mm4, weight_lo16);
  mm5 = _mm_mulhi_epi16(mm5, weight_lo16);
  mm6 = _mm_mulhi_epi16(mm6, weight_lo16);
  mm7 = _mm_mulhi_epi16(mm7, weight_lo16);

  auto weight_hi16 = _mm_set1_epi16(prev_weight >> 16); // upper 16 bit

  auto zero = _mm_setzero_si128(); // packer zero mm0

  /*
    blend is >>5 inside then it would need rounder_16. and not 24 (16+8)
    // to be change to the good one after porting
    pcmpeqd mm1, mm1      1111111111111111
    psrlw	mm1, 14                       11
    psllw	mm1, 3                     11000 // 16+8? why not 16
  */
  auto rounder_sixteen = _mm_set1_epi16(16); // FIXED: this must be 16

  simd_blend_store4(ptrb + 0 * pitchb, mm4, weight_hi16, rounder_sixteen, zero);
  simd_blend_store4(ptrb + 1 * pitchb, mm5, weight_hi16, rounder_sixteen, zero);
  simd_blend_store4(ptrb + 2 * pitchb, mm6, weight_hi16, rounder_sixteen, zero);
  simd_blend_store4(ptrb + 3 * pitchb, mm7, weight_hi16, rounder_sixteen, zero);
}

AVS_FORCEINLINE void frcore_filter_overlap_b4r3_simd(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int thresh, int* inv_table, int* weight)
{
  frcore_filter_overlap_b4r2or3_simd<3>(ptrr, pitchr, ptra, pitcha, ptrb, pitchb, thresh, inv_table, weight);
}

// used in adaptive overlapping
AVS_FORCEINLINE void frcore_filter_overlap_b4r2_simd(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int thresh, int* inv_table, int* weight)
{
  frcore_filter_overlap_b4r2or3_simd<2>(ptrr, pitchr, ptra, pitcha, ptrb, pitchb, thresh, inv_table, weight);
}

#ifndef _M_X64
void frcore_filter_overlap_b4r3_mmx(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int T, int* inv_table, int* weight)
{

  ptra += -3 * pitcha - 3; // cpln(-3, -3)

  int* _weight = weight;
  int* _inv_table = inv_table;
  int _thresh = T;

  __asm
  {
    push ebx; safety^^

    mov edx, [_thresh]
    xor ecx, ecx

    mov esi, ptrr
    mov eax, pitchr

    movd mm0, [esi]
    movd mm1, [esi + eax]
    movd mm2, [esi + eax * 2]
    add esi, eax
    movd mm3, [esi + eax * 2]

    psllq	mm0, 32
    por		mm0, mm1
    psllq	mm2, 32
    por		mm2, mm3
    movq	mm1, mm2

    mov esi, ptra
    mov eax, pitcha

    pxor mm4, mm4
    pxor mm5, mm5
    pxor mm6, mm6
    pxor mm7, mm7

    ; -3
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; -2
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; -1
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; 0
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; +1
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; +2
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; +3
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)
    check(5, esi, eax, edi, ebx, ecx, edx)
    check(6, esi, eax, edi, ebx, ecx, edx)

    ; 0 - 3 can be thrashed from here. 4 - 7 has acc, ecx has weight

    mov		eax, _weight
    mov		edx, [eax]
    mov[eax], ecx

    mov esi, ptrb
    mov eax, pitchb
    pxor mm2, mm2

    ; scale 4 - 7 by ecx and store(here with blending)

    mov		ebx, _inv_table
    movd	mm1, [ebx + ecx * 4]
    expand_word(mm1, mm0)

    pmulhw	mm4, mm1
    pmulhw	mm5, mm1
    pmulhw	mm6, mm1
    pmulhw	mm7, mm1

    mov		ebx, edx
    and edx, 0xFFFF
    movd	mm2, edx
    expand_word(mm2, mm0)

    psllq	mm4, 7
    psllq	mm5, 7
    psllq	mm6, 7
    psllq	mm7, 7

    pmulhw	mm4, mm2
    pmulhw	mm5, mm2
    pmulhw	mm6, mm2
    pmulhw	mm7, mm2

    shr		ebx, 16
    movd	mm2, ebx
    expand_word(mm2, mm0)

    pxor mm0, mm0
    pcmpeqd mm1, mm1
    psrlw	mm1, 14
    psllw	mm1, 3

    blend_store4(mm4)

    add		esi, eax
    blend_store4(mm5)

    add		esi, eax
    blend_store4(mm6)

    add		esi, eax
    blend_store4(mm7)

    pop ebx; safety^^
  }
}
#endif

#ifndef _M_X64
void frcore_filter_overlap_b4r2_mmx(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int T, int* inv_table, int* weight)
{

  ptra += -2 * pitcha - 2; // cpln(-2, -2)

  int* _weight = weight;
  int* _inv_table = inv_table;
  int _thresh = T;

  __asm
  {
    push ebx; safety^^

    mov edx, [_thresh]
    xor ecx, ecx

    mov esi, ptrr
    mov eax, pitchr

    movd mm0, [esi]
    movd mm1, [esi + eax]
    movd mm2, [esi + eax * 2]
    add esi, eax
    movd mm3, [esi + eax * 2]

    psllq	mm0, 32
    por		mm0, mm1
    psllq	mm2, 32
    por		mm2, mm3
    movq	mm1, mm2

    mov esi, ptra
    mov eax, pitcha

    pxor mm4, mm4
    pxor mm5, mm5
    pxor mm6, mm6
    pxor mm7, mm7

    ; -2
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; -1
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; 0
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; +1
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; +2
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)
    check(3, esi, eax, edi, ebx, ecx, edx)
    check(4, esi, eax, edi, ebx, ecx, edx)

    ; 0 - 3 can be thrashed from here. 4 - 7 has acc, ecx has weight

    mov		eax, _weight
    mov		edx, [eax]
    mov[eax], ecx

    mov esi, ptrb
    mov eax, pitchb
    pxor mm2, mm2

    ; scale 4 - 7 by ecx and store(here with blending)

    mov		ebx, _inv_table
    movd	mm1, [ebx + ecx * 4]
    expand_word(mm1, mm0)

    pmulhw	mm4, mm1
    pmulhw	mm5, mm1
    pmulhw	mm6, mm1
    pmulhw	mm7, mm1

    mov		ebx, edx
    and edx, 0xFFFF
    movd	mm2, edx
    expand_word(mm2, mm0)

    psllq	mm4, 7
    psllq	mm5, 7
    psllq	mm6, 7
    psllq	mm7, 7

    pmulhw	mm4, mm2
    pmulhw	mm5, mm2
    pmulhw	mm6, mm2
    pmulhw	mm7, mm2

    shr		ebx, 16
    movd	mm2, ebx
    expand_word(mm2, mm0)

    pxor mm0, mm0
    pcmpeqd mm1, mm1
    psrlw	mm1, 14
    psllw	mm1, 3

    blend_store4(mm4)

    add		esi, eax
    blend_store4(mm5)

    add		esi, eax
    blend_store4(mm6)

    add		esi, eax
    blend_store4(mm7)

    pop ebx; safety^^
  }
}
#endif

// mmA is input/output. In simd_blend_store4 mmA in input only
AVS_FORCEINLINE void simd_blend_diff4(uint8_t* esi, __m128i &mmA, __m128i mm2_multiplier, __m128i mm1_rounder, __m128i mm0_zero)
{
  auto mm3 = _mm_unpacklo_epi8(_mm_load_si32(esi), mm0_zero);
  // tmp= ((esi << 6) * multiplier) >> 16  ( == [esi]/1024 * multiplier)
  // mmA = (mmA + tmp + rounder_16) / 32
  // ((((mm1 << 2) * multiplier) >> 16 ) + 1) >> 1
  mm3 = _mm_slli_epi16(mm3, 6);
  mm3 = _mm_mulhi_epi16(mm3, mm2_multiplier); // pmulhw, signed
  mmA = _mm_adds_epu16(mmA, mm3);
  mmA = _mm_adds_epu16(mmA, mm1_rounder);
  mmA = _mm_srli_epi16(mmA, 5);
  mmA = _mm_packus_epi16(mmA, mm0_zero); // 4 words to 4 bytes
  *(uint32_t*)(esi) = _mm_cvtsi128_si32(mmA);
  mmA = _mm_sad_epu8(mmA, mm3); // this is the only difference from simd_blend_store4
}

AVS_FORCEINLINE void frcore_filter_diff_b4r1_simd(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int thresh, int* inv_table, int* weight)
{

  ptra += -1 * pitcha - 1; //  cpln(-1, -1)

  int weight_acc = 0;

  // reference pixels
  auto m0 = _mm_load_si32(ptrr); // 4 bytes
  auto m1 = _mm_load_si32(ptrr + pitchr * 1);
  auto m2 = _mm_load_si32(ptrr + pitchr * 2);
  auto m3 = _mm_load_si32(ptrr + pitchr * 3);

  // 4x4 pixels to 2x8 bytes
  auto ref01 = _mm_or_si128(_mm_slli_epi64(m0, 32), m1); // mm0: 2x4 = 8 bytes
  auto ref23 = _mm_or_si128(_mm_slli_epi64(m2, 32), m3); // mm1: 2x4 = 8 bytes

  // accumulators
  // each collects 4 words (weighted sums)
  // which will be finally scaled back and stored as 4 bytes
  auto mm4 = _mm_setzero_si128();
  auto mm5 = _mm_setzero_si128();
  auto mm6 = _mm_setzero_si128();
  auto mm7 = _mm_setzero_si128();

  // -1
  simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  ptra += pitcha; // next line

  // 0
  simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  ptra += pitcha; // next line

  // 0
  simd_check(ref01, ref23, 0, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 1, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);
  simd_check(ref01, ref23, 2, ptra, pitcha, weight_acc, thresh, mm4, mm5, mm6, mm7);

  // mm4 - mm7 has accumulated sum, weight is ready here

  // weight variable is a multi-purpose one, here we get a 32 bit value,
  // which is really two 16 bit words
  // lower 16 and upper 16 bit has separate meaning
  int prev_weight = *weight;

  // scale 4 - 7 by weight and store(here with blending)
  auto weight_recip = _mm_set1_epi16(inv_table[weight_acc]);

  mm4 = _mm_mulhi_epi16(mm4, weight_recip);
  mm5 = _mm_mulhi_epi16(mm5, weight_recip);
  mm6 = _mm_mulhi_epi16(mm6, weight_recip);
  mm7 = _mm_mulhi_epi16(mm7, weight_recip);

  // FIXED: original mmx was shifting a whole 64 bit together but there are 4x16 bit numbers here
  mm4 = _mm_slli_epi16(mm4, 7); // psllq mm4, 7  !! psllq = _mm_slli_epi64(reg, 7) 
  mm5 = _mm_slli_epi16(mm5, 7); // psllq mm5, 7
  mm6 = _mm_slli_epi16(mm6, 7); // psllq mm6, 7
  mm7 = _mm_slli_epi16(mm7, 7); // psllq mm7, 7

  auto weight_lo16 = _mm_set1_epi16(prev_weight & 0xFFFF); // lower 16 bit

  mm4 = _mm_mulhi_epi16(mm4, weight_lo16);
  mm5 = _mm_mulhi_epi16(mm5, weight_lo16);
  mm6 = _mm_mulhi_epi16(mm6, weight_lo16);
  mm7 = _mm_mulhi_epi16(mm7, weight_lo16);

  auto weight_hi16 = _mm_set1_epi16(prev_weight >> 16); // upper 16 bit

  auto zero = _mm_setzero_si128(); // packer zero mm0

  /*
    blend is >>5 inside then it would need rounder_16. and not 24 (16+8)
    // to be change to the good one after porting
    pcmpeqd mm1, mm1      1111111111111111
    psrlw	mm1, 14                       11
    psllw	mm1, 3                     11000 // 16+8? why not 16
  */
  auto rounder_sixteen = _mm_set1_epi16(16); // FIXED: this must be 16

  simd_blend_diff4(ptrb + 0 * pitchb, mm4, weight_hi16, rounder_sixteen, zero);
  simd_blend_diff4(ptrb + 1 * pitchb, mm5, weight_hi16, rounder_sixteen, zero);
  simd_blend_diff4(ptrb + 2 * pitchb, mm6, weight_hi16, rounder_sixteen, zero);
  simd_blend_diff4(ptrb + 3 * pitchb, mm7, weight_hi16, rounder_sixteen, zero);

  *weight = _mm_cvtsi128_si32(_mm_add_epi16(_mm_add_epi16(mm4, mm5), _mm_add_epi16(mm6, mm7)));
  // mm4, mm5, mm6, mm7 are changed, outputs are SAD
}

#ifndef _M_X64

#define	blend_diff4(mmA)						\
__asm			movd	mm3, [esi]				\
__asm			punpcklbw mm3, mm0				\
__asm			psllw	mm3, 6					\
__asm			pmulhw	mm3, mm2				\
__asm			paddw	mmA, mm3				\
__asm			paddw	mmA, mm1				\
__asm			psrlw	mmA, 5					\
__asm			packuswb mmA, mm0				\
__asm			movd	mm3, [esi]				\
__asm			psadbw	mmA, mm3

#endif

#ifndef _M_X64
void frcore_filter_diff_b4r1_mmx(const uint8_t* ptrr, int pitchr, const uint8_t* ptra, int pitcha, uint8_t* ptrb, int pitchb, int T, int* inv_table, int* weight)
{

  ptra += -1 * pitcha - 1; //  cpln(-1, -1)

  int* _weight = weight;
  int* _inv_table = inv_table;
  int _thresh = T;

  __asm
  {
    push ebx; safety^^

    mov edx, [_thresh]
    xor ecx, ecx

    mov esi, ptrr
    mov eax, pitchr

    movd mm0, [esi]
    movd mm1, [esi + eax]
    movd mm2, [esi + eax * 2]
    add esi, eax
    movd mm3, [esi + eax * 2]

    psllq	mm0, 32
    por		mm0, mm1
    psllq	mm2, 32
    por		mm2, mm3
    movq	mm1, mm2

    mov esi, ptra
    mov eax, pitcha

    pxor mm4, mm4
    pxor mm5, mm5
    pxor mm6, mm6
    pxor mm7, mm7

    ; -1
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; 0
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)

    add esi, eax
    ; +1
    check(0, esi, eax, edi, ebx, ecx, edx)
    check(1, esi, eax, edi, ebx, ecx, edx)
    check(2, esi, eax, edi, ebx, ecx, edx)

    ; 0 - 3 can be thrashed from here. 4 - 7 has acc, ecx has weight

    mov		eax, _weight
    mov		edx, [eax]
    mov[eax], ecx

    mov esi, ptrb
    mov eax, pitchb
    pxor mm2, mm2

    ; scale 4 - 7 by ecx and store(here with blending)

    mov		ebx, _inv_table
    movd	mm1, [ebx + ecx * 4]
    expand_word(mm1, mm0)

    pmulhw	mm4, mm1
    pmulhw	mm5, mm1
    pmulhw	mm6, mm1
    pmulhw	mm7, mm1

    mov		ebx, edx
    and edx, 0xFFFF
    movd	mm2, edx
    expand_word(mm2, mm0)

    psllq	mm4, 7
    psllq	mm5, 7
    psllq	mm6, 7
    psllq	mm7, 7

    pmulhw	mm4, mm2
    pmulhw	mm5, mm2
    pmulhw	mm6, mm2
    pmulhw	mm7, mm2

    shr		ebx, 16
    movd	mm2, ebx
    expand_word(mm2, mm0)

    pxor mm0, mm0
    pcmpeqd mm1, mm1
    psrlw	mm1, 14
    psllw	mm1, 3

    blend_diff4(mm4)

    add		esi, eax
    blend_diff4(mm5)

    add		esi, eax
    blend_diff4(mm6)

    add		esi, eax
    blend_diff4(mm7)

    paddw	mm4, mm5
    paddw	mm6, mm7
    paddw	mm4, mm6
    movd	ecx, mm4
    mov		eax, _weight
    mov[eax], ecx

    pop ebx; safety^^
  }
}
#endif

AVS_FORCEINLINE void frcore_dev_b4_simd(const uint8_t* ptra, int pitcha, int* dev)
{

  ptra += - 1; // cpln(-1, 0).ptr;

  // reference pixels
  auto m0 = _mm_load_si32(ptra + 1); // 4 bytes
  auto m1 = _mm_load_si32(ptra + pitcha * 1 + 1);
  auto m2 = _mm_load_si32(ptra + pitcha * 2 + 1);
  auto m3 = _mm_load_si32(ptra + pitcha * 3 + 1);

  // 4x4 pixels to 2x8 bytes
  auto ref01 = _mm_or_si128(_mm_slli_epi64(m0, 32), m1); // mm0: 2x4 = 8 bytes
  auto ref23 = _mm_or_si128(_mm_slli_epi64(m2, 32), m3); // mm1: 2x4 = 8 bytes

  ptra += pitcha;

  int sad1;
  simd_sad16(ref01, ref23, 0, ptra, pitcha, sad1);

  int sad2;
  simd_sad16(ref01, ref23, 2, ptra, pitcha, sad2);

  *dev = std::min(sad1, sad2);
}

#ifndef _M_X64
AVS_FORCEINLINE void frcore_dev_b4_mmx(const uint8_t* srcp, int src_pitch, int* dev)
{

  const uint8_t* ptra = srcp - 1; //  cpln(-1, 0).ptr;
  int pitcha = src_pitch;
  int* _dev = dev;

  __asm
  {
    mov esi, ptra
    mov eax, pitcha

    movd mm0, [esi + 1]
    movd mm1, [esi + eax + 1]
    movd mm2, [esi + eax * 2 + 1]
    add esi, eax
    movd mm3, [esi + eax * 2 + 1]
    sub esi, eax

    psllq	mm0, 32
    por		mm0, mm1
    psllq	mm2, 32
    por		mm2, mm3
    movq	mm1, mm2

    add	esi, eax
    sad16(0, esi, eax, edi, edx)

    sad16(2, esi, eax, ecx, edx)
    cmp		ecx, edi
    cmovl	edi, ecx

    mov		ecx, _dev
    mov[ecx], edi
  }
}
#endif

AVS_FORCEINLINE void frcore_sad_b4_simd(const uint8_t* ptra, int pitcha, const uint8_t* ptrb, int pitchb, int* sad)
{
  // reference pixels
  auto m0 = _mm_load_si32(ptra); // 4 bytes
  auto m1 = _mm_load_si32(ptra + pitcha * 1);
  auto m2 = _mm_load_si32(ptra + pitcha * 2);
  auto m3 = _mm_load_si32(ptra + pitcha * 3);

  // 4x4 pixels to 2x8 bytes
  auto ref01 = _mm_or_si128(_mm_slli_epi64(m0, 32), m1); // mm0: 2x4 = 8 bytes
  auto ref23 = _mm_or_si128(_mm_slli_epi64(m2, 32), m3); // mm1: 2x4 = 8 bytes

  int sad1;
  simd_sad16(ref01, ref23, 0, ptrb, pitchb, sad1);

  *sad = sad1;
}

#ifndef _M_X64
void frcore_sad_b4_mmx(const uint8_t* ptra, int pitcha, const uint8_t* ptrb, int pitchb, int* sad)
{
  int* _sad = sad;

  __asm
  {
    mov esi, ptra
    mov eax, pitcha

    movd mm0, [esi]
    movd mm1, [esi + eax]
    movd mm2, [esi + eax * 2]
    add esi, eax
    movd mm3, [esi + eax * 2]
    ;	sub esi, eax

    psllq	mm0, 32
    por		mm0, mm1
    psllq	mm2, 32
    por		mm2, mm3
    movq	mm1, mm2

    mov esi, ptrb
    mov eax, pitchb

    sad16(0, esi, eax, edi, edx)

    mov		ecx, _sad
    mov[ecx], edi
  }
}
#endif

int get_weight(int alpha)
{
  int a = ((alpha * (1 << 15)) / ((alpha + 1)));
  int b = ((1 << 15) / ((alpha + 1)));
  return (a << 16) | b;
}

int clipb(int weight) {
  return weight < 0 ? 0 : weight > 255 ? 255 : weight;
}

PVideoFrame __stdcall AvsFilter::GetFrame(int n, IScriptEnvironment* env)
{
  const bool mode_adaptive_overlapping = P & 1;
  const bool mode_temporal = P & 2;
  const bool mode_adaptive_radius = P & 4;

  // fixme: why was it uncommented?
  //	if (n<1 || n>vi.num_frames-1) return child->GetFrame(n, env);

  PVideoFrame pf; // previous
  PVideoFrame nf; // next

  PVideoFrame cf = child->GetFrame(n, env);

  if (mode_temporal) {
    pf = child->GetFrame(n - 1, env);
    nf = child->GetFrame(n + 1, env);
  }
  PVideoFrame df = env->NewVideoFrame(vi); // destination

  const int num_of_planes = std::min(vi.NumComponents(), 3);
  for (int pl = 0; pl < num_of_planes; pl++) { // PLANES LOOP
    const int plane = pl == 0 ? PLANAR_Y : (pl == 1 ? PLANAR_U : PLANAR_V);

    const int dim_x = cf->GetRowSize(plane);
    const int dim_y = cf->GetHeight(plane);;

    // prev/next: only for temporal
    const uint8_t* srcp_prev_orig = nullptr;
    const uint8_t* srcp_next_orig = nullptr;
    int src_prev_pitch;
    int src_next_pitch;

    if (mode_temporal) {
      srcp_prev_orig = pf->GetReadPtr(plane);
      src_prev_pitch = pf->GetPitch(plane);

      srcp_next_orig = nf->GetReadPtr(plane);
      src_next_pitch = nf->GetPitch(plane);
    }

    const uint8_t* srcp_orig = cf->GetReadPtr(plane);
    const int src_pitch = cf->GetPitch(plane);

    uint8_t* dstp_orig = df->GetWritePtr(plane);
    const int dstp_pitch = df->GetPitch(plane);

    int tmax = Thresh_luma;
    if (pl > 0) tmax = Thresh_chroma;

    int R = 3;
    int B = 4;
    int S = 4;
    int W = R * 2 + 1;

    for (int y = 0; y < dim_y + B - 1; y += S)
    {
      for (int x = 0; x < dim_x + B - 1; x += S)
      {
        int sx = x, sy = y;
        int bx = x, by = y;
        if (sx < R) sx = R;
        if (sy < R) sy = R;
        if (sx > dim_x - R - B) sx = dim_x - R - B;
        if (sy > dim_y - R - B) sy = dim_y - R - B;
        if (bx > dim_x - B) bx = dim_x - B;
        if (by > dim_y - B) by = dim_y - B;

        uint8_t* dstp = dstp_orig + dstp_pitch * by + bx;
        const uint8_t* srcp_s = srcp_orig + src_pitch * sy + sx; // cpln(sx, sy)

        int dev, devp, devn;
#ifdef USE_SIMD
        frcore_dev_b4_simd(srcp_s, src_pitch, &dev);
#else
        frcore_dev_b4_mmx(srcp_s, src_pitch, &dev);
#endif

        // only for temporal use
        const uint8_t* srcp_next_s = nullptr;
        const uint8_t* srcp_prev_s = nullptr;

        if (mode_temporal)
        {
          srcp_prev_s = srcp_prev_orig + src_prev_pitch * sy + sx; // ppln(sx, sy)
#ifdef USE_SIMD
          frcore_sad_b4_simd(srcp_s, src_pitch, srcp_prev_s, src_prev_pitch, &devp);
#else
          frcore_sad_b4_mmx(srcp_s, src_pitch, srcp_prev_s, src_prev_pitch, &devp);
#endif

          srcp_next_s = srcp_next_orig + src_next_pitch * sy + sx; // npln(sx, sy)
#ifdef USE_SIMD
          frcore_sad_b4_simd(srcp_s, src_pitch, srcp_next_s, src_next_pitch, &devn);
#else
          frcore_sad_b4_mmx(srcp_s, src_pitch, srcp_next_s, src_next_pitch, &devn);
#endif

          dev = std::min(dev, devn);
          dev = std::min(dev, devp);
        }

        int thresh = ((dev * lambda) >> 10);
        thresh = (thresh > tmax) ? tmax : thresh;
        if (thresh < 1) thresh = 1;

        const uint8_t* srcp_b = srcp_orig + src_pitch * by + bx; // cpln(bx, by)

        int weight;
        if (mode_temporal) {
#ifdef USE_SIMD
          frcore_filter_b4r0_simd(srcp_b, src_pitch, srcp_b, src_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#else
          frcore_filter_b4r0_mmx(srcp_b, src_pitch, srcp_b, src_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#endif

          int k = 1;
          if (devp < thresh)
          {
            weight = get_weight(k); // two 16 bit values inside
#ifdef USE_SIMD
            frcore_filter_overlap_b4r3_simd(srcp_b, src_pitch, srcp_prev_s, src_prev_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#else
            frcore_filter_overlap_b4r3_mmx(srcp_b, src_pitch, srcp_prev_s, src_prev_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#endif
            k++;
          }

          if (devn < thresh)
          {
            weight = get_weight(k); // two 16 bit values inside
#ifdef USE_SIMD
            frcore_filter_overlap_b4r3_simd(srcp_b, src_pitch, srcp_next_s, src_next_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#else
            frcore_filter_overlap_b4r3_mmx(srcp_b, src_pitch, srcp_next_s, src_next_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#endif
          }
        }
        else
        {
          // not temporal
          if (sx == x && sy == y && mode_adaptive_radius) {
            constexpr int thresh2 = 16 * 9;
            constexpr int thresh3 = 16 * 25;
#ifdef USE_SIMD
            frcore_filter_adapt_b4r3_simd(srcp_b, src_pitch, srcp_s, src_pitch, dstp, dstp_pitch, thresh, thresh2, thresh3, inv_table, &weight);
#else
            frcore_filter_adapt_b4r3_mmx(srcp_b, src_pitch, srcp_s, src_pitch, dstp, dstp_pitch, thresh, thresh2, thresh3, inv_table, &weight);
#endif
          }
          else {
            // Nothing or adaptive_overlapping or some case of adaptive_radius
#ifdef USE_SIMD
            frcore_filter_b4r3_simd(srcp_b, src_pitch, srcp_s, src_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#else
            frcore_filter_b4r3_mmx(srcp_b, src_pitch, srcp_s, src_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#endif
          }
        }

      }
    }

    if (mode_adaptive_overlapping)
    {
      for (int y = 2; y < dim_y - B; y += S)
      {

        R = 1;

        for (int x = 2; x < dim_x - B; x += S)
        {
          int sx = x, sy = y;
          if (sx < R) sx = R;
          if (sy < R) sy = R;
          if (sx > dim_x - R - B) sx = dim_x - R - B;
          if (sy > dim_y - R - B) sy = dim_y - R - B;

          int dev = 10;
          const uint8_t* srcp_s = srcp_orig + src_pitch * sy + sx; // cpln(sx, sy)
#ifdef USE_SIMD
          frcore_dev_b4_simd(srcp_s, src_pitch, &dev);
#else
          frcore_dev_b4_mmx(srcp_s, src_pitch, &dev);
#endif

          int thresh = ((dev * lambda) >> 10);
          thresh = (thresh > tmax) ? tmax : thresh;
          if (thresh < 1) thresh = 1;

          const uint8_t* srcp_xy = srcp_orig + src_pitch * y + x; // cpln(x, y)
          uint8_t* dstp = dstp_orig + dstp_pitch * y + x;

          int weight = get_weight(1);
#ifdef USE_SIMD
          frcore_filter_diff_b4r1_simd(srcp_xy, src_pitch, srcp_s, src_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#else
          frcore_filter_diff_b4r1_mmx(srcp_xy, src_pitch, srcp_s, src_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#endif

          wpln[wp_stride * (y / 4) + (x / 4)] = clipb(weight);
        }
      }

      for (int kk = 1; kk < 9; kk++)
      {
        int k = kk;

        for (int y = (k / 3) + 1; y < dim_y - B; y += S)
        {
          R = 2;

          for (int x = (k % 3) + 1; x < dim_x - B; x += S)
          {
            int sx = x, sy = y;
            if (sx < R) sx = R;
            if (sy < R) sy = R;
            if (sx > dim_x - R - B) sx = dim_x - R - B;
            if (sy > dim_y - R - B) sy = dim_y - R - B;

            if (wpln[wp_stride * (y / 4) + (x / 4)] < P1_param)
              continue;

            int dev = 10;
            const uint8_t* srcp = srcp_orig + src_pitch * sy + sx; // cpln(sx, sy)
#ifdef USE_SIMD
            frcore_dev_b4_simd(srcp, src_pitch, &dev);
#else
            frcore_dev_b4_mmx(srcp, src_pitch, &dev);
#endif

            int thresh = ((dev * lambda) >> 10);
            thresh = (thresh > tmax) ? tmax : thresh;
            if (thresh < 1) thresh = 1;

            uint8_t* dstp = dstp_orig + dstp_pitch * y + x;
            const uint8_t* srcp_s = srcp_orig + src_pitch * sy + sx; // cpln(sx, sy)
            const uint8_t* srcp_xy = srcp_orig + src_pitch * y + x; // cpln(x, y)
            int weight = get_weight(k); // two 16 bit words inside
#ifdef USE_SIMD
            frcore_filter_overlap_b4r2_simd(srcp_xy, src_pitch, srcp_s, src_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#else
            frcore_filter_overlap_b4r2_mmx(srcp_xy, src_pitch, srcp_s, src_pitch, dstp, dstp_pitch, thresh, inv_table, &weight);
#endif
          }
        }

      }
    } // adaptive overlapping
  } // PLANES LOOP

#ifndef _M_X64
  _mm_empty(); // emss
#endif

  return df;
}

AvsFilter::AvsFilter(AVSValue args, IScriptEnvironment* env)
  : GenericVideoFilter(args[0].AsClip())
{
  if (!vi.IsPlanar() || !vi.IsYUV() || vi.BitsPerComponent() != 8)
    env->ThrowError("Frfun7: only 8 bit Y or YUV colorspaces are accepted.");

  lambda = (int)(args[1].AsFloat(1.1f) * 1024); // 10 bit integer arithmetic
  // parameter "T"
  Thresh_luma = (int)(args[2].AsFloat(6) * 16); // internal subsampling is 4x4, probably x16 covers that
  // parameter "Tuv"
  Thresh_chroma = (int)(args[3].AsFloat(2) * 16);
  // parameter "P"
  const int P_param = args[4].AsInt(0);

  P = P_param & 7;
  P1_param = P == 1 ? P_param / 1000 : 0; // hidden parameter used only for adaptive overlapping

  // for adaptive overlapping: a number*1000 makes a weight threshold (?)
  //	P = 12*1000;
  //	P &= ~7;
  //	P |= 1;		// adaptive overlapping
  //	P |= 2;		// temporal
  //	P |= 4;		// adaptive radius

  wp_width = vi.width / 4; // internal subsampling is 4
  wp_height = vi.height / 4;
  const int ALIGN = 32;
  wp_stride = (((wp_width)+(ALIGN)-1) & (~((ALIGN)-1)));
  if (P & 1) // only used for adaptive
    wpln = new uint8_t[wp_stride * wp_height];
  else
    wpln = nullptr;

  // pre-build reciprocial table
  for (int i = 1; i < 1024; i++) {
    // 1/x table 1..1023 for 15 bit integer arithmetic
    inv_table[i] = (int)((1 << 15) / (double)i);
  }
  inv_table[1] = 32767; // 2^15 - 1
}

AvsFilter::~AvsFilter()
{
  delete[] wpln;
}

AVSValue __cdecl AvsFilter::Create(AVSValue args, void* user_data, IScriptEnvironment* env) {
  return new AvsFilter(args, env);
}

// Declare and initialise server pointers static storage.
const AVS_Linkage* AVS_linkage = 0;

// DLL entry point called from LoadPlugin() to setup a user plugin.
extern "C" __declspec(dllexport) const char* __stdcall
AvisynthPluginInit3(IScriptEnvironment * env, const AVS_Linkage* const vectors) {

  AVS_linkage = vectors;
  // this P parameter did not exist in rev6 but appeared in a build in 2013
  env->AddFunction("frfun7", "c[lambda]f[T]f[Tuv]f[P]i", AvsFilter::Create, 0);
  //    env->AddFunction("frfun7", "c[lambda]f[T]f[Tuv]f", AvsFilter::Create, 0);
  return "`x' xxx";
}
