Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 07:05:44 2019
| Host         : DESKTOP-J3PS77H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 168 register/latch pins with no clock driven by root clock pin: Synchronisation/q_s5MHzInt_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 523 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.984        0.000                      0                   75        0.209        0.000                      0                   75        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.984        0.000                      0                   75        0.209        0.000                      0                   75        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.842ns (24.779%)  route 2.556ns (75.221%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.677     5.346    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  Synchronisation/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.902     6.667    Synchronisation/ValueCounter5MHz_reg__0[2]
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.299     6.966 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.751     7.717    Synchronisation/eqOp2_in
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.903     8.744    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    12.895    Synchronisation/sys_clock
    SLICE_X32Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[0]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.251    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.524    12.727    Synchronisation/ValueCounter200kHz_reg[0]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.842ns (24.779%)  route 2.556ns (75.221%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.677     5.346    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  Synchronisation/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.902     6.667    Synchronisation/ValueCounter5MHz_reg__0[2]
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.299     6.966 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.751     7.717    Synchronisation/eqOp2_in
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.903     8.744    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X32Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    12.895    Synchronisation/sys_clock
    SLICE_X32Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[1]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.251    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.524    12.727    Synchronisation/ValueCounter200kHz_reg[1]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.842ns (24.779%)  route 2.556ns (75.221%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.677     5.346    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  Synchronisation/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.902     6.667    Synchronisation/ValueCounter5MHz_reg__0[2]
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.299     6.966 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.751     7.717    Synchronisation/eqOp2_in
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.903     8.744    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    12.895    Synchronisation/sys_clock
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[2]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.251    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    12.822    Synchronisation/ValueCounter200kHz_reg[2]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.842ns (24.779%)  route 2.556ns (75.221%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.677     5.346    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  Synchronisation/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.902     6.667    Synchronisation/ValueCounter5MHz_reg__0[2]
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.299     6.966 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.751     7.717    Synchronisation/eqOp2_in
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.903     8.744    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    12.895    Synchronisation/sys_clock
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[3]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.251    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    12.822    Synchronisation/ValueCounter200kHz_reg[3]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 0.842ns (24.779%)  route 2.556ns (75.221%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.677     5.346    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  Synchronisation/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.902     6.667    Synchronisation/ValueCounter5MHz_reg__0[2]
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.299     6.966 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.751     7.717    Synchronisation/eqOp2_in
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.841 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.903     8.744    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    12.895    Synchronisation/sys_clock
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[4]/C
                         clock pessimism              0.391    13.287    
                         clock uncertainty           -0.035    13.251    
    SLICE_X33Y44         FDRE (Setup_fdre_C_R)       -0.429    12.822    Synchronisation/ValueCounter200kHz_reg[4]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.842ns (27.003%)  route 2.276ns (72.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.677     5.346    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  Synchronisation/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.902     6.667    Synchronisation/ValueCounter5MHz_reg__0[2]
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.299     6.966 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.735     7.701    Synchronisation/eqOp2_in
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.825 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=16, routed)          0.639     8.464    Synchronisation/ValueCounter100Hz
    SLICE_X34Y46         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    12.895    Synchronisation/sys_clock
    SLICE_X34Y46         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[12]/C
                         clock pessimism              0.425    13.321    
                         clock uncertainty           -0.035    13.285    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    12.761    Synchronisation/ValueCounter100Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.842ns (27.003%)  route 2.276ns (72.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.677     5.346    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  Synchronisation/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.902     6.667    Synchronisation/ValueCounter5MHz_reg__0[2]
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.299     6.966 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.735     7.701    Synchronisation/eqOp2_in
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.825 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=16, routed)          0.639     8.464    Synchronisation/ValueCounter100Hz
    SLICE_X34Y46         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    12.895    Synchronisation/sys_clock
    SLICE_X34Y46         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[13]/C
                         clock pessimism              0.425    13.321    
                         clock uncertainty           -0.035    13.285    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    12.761    Synchronisation/ValueCounter100Hz_reg[13]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.842ns (27.003%)  route 2.276ns (72.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.677     5.346    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  Synchronisation/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.902     6.667    Synchronisation/ValueCounter5MHz_reg__0[2]
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.299     6.966 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.735     7.701    Synchronisation/eqOp2_in
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.825 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=16, routed)          0.639     8.464    Synchronisation/ValueCounter100Hz
    SLICE_X34Y46         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    12.895    Synchronisation/sys_clock
    SLICE_X34Y46         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[14]/C
                         clock pessimism              0.425    13.321    
                         clock uncertainty           -0.035    13.285    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    12.761    Synchronisation/ValueCounter100Hz_reg[14]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.842ns (27.003%)  route 2.276ns (72.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.677     5.346    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  Synchronisation/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.902     6.667    Synchronisation/ValueCounter5MHz_reg__0[2]
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.299     6.966 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.735     7.701    Synchronisation/eqOp2_in
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.825 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=16, routed)          0.639     8.464    Synchronisation/ValueCounter100Hz
    SLICE_X34Y46         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    12.895    Synchronisation/sys_clock
    SLICE_X34Y46         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[15]/C
                         clock pessimism              0.425    13.321    
                         clock uncertainty           -0.035    13.285    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    12.761    Synchronisation/ValueCounter100Hz_reg[15]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.842ns (27.149%)  route 2.259ns (72.851%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 12.896 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.677     5.346    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     5.765 r  Synchronisation/ValueCounter5MHz_reg[2]/Q
                         net (fo=5, routed)           0.902     6.667    Synchronisation/ValueCounter5MHz_reg__0[2]
    SLICE_X35Y45         LUT5 (Prop_lut5_I3_O)        0.299     6.966 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.735     7.701    Synchronisation/eqOp2_in
    SLICE_X35Y44         LUT6 (Prop_lut6_I4_O)        0.124     7.825 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=16, routed)          0.623     8.447    Synchronisation/ValueCounter100Hz
    SLICE_X34Y44         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.503    12.895    Synchronisation/sys_clock
    SLICE_X34Y44         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[4]/C
                         clock pessimism              0.425    13.321    
                         clock uncertainty           -0.035    13.285    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.524    12.761    Synchronisation/ValueCounter100Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  4.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter200kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.477    Synchronisation/sys_clock
    SLICE_X32Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Synchronisation/ValueCounter200kHz_reg[0]/Q
                         net (fo=7, routed)           0.116     1.758    Synchronisation/ValueCounter200kHz_reg__0[0]
    SLICE_X33Y44         LUT4 (Prop_lut4_I1_O)        0.049     1.807 r  Synchronisation/ValueCounter200kHz[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    Synchronisation/plusOp__0[3]
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.992    Synchronisation/sys_clock
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.107     1.597    Synchronisation/ValueCounter200kHz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter200kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.477    Synchronisation/sys_clock
    SLICE_X32Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Synchronisation/ValueCounter200kHz_reg[0]/Q
                         net (fo=7, routed)           0.115     1.757    Synchronisation/ValueCounter200kHz_reg__0[0]
    SLICE_X33Y44         LUT5 (Prop_lut5_I1_O)        0.048     1.805 r  Synchronisation/ValueCounter200kHz[4]_i_2/O
                         net (fo=1, routed)           0.000     1.805    Synchronisation/plusOp__0[4]
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.992    Synchronisation/sys_clock
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[4]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.595    Synchronisation/ValueCounter200kHz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter200kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.477    Synchronisation/sys_clock
    SLICE_X32Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Synchronisation/ValueCounter200kHz_reg[0]/Q
                         net (fo=7, routed)           0.116     1.758    Synchronisation/ValueCounter200kHz_reg__0[0]
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  Synchronisation/ValueCounter200kHz[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    Synchronisation/plusOp__0[2]
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.992    Synchronisation/sys_clock
    SLICE_X33Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.092     1.582    Synchronisation/ValueCounter200kHz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter5MHz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.477    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.170     1.788    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X35Y45         LUT5 (Prop_lut5_I2_O)        0.043     1.831 r  Synchronisation/ValueCounter5MHz[4]_i_2/O
                         net (fo=1, routed)           0.000     1.831    Synchronisation/plusOp[4]
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.993    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[4]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.107     1.584    Synchronisation/ValueCounter5MHz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Synchronisation/q_s100HzInt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/q_s100HzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.477    Synchronisation/sys_clock
    SLICE_X35Y44         FDRE                                         r  Synchronisation/q_s100HzInt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Synchronisation/q_s100HzInt_reg/Q
                         net (fo=3, routed)           0.168     1.786    Synchronisation/q_s100HzInt_reg_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.831 r  Synchronisation/q_s100HzInt_i_1/O
                         net (fo=1, routed)           0.000     1.831    Synchronisation/q_s100HzInt_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  Synchronisation/q_s100HzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.993    Synchronisation/sys_clock
    SLICE_X35Y44         FDRE                                         r  Synchronisation/q_s100HzInt_reg/C
                         clock pessimism             -0.516     1.477    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.091     1.568    Synchronisation/q_s100HzInt_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter5MHz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.477    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.170     1.788    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X35Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  Synchronisation/ValueCounter5MHz[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    Synchronisation/plusOp[3]
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.993    Synchronisation/sys_clock
    SLICE_X35Y45         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[3]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.092     1.569    Synchronisation/ValueCounter5MHz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.477    Synchronisation/sys_clock
    SLICE_X34Y46         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Synchronisation/ValueCounter100Hz_reg[14]/Q
                         net (fo=2, routed)           0.125     1.767    Synchronisation/ValueCounter100Hz_reg[14]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  Synchronisation/ValueCounter100Hz_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    Synchronisation/ValueCounter100Hz_reg[12]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.993    Synchronisation/sys_clock
    SLICE_X34Y46         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[14]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.611    Synchronisation/ValueCounter100Hz_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.477    Synchronisation/sys_clock
    SLICE_X34Y44         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Synchronisation/ValueCounter100Hz_reg[6]/Q
                         net (fo=2, routed)           0.127     1.768    Synchronisation/ValueCounter100Hz_reg[6]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.993    Synchronisation/sys_clock
    SLICE_X34Y44         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[6]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.611    Synchronisation/ValueCounter100Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.477    Synchronisation/sys_clock
    SLICE_X34Y43         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Synchronisation/ValueCounter100Hz_reg[2]/Q
                         net (fo=2, routed)           0.127     1.768    Synchronisation/ValueCounter100Hz_reg[2]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  Synchronisation/ValueCounter100Hz_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.878    Synchronisation/ValueCounter100Hz_reg[0]_i_2_n_5
    SLICE_X34Y43         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.834     1.993    Synchronisation/sys_clock
    SLICE_X34Y43         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[2]/C
                         clock pessimism             -0.516     1.477    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.611    Synchronisation/ValueCounter100Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter200kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.477    Synchronisation/sys_clock
    SLICE_X32Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Synchronisation/ValueCounter200kHz_reg[0]/Q
                         net (fo=7, routed)           0.196     1.838    Synchronisation/ValueCounter200kHz_reg__0[0]
    SLICE_X32Y44         LUT2 (Prop_lut2_I0_O)        0.043     1.881 r  Synchronisation/ValueCounter200kHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    Synchronisation/plusOp__0[1]
    SLICE_X32Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.833     1.992    Synchronisation/sys_clock
    SLICE_X32Y44         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.131     1.608    Synchronisation/ValueCounter200kHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X34Y43    Synchronisation/ValueCounter100Hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y44    Synchronisation/ValueCounter200kHz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X32Y44    Synchronisation/ValueCounter200kHz_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y44    Synchronisation/ValueCounter200kHz_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y44    Synchronisation/ValueCounter200kHz_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X33Y44    Synchronisation/ValueCounter200kHz_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y45    Synchronisation/ValueCounter5MHz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y45    Synchronisation/ValueCounter5MHz_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y45    Synchronisation/ValueCounter5MHz_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y43    Synchronisation/ValueCounter100Hz_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y45    Synchronisation/ValueCounter5MHz_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y45    Synchronisation/ValueCounter5MHz_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y45    Synchronisation/ValueCounter5MHz_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y45    Synchronisation/ValueCounter5MHz_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y45    Synchronisation/ValueCounter5MHz_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y45    Synchronisation/ValueCounter100Hz_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y45    Synchronisation/ValueCounter100Hz_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y46    Synchronisation/ValueCounter100Hz_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y46    Synchronisation/ValueCounter100Hz_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y43    Synchronisation/ValueCounter100Hz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y44    Synchronisation/ValueCounter200kHz_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y44    Synchronisation/ValueCounter200kHz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y44    Synchronisation/ValueCounter200kHz_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y44    Synchronisation/ValueCounter200kHz_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y44    Synchronisation/ValueCounter200kHz_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y44    Synchronisation/ValueCounter200kHz_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y44    Synchronisation/ValueCounter200kHz_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y44    Synchronisation/ValueCounter200kHz_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y44    Synchronisation/ValueCounter200kHz_reg[4]/C



