## Hi welcome to my git
### **About Me**
------------------------------------------------------------------------------------------------------
                  Engineer    : SANTHOSH R
                  Role        : Design & Verification Engineer
                  Company     : Silicon Craft
                  Description : Exploring the art of logic design & verification
                  Tools Used  : Icarus Verilog | QuestaSim | Vivado | GTKWave | EDA Playground
                  Languages   : Verilog | SystemVerilog | UVM
------------------------------------------------------------------------------------------------------
### My portfolio....!!!

=> Hey there! I’m **SANTHOSH R**, a passionate **Design & Verification Engineer** at *Silicon Craft*.  

=> I love turning digital logic into real hardware through **RTL Design**, **Verification**, and **FPGA implementation**.

=> My core interests revolve around **Digital Electronics**, **SystemVerilog**, and **UVM-based Verification**

=> where I enjoy building robust testbenches, debugging simulations, and improving functional coverage.

=> I believe in the process of **learning by building**, and every failed simulation is just another step toward success.

=> I’m continuously exploring new verification methodologies and EDA tools to push the limits of my designs.

=> Beyond work, I enjoy creating structured notes, maintaining GitHub repositories,and helping others learn **VLSI concepts** in a practical way.

---
### **Core Skills**
`=>` Digital Logic Design  
`<=` Verilog HDL  
`&&` Protocols  
`||` SystemVerilog  
`::` Universal Verification Methodology  
`==` Functional & Assertion-Based Verification  
`->` RTL Coding and Simulation  
`!`  Constrained Random Verification  
`#`  FPGA / ASIC Design Flow  

---

### **Tools I Use**
`|->` Icarus Verilog  
`~^`  GTKWave  
`>>`  Vivado_2019  
`<<`  QuestaSim  
`::`  EDA Playground  

---

[![My Awesome Stats](https://awesome-github-stats.azurewebsites.net/user-stats/ravisaanthosh?cardType=level-alternate&theme=great-gatsby&preferLogin=false)](https://git.io/awesome-stats-card)
---
![](https://nirzak-streak-stats.vercel.app/?user=ravisaanthosh&theme=great-gatsby&hide_border=false)<br/>
---
![](https://github-readme-stats.vercel.app/api/top-langs/?username=ravisaanthosh&theme=great-gatsby&hide_border=false&include_all_commits=true&count_private=true&layout=compact)


---

### **Repositories**
[![Verilog HDL](https://img.shields.io/badge/Verilog_HDL-blue?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/VERILOG)  
[![Protocols](https://img.shields.io/badge/Protocols-green?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/PROTOCOLS)  
[![SystemVerilog](https://img.shields.io/badge/SystemVerilog-red?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/SYSTEM-VERILOG)  
[![FPGA Implementation](https://img.shields.io/badge/FPGA_Implementation-orange?style=for-the-badge&logo=github)](https://github.com/ravisaanthosh/FPGA-IMPLEMENTATION)  


---
### **Quote I Follow**

`//` Trust your own process; it takes time, but trust it — every failed simulation brings you one step closer to success.  
`//` Time is the silent engineer — it validates what you cannot see immediately.

---
 ```verilog
  module SANTHOSH_R (
    input  logic digital_electronics,
    input  logic verilog_HDL,
    input  logic debugging_skills,
    input  logic patience_and_learning,
    input  logic systemverilog,
    input  logic uvm,
    output logic Design_verification_engineer );

    always_comb begin
        if (digital_electronics && verilog_HDL && debugging_skills && patience_and_learning && systemverilog && uvm)
            Design_verification_engineer = 1'b1; // Goal Achieved!
        else
             Design_verification_engineer = 1'b0; // Keep Learning!
     end
  endmodule
```
---

[![Ashutosh's github activity graph](https://github-readme-activity-graph.vercel.app/graph?username=ravisaanthosh&bg_color=000000&color=d8d5d5&line=fb8500&point=f2edf0&area=true&hide_border=true)](https://github.com/ashutosh00710/github-readme-activity-graph)

---
### **Connect With Me**
<a href="mailto:ravisanthosh0662@gmail.com" target="_blank"> <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" /> </a> <a href="https://www.linkedin.com/in/santhosh-r-918923209/" target="_blank"> <img src="https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" /> </a>

---

