// Seed: 3125827130
module module_0 (
    input wor id_0,
    input wire id_1,
    input wand id_2,
    output wand id_3,
    input supply0 id_4,
    output wand id_5
    , id_13,
    output supply1 id_6
    , id_14,
    input wire id_7,
    output wire id_8,
    input tri0 id_9
    , id_15,
    input tri id_10,
    output wand id_11
);
  assign id_11 = id_4 ? id_9 == -1 > 1'b0 : id_15;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1,
    output tri1 id_2,
    output tri0 id_3
    , id_5, id_6
);
  assign id_5 = id_5;
  bufif1 primCall (id_0, id_6, id_5);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0
  );
  wire id_7;
  assign id_0 = id_1;
endmodule
