/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) Cvitek Co., Ltd. 2019-2023. All rights reserved.
 *
 * File Name: cv186x-reset.h
 * Description:
 */

#ifndef __DT_BINDINGS_RST_CV186X_H__
#define __DT_BINDINGS_RST_CV186X_H__

#define RST_MAIN_AP		0
#define RST_SECOND_AP		1
#define RST_SYSTEM		2
#define RST_VISYS		3
#define RST_VI_CAM0		4
#define RST_VI_CAM1		5
#define RST_VI_CAM2		6
#define RST_VOSYS		7
#define RST_VDSYS0		8
#define RST_VDSYS0_VD		9
#define RST_VDSYS0_VPSS_0		10
#define RST_VDSYS0_VPSS_1		11
#define RST_VDSYS1		12
#define RST_VDSYS1_VD		13
#define RST_VDSYS1_VPSS_0		14
#define RST_VDSYS1_VPSS_1		15
#define RST_VESYS		16
#define RST_VESYS_VE		17
#define RST_VESYS_JPEG_0		18
#define RST_VESYS_JPEG_1		19
#define RST_VESYS_JPEG_2		20
#define RST_VESYS_JPEG_3		21
#define RST_TPUSYS		22
#define RST_TPU0		23
#define RST_TPU1		24
#define RST_GDMA0		25
#define RST_GDMA1		26
#define RST_TC906B0		27
#define RST_TC906B1		28
#define RST_HAU_SORT		29
#define RST_DMI		30
#define RST_TPUSYS_TIMER		31
#define RST_DDRSYS1		32
#define RST_DDRSYS2		33
#define RST_DDRFAB		34
#define RST_SSPERI		35
#define RST_USBSYS		36
#define RST_USB0		37
#define RST_USB1		38
#define RST_SDMA0		39
#define RST_SDMA1		40
#define RST_ETH0		41
#define RST_ETH1		42
#define RST_I2S0		43
#define RST_I2S1		44
#define RST_I2S2		45
#define RST_I2S3		46
#define RST_I2S4		47
#define RST_I2S5		48
#define RST_I2S6		49
#define RST_AUDDAC0		50
#define RST_AUDDAC0_APB		51
#define RST_AUDADC0		52
#define RST_AUDDAC1		53
#define RST_AUDDAC1_APB		54
#define RST_AUDADC1		55
#define RST_AUDSRC		56
#define RST_UART0		57
#define RST_UART1		58
#define RST_UART2		59
#define RST_UART3		60
#define RST_UART4		61
#define RST_UART5		62
#define RST_UART6		63
#define RST_UART7		64
#define RST_CAN0		65
#define RST_CAN1		66
#define RST_EMMC		67
#define RST_SD0		68
#define RST_SD1		69
#define RST_SD2		70
#define RST_AHB_ROM		71
#define RST_SPIC		72
#define RST_I2C0		73
#define RST_I2C1		74
#define RST_I2C2		75
#define RST_I2C3		76
#define RST_I2C4		77
#define RST_I2C5		78
#define RST_I2C6		79
#define RST_I2C7		80
#define RST_I2C8		81
#define RST_I2C9		82
#define RST_SPI_NAND		83
#define RST_SPI0		84
#define RST_SPI1		85
#define RST_SPI2		86
#define RST_SPI3		87
#define RST_WDT0		88
#define RST_WDT1		89
#define RST_WDT2		90
#define RST_GPIO0		91
#define RST_GPIO1		92
#define RST_GPIO2		93
#define RST_GPIO3		94
#define RST_GPIO4		95
#define RST_GPIO5		96
#define RST_WGN0		97
#define RST_WGN1		98
#define RST_KEYSCAN		99
#define RST_PERI_EFUSE		100
#define RST_PWM0		101
#define RST_PWM1		102
#define RST_PWM2		103
#define RST_PWM3		104
#define RST_PWM4		105
#define RST_PWM5		106
#define RST_PWM6		107
#define RST_PWM7		108
#define RST_TIMER0		109
#define RST_TIMER1		110
#define RST_TIMER2		111
#define RST_TIMER3		112
#define RST_TIMER4		113
#define RST_TIMER5		114
#define RST_TIMER6		115
#define RST_TIMER7		116
#define RST_TIMER		117
#define RST_TEMPSEN		118
#define RST_SARADC		119
#define RST_PERI_MAILBOX	120
#define RST_OTP			121
#define RST_PERI_INTC0		122
#define RST_PERI_INTC1		123
#define RST_PERI_INTC2		124
#define RST_PERI_INTC3		125

#endif

