
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.421475                       # Number of seconds simulated
sim_ticks                                421475328000                       # Number of ticks simulated
final_tick                               921478997500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 285630                       # Simulator instruction rate (inst/s)
host_op_rate                                   285630                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40128622                       # Simulator tick rate (ticks/s)
host_mem_usage                                2341224                       # Number of bytes of host memory used
host_seconds                                 10503.11                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        17280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              19776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        17280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        18496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           18496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           289                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                289                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        40999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data         5922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 46921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        40999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           43884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                43884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           43884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        40999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data         5922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                90805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         309                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                        289                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                       309                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                      289                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      19776                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   18496                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                19776                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                18496                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                  14                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                  31                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  18                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  23                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                   9                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                  16                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                  21                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                  28                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                  37                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  27                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 38                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                  8                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                  2                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                  8                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                  7                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 22                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                  12                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                  30                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  17                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                  22                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                   9                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                  15                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  16                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                  28                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                  33                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  26                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 37                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                  7                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                  2                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                  7                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  6                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 22                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  393228142500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                   309                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                  289                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.173913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.877921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    89.044900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64             256     69.57%     69.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128             75     20.38%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             22      5.98%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256              4      1.09%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320              3      0.82%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384              2      0.54%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448              1      0.27%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              1      0.27%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640              2      0.54%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              1      0.27%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              1      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          368                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      6621500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                16224000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    1545000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                   8057500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     21428.80                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  26076.05                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                52504.85                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.05                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.04                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.05                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.04                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       8.66                       # Average write queue length over time
system.mem_ctrls.readRowHits                      153                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      64                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                22.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  657572144.65                       # Average gap between requests
system.membus.throughput                        90805                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 309                       # Transaction distribution
system.membus.trans_dist::ReadResp                309                       # Transaction distribution
system.membus.trans_dist::Writeback               289                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    907                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        38272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               38272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  38272                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             1455000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1463500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       306964701                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    175260262                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      7970129                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    208372073                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       155318786                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     74.539157                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        53967584                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        20568                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            620111136                       # DTB read hits
system.switch_cpus.dtb.read_misses             912879                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        621024015                       # DTB read accesses
system.switch_cpus.dtb.write_hits           319916723                       # DTB write hits
system.switch_cpus.dtb.write_misses               894                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       319917617                       # DTB write accesses
system.switch_cpus.dtb.data_hits            940027859                       # DTB hits
system.switch_cpus.dtb.data_misses             913773                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        940941632                       # DTB accesses
system.switch_cpus.itb.fetch_hits           325444841                       # ITB hits
system.switch_cpus.itb.fetch_misses              7594                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       325452435                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  215                       # Number of system calls
system.switch_cpus.numCycles                842950661                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    330440538                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2382619685                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           306964701                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    209286370                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             418726841                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        34587760                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       67191980                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         7628                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        35606                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         325444841                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3052955                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    842946689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.826537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.308508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        424219848     50.33%     50.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20685058      2.45%     52.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         44926728      5.33%     58.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37323357      4.43%     62.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         37379383      4.43%     66.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         26175627      3.11%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         51203434      6.07%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         35771203      4.24%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        165262051     19.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    842946689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.364155                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.826523                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        349348520                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      52999940                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         394814507                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      19417670                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       26366051                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     60510701                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        177970                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2353709204                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        441298                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       26366051                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        358666155                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        10240949                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2750524                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         404645689                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      40277320                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2327965082                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         49862                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         564470                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      35394841                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1641777472                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3060947453                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2064336440                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    996611013                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1476162864                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        165614580                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       120553                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        87154                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         110663163                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    636419269                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    325782737                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     17658563                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6613123                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2176336970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       173721                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2133740830                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5126252                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    166228871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     90920282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          946                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    842946689                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.531288                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.954171                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    154241687     18.30%     18.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    144621376     17.16%     35.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    147385391     17.48%     52.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    138437777     16.42%     69.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    117062710     13.89%     83.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     69937873      8.30%     91.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     46358763      5.50%     97.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     16266338      1.93%     98.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8634774      1.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    842946689                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           59725      0.08%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        138241      0.18%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp         93190      0.12%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            11      0.00%      0.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     13502406     17.72%     18.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        584558      0.77%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       39018862     51.21%     70.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22801543     29.92%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     868414062     40.70%     40.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       589783      0.03%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    154733134      7.25%     47.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     40466234      1.90%     49.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      7241143      0.34%     50.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    108473499      5.08%     55.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3870442      0.18%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       226473      0.01%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    628616573     29.46%     84.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    321109487     15.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2133740830                       # Type of FU issued
system.switch_cpus.iq.rate                   2.531276                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            76198536                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035711                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3936655949                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1650639002                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1509655926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1255097185                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    692196426                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    593198152                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1567367316                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       642572050                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     99427055                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     55797065                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses      2392199                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       101103                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     30133533                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1872                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           91                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       26366051                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1735619                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         32973                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2281674530                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3494649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     636419269                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    325782737                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        87084                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          12882                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       101103                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5175667                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2843208                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8018875                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2115537214                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     621024115                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     18203613                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             105163839                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            940941777                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        288156710                       # Number of branches executed
system.switch_cpus.iew.exec_stores          319917662                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.509681                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2106856527                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2102854078                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1045773073                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1475278198                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.494635                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.708865                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    182261717                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       172775                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7792224                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    816580638                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.570957                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.976031                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    296800828     36.35%     36.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    153988211     18.86%     55.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     75032413      9.19%     64.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     42209798      5.17%     69.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37373073      4.58%     74.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     29256653      3.58%     77.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     29893246      3.66%     81.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22635433      2.77%     84.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    129390983     15.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    816580638                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2099393359                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2099393359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              876271395                       # Number of memory references committed
system.switch_cpus.commit.loads             580622191                       # Number of loads committed
system.switch_cpus.commit.membars               86280                       # Number of memory barriers committed
system.switch_cpus.commit.branches          276693124                       # Number of branches committed
system.switch_cpus.commit.fp_insts          572041650                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1679454444                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     49233723                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     129390983                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2968827441                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4589725060                       # The number of ROB writes
system.switch_cpus.timesIdled                     250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    3972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.421475                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.421475                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.372618                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.372618                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2278445457                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1045757913                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         628095559                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        504710953                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1946991                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         172560                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               660                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               282                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.020142                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008606                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 1842957919                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         1285625.037936                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          1285625.037936                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                       310                       # number of replacements
system.l2.tags.tagsinuse                 32205.073163                       # Cycle average of tags in use
system.l2.tags.total_refs                    10382764                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    318.988725                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    22614.195381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   228.098948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    30.292057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1991.916372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7340.570404                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.690130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.006961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.060788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.224016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982821                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst        37454                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3827242                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3864696                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3612516                       # number of Writeback hits
system.l2.Writeback_hits::total               3612516                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       379382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                379382                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         37454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4206624                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4244078                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        37454                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4206624                       # number of overall hits
system.l2.overall_hits::total                 4244078                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          270                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data           39                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   309                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst          270                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data           39                       # number of demand (read+write) misses
system.l2.demand_misses::total                    309                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          270                       # number of overall misses
system.l2.overall_misses::switch_cpus.data           39                       # number of overall misses
system.l2.overall_misses::total                   309                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     23134500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      3462500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        26597000                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     23134500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      3462500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         26597000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     23134500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      3462500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        26597000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        37724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      3827281                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3865005                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3612516                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3612516                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       379382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            379382                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        37724                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4206663                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4244387                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        37724                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4206663                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4244387                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.007157                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000010                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000080                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.007157                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000009                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000073                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.007157                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000009                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000073                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 85683.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88782.051282                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86074.433657                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 85683.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 88782.051282                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86074.433657                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 85683.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 88782.051282                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86074.433657                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  289                       # number of writebacks
system.l2.writebacks::total                       289                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          270                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              309                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               309                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              309                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     20037500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      3014500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     23052000                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     20037500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      3014500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     23052000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     20037500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      3014500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     23052000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007157                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000010                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000080                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.007157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000073                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.007157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000073                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74212.962963                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 77294.871795                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74601.941748                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 74212.962963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77294.871795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74601.941748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 74212.962963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77294.871795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74601.941748                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1193051547                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            3865005                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3865005                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3612516                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           379382                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          379382                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        75448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12025842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12101290                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2414336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    500427456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          502841792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             502841792                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         7540967500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56655982                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6310005996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1842957994                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 8484346.910192                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  8484346.910192                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements             37724                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           806820257                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             38748                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20822.242619                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   600.455930                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   423.544070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.586383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.413617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    325406980                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       325406980                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    325406980                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        325406980                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    325406980                       # number of overall hits
system.cpu.icache.overall_hits::total       325406980                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        37859                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37859                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        37859                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37859                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        37859                       # number of overall misses
system.cpu.icache.overall_misses::total         37859                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    221804230                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    221804230                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    221804230                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    221804230                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    221804230                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    221804230                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    325444839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    325444839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    325444839                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    325444839                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    325444839                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    325444839                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000116                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000116                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5858.692253                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5858.692253                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5858.692253                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5858.692253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5858.692253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5858.692253                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1547                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                59                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.220339                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          135                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        37724                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37724                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        37724                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37724                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        37724                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37724                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    139501766                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    139501766                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    139501766                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    139501766                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    139501766                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    139501766                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3697.957958                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3697.957958                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3697.957958                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3697.957958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3697.957958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3697.957958                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           80                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            4                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.078125                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.003906                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         1842957995                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 18661334.334577                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  18661334.334577                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           4206663                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1020                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           847840511                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4207683                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            201.498191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   906.188076                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   113.811924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.884949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.111144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996094                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    512228415                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       512228415                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    294547074                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      294547074                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        86278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        86278                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        86280                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        86280                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    806775489                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        806775489                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    806775489                       # number of overall hits
system.cpu.dcache.overall_hits::total       806775489                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      8367412                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8367412                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1015850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1015850                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           23                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9383262                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9383262                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9383262                       # number of overall misses
system.cpu.dcache.overall_misses::total       9383262                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  39710530000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39710530000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5150121482                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5150121482                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  44860651482                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44860651482                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  44860651482                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44860651482                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    520595827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    520595827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    816158751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    816158751                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    816158751                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    816158751                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.016073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016073                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.003437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003437                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.011497                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011497                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.011497                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011497                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4745.855708                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4745.855708                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  5069.765696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5069.765696                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5391.304348                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5391.304348                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4780.922826                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4780.922826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4780.922826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4780.922826                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           86                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.774194                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3612516                       # number of writebacks
system.cpu.dcache.writebacks::total           3612516                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4540136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4540136                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       636468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       636468                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           18                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5176604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5176604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5176604                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5176604                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3827276                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3827276                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       379382                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       379382                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4206658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4206658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4206658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4206658                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  11698125500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11698125500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1332964504                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1332964504                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  13031090004                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13031090004                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  13031090004                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13031090004                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005154                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005154                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005154                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005154                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3056.514738                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3056.514738                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  3513.515412                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  3513.515412                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3097.729838                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3097.729838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3097.729838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3097.729838                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
