// Seed: 1516170894
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    output tri1 id_7
);
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output uwire id_2,
    output supply0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    output tri0 id_10
);
  wire id_12;
  module_0(
      id_8, id_4, id_8, id_8, id_6, id_7, id_8, id_3
  );
endmodule
