

================================================================
== Vivado HLS Report for 'MaxPool2d_1'
================================================================
* Date:           Thu May 11 11:34:56 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|    14|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|  9 ~ 14  |          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    820|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     406|    793|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    210|    -|
|Register         |        -|      -|     465|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     871|   1823|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fcmp_32eOg_U9  |forw_back_fcmp_32eOg  |        0|      0|   66|  239|    0|
    |forw_back_sitofp_dEe_U8  |forw_back_sitofp_dEe  |        0|      0|  340|  554|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      0|  406|  793|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |add_ln339_fu_459_p2    |     +    |      0|  0|   15|           9|           8|
    |add_ln41_fu_229_p2     |     +    |      0|  0|   15|           5|           2|
    |add_ln42_fu_285_p2     |     +    |      0|  0|   15|           5|           2|
    |add_ln43_fu_344_p2     |     +    |      0|  0|   39|          32|          32|
    |add_ln45_fu_295_p2     |     +    |      0|  0|   15|           9|           9|
    |col_1_fu_338_p2        |     +    |      0|  0|   39|          32|           1|
    |i_fu_207_p2            |     +    |      0|  0|   13|           4|           1|
    |j_fu_267_p2            |     +    |      0|  0|   13|           4|           1|
    |row_1_fu_556_p2        |     +    |      0|  0|   39|          32|           1|
    |result_V_1_fu_544_p2   |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_473_p2   |     -    |      0|  0|   15|           7|           8|
    |sub_ln43_fu_327_p2     |     -    |      0|  0|   39|          32|          32|
    |sub_ln45_fu_251_p2     |     -    |      0|  0|   15|           9|           9|
    |and_ln43_1_fu_429_p2   |    and   |      0|  0|    2|           1|           1|
    |and_ln43_fu_423_p2     |    and   |      0|  0|    2|           1|           1|
    |icmp_ln38_fu_201_p2    |   icmp   |      0|  0|    9|           4|           3|
    |icmp_ln39_fu_261_p2    |   icmp   |      0|  0|    9|           4|           3|
    |icmp_ln41_fu_310_p2    |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln42_fu_333_p2    |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln43_1_fu_407_p2  |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln43_2_fu_372_p2  |   icmp   |      0|  0|   11|           8|           2|
    |icmp_ln43_3_fu_378_p2  |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln43_fu_401_p2    |   icmp   |      0|  0|   11|           8|           2|
    |r_V_fu_502_p2          |   lshr   |      0|  0|   73|          25|          25|
    |or_ln43_1_fu_419_p2    |    or    |      0|  0|    2|           1|           1|
    |or_ln43_fu_413_p2      |    or    |      0|  0|    2|           1|           1|
    |p_Val2_5_fu_536_p3     |  select  |      0|  0|   32|           1|          32|
    |p_Val2_6_fu_549_p3     |  select  |      0|  0|   32|           1|          32|
    |ush_fu_482_p3          |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_508_p2        |    shl   |      0|  0|  243|          79|          79|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0|  820|         426|         395|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  117|         25|    1|         25|
    |ap_phi_mux_max_num_2_phi_fu_177_p4  |    9|          2|   32|         64|
    |col_0_reg_141                       |    9|          2|   32|         64|
    |grp_fu_185_p0                       |   21|          4|   32|        128|
    |i_0_reg_107                         |    9|          2|    4|          8|
    |j_0_reg_118                         |    9|          2|    4|          8|
    |max_num_0_reg_129                   |    9|          2|   32|         64|
    |max_num_1_reg_151                   |    9|          2|   32|         64|
    |max_num_2_reg_173                   |    9|          2|   32|         64|
    |row_0_reg_163                       |    9|          2|   32|         64|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  210|         45|  233|        553|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln43_reg_629            |  32|   0|   32|          0|
    |and_ln43_1_reg_666          |   1|   0|    1|          0|
    |ap_CS_fsm                   |  24|   0|   24|          0|
    |col_0_reg_141               |  32|   0|   32|          0|
    |conv_out_1_load_reg_639     |  32|   0|   32|          0|
    |i_0_reg_107                 |   4|   0|    4|          0|
    |i_reg_565                   |   4|   0|    4|          0|
    |icmp_ln43_2_reg_645         |   1|   0|    1|          0|
    |icmp_ln43_3_reg_650         |   1|   0|    1|          0|
    |j_0_reg_118                 |   4|   0|    4|          0|
    |j_reg_588                   |   4|   0|    4|          0|
    |locate_matrix_addr_reg_608  |   8|   0|    8|          0|
    |max_num_0_reg_129           |  32|   0|   32|          0|
    |max_num_1_reg_151           |  32|   0|   32|          0|
    |max_num_2_reg_173           |  32|   0|   32|          0|
    |output_matrix_addr_reg_603  |   8|   0|    8|          0|
    |p_Result_s_reg_670          |   1|   0|    1|          0|
    |p_Val2_5_reg_675            |  32|   0|   32|          0|
    |reg_195                     |  32|   0|   32|          0|
    |row_0_reg_163               |  32|   0|   32|          0|
    |sub_ln43_reg_616            |  30|   0|   32|          2|
    |sub_ln45_reg_580            |   8|   0|    9|          1|
    |tmp_7_reg_681               |  32|   0|   32|          0|
    |tmp_V_1_reg_661             |  23|   0|   23|          0|
    |tmp_V_reg_655               |   8|   0|    8|          0|
    |zext_ln41_2_reg_575         |   4|   0|   32|         28|
    |zext_ln41_reg_570           |   4|   0|   32|         28|
    |zext_ln42_1_reg_598         |   4|   0|   32|         28|
    |zext_ln42_reg_593           |   4|   0|   32|         28|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 465|   0|  580|        115|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  MaxPool2d.1  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  MaxPool2d.1  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  MaxPool2d.1  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  MaxPool2d.1  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  MaxPool2d.1  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  MaxPool2d.1  | return value |
|output_matrix_address0  | out |    8|  ap_memory | output_matrix |     array    |
|output_matrix_ce0       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_we0       | out |    1|  ap_memory | output_matrix |     array    |
|output_matrix_d0        | out |   32|  ap_memory | output_matrix |     array    |
|locate_matrix_address0  | out |    8|  ap_memory | locate_matrix |     array    |
|locate_matrix_ce0       | out |    1|  ap_memory | locate_matrix |     array    |
|locate_matrix_we0       | out |    1|  ap_memory | locate_matrix |     array    |
|locate_matrix_d0        | out |   32|  ap_memory | locate_matrix |     array    |
|conv_out_1_address0     | out |   10|  ap_memory |   conv_out_1  |     array    |
|conv_out_1_ce0          | out |    1|  ap_memory |   conv_out_1  |     array    |
|conv_out_1_q0           |  in |   32|  ap_memory |   conv_out_1  |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 19 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 18 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 5 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %.loopexit" [f_b_4_new_network/forw_back_new_network.c:38]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 26 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln38 = icmp eq i4 %i_0, -2" [f_b_4_new_network/forw_back_new_network.c:38]   --->   Operation 28 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [f_b_4_new_network/forw_back_new_network.c:38]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %9, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:38]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%col = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 31 'bitconcatenate' 'col' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i5 %col to i32" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 32 'zext' 'zext_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i5 %col to i9" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 33 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln41 = add i5 %col, 2" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 34 'add' 'add_ln41' <Predicate = (!icmp_ln38)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i5 %add_ln41 to i32" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 35 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0, i4 0)" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i8 %shl_ln to i9" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 37 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.91ns)   --->   "%sub_ln45 = sub i9 %zext_ln45_1, %zext_ln41_1" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 38 'sub' 'sub_ln45' <Predicate = (!icmp_ln38)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 39 'br' <Predicate = (!icmp_ln38)> <Delay = 1.76>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:49]   --->   Operation 40 'ret' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 41 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%j_0_cast3 = zext i4 %j_0 to i9" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 42 'zext' 'j_0_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_134 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 43 'speclooptripcount' 'empty_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.30ns)   --->   "%icmp_ln39 = icmp eq i4 %j_0, -2" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 44 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 45 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %1" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%row = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %j_0, i1 false)" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 47 'bitconcatenate' 'row' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %row to i32" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 48 'zext' 'zext_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.78ns)   --->   "%add_ln42 = add i5 %row, 2" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 49 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i5 %add_ln42 to i32" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 50 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.82ns)   --->   "%add_ln45 = add i9 %j_0_cast3, %sub_ln45" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 51 'add' 'add_ln45' <Predicate = (!icmp_ln39)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i9 %add_ln45 to i32" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 52 'sext' 'sext_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i32 %sext_ln45 to i64" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 53 'zext' 'zext_ln45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [196 x float]* %output_matrix, i64 0, i64 %zext_ln45" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 54 'getelementptr' 'output_matrix_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%locate_matrix_addr = getelementptr [196 x float]* %locate_matrix, i64 0, i64 %zext_ln45" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 55 'getelementptr' 'locate_matrix_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.76ns)   --->   "br label %2" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 56 'br' <Predicate = (!icmp_ln39)> <Delay = 1.76>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 57 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%max_num_0 = phi i32 [ -999, %1 ], [ %max_num_1, %7 ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 58 'phi' 'max_num_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%col_0 = phi i32 [ %zext_ln41, %1 ], [ %col_1, %7 ]"   --->   Operation 59 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln41 = icmp slt i32 %col_0, %zext_ln41_2" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 60 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %3, label %8" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sub_ln43)   --->   "%shl_ln43 = shl i32 %col_0, 5" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 62 'shl' 'shl_ln43' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sub_ln43)   --->   "%shl_ln43_1 = shl i32 %col_0, 2" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 63 'shl' 'shl_ln43_1' <Predicate = (icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln43 = sub i32 %shl_ln43, %shl_ln43_1" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 64 'sub' 'sub_ln43' <Predicate = (icmp_ln41)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.76ns)   --->   "br label %4" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 65 'br' <Predicate = (icmp_ln41)> <Delay = 1.76>
ST_4 : Operation 66 [6/6] (6.41ns)   --->   "%tmp = sitofp i32 %max_num_0 to float" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 66 'sitofp' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%max_num_1 = phi i32 [ %max_num_0, %3 ], [ %max_num_2, %._crit_edge ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 67 'phi' 'max_num_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%row_0 = phi i32 [ %zext_ln42, %3 ], [ %row_1, %._crit_edge ]"   --->   Operation 68 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp slt i32 %row_0, %zext_ln42_1" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 69 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %5, label %7" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [6/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %max_num_1 to float" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 71 'sitofp' 'tmp_s' <Predicate = (icmp_ln42)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (2.55ns)   --->   "%col_1 = add nsw i32 %col_0, 1" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 72 'add' 'col_1' <Predicate = (!icmp_ln42)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %2" [f_b_4_new_network/forw_back_new_network.c:41]   --->   Operation 73 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 74 [5/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %max_num_1 to float" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 74 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 75 [4/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %max_num_1 to float" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 75 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 76 [3/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %max_num_1 to float" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 76 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 77 [2/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %max_num_1 to float" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 77 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln43 = add nsw i32 %row_0, %sub_ln43" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 78 'add' 'add_ln43' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i32 %add_ln43 to i64" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 79 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [784 x float]* @conv_out_1, i64 0, i64 %sext_ln43" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 80 'getelementptr' 'conv_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [2/2] (3.25ns)   --->   "%conv_out_1_load = load float* %conv_out_1_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 81 'load' 'conv_out_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 82 [1/6] (6.41ns)   --->   "%tmp_s = sitofp i32 %max_num_1 to float" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 82 'sitofp' 'tmp_s' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.68>
ST_11 : Operation 83 [1/2] (3.25ns)   --->   "%conv_out_1_load = load float* %conv_out_1_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 83 'load' 'conv_out_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast float %tmp_s to i32" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 84 'bitcast' 'bitcast_ln43_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln43_1, i32 23, i32 30)" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 85 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %bitcast_ln43_1 to i23" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 86 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (1.55ns)   --->   "%icmp_ln43_2 = icmp ne i8 %tmp_12, -1" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 87 'icmp' 'icmp_ln43_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (2.44ns)   --->   "%icmp_ln43_3 = icmp eq i23 %trunc_ln43_1, 0" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 88 'icmp' 'icmp_ln43_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %conv_out_1_load, %tmp_s" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 89 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.17>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %conv_out_1_load to i32" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 90 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 91 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 92 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln43 = icmp ne i8 %tmp_V, -1" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 93 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (2.44ns)   --->   "%icmp_ln43_1 = icmp eq i23 %tmp_V_1, 0" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 94 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%or_ln43 = or i1 %icmp_ln43_1, %icmp_ln43" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 95 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%or_ln43_1 = or i1 %icmp_ln43_3, %icmp_ln43_2" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 96 'or' 'or_ln43_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%and_ln43 = and i1 %or_ln43, %or_ln43_1" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 97 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %conv_out_1_load, %tmp_s" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 98 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln43_1 = and i1 %and_ln43, %tmp_13" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 99 'and' 'and_ln43_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (1.76ns)   --->   "br i1 %and_ln43_1, label %6, label %._crit_edge" [f_b_4_new_network/forw_back_new_network.c:43]   --->   Operation 100 'br' <Predicate = true> <Delay = 1.76>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 101 'bitselect' 'p_Result_s' <Predicate = (and_ln43_1)> <Delay = 0.00>
ST_12 : Operation 102 [6/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %add_ln43 to float" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 102 'sitofp' 'tmp_7' <Predicate = (and_ln43_1)> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.41>
ST_13 : Operation 103 [5/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %add_ln43 to float" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 103 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 104 [4/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %add_ln43 to float" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 104 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 105 [3/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %add_ln43 to float" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 105 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 106 [2/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %add_ln43 to float" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 106 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 107 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 108 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 109 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 %zext_ln339, -127" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 110 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 111 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 112 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 113 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 114 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 115 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 116 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 117 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 118 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 119 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 120 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp_5 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 121 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 122 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (4.42ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_6" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 123 'select' 'p_Val2_5' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 124 [1/6] (6.41ns)   --->   "%tmp_7 = sitofp i32 %add_ln43 to float" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 124 'sitofp' 'tmp_7' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.01>
ST_18 : Operation 125 [1/1] (2.55ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 125 'sub' 'result_V_1' <Predicate = (and_ln43_1 & p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->f_b_4_new_network/forw_back_new_network.c:44]   --->   Operation 126 'select' 'p_Val2_6' <Predicate = (and_ln43_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (3.25ns)   --->   "store float %tmp_7, float* %locate_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:45]   --->   Operation 127 'store' <Predicate = (and_ln43_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 128 [1/1] (1.76ns)   --->   "br label %._crit_edge" [f_b_4_new_network/forw_back_new_network.c:46]   --->   Operation 128 'br' <Predicate = (and_ln43_1)> <Delay = 1.76>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%max_num_2 = phi i32 [ %p_Val2_6, %6 ], [ %max_num_1, %5 ]"   --->   Operation 129 'phi' 'max_num_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (2.55ns)   --->   "%row_1 = add nsw i32 %row_0, 1" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 130 'add' 'row_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "br label %4" [f_b_4_new_network/forw_back_new_network.c:42]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 6.41>
ST_19 : Operation 132 [5/6] (6.41ns)   --->   "%tmp = sitofp i32 %max_num_0 to float" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 132 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 5> <Delay = 6.41>
ST_20 : Operation 133 [4/6] (6.41ns)   --->   "%tmp = sitofp i32 %max_num_0 to float" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 133 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 6> <Delay = 6.41>
ST_21 : Operation 134 [3/6] (6.41ns)   --->   "%tmp = sitofp i32 %max_num_0 to float" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 134 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 7> <Delay = 6.41>
ST_22 : Operation 135 [2/6] (6.41ns)   --->   "%tmp = sitofp i32 %max_num_0 to float" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 135 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 8> <Delay = 6.41>
ST_23 : Operation 136 [1/6] (6.41ns)   --->   "%tmp = sitofp i32 %max_num_0 to float" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 136 'sitofp' 'tmp' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 9> <Delay = 3.25>
ST_24 : Operation 137 [1/1] (3.25ns)   --->   "store float %tmp, float* %output_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:47]   --->   Operation 137 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:39]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ locate_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln38            (br               ) [ 0111111111111111111111111]
i_0                (phi              ) [ 0010000000000000000000000]
empty              (speclooptripcount) [ 0000000000000000000000000]
icmp_ln38          (icmp             ) [ 0011111111111111111111111]
i                  (add              ) [ 0111111111111111111111111]
br_ln38            (br               ) [ 0000000000000000000000000]
col                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln41          (zext             ) [ 0001111111111111111111111]
zext_ln41_1        (zext             ) [ 0000000000000000000000000]
add_ln41           (add              ) [ 0000000000000000000000000]
zext_ln41_2        (zext             ) [ 0001111111111111111111111]
shl_ln             (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln45_1        (zext             ) [ 0000000000000000000000000]
sub_ln45           (sub              ) [ 0001111111111111111111111]
br_ln39            (br               ) [ 0011111111111111111111111]
ret_ln49           (ret              ) [ 0000000000000000000000000]
j_0                (phi              ) [ 0001000000000000000000000]
j_0_cast3          (zext             ) [ 0000000000000000000000000]
empty_134          (speclooptripcount) [ 0000000000000000000000000]
icmp_ln39          (icmp             ) [ 0011111111111111111111111]
j                  (add              ) [ 0011111111111111111111111]
br_ln39            (br               ) [ 0000000000000000000000000]
row                (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln42          (zext             ) [ 0000111111111111111000000]
add_ln42           (add              ) [ 0000000000000000000000000]
zext_ln42_1        (zext             ) [ 0000111111111111111000000]
add_ln45           (add              ) [ 0000000000000000000000000]
sext_ln45          (sext             ) [ 0000000000000000000000000]
zext_ln45          (zext             ) [ 0000000000000000000000000]
output_matrix_addr (getelementptr    ) [ 0000111111111111111111111]
locate_matrix_addr (getelementptr    ) [ 0000111111111111111000000]
br_ln41            (br               ) [ 0011111111111111111111111]
br_ln0             (br               ) [ 0111111111111111111111111]
max_num_0          (phi              ) [ 0000111111111111111111110]
col_0              (phi              ) [ 0000111111111111111000000]
icmp_ln41          (icmp             ) [ 0011111111111111111111111]
br_ln41            (br               ) [ 0000000000000000000000000]
shl_ln43           (shl              ) [ 0000000000000000000000000]
shl_ln43_1         (shl              ) [ 0000000000000000000000000]
sub_ln43           (sub              ) [ 0000011111111111111000000]
br_ln42            (br               ) [ 0011111111111111111111111]
max_num_1          (phi              ) [ 0011111111111111111111111]
row_0              (phi              ) [ 0000011111111111111000000]
icmp_ln42          (icmp             ) [ 0011111111111111111111111]
br_ln42            (br               ) [ 0000000000000000000000000]
col_1              (add              ) [ 0011111111111111111111111]
br_ln41            (br               ) [ 0011111111111111111111111]
add_ln43           (add              ) [ 0000000000011111110000000]
sext_ln43          (sext             ) [ 0000000000000000000000000]
conv_out_1_addr    (getelementptr    ) [ 0000000000010000000000000]
tmp_s              (sitofp           ) [ 0000000000011000000000000]
conv_out_1_load    (load             ) [ 0000000000001000000000000]
bitcast_ln43_1     (bitcast          ) [ 0000000000000000000000000]
tmp_12             (partselect       ) [ 0000000000000000000000000]
trunc_ln43_1       (trunc            ) [ 0000000000000000000000000]
icmp_ln43_2        (icmp             ) [ 0000000000001000000000000]
icmp_ln43_3        (icmp             ) [ 0000000000001000000000000]
p_Val2_s           (bitcast          ) [ 0000000000000000000000000]
tmp_V              (partselect       ) [ 0000000000000111110000000]
tmp_V_1            (trunc            ) [ 0000000000000111110000000]
icmp_ln43          (icmp             ) [ 0000000000000000000000000]
icmp_ln43_1        (icmp             ) [ 0000000000000000000000000]
or_ln43            (or               ) [ 0000000000000000000000000]
or_ln43_1          (or               ) [ 0000000000000000000000000]
and_ln43           (and              ) [ 0000000000000000000000000]
tmp_13             (fcmp             ) [ 0000000000000000000000000]
and_ln43_1         (and              ) [ 0011111111111111111111111]
br_ln43            (br               ) [ 0011111111111111111111111]
p_Result_s         (bitselect        ) [ 0000000000000111111000000]
mantissa_V         (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln682         (zext             ) [ 0000000000000000000000000]
zext_ln339         (zext             ) [ 0000000000000000000000000]
add_ln339          (add              ) [ 0000000000000000000000000]
isNeg              (bitselect        ) [ 0000000000000000000000000]
sub_ln1311         (sub              ) [ 0000000000000000000000000]
sext_ln1311        (sext             ) [ 0000000000000000000000000]
ush                (select           ) [ 0000000000000000000000000]
sext_ln1311_1      (sext             ) [ 0000000000000000000000000]
sext_ln1311_2      (sext             ) [ 0000000000000000000000000]
zext_ln1287        (zext             ) [ 0000000000000000000000000]
r_V                (lshr             ) [ 0000000000000000000000000]
r_V_1              (shl              ) [ 0000000000000000000000000]
tmp_5              (bitselect        ) [ 0000000000000000000000000]
zext_ln662         (zext             ) [ 0000000000000000000000000]
tmp_6              (partselect       ) [ 0000000000000000000000000]
p_Val2_5           (select           ) [ 0011111111111000001111111]
tmp_7              (sitofp           ) [ 0011111111111000001111111]
result_V_1         (sub              ) [ 0000000000000000000000000]
p_Val2_6           (select           ) [ 0000000000000000000000000]
store_ln45         (store            ) [ 0000000000000000000000000]
br_ln46            (br               ) [ 0000000000000000000000000]
max_num_2          (phi              ) [ 0011110000000111111111111]
row_1              (add              ) [ 0011111111111111111111111]
br_ln42            (br               ) [ 0011111111111111111111111]
tmp                (sitofp           ) [ 0000000000000000000000001]
store_ln47         (store            ) [ 0000000000000000000000000]
br_ln39            (br               ) [ 0011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="locate_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="locate_matrix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="output_matrix_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="locate_matrix_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="8" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="locate_matrix_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="conv_out_1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_addr/10 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_1_load/10 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln45_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="15"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/18 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln47_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="7"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/24 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_0_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_0_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="j_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="j_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="max_num_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_num_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="max_num_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="32" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_num_0/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="col_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="col_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="2"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/4 "/>
</bind>
</comp>

<comp id="151" class="1005" name="max_num_1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_num_1 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="max_num_1_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="32" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_num_1/5 "/>
</bind>
</comp>

<comp id="163" class="1005" name="row_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="5"/>
<pin id="165" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="row_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="2"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="32" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="max_num_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_num_2 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="max_num_2_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="32" slack="13"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_num_2/18 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp/4 tmp_s/5 tmp_7/12 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="195" class="1005" name="reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln38_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="col_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln41_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln41_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln41_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln41_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shl_ln_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln45_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sub_ln45_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="0"/>
<pin id="254" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln45/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_0_cast3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_cast3/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln39_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="j_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="row_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="row/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln42_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln42_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln42_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln45_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="9" slack="1"/>
<pin id="298" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln45_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln45_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln41_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="shl_ln43_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln43/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln43_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln43_1/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sub_ln43_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln43/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln42_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="2"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="col_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln43_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="5"/>
<pin id="346" dir="0" index="1" bw="32" slack="6"/>
<pin id="347" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/10 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln43_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/10 "/>
</bind>
</comp>

<comp id="354" class="1004" name="bitcast_ln43_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln43_1/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_12_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="0"/>
<pin id="363" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln43_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln43_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_2/11 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln43_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="23" slack="0"/>
<pin id="380" dir="0" index="1" bw="23" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_3/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Val2_s_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/12 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_V_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="0"/>
<pin id="391" dir="0" index="3" bw="6" slack="0"/>
<pin id="392" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/12 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_V_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/12 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln43_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/12 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln43_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="23" slack="0"/>
<pin id="409" dir="0" index="1" bw="23" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/12 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln43_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/12 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln43_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="1" slack="1"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_1/12 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln43_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln43_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_1/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_Result_s_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="443" class="1004" name="mantissa_V_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="25" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="23" slack="5"/>
<pin id="447" dir="0" index="3" bw="1" slack="0"/>
<pin id="448" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/17 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln682_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="25" slack="0"/>
<pin id="454" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/17 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln339_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="5"/>
<pin id="458" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln339/17 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln339_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339/17 "/>
</bind>
</comp>

<comp id="465" class="1004" name="isNeg_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="9" slack="0"/>
<pin id="468" dir="0" index="2" bw="5" slack="0"/>
<pin id="469" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/17 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sub_ln1311_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="5"/>
<pin id="476" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/17 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln1311_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/17 "/>
</bind>
</comp>

<comp id="482" class="1004" name="ush_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="9" slack="0"/>
<pin id="485" dir="0" index="2" bw="9" slack="0"/>
<pin id="486" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/17 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln1311_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/17 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln1311_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_2/17 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln1287_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="9" slack="0"/>
<pin id="500" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/17 "/>
</bind>
</comp>

<comp id="502" class="1004" name="r_V_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="25" slack="0"/>
<pin id="504" dir="0" index="1" bw="9" slack="0"/>
<pin id="505" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/17 "/>
</bind>
</comp>

<comp id="508" class="1004" name="r_V_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="25" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/17 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="25" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/17 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln662_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/17 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_6_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="79" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="0" index="3" bw="7" slack="0"/>
<pin id="531" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/17 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_Val2_5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="32" slack="0"/>
<pin id="540" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/17 "/>
</bind>
</comp>

<comp id="544" class="1004" name="result_V_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="1"/>
<pin id="547" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/18 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_Val2_6_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="6"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="1"/>
<pin id="553" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/18 "/>
</bind>
</comp>

<comp id="556" class="1004" name="row_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="13"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/18 "/>
</bind>
</comp>

<comp id="565" class="1005" name="i_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="570" class="1005" name="zext_ln41_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="2"/>
<pin id="572" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln41 "/>
</bind>
</comp>

<comp id="575" class="1005" name="zext_ln41_2_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="2"/>
<pin id="577" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln41_2 "/>
</bind>
</comp>

<comp id="580" class="1005" name="sub_ln45_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="1"/>
<pin id="582" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln45 "/>
</bind>
</comp>

<comp id="588" class="1005" name="j_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="593" class="1005" name="zext_ln42_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="2"/>
<pin id="595" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln42 "/>
</bind>
</comp>

<comp id="598" class="1005" name="zext_ln42_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="2"/>
<pin id="600" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln42_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="output_matrix_addr_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="7"/>
<pin id="605" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="output_matrix_addr "/>
</bind>
</comp>

<comp id="608" class="1005" name="locate_matrix_addr_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="15"/>
<pin id="610" dir="1" index="1" bw="8" slack="15"/>
</pin_list>
<bind>
<opset="locate_matrix_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="sub_ln43_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="6"/>
<pin id="618" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="sub_ln43 "/>
</bind>
</comp>

<comp id="624" class="1005" name="col_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln43_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="2"/>
<pin id="631" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="634" class="1005" name="conv_out_1_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="1"/>
<pin id="636" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_1_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="conv_out_1_load_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_1_load "/>
</bind>
</comp>

<comp id="645" class="1005" name="icmp_ln43_2_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43_2 "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln43_3_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln43_3 "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_V_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="5"/>
<pin id="657" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_V_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="23" slack="5"/>
<pin id="663" dir="1" index="1" bw="23" slack="5"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="and_ln43_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="6"/>
<pin id="668" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln43_1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="p_Result_s_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="6"/>
<pin id="672" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="675" class="1005" name="p_Val2_5_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_7_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="686" class="1005" name="row_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="150"><net_src comp="144" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="154"><net_src comp="151" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="161"><net_src comp="129" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="172"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="183"><net_src comp="151" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="133" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="155" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="91" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="205"><net_src comp="111" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="111" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="111" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="213" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="213" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="22" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="111" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="225" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="122" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="122" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="122" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="122" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="273" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="257" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="314"><net_src comp="144" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="144" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="144" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="30" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="315" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="166" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="141" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="163" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="357"><net_src comp="195" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="354" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="354" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="358" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="368" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="42" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="393"><net_src comp="34" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="36" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="400"><net_src comp="384" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="387" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="40" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="397" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="42" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="401" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="427"><net_src comp="413" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="190" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="44" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="384" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="449"><net_src comp="48" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="50" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="18" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="455"><net_src comp="443" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="52" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="54" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="459" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="58" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="473" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="465" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="459" pin="2"/><net_sink comp="482" pin=2"/></net>

<net id="493"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="482" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="490" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="443" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="494" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="452" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="498" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="60" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="502" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="62" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="514" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="64" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="508" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="66" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="541"><net_src comp="465" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="522" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="526" pin="4"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="68" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="549" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="560"><net_src comp="163" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="32" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="207" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="573"><net_src comp="221" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="578"><net_src comp="235" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="583"><net_src comp="251" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="591"><net_src comp="267" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="596"><net_src comp="281" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="601"><net_src comp="291" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="606"><net_src comp="70" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="611"><net_src comp="77" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="619"><net_src comp="327" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="627"><net_src comp="338" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="632"><net_src comp="344" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="637"><net_src comp="84" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="642"><net_src comp="91" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="648"><net_src comp="372" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="653"><net_src comp="378" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="658"><net_src comp="387" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="664"><net_src comp="397" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="669"><net_src comp="429" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="435" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="678"><net_src comp="536" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="684"><net_src comp="185" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="689"><net_src comp="556" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="166" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_matrix | {24 }
	Port: locate_matrix | {18 }
	Port: conv_out_1 | {}
 - Input state : 
	Port: MaxPool2d.1 : output_matrix | {}
	Port: MaxPool2d.1 : locate_matrix | {}
	Port: MaxPool2d.1 : conv_out_1 | {10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln38 : 1
		i : 1
		br_ln38 : 2
		col : 1
		zext_ln41 : 2
		zext_ln41_1 : 2
		add_ln41 : 2
		zext_ln41_2 : 3
		shl_ln : 1
		zext_ln45_1 : 2
		sub_ln45 : 3
	State 3
		j_0_cast3 : 1
		icmp_ln39 : 1
		j : 1
		br_ln39 : 2
		row : 1
		zext_ln42 : 2
		add_ln42 : 2
		zext_ln42_1 : 3
		add_ln45 : 2
		sext_ln45 : 3
		zext_ln45 : 4
		output_matrix_addr : 5
		locate_matrix_addr : 5
	State 4
		icmp_ln41 : 1
		br_ln41 : 2
		shl_ln43 : 1
		shl_ln43_1 : 1
		sub_ln43 : 1
		tmp : 1
	State 5
		icmp_ln42 : 1
		br_ln42 : 2
		tmp_s : 1
	State 6
	State 7
	State 8
	State 9
	State 10
		sext_ln43 : 1
		conv_out_1_addr : 2
		conv_out_1_load : 3
	State 11
		tmp_12 : 1
		trunc_ln43_1 : 1
		icmp_ln43_2 : 2
		icmp_ln43_3 : 2
		tmp_13 : 1
	State 12
		tmp_V : 1
		tmp_V_1 : 1
		icmp_ln43 : 2
		icmp_ln43_1 : 2
		or_ln43 : 3
		and_ln43 : 3
		and_ln43_1 : 3
		br_ln43 : 3
		p_Result_s : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		zext_ln682 : 1
		add_ln339 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
		sext_ln1311_1 : 4
		sext_ln1311_2 : 4
		zext_ln1287 : 5
		r_V : 5
		r_V_1 : 6
		tmp_5 : 6
		zext_ln662 : 7
		tmp_6 : 7
		p_Val2_5 : 8
	State 18
		p_Val2_6 : 1
		max_num_2 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|  sitofp  |      grp_fu_185      |    0    |   340   |   554   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_190      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_207       |    0    |    0    |    13   |
|          |    add_ln41_fu_229   |    0    |    0    |    15   |
|          |       j_fu_267       |    0    |    0    |    13   |
|          |    add_ln42_fu_285   |    0    |    0    |    15   |
|    add   |    add_ln45_fu_295   |    0    |    0    |    15   |
|          |     col_1_fu_338     |    0    |    0    |    39   |
|          |    add_ln43_fu_344   |    0    |    0    |    39   |
|          |   add_ln339_fu_459   |    0    |    0    |    15   |
|          |     row_1_fu_556     |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln38_fu_201   |    0    |    0    |    9    |
|          |   icmp_ln39_fu_261   |    0    |    0    |    9    |
|          |   icmp_ln41_fu_310   |    0    |    0    |    18   |
|   icmp   |   icmp_ln42_fu_333   |    0    |    0    |    18   |
|          |  icmp_ln43_2_fu_372  |    0    |    0    |    11   |
|          |  icmp_ln43_3_fu_378  |    0    |    0    |    18   |
|          |   icmp_ln43_fu_401   |    0    |    0    |    11   |
|          |  icmp_ln43_1_fu_407  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln45_fu_251   |    0    |    0    |    15   |
|    sub   |    sub_ln43_fu_327   |    0    |    0    |    39   |
|          |   sub_ln1311_fu_473  |    0    |    0    |    15   |
|          |   result_V_1_fu_544  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln43_fu_315   |    0    |    0    |    0    |
|    shl   |   shl_ln43_1_fu_321  |    0    |    0    |    0    |
|          |     r_V_1_fu_508     |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |      ush_fu_482      |    0    |    0    |    9    |
|  select  |    p_Val2_5_fu_536   |    0    |    0    |    32   |
|          |    p_Val2_6_fu_549   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   lshr   |      r_V_fu_502      |    0    |    0    |    73   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln43_fu_413    |    0    |    0    |    2    |
|          |   or_ln43_1_fu_419   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln43_fu_423   |    0    |    0    |    2    |
|          |   and_ln43_1_fu_429  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |      col_fu_213      |    0    |    0    |    0    |
|bitconcatenate|     shl_ln_fu_239    |    0    |    0    |    0    |
|          |      row_fu_273      |    0    |    0    |    0    |
|          |   mantissa_V_fu_443  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln41_fu_221   |    0    |    0    |    0    |
|          |  zext_ln41_1_fu_225  |    0    |    0    |    0    |
|          |  zext_ln41_2_fu_235  |    0    |    0    |    0    |
|          |  zext_ln45_1_fu_247  |    0    |    0    |    0    |
|          |   j_0_cast3_fu_257   |    0    |    0    |    0    |
|   zext   |   zext_ln42_fu_281   |    0    |    0    |    0    |
|          |  zext_ln42_1_fu_291  |    0    |    0    |    0    |
|          |   zext_ln45_fu_304   |    0    |    0    |    0    |
|          |   zext_ln682_fu_452  |    0    |    0    |    0    |
|          |   zext_ln339_fu_456  |    0    |    0    |    0    |
|          |  zext_ln1287_fu_498  |    0    |    0    |    0    |
|          |   zext_ln662_fu_522  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln45_fu_300   |    0    |    0    |    0    |
|          |   sext_ln43_fu_349   |    0    |    0    |    0    |
|   sext   |  sext_ln1311_fu_478  |    0    |    0    |    0    |
|          | sext_ln1311_1_fu_490 |    0    |    0    |    0    |
|          | sext_ln1311_2_fu_494 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_12_fu_358    |    0    |    0    |    0    |
|partselect|     tmp_V_fu_387     |    0    |    0    |    0    |
|          |     tmp_6_fu_526     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln43_1_fu_368 |    0    |    0    |    0    |
|          |    tmp_V_1_fu_397    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_Result_s_fu_435  |    0    |    0    |    0    |
| bitselect|     isNeg_fu_465     |    0    |    0    |    0    |
|          |     tmp_5_fu_514     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   406   |   1471  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln43_reg_629     |   32   |
|    and_ln43_1_reg_666    |    1   |
|       col_0_reg_141      |   32   |
|       col_1_reg_624      |   32   |
|  conv_out_1_addr_reg_634 |   10   |
|  conv_out_1_load_reg_639 |   32   |
|        i_0_reg_107       |    4   |
|         i_reg_565        |    4   |
|    icmp_ln43_2_reg_645   |    1   |
|    icmp_ln43_3_reg_650   |    1   |
|        j_0_reg_118       |    4   |
|         j_reg_588        |    4   |
|locate_matrix_addr_reg_608|    8   |
|     max_num_0_reg_129    |   32   |
|     max_num_1_reg_151    |   32   |
|     max_num_2_reg_173    |   32   |
|output_matrix_addr_reg_603|    8   |
|    p_Result_s_reg_670    |    1   |
|     p_Val2_5_reg_675     |   32   |
|          reg_195         |   32   |
|       row_0_reg_163      |   32   |
|       row_1_reg_686      |   32   |
|     sub_ln43_reg_616     |   32   |
|     sub_ln45_reg_580     |    9   |
|       tmp_7_reg_681      |   32   |
|      tmp_V_1_reg_661     |   23   |
|       tmp_V_reg_655      |    8   |
|    zext_ln41_2_reg_575   |   32   |
|     zext_ln41_reg_570    |   32   |
|    zext_ln42_1_reg_598   |   32   |
|     zext_ln42_reg_593    |   32   |
+--------------------------+--------+
|           Total          |   630  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |  10  |   20   ||    9    |
| max_num_0_reg_129 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_185    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_190    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   244  || 7.12175 ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   406  |  1471  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   42   |
|  Register |    -   |    -   |   630  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |  1036  |  1513  |
+-----------+--------+--------+--------+--------+
