$date
	Mon Oct 17 09:57:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 4 ! G [3:0] $end
$var reg 4 " B [3:0] $end
$scope module ex $end
$var wire 4 # B [3:0] $end
$var wire 1 $ i $end
$var wire 4 % w0 [3:0] $end
$var wire 4 & w3 [3:0] $end
$var wire 4 ' w2 [3:0] $end
$var wire 4 ( w1 [3:0] $end
$var wire 4 ) G [3:0] $end
$scope module stage0 $end
$var wire 2 * s [1:0] $end
$var wire 4 + w [3:0] $end
$var reg 1 , f $end
$upscope $end
$scope module stage1 $end
$var wire 2 - s [1:0] $end
$var wire 4 . w [3:0] $end
$var reg 1 / f $end
$upscope $end
$scope module stage2 $end
$var wire 2 0 s [1:0] $end
$var wire 4 1 w [3:0] $end
$var reg 1 2 f $end
$upscope $end
$scope module stage3 $end
$var wire 2 3 s [1:0] $end
$var wire 4 4 w [3:0] $end
$var reg 1 5 f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
b0 4
b0 3
02
b0 1
b0 0
0/
b1100 .
b0 -
0,
b110 +
b0 *
b0 )
b1100 (
b0 '
b0 &
b110 %
0$
b0 #
b0 "
b0 !
$end
#20
b1 !
b1 )
1,
b1 *
b1 -
b1 0
b1 3
b1 "
b1 #
#40
b11 !
b11 )
1/
b10 *
b10 -
b10 0
b10 3
b10 "
b10 #
#60
b10 !
b10 )
0,
b11 *
b11 -
b11 0
b11 3
b11 "
b11 #
#80
b110 !
b110 )
12
b1111 '
b1111 1
1$
b11 (
b11 .
b0 *
b0 -
b0 0
b0 3
b100 "
b100 #
#100
b111 !
b111 )
1,
b1 *
b1 -
b1 0
b1 3
b101 "
b101 #
#120
b101 !
b101 )
0/
b10 *
b10 -
b10 0
b10 3
b110 "
b110 #
#140
b100 !
b100 )
0,
b11 *
b11 -
b11 0
b11 3
b111 "
b111 #
#160
b1100 !
b1100 )
15
b1100 (
b1100 .
b1111 &
b1111 4
b0 *
b0 -
b0 0
b0 3
b1000 "
b1000 #
#180
b1101 !
b1101 )
1,
b1 *
b1 -
b1 0
b1 3
b1001 "
b1001 #
#200
b1111 !
b1111 )
1/
b10 *
b10 -
b10 0
b10 3
b1010 "
b1010 #
#220
b1110 !
b1110 )
0,
b11 *
b11 -
b11 0
b11 3
b1011 "
b1011 #
#240
b1010 !
b1010 )
02
b0 '
b0 1
0$
b11 (
b11 .
b0 *
b0 -
b0 0
b0 3
b1100 "
b1100 #
#260
b1011 !
b1011 )
1,
b1 *
b1 -
b1 0
b1 3
b1101 "
b1101 #
#280
b1001 !
b1001 )
0/
b10 *
b10 -
b10 0
b10 3
b1110 "
b1110 #
#300
b1000 !
b1000 )
0,
b11 *
b11 -
b11 0
b11 3
b1111 "
b1111 #
#320
