# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Modulo brojac na dole.srcs/sources_1/new/brojac.vhd" \
"../../../../Modulo brojac na dole.srcs/sim_1/new/brojac_tb.vhd" \

# Do not sort compile order
nosort
