{
  "module_name": "other.json",
  "hash_id": "b8b111e36edaac114981aec9d8e0ee20d43de2902fc4c8568752cab14868da91",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/fujitsu/a64fx/other.json",
  "human_readable_source": "[\n  {\n    \"PublicDescription\": \"This event counts the occurrence count of the micro-operation split.\",\n    \"EventCode\": \"0x139\",\n    \"EventName\": \"UOP_SPLIT\",\n    \"BriefDescription\": \"This event counts the occurrence count of the micro-operation split.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no operation was committed because the oldest and uncommitted load/store/prefetch operation waits for memory access.\",\n    \"EventCode\": \"0x180\",\n    \"EventName\": \"LD_COMP_WAIT_L2_MISS\",\n    \"BriefDescription\": \"This event counts every cycle that no operation was committed because the oldest and uncommitted load/store/prefetch operation waits for memory access.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed because the oldest and uncommitted integer load operation waits for memory access.\",\n    \"EventCode\": \"0x181\",\n    \"EventName\": \"LD_COMP_WAIT_L2_MISS_EX\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed because the oldest and uncommitted integer load operation waits for memory access.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed because the oldest and uncommitted load/store/prefetch operation waits for L2 cache access.\",\n    \"EventCode\": \"0x182\",\n    \"EventName\": \"LD_COMP_WAIT_L1_MISS\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed because the oldest and uncommitted load/store/prefetch operation waits for L2 cache access.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed because the oldest and uncommitted integer load operation waits for L2 cache access.\",\n    \"EventCode\": \"0x183\",\n    \"EventName\": \"LD_COMP_WAIT_L1_MISS_EX\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed because the oldest and uncommitted integer load operation waits for L2 cache access.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed because the oldest and uncommitted load/store/prefetch operation waits for L1D cache, L2 cache and memory access.\",\n    \"EventCode\": \"0x184\",\n    \"EventName\": \"LD_COMP_WAIT\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed because the oldest and uncommitted load/store/prefetch operation waits for L1D cache, L2 cache and memory access.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed because the oldest and uncommitted integer load operation waits for L1D cache, L2 cache and memory access.\",\n    \"EventCode\": \"0x185\",\n    \"EventName\": \"LD_COMP_WAIT_EX\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed because the oldest and uncommitted integer load operation waits for L1D cache, L2 cache and memory access.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed due to the lack of an available prefetch port.\",\n    \"EventCode\": \"0x186\",\n    \"EventName\": \"LD_COMP_WAIT_PFP_BUSY\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed due to the lack of an available prefetch port.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts the LD_COMP_WAIT_PFP_BUSY caused by an integer load operation.\",\n    \"EventCode\": \"0x187\",\n    \"EventName\": \"LD_COMP_WAIT_PFP_BUSY_EX\",\n    \"BriefDescription\": \"This event counts the LD_COMP_WAIT_PFP_BUSY caused by an integer load operation.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts the LD_COMP_WAIT_PFP_BUSY caused by a software prefetch instruction.\",\n    \"EventCode\": \"0x188\",\n    \"EventName\": \"LD_COMP_WAIT_PFP_BUSY_SWPF\",\n    \"BriefDescription\": \"This event counts the LD_COMP_WAIT_PFP_BUSY caused by a software prefetch instruction.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed and the oldest and uncommitted instruction is an integer or floating-point/SIMD instruction.\",\n    \"EventCode\": \"0x189\",\n    \"EventName\": \"EU_COMP_WAIT\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed and the oldest and uncommitted instruction is an integer or floating-point/SIMD instruction.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed and the oldest and uncommitted instruction is a floating-point/SIMD instruction.\",\n    \"EventCode\": \"0x18A\",\n    \"EventName\": \"FL_COMP_WAIT\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed and the oldest and uncommitted instruction is a floating-point/SIMD instruction.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed and the oldest and uncommitted instruction is a branch instruction.\",\n    \"EventCode\": \"0x18B\",\n    \"EventName\": \"BR_COMP_WAIT\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed and the oldest and uncommitted instruction is a branch instruction.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed because the CSE is empty.\",\n    \"EventCode\": \"0x18C\",\n    \"EventName\": \"ROB_EMPTY\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed because the CSE is empty.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed because the CSE is empty and the store port (SP) is full.\",\n    \"EventCode\": \"0x18D\",\n    \"EventName\": \"ROB_EMPTY_STQ_BUSY\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed because the CSE is empty and the store port (SP) is full.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that the instruction unit is halted by the WFE/WFI instruction.\",\n    \"EventCode\": \"0x18E\",\n    \"EventName\": \"WFE_WFI_CYCLE\",\n    \"BriefDescription\": \"This event counts every cycle that the instruction unit is halted by the WFE/WFI instruction.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that no instruction was committed, but counts at the time when commits MOVPRFX only.\",\n    \"EventCode\": \"0x190\",\n    \"EventName\": \"_0INST_COMMIT\",\n    \"BriefDescription\": \"This event counts every cycle that no instruction was committed, but counts at the time when commits MOVPRFX only.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that one instruction is committed.\",\n    \"EventCode\": \"0x191\",\n    \"EventName\": \"_1INST_COMMIT\",\n    \"BriefDescription\": \"This event counts every cycle that one instruction is committed.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that two instructions are committed.\",\n    \"EventCode\": \"0x192\",\n    \"EventName\": \"_2INST_COMMIT\",\n    \"BriefDescription\": \"This event counts every cycle that two instructions are committed.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that three instructions are committed.\",\n    \"EventCode\": \"0x193\",\n    \"EventName\": \"_3INST_COMMIT\",\n    \"BriefDescription\": \"This event counts every cycle that three instructions are committed.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that four instructions are committed.\",\n    \"EventCode\": \"0x194\",\n    \"EventName\": \"_4INST_COMMIT\",\n    \"BriefDescription\": \"This event counts every cycle that four instructions are committed.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that only any micro-operations are committed.\",\n    \"EventCode\": \"0x198\",\n    \"EventName\": \"UOP_ONLY_COMMIT\",\n    \"BriefDescription\": \"This event counts every cycle that only any micro-operations are committed.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts every cycle that only the MOVPRFX instruction is committed.\",\n    \"EventCode\": \"0x199\",\n    \"EventName\": \"SINGLE_MOVPRFX_COMMIT\",\n    \"BriefDescription\": \"This event counts every cycle that only the MOVPRFX instruction is committed.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts energy consumption per cycle of core.\",\n    \"EventCode\": \"0x1E0\",\n    \"EventName\": \"EA_CORE\",\n    \"BriefDescription\": \"This event counts energy consumption per cycle of core.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts streaming prefetch requests to L1D cache generated by hardware prefetcher.\",\n    \"EventCode\": \"0x230\",\n    \"EventName\": \"L1HWPF_STREAM_PF\",\n    \"BriefDescription\": \"This event counts streaming prefetch requests to L1D cache generated by hardware prefetcher.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts allocation type prefetch injection requests to L1D cache generated by hardware prefetcher.\",\n    \"EventCode\": \"0x231\",\n    \"EventName\": \"L1HWPF_INJ_ALLOC_PF\",\n    \"BriefDescription\": \"This event counts allocation type prefetch injection requests to L1D cache generated by hardware prefetcher.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts non-allocation type prefetch injection requests to L1D cache generated by hardware prefetcher.\",\n    \"EventCode\": \"0x232\",\n    \"EventName\": \"L1HWPF_INJ_NOALLOC_PF\",\n    \"BriefDescription\": \"This event counts non-allocation type prefetch injection requests to L1D cache generated by hardware prefetcher.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts streaming prefetch requests to L2 cache generated by hardware prefecher.\",\n    \"EventCode\": \"0x233\",\n    \"EventName\": \"L2HWPF_STREAM_PF\",\n    \"BriefDescription\": \"This event counts streaming prefetch requests to L2 cache generated by hardware prefecher.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts allocation type prefetch injection requests to L2 cache generated by hardware prefetcher.\",\n    \"EventCode\": \"0x234\",\n    \"EventName\": \"L2HWPF_INJ_ALLOC_PF\",\n    \"BriefDescription\": \"This event counts allocation type prefetch injection requests to L2 cache generated by hardware prefetcher.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts non-allocation type prefetch injection requests to L2 cache generated by hardware prefetcher.\",\n    \"EventCode\": \"0x235\",\n    \"EventName\": \"L2HWPF_INJ_NOALLOC_PF\",\n    \"BriefDescription\": \"This event counts non-allocation type prefetch injection requests to L2 cache generated by hardware prefetcher.\"\n  },\n  {\n    \"PublicDescription\": \"This event counts prefetch requests to L2 cache generated by the other causes.\",\n    \"EventCode\": \"0x236\",\n    \"EventName\": \"L2HWPF_OTHER\",\n    \"BriefDescription\": \"This event counts prefetch requests to L2 cache generated by the other causes.\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}