{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1566936262555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1566936262555 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cinna-BoN-FPGA 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"Cinna-BoN-FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1566936262555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566936262605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566936262605 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1566936262995 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1566936263015 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1566936263095 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1566936273980 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk~inputCLKENA0 98 global CLKCTRL_G6 " "i_clk~inputCLKENA0 with 98 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1566936274028 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1566936274028 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566936274029 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1566936274032 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566936274032 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566936274032 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1566936274033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1566936274033 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1566936274033 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'embedded_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1566936274619 ""}
{ "Info" "ISTA_SDC_FOUND" "embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc " "Reading SDC File: 'embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1566936274620 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 46 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at embedded_system_nios2_qsys_0.sdc(46): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_break:the_embedded_system_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274620 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 46 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at embedded_system_nios2_qsys_0.sdc(46): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$embedded_system_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$embedded_system_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$embedded_system_nios2_qsys_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$embedded_system_nios2_qsys_0_jtag_sr*\]" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1566936274621 ""}  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(46): Argument <to> is an empty collection" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 47 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at embedded_system_nios2_qsys_0.sdc(47): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 47 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at embedded_system_nios2_qsys_0.sdc(47): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$embedded_system_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$embedded_system_nios2_qsys_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$embedded_system_nios2_qsys_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$embedded_system_nios2_qsys_0_jtag_sr\[33\]\]" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1566936274622 ""}  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(47): Argument <to> is an empty collection" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 48 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at embedded_system_nios2_qsys_0.sdc(48): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 48 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at embedded_system_nios2_qsys_0.sdc(48): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$embedded_system_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$embedded_system_nios2_qsys_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$embedded_system_nios2_qsys_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$embedded_system_nios2_qsys_0_jtag_sr\[0\]\]" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1566936274623 ""}  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(48): Argument <to> is an empty collection" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274623 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 49 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at embedded_system_nios2_qsys_0.sdc(49): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274623 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 49 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at embedded_system_nios2_qsys_0.sdc(49): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$embedded_system_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$embedded_system_nios2_qsys_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$embedded_system_nios2_qsys_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$embedded_system_nios2_qsys_0_jtag_sr\[34\]\]" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1566936274623 ""}  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(49): Argument <to> is an empty collection" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274623 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 50 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at embedded_system_nios2_qsys_0.sdc(50): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_ocimem:the_embedded_system_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$embedded_system_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$embedded_system_nios2_qsys_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$embedded_system_nios2_qsys_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$embedded_system_nios2_qsys_0_jtag_sr*\]" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1566936274624 ""}  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(50): Argument <to> is an empty collection" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 51 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at embedded_system_nios2_qsys_0.sdc(51): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_tck:the_embedded_system_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 51 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at embedded_system_nios2_qsys_0.sdc(51): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$embedded_system_nios2_qsys_0_jtag_sr*    -to *\$embedded_system_nios2_qsys_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$embedded_system_nios2_qsys_0_jtag_sr*    -to *\$embedded_system_nios2_qsys_0_jtag_sysclk_path\|*jdo*" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1566936274624 ""}  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(51): Argument <to> is not an object ID" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at embedded_system_nios2_qsys_0.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 52 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at embedded_system_nios2_qsys_0.sdc(52): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_jtag_debug_module_wrapper:the_embedded_system_nios2_qsys_0_jtag_debug_module_wrapper\|embedded_system_nios2_qsys_0_jtag_debug_module_sysclk:the_embedded_system_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$embedded_system_nios2_qsys_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$embedded_system_nios2_qsys_0_jtag_sysclk_path\|ir*" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1566936274625 ""}  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(52): Argument <to> is not an object ID" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at embedded_system_nios2_qsys_0.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274626 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "embedded_system_nios2_qsys_0.sdc 53 *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at embedded_system_nios2_qsys_0.sdc(53): *embedded_system_nios2_qsys_0:*\|embedded_system_nios2_qsys_0_nios2_oci:the_embedded_system_nios2_qsys_0_nios2_oci\|embedded_system_nios2_qsys_0_nios2_oci_debug:the_embedded_system_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$embedded_system_nios2_qsys_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$embedded_system_nios2_qsys_0_oci_debug_path\|monitor_go" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1566936274626 ""}  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path embedded_system_nios2_qsys_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at embedded_system_nios2_qsys_0.sdc(53): Argument <to> is not an object ID" {  } { { "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" "" { Text "D:/Cinna-BoN-FPGA/embedded_system/synthesis/submodules/embedded_system_nios2_qsys_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274626 ""}
{ "Info" "ISTA_SDC_FOUND" "Cinna-BoN-FPGA.sdc " "Reading SDC File: 'Cinna-BoN-FPGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1566936274626 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Cinna-BoN-FPGA.sdc 4 clk port " "Ignored filter at Cinna-BoN-FPGA.sdc(4): clk could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Cinna-BoN-FPGA.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at Cinna-BoN-FPGA.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk -period \"50MHz\" \[get_ports clk\] " "create_clock -name clk -period \"50MHz\" \[get_ports clk\]" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1566936274627 ""}  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Cinna-BoN-FPGA.sdc 10 LED port " "Ignored filter at Cinna-BoN-FPGA.sdc(10): LED could not be matched with a port" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1566936274627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Cinna-BoN-FPGA.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at Cinna-BoN-FPGA.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LED\] " "set_false_path -from * -to \[get_ports LED\]" {  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1566936274627 ""}  } { { "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" "" { Text "D:/Cinna-BoN-FPGA/Cinna-BoN-FPGA.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1566936274627 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1566936274627 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1566936274630 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1566936274630 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1566936274630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1566936274644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1566936274644 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1566936274644 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_adc_miso " "Node \"i_adc_miso\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_adc_miso" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_btn1 " "Node \"i_btn1\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_btn1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_adc_convst " "Node \"o_adc_convst\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_adc_convst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_adc_mosi " "Node \"o_adc_mosi\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_adc_mosi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_adc_sck " "Node \"o_adc_sck\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_adc_sck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_clk " "Node \"o_dac_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[10\] " "Node \"o_dac_data\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[11\] " "Node \"o_dac_data\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[12\] " "Node \"o_dac_data\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[13\] " "Node \"o_dac_data\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[1\] " "Node \"o_dac_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[2\] " "Node \"o_dac_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[6\] " "Node \"o_dac_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[7\] " "Node \"o_dac_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[8\] " "Node \"o_dac_data\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_data\[9\] " "Node \"o_dac_data\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_data\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led2 " "Node \"o_led2\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led3 " "Node \"o_led3\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led4 " "Node \"o_led4\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led5 " "Node \"o_led5\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1566936274670 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1566936274670 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566936274671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1566936279971 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1566936280120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566936281173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1566936282028 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1566936283176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566936283176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1566936284192 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "D:/Cinna-BoN-FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1566936288795 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1566936288795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1566936289531 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1566936289531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566936289536 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1566936290738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566936290777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566936291114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566936291114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566936292052 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566936294572 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1566936294846 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.fit.smsg " "Generated suppressed messages file D:/Cinna-BoN-FPGA/output_files/Cinna-BoN-FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1566936294915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2346 " "Peak virtual memory: 2346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566936295579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 16:04:55 2019 " "Processing ended: Tue Aug 27 16:04:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566936295579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566936295579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566936295579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566936295579 ""}
