--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf

Design file:              ALU.ncd
Physical constraint file: ALU.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock alu_mode<0>
------------+------------+------------+-------------------+--------+
            |Max Setup to|Max Hold to |                   | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
------------+------------+------------+-------------------+--------+
in1<0>      |    6.774(F)|    1.057(F)|calc_result_not0001|   0.000|
in1<1>      |    5.930(F)|    2.040(F)|calc_result_not0001|   0.000|
in1<2>      |    6.145(F)|    1.608(F)|calc_result_not0001|   0.000|
in1<3>      |    5.994(F)|    1.897(F)|calc_result_not0001|   0.000|
in1<4>      |    5.121(F)|    1.293(F)|calc_result_not0001|   0.000|
in1<5>      |    6.347(F)|    0.125(F)|calc_result_not0001|   0.000|
in1<6>      |    5.642(F)|    0.480(F)|calc_result_not0001|   0.000|
in1<7>      |    5.683(F)|    1.023(F)|calc_result_not0001|   0.000|
in1<8>      |    6.141(F)|    1.846(F)|calc_result_not0001|   0.000|
in1<9>      |    6.564(F)|    1.376(F)|calc_result_not0001|   0.000|
in1<10>     |    4.899(F)|    1.421(F)|calc_result_not0001|   0.000|
in1<11>     |    8.185(F)|    0.006(F)|calc_result_not0001|   0.000|
in1<12>     |    5.828(F)|    2.429(F)|calc_result_not0001|   0.000|
in1<13>     |    6.289(F)|    1.518(F)|calc_result_not0001|   0.000|
in1<14>     |    5.547(F)|    1.918(F)|calc_result_not0001|   0.000|
in1<15>     |    5.125(F)|    1.529(F)|calc_result_not0001|   0.000|
in2<0>      |    7.476(F)|    1.919(F)|calc_result_not0001|   0.000|
in2<1>      |    7.286(F)|    1.597(F)|calc_result_not0001|   0.000|
in2<2>      |    4.290(F)|    1.980(F)|calc_result_not0001|   0.000|
in2<3>      |    5.016(F)|    2.033(F)|calc_result_not0001|   0.000|
in2<4>      |    6.229(F)|    1.736(F)|calc_result_not0001|   0.000|
in2<5>      |    6.836(F)|    1.663(F)|calc_result_not0001|   0.000|
in2<6>      |    6.315(F)|    1.626(F)|calc_result_not0001|   0.000|
in2<7>      |    6.973(F)|    1.311(F)|calc_result_not0001|   0.000|
in2<8>      |    6.941(F)|    1.196(F)|calc_result_not0001|   0.000|
in2<9>      |    6.448(F)|    2.088(F)|calc_result_not0001|   0.000|
in2<10>     |    6.781(F)|    1.733(F)|calc_result_not0001|   0.000|
in2<11>     |    7.418(F)|    1.375(F)|calc_result_not0001|   0.000|
in2<12>     |    7.297(F)|    1.675(F)|calc_result_not0001|   0.000|
in2<13>     |    7.001(F)|    1.752(F)|calc_result_not0001|   0.000|
in2<14>     |    7.218(F)|    1.788(F)|calc_result_not0001|   0.000|
in2<15>     |    6.837(F)|    1.815(F)|calc_result_not0001|   0.000|
------------+------------+------------+-------------------+--------+

Setup/Hold to clock alu_mode<1>
------------+------------+------------+-------------------+--------+
            |Max Setup to|Max Hold to |                   | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
------------+------------+------------+-------------------+--------+
in1<0>      |    6.494(F)|    1.406(F)|calc_result_not0001|   0.000|
in1<1>      |    5.650(F)|    2.389(F)|calc_result_not0001|   0.000|
in1<2>      |    5.865(F)|    1.957(F)|calc_result_not0001|   0.000|
in1<3>      |    5.714(F)|    2.246(F)|calc_result_not0001|   0.000|
in1<4>      |    4.841(F)|    1.642(F)|calc_result_not0001|   0.000|
in1<5>      |    6.067(F)|    0.474(F)|calc_result_not0001|   0.000|
in1<6>      |    5.362(F)|    0.829(F)|calc_result_not0001|   0.000|
in1<7>      |    5.403(F)|    1.372(F)|calc_result_not0001|   0.000|
in1<8>      |    5.861(F)|    2.195(F)|calc_result_not0001|   0.000|
in1<9>      |    6.284(F)|    1.725(F)|calc_result_not0001|   0.000|
in1<10>     |    4.619(F)|    1.770(F)|calc_result_not0001|   0.000|
in1<11>     |    7.905(F)|    0.355(F)|calc_result_not0001|   0.000|
in1<12>     |    5.548(F)|    2.778(F)|calc_result_not0001|   0.000|
in1<13>     |    6.009(F)|    1.867(F)|calc_result_not0001|   0.000|
in1<14>     |    5.267(F)|    2.267(F)|calc_result_not0001|   0.000|
in1<15>     |    4.845(F)|    1.878(F)|calc_result_not0001|   0.000|
in2<0>      |    7.196(F)|    2.268(F)|calc_result_not0001|   0.000|
in2<1>      |    7.006(F)|    1.946(F)|calc_result_not0001|   0.000|
in2<2>      |    4.010(F)|    2.329(F)|calc_result_not0001|   0.000|
in2<3>      |    4.736(F)|    2.382(F)|calc_result_not0001|   0.000|
in2<4>      |    5.949(F)|    2.085(F)|calc_result_not0001|   0.000|
in2<5>      |    6.556(F)|    2.012(F)|calc_result_not0001|   0.000|
in2<6>      |    6.035(F)|    1.975(F)|calc_result_not0001|   0.000|
in2<7>      |    6.693(F)|    1.660(F)|calc_result_not0001|   0.000|
in2<8>      |    6.661(F)|    1.545(F)|calc_result_not0001|   0.000|
in2<9>      |    6.168(F)|    2.437(F)|calc_result_not0001|   0.000|
in2<10>     |    6.501(F)|    2.082(F)|calc_result_not0001|   0.000|
in2<11>     |    7.138(F)|    1.724(F)|calc_result_not0001|   0.000|
in2<12>     |    7.017(F)|    2.024(F)|calc_result_not0001|   0.000|
in2<13>     |    6.721(F)|    2.101(F)|calc_result_not0001|   0.000|
in2<14>     |    6.938(F)|    2.137(F)|calc_result_not0001|   0.000|
in2<15>     |    6.557(F)|    2.164(F)|calc_result_not0001|   0.000|
------------+------------+------------+-------------------+--------+

Setup/Hold to clock alu_mode<2>
------------+------------+------------+-------------------+--------+
            |Max Setup to|Max Hold to |                   | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
------------+------------+------------+-------------------+--------+
in1<0>      |    7.222(F)|    0.497(F)|calc_result_not0001|   0.000|
in1<1>      |    6.378(F)|    1.480(F)|calc_result_not0001|   0.000|
in1<2>      |    6.593(F)|    1.048(F)|calc_result_not0001|   0.000|
in1<3>      |    6.442(F)|    1.337(F)|calc_result_not0001|   0.000|
in1<4>      |    5.569(F)|    0.733(F)|calc_result_not0001|   0.000|
in1<5>      |    6.795(F)|   -0.435(F)|calc_result_not0001|   0.000|
in1<6>      |    6.090(F)|   -0.080(F)|calc_result_not0001|   0.000|
in1<7>      |    6.131(F)|    0.463(F)|calc_result_not0001|   0.000|
in1<8>      |    6.589(F)|    1.286(F)|calc_result_not0001|   0.000|
in1<9>      |    7.012(F)|    0.816(F)|calc_result_not0001|   0.000|
in1<10>     |    5.347(F)|    0.861(F)|calc_result_not0001|   0.000|
in1<11>     |    8.633(F)|   -0.554(F)|calc_result_not0001|   0.000|
in1<12>     |    6.276(F)|    1.869(F)|calc_result_not0001|   0.000|
in1<13>     |    6.737(F)|    0.958(F)|calc_result_not0001|   0.000|
in1<14>     |    5.995(F)|    1.358(F)|calc_result_not0001|   0.000|
in1<15>     |    5.573(F)|    0.969(F)|calc_result_not0001|   0.000|
in2<0>      |    7.924(F)|    1.359(F)|calc_result_not0001|   0.000|
in2<1>      |    7.734(F)|    1.037(F)|calc_result_not0001|   0.000|
in2<2>      |    4.738(F)|    1.420(F)|calc_result_not0001|   0.000|
in2<3>      |    5.464(F)|    1.473(F)|calc_result_not0001|   0.000|
in2<4>      |    6.677(F)|    1.176(F)|calc_result_not0001|   0.000|
in2<5>      |    7.284(F)|    1.103(F)|calc_result_not0001|   0.000|
in2<6>      |    6.763(F)|    1.066(F)|calc_result_not0001|   0.000|
in2<7>      |    7.421(F)|    0.751(F)|calc_result_not0001|   0.000|
in2<8>      |    7.389(F)|    0.636(F)|calc_result_not0001|   0.000|
in2<9>      |    6.896(F)|    1.528(F)|calc_result_not0001|   0.000|
in2<10>     |    7.229(F)|    1.173(F)|calc_result_not0001|   0.000|
in2<11>     |    7.866(F)|    0.815(F)|calc_result_not0001|   0.000|
in2<12>     |    7.745(F)|    1.115(F)|calc_result_not0001|   0.000|
in2<13>     |    7.449(F)|    1.192(F)|calc_result_not0001|   0.000|
in2<14>     |    7.666(F)|    1.228(F)|calc_result_not0001|   0.000|
in2<15>     |    7.285(F)|    1.255(F)|calc_result_not0001|   0.000|
------------+------------+------------+-------------------+--------+

Clock alu_mode<0> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
result<0>   |    8.022(F)|calc_result_not0001|   0.000|
result<1>   |    8.101(F)|calc_result_not0001|   0.000|
result<2>   |    8.101(F)|calc_result_not0001|   0.000|
result<3>   |    8.084(F)|calc_result_not0001|   0.000|
result<4>   |    8.026(F)|calc_result_not0001|   0.000|
result<5>   |    8.035(F)|calc_result_not0001|   0.000|
result<6>   |    8.090(F)|calc_result_not0001|   0.000|
result<7>   |    8.022(F)|calc_result_not0001|   0.000|
result<8>   |    8.310(F)|calc_result_not0001|   0.000|
result<9>   |    7.992(F)|calc_result_not0001|   0.000|
result<10>  |    8.026(F)|calc_result_not0001|   0.000|
result<11>  |    8.040(F)|calc_result_not0001|   0.000|
result<12>  |    8.007(F)|calc_result_not0001|   0.000|
result<13>  |    7.996(F)|calc_result_not0001|   0.000|
result<14>  |    8.040(F)|calc_result_not0001|   0.000|
result<15>  |    7.992(F)|calc_result_not0001|   0.000|
------------+------------+-------------------+--------+

Clock alu_mode<1> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
result<0>   |    8.371(F)|calc_result_not0001|   0.000|
result<1>   |    8.450(F)|calc_result_not0001|   0.000|
result<2>   |    8.450(F)|calc_result_not0001|   0.000|
result<3>   |    8.433(F)|calc_result_not0001|   0.000|
result<4>   |    8.375(F)|calc_result_not0001|   0.000|
result<5>   |    8.384(F)|calc_result_not0001|   0.000|
result<6>   |    8.439(F)|calc_result_not0001|   0.000|
result<7>   |    8.371(F)|calc_result_not0001|   0.000|
result<8>   |    8.659(F)|calc_result_not0001|   0.000|
result<9>   |    8.341(F)|calc_result_not0001|   0.000|
result<10>  |    8.375(F)|calc_result_not0001|   0.000|
result<11>  |    8.389(F)|calc_result_not0001|   0.000|
result<12>  |    8.356(F)|calc_result_not0001|   0.000|
result<13>  |    8.345(F)|calc_result_not0001|   0.000|
result<14>  |    8.389(F)|calc_result_not0001|   0.000|
result<15>  |    8.341(F)|calc_result_not0001|   0.000|
------------+------------+-------------------+--------+

Clock alu_mode<2> to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
result<0>   |    7.462(F)|calc_result_not0001|   0.000|
result<1>   |    7.541(F)|calc_result_not0001|   0.000|
result<2>   |    7.541(F)|calc_result_not0001|   0.000|
result<3>   |    7.524(F)|calc_result_not0001|   0.000|
result<4>   |    7.466(F)|calc_result_not0001|   0.000|
result<5>   |    7.475(F)|calc_result_not0001|   0.000|
result<6>   |    7.530(F)|calc_result_not0001|   0.000|
result<7>   |    7.462(F)|calc_result_not0001|   0.000|
result<8>   |    7.750(F)|calc_result_not0001|   0.000|
result<9>   |    7.432(F)|calc_result_not0001|   0.000|
result<10>  |    7.466(F)|calc_result_not0001|   0.000|
result<11>  |    7.480(F)|calc_result_not0001|   0.000|
result<12>  |    7.447(F)|calc_result_not0001|   0.000|
result<13>  |    7.436(F)|calc_result_not0001|   0.000|
result<14>  |    7.480(F)|calc_result_not0001|   0.000|
result<15>  |    7.432(F)|calc_result_not0001|   0.000|
------------+------------+-------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
n_flag      |    5.716(R)|clk_BUFGP         |   0.000|
z_flag      |    5.711(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock alu_mode<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
alu_mode<0>    |         |         |    7.178|    7.178|
alu_mode<1>    |         |         |    5.728|    5.728|
alu_mode<2>    |         |         |    5.530|    5.530|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu_mode<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
alu_mode<0>    |         |         |    6.898|    6.898|
alu_mode<1>    |         |         |    5.448|    5.448|
alu_mode<2>    |         |         |    5.250|    5.250|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock alu_mode<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
alu_mode<0>    |         |         |    7.626|    7.626|
alu_mode<1>    |         |         |    6.176|    6.176|
alu_mode<2>    |         |         |    5.978|    5.978|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
alu_mode<0>    |    3.373|    7.457|         |         |
alu_mode<1>    |    2.481|    7.457|         |         |
alu_mode<2>    |    1.879|    7.457|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Feb 21 20:10:10 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 198 MB



