#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 14 19:38:50 2025
# Process ID: 25204
# Current directory: C:/Users/lukej/ECE_385/Final_Project/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13864 C:\Users\lukej\ECE_385\Final_Project\final\final.xpr
# Log file: C:/Users/lukej/ECE_385/Final_Project/final/vivado.log
# Journal file: C:/Users/lukej/ECE_385/Final_Project/final\vivado.jou
# Running On: Zephyrus, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16366 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/lukej/ECE_385/Final_Project/final/final.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/bd/mb_block/mb_block.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
undo
file mkdir C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/new
close [ open C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/new/pwm.sv w ]
add_files C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/new/pwm.sv
update_compile_order -fileset sources_1
save_bd_design
open_bd_design {C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/bd/mb_block/mb_block.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
endgroup
source C:/Users/lukej/Downloads/UrbanaDDRtest.tcl
source C:/Users/lukej/Downloads/UrbanaDDRtest.tcl
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/bd/bd/bd.bd}
open_bd_design {C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/bd/mb_block/mb_block.bd}
export_ip_user_files -of_objects  [get_files C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/bd/bd/bd.bd] -no_script -reset -force -quiet
remove_files  C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/bd/bd/bd.bd
file delete -force C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/bd/bd
file delete -force c:/Users/lukej/ECE_385/Final_Project/final/final.gen/sources_1/bd/bd
delete_bd_objs [get_bd_cells mig_7series_0]
import_files -norecurse {C:/Users/lukej/Downloads/rtl_ddr3_src/sdcard_init.sv C:/Users/lukej/Downloads/rtl_ddr3_src/ram_reader.sv C:/Users/lukej/Downloads/rtl_ddr3_src/rtl_ddr3_top.sv}
update_compile_order -fileset sources_1
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
delete_bd_objs [get_bd_cells mig_7series_0]
update_ip_catalog -rebuild
create_ip -name mig_7series -vendor xilinx.com -library ip -version 4.2 -module_name mig_7series_0
set_property -dict [list \
  CONFIG.ARESETN.INSERT_VIP {0} \
  CONFIG.BOARD_MIG_PARAM {Custom} \
  CONFIG.C0_ARESETN.INSERT_VIP {0} \
  CONFIG.C0_CLOCK.INSERT_VIP {0} \
  CONFIG.C0_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C0_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C0_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C0_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C0_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C0_RESET.INSERT_VIP {0} \
  CONFIG.C0_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C0_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C0_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C1_ARESETN.INSERT_VIP {0} \
  CONFIG.C1_CLOCK.INSERT_VIP {0} \
  CONFIG.C1_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C1_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C1_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C1_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C1_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C1_RESET.INSERT_VIP {0} \
  CONFIG.C1_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C1_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C1_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C2_ARESETN.INSERT_VIP {0} \
  CONFIG.C2_CLOCK.INSERT_VIP {0} \
  CONFIG.C2_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C2_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C2_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C2_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C2_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C2_RESET.INSERT_VIP {0} \
  CONFIG.C2_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C2_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C2_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C3_ARESETN.INSERT_VIP {0} \
  CONFIG.C3_CLOCK.INSERT_VIP {0} \
  CONFIG.C3_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C3_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C3_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C3_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C3_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C3_RESET.INSERT_VIP {0} \
  CONFIG.C3_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C3_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C3_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C4_ARESETN.INSERT_VIP {0} \
  CONFIG.C4_CLOCK.INSERT_VIP {0} \
  CONFIG.C4_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C4_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C4_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C4_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C4_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C4_RESET.INSERT_VIP {0} \
  CONFIG.C4_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C4_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C4_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C5_ARESETN.INSERT_VIP {0} \
  CONFIG.C5_CLOCK.INSERT_VIP {0} \
  CONFIG.C5_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C5_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C5_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C5_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C5_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C5_RESET.INSERT_VIP {0} \
  CONFIG.C5_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C5_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C5_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C6_ARESETN.INSERT_VIP {0} \
  CONFIG.C6_CLOCK.INSERT_VIP {0} \
  CONFIG.C6_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C6_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C6_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C6_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C6_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C6_RESET.INSERT_VIP {0} \
  CONFIG.C6_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C6_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C6_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.C7_ARESETN.INSERT_VIP {0} \
  CONFIG.C7_CLOCK.INSERT_VIP {0} \
  CONFIG.C7_DDR2_RESET.INSERT_VIP {0} \
  CONFIG.C7_DDR3_RESET.INSERT_VIP {0} \
  CONFIG.C7_LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.C7_MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.C7_QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.C7_RESET.INSERT_VIP {0} \
  CONFIG.C7_RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.C7_RLDII_RESET.INSERT_VIP {0} \
  CONFIG.C7_SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.CLK_REF_I.INSERT_VIP {0} \
  CONFIG.CLOCK.INSERT_VIP {0} \
  CONFIG.DDR2_RESET.INSERT_VIP {0} \
  CONFIG.DDR3_RESET.INSERT_VIP {0} \
  CONFIG.LPDDR2_RESET.INSERT_VIP {0} \
  CONFIG.MIG_DONT_TOUCH_PARAM {Custom} \
  CONFIG.MMCM_CLKOUT0.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT1.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT2.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT3.INSERT_VIP {0} \
  CONFIG.MMCM_CLKOUT4.INSERT_VIP {0} \
  CONFIG.QDRIIP_RESET.INSERT_VIP {0} \
  CONFIG.RESET.INSERT_VIP {0} \
  CONFIG.RESET_BOARD_INTERFACE {Custom} \
  CONFIG.RLDIII_RESET.INSERT_VIP {0} \
  CONFIG.RLDII_RESET.INSERT_VIP {0} \
  CONFIG.S0_AXI.INSERT_VIP {0} \
  CONFIG.S0_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S1_AXI.INSERT_VIP {0} \
  CONFIG.S1_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S2_AXI.INSERT_VIP {0} \
  CONFIG.S2_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S3_AXI.INSERT_VIP {0} \
  CONFIG.S3_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S4_AXI.INSERT_VIP {0} \
  CONFIG.S4_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S5_AXI.INSERT_VIP {0} \
  CONFIG.S5_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S6_AXI.INSERT_VIP {0} \
  CONFIG.S6_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.S7_AXI.INSERT_VIP {0} \
  CONFIG.S7_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.SYSTEM_RESET.INSERT_VIP {0} \
  CONFIG.SYS_CLK_I.INSERT_VIP {0} \
  CONFIG.S_AXI.INSERT_VIP {0} \
  CONFIG.S_AXI_CTRL.INSERT_VIP {0} \
  CONFIG.XML_INPUT_FILE {mig_a.prj} \
] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
generate_target all [get_files  c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
launch_runs mig_7series_0_synth_1 -jobs 8
wait_on_run mig_7series_0_synth_1
export_simulation -of_objects [get_files c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files -ipstatic_source_dir C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/modelsim} {questa=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/questa} {riviera=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/riviera} {activehdl=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rtl_ddr3_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
open_example_project -force -dir C:/Users/lukej/ECE_385/Final_Project [get_ips  mig_7series_0]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mb_usb_hdmi_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {299.507} \
  CONFIG.CLKOUT1_PHASE_ERROR {189.550} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {11.2896} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {31.625} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {93.375} \
  CONFIG.MMCM_DIVCLK_DIVIDE {3} \
] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
generate_target all [get_files  c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
launch_runs clk_wiz_1_synth_1 -jobs 8
wait_on_run clk_wiz_1_synth_1
export_simulation -of_objects [get_files c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files -ipstatic_source_dir C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/modelsim} {questa=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/questa} {riviera=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/riviera} {activehdl=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_2
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {163.632} \
  CONFIG.CLKOUT1_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} \
  CONFIG.CLKOUT2_JITTER {116.571} \
  CONFIG.CLKOUT2_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_JITTER {192.113} \
  CONFIG.CLKOUT3_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {11.25} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {11.250} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {45.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {9} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {100} \
  CONFIG.NUM_OUT_CLKS {3} \
] [get_ips clk_wiz_2]
generate_target {instantiation_template} [get_files c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
generate_target all [get_files  c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_2] }
export_ip_user_files -of_objects [get_files c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci]
launch_runs clk_wiz_2_synth_1 -jobs 8
wait_on_run clk_wiz_2_synth_1
export_simulation -of_objects [get_files c:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci] -directory C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files -ipstatic_source_dir C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/modelsim} {questa=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/questa} {riviera=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/riviera} {activehdl=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {163.632} \
  CONFIG.CLKOUT1_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT2_JITTER {116.571} \
  CONFIG.CLKOUT2_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT3_JITTER {192.113} \
  CONFIG.CLKOUT3_PHASE_ERROR {91.100} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {11.25} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {11.250} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {45.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {9} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {100} \
  CONFIG.NUM_OUT_CLKS {3} \
] [get_ips clk_wiz_0]
generate_target all [get_files  C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files -ipstatic_source_dir C:/Users/lukej/ECE_385/Final_Project/final/final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/modelsim} {questa=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/questa} {riviera=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/riviera} {activehdl=C:/Users/lukej/ECE_385/Final_Project/final/final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
place_ports audio_l B13
place_ports audio_r B14
set_property IOSTANDARD LVCMOS33 [get_ports [list audio_l]]
set_property IOSTANDARD LVCMOS33 [get_ports [list audio_r]]
set_property target_constrs_file C:/Users/lukej/ECE_385/Final_Project/final/final.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/lukej/ECE_385/Final_Project/final/final.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/Users/lukej/ECE_385/Final_Project/final/final.runs/impl_1/mb_usb_hdmi_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
