--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X53Y92.D5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.992ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.957ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcklo                 0.698   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X58Y82.D2      net (fanout=1)        0.786   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X58Y82.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X58Y82.C6      net (fanout=3)        0.177   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X58Y82.C       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X53Y92.D5      net (fanout=1)        0.924   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X53Y92.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (1.070ns logic, 1.887ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X59Y82.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.948ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.913ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcklo                 0.698   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X58Y82.D2      net (fanout=1)        0.786   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X58Y82.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X59Y82.DX      net (fanout=3)        0.333   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X59Y82.CLK     Tdick                 0.002   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (0.794ns logic, 1.119ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X60Y82.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.936ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.901ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcklo                 0.698   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X58Y82.D2      net (fanout=1)        0.786   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X58Y82.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X60Y82.AX      net (fanout=3)        0.335   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X60Y82.CLK     Tdick                -0.012   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.780ns logic, 1.121ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X59Y82.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.504ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.539ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcklo                 0.642   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X58Y82.D2      net (fanout=1)        0.723   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X58Y82.D       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X59Y82.DX      net (fanout=3)        0.306   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X59Y82.CLK     Tckdi       (-Th)     0.219   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.539ns (0.510ns logic, 1.029ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X60Y82.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.489ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcklo                 0.642   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X58Y82.D2      net (fanout=1)        0.723   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X58Y82.D       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X60Y82.AX      net (fanout=3)        0.308   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X60Y82.CLK     Tckdi       (-Th)     0.236   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.493ns logic, 1.031ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X53Y92.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.465ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.500ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<13> falling
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y82.BQ      Tcklo                 0.642   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X58Y82.D2      net (fanout=1)        0.723   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X58Y82.D       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X58Y82.C6      net (fanout=3)        0.163   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X58Y82.C       Tilo                  0.087   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X53Y92.D5      net (fanout=1)        0.850   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X53Y92.CLK     Tah         (-Th)     0.052   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.500ns (0.764ns logic, 1.736ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X61Y82.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.442ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.442ns (Levels of Logic = 2)
  Source Clock:         chipscope_control<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y87.AQ      Tcko                  0.471   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X52Y91.A3      net (fanout=3)        0.815   icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X52Y91.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X56Y85.B2      net (fanout=8)        1.277   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X56Y85.B       Tilo                  0.094   chipscope_control<13>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X61Y82.CLK     net (fanout=5)        0.691   chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (0.659ns logic, 2.783ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.361ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.361ns (Levels of Logic = 2)
  Source Clock:         chipscope_control<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y87.BQ      Tcko                  0.471   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X52Y91.A4      net (fanout=4)        0.734   icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X52Y91.A       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X56Y85.B2      net (fanout=8)        1.277   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X56Y85.B       Tilo                  0.094   chipscope_control<13>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X61Y82.CLK     net (fanout=5)        0.691   chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (0.659ns logic, 2.702ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.074ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.074ns (Levels of Logic = 2)
  Source Clock:         chipscope_control<0> rising at 0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y84.DQ      Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y86.B1      net (fanout=4)        1.026   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y86.B       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X56Y85.B4      net (fanout=9)        0.719   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X56Y85.B       Tilo                  0.094   chipscope_control<13>
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X61Y82.CLK     net (fanout=5)        0.691   chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (0.638ns logic, 2.436ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4058 paths analyzed, 1624 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.024ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_TDO_reg (SLICE_X53Y87.C3), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.989ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y102.AQ     Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X70Y54.B1      net (fanout=11)       4.420   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X70Y54.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X46Y103.C2     net (fanout=1)        3.779   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X46Y103.CMUX   Tilo                  0.392   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X63Y103.C4     net (fanout=1)        1.663   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X63Y103.C      Tilo                  0.094   ila/N4
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X53Y87.B3      net (fanout=1)        1.542   ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X53Y87.B       Tilo                  0.094   icon/U0/U_ICON/iTDO
                                                       ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X53Y87.C3      net (fanout=1)        0.432   chipscope_control<3>
    SLICE_X53Y87.CLK     Tas                   0.029   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.989ns (1.153ns logic, 11.836ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.477ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y102.BQ     Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X70Y54.B3      net (fanout=11)       3.908   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<1>
    SLICE_X70Y54.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X46Y103.C2     net (fanout=1)        3.779   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X46Y103.CMUX   Tilo                  0.392   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X63Y103.C4     net (fanout=1)        1.663   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X63Y103.C      Tilo                  0.094   ila/N4
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X53Y87.B3      net (fanout=1)        1.542   ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X53Y87.B       Tilo                  0.094   icon/U0/U_ICON/iTDO
                                                       ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X53Y87.C3      net (fanout=1)        0.432   chipscope_control<3>
    SLICE_X53Y87.CLK     Tas                   0.029   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.477ns (1.153ns logic, 11.324ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.570ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 to icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADOL0  Trcko_DOA             2.190   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36
    SLICE_X70Y54.B5      net (fanout=1)        1.261   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<23>
    SLICE_X70Y54.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X46Y103.C2     net (fanout=1)        3.779   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_11
    SLICE_X46Y103.CMUX   Tilo                  0.392   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_6
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X63Y103.C4     net (fanout=1)        1.663   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_5_f7
    SLICE_X63Y103.C      Tilo                  0.094   ila/N4
                                                       ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>
    SLICE_X53Y87.B3      net (fanout=1)        1.542   ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X53Y87.B       Tilo                  0.094   icon/U0/U_ICON/iTDO
                                                       ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X53Y87.C3      net (fanout=1)        0.432   chipscope_control<3>
    SLICE_X53Y87.CLK     Tas                   0.029   icon/U0/U_ICON/iTDO
                                                       icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     11.570ns (2.893ns logic, 8.677ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAMB36_X2Y26.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      9.199ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X55Y91.C1         net (fanout=9)        1.240   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y26.ENARDENL   net (fanout=87)       6.129   chipscope_control<6>
    RAMB36_X2Y26.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         9.199ns (1.052ns logic, 8.147ns route)
                                                          (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      9.050ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y84.DQ         Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y86.B1         net (fanout=4)        1.026   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y86.B          Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X52Y91.B3         net (fanout=9)        0.843   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y26.ENARDENL   net (fanout=87)       6.129   chipscope_control<6>
    RAMB36_X2Y26.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         9.050ns (1.052ns logic, 7.998ns route)
                                                          (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.844ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.AQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X55Y91.C4         net (fanout=9)        0.885   icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y26.ENARDENL   net (fanout=87)       6.129   chipscope_control<6>
    RAMB36_X2Y26.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.844ns (1.052ns logic, 7.792ns route)
                                                          (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAMB36_X2Y26.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      9.199ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X55Y91.C1         net (fanout=9)        1.240   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y26.ENAU       net (fanout=87)       6.129   chipscope_control<6>
    RAMB36_X2Y26.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         9.199ns (1.052ns logic, 8.147ns route)
                                                          (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      9.050ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y84.DQ         Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y86.B1         net (fanout=4)        1.026   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y86.B          Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X52Y91.B3         net (fanout=9)        0.843   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y26.ENAU       net (fanout=87)       6.129   chipscope_control<6>
    RAMB36_X2Y26.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         9.050ns (1.052ns logic, 7.998ns route)
                                                          (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.844ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.AQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X55Y91.C4         net (fanout=9)        0.885   icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y26.ENAU       net (fanout=87)       6.129   chipscope_control<6>
    RAMB36_X2Y26.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.844ns (1.052ns logic, 7.792ns route)
                                                          (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAMB36_X2Y24.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      9.106ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X55Y91.C1         net (fanout=9)        1.240   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y24.ENARDENL   net (fanout=87)       6.036   chipscope_control<6>
    RAMB36_X2Y24.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         9.106ns (1.052ns logic, 8.054ns route)
                                                          (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.957ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y84.DQ         Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y86.B1         net (fanout=4)        1.026   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y86.B          Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X52Y91.B3         net (fanout=9)        0.843   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y24.ENARDENL   net (fanout=87)       6.036   chipscope_control<6>
    RAMB36_X2Y24.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.957ns (1.052ns logic, 7.905ns route)
                                                          (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.751ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.AQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X55Y91.C4         net (fanout=9)        0.885   icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y24.ENARDENL   net (fanout=87)       6.036   chipscope_control<6>
    RAMB36_X2Y24.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.751ns (1.052ns logic, 7.699ns route)
                                                          (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAMB36_X2Y24.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      9.106ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X55Y91.C1         net (fanout=9)        1.240   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y24.ENAU       net (fanout=87)       6.036   chipscope_control<6>
    RAMB36_X2Y24.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         9.106ns (1.052ns logic, 8.054ns route)
                                                          (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.957ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y84.DQ         Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y86.B1         net (fanout=4)        1.026   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y86.B          Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X52Y91.B3         net (fanout=9)        0.843   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y24.ENAU       net (fanout=87)       6.036   chipscope_control<6>
    RAMB36_X2Y24.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.957ns (1.052ns logic, 7.905ns route)
                                                          (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.751ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.AQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X55Y91.C4         net (fanout=9)        0.885   icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y24.ENAU       net (fanout=87)       6.036   chipscope_control<6>
    RAMB36_X2Y24.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.751ns (1.052ns logic, 7.699ns route)
                                                          (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 (RAMB36_X2Y25.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.921ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X55Y91.C1         net (fanout=9)        1.240   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y25.ENARDENL   net (fanout=87)       5.851   chipscope_control<6>
    RAMB36_X2Y25.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.921ns (1.052ns logic, 7.869ns route)
                                                          (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.772ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y84.DQ         Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y86.B1         net (fanout=4)        1.026   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y86.B          Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X52Y91.B3         net (fanout=9)        0.843   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y25.ENARDENL   net (fanout=87)       5.851   chipscope_control<6>
    RAMB36_X2Y25.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.772ns (1.052ns logic, 7.720ns route)
                                                          (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.566ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.AQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X55Y91.C4         net (fanout=9)        0.885   icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y25.ENARDENL   net (fanout=87)       5.851   chipscope_control<6>
    RAMB36_X2Y25.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.566ns (1.052ns logic, 7.514ns route)
                                                          (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 (RAMB36_X2Y25.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.921ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X55Y91.C1         net (fanout=9)        1.240   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y25.ENAU       net (fanout=87)       5.851   chipscope_control<6>
    RAMB36_X2Y25.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.921ns (1.052ns logic, 7.869ns route)
                                                          (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.772ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y84.DQ         Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y86.B1         net (fanout=4)        1.026   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y86.B          Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X52Y91.B3         net (fanout=9)        0.843   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y25.ENAU       net (fanout=87)       5.851   chipscope_control<6>
    RAMB36_X2Y25.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.772ns (1.052ns logic, 7.720ns route)
                                                          (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.566ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.AQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X55Y91.C4         net (fanout=9)        0.885   icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y25.ENAU       net (fanout=87)       5.851   chipscope_control<6>
    RAMB36_X2Y25.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.566ns (1.052ns logic, 7.514ns route)
                                                          (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 (RAMB36_X3Y26.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.763ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X55Y91.C1         net (fanout=9)        1.240   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y26.ENARDENL   net (fanout=87)       5.693   chipscope_control<6>
    RAMB36_X3Y26.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.763ns (1.052ns logic, 7.711ns route)
                                                          (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.614ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y84.DQ         Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y86.B1         net (fanout=4)        1.026   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y86.B          Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X52Y91.B3         net (fanout=9)        0.843   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y26.ENARDENL   net (fanout=87)       5.693   chipscope_control<6>
    RAMB36_X3Y26.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.614ns (1.052ns logic, 7.562ns route)
                                                          (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.408ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.AQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X55Y91.C4         net (fanout=9)        0.885   icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y26.ENARDENL   net (fanout=87)       5.693   chipscope_control<6>
    RAMB36_X3Y26.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.408ns (1.052ns logic, 7.356ns route)
                                                          (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 (RAMB36_X3Y26.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.763ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X55Y91.C1         net (fanout=9)        1.240   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y26.ENAU       net (fanout=87)       5.693   chipscope_control<6>
    RAMB36_X3Y26.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.763ns (1.052ns logic, 7.711ns route)
                                                          (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.614ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y84.DQ         Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y86.B1         net (fanout=4)        1.026   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y86.B          Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X52Y91.B3         net (fanout=9)        0.843   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y26.ENAU       net (fanout=87)       5.693   chipscope_control<6>
    RAMB36_X3Y26.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.614ns (1.052ns logic, 7.562ns route)
                                                          (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.408ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.AQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X55Y91.C4         net (fanout=9)        0.885   icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X3Y26.ENAU       net (fanout=87)       5.693   chipscope_control<6>
    RAMB36_X3Y26.CLKARDCLKU Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.408ns (1.052ns logic, 7.356ns route)
                                                          (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X2Y30.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.657ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.DQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X55Y91.C1         net (fanout=9)        1.240   icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y30.ENARDENL   net (fanout=87)       5.587   chipscope_control<6>
    RAMB36_X2Y30.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.657ns (1.052ns logic, 7.605ns route)
                                                          (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.508ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y84.DQ         Tcko                  0.450   icon/U0/U_ICON/iCORE_ID<3>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y86.B1         net (fanout=4)        1.026   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y86.B          Tilo                  0.094   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X52Y91.B3         net (fanout=9)        0.843   icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y30.ENARDENL   net (fanout=87)       5.587   chipscope_control<6>
    RAMB36_X2Y30.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.508ns (1.052ns logic, 7.456ns route)
                                                          (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.302ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 0.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y86.AQ         Tcko                  0.450   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X55Y91.C4         net (fanout=9)        0.885   icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X55Y91.C          Tilo                  0.094   icon/U0/U_ICON/iCOMMAND_SEL<2>
                                                          icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X52Y91.B2         net (fanout=1)        0.778   icon/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X52Y91.B          Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                          icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X2Y30.ENARDENL   net (fanout=87)       5.587   chipscope_control<6>
    RAMB36_X2Y30.CLKARDCLKL Trcck_ENA             0.414   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         8.302ns (1.052ns logic, 7.250ns route)
                                                          (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X55Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y102.AQ     Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X55Y102.BX     net (fanout=2)        0.290   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X55Y102.CLK    Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.183ns logic, 0.290ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (SLICE_X65Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y73.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X65Y73.BX      net (fanout=2)        0.292   ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X65Y73.CLK     Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.183ns logic, 0.292ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X48Y90.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y90.CQ      Tcko                  0.433   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X48Y90.DX      net (fanout=2)        0.280   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X48Y90.CLK     Tckdi       (-Th)     0.230   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.203ns logic, 0.280ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X55Y102.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y102.CQ     Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X55Y102.DX     net (fanout=2)        0.290   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X55Y102.CLK    Tckdi       (-Th)     0.219   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.195ns logic, 0.290ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X48Y90.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y90.AQ      Tcko                  0.433   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X48Y90.BX      net (fanout=2)        0.295   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X48Y90.CLK     Tckdi       (-Th)     0.242   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.191ns logic, 0.295ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (SLICE_X46Y97.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y97.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X46Y97.BX      net (fanout=2)        0.307   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X46Y97.CLK     Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.183ns logic, 0.307ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X52Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.BQ      Tcko                  0.433   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    SLICE_X52Y74.AX      net (fanout=2)        0.293   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
    SLICE_X52Y74.CLK     Tckdi       (-Th)     0.236   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.197ns logic, 0.293ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X52Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y75.BQ      Tcko                  0.433   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    SLICE_X52Y75.AX      net (fanout=2)        0.294   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
    SLICE_X52Y75.CLK     Tckdi       (-Th)     0.236   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.197ns logic, 0.294ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X50Y84.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y84.DQ      Tcko                  0.414   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X50Y84.CX      net (fanout=4)        0.297   icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X50Y84.CLK     Tckdi       (-Th)     0.218   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.196ns logic, 0.297ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (SLICE_X46Y101.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising at 30.000ns
  Destination Clock:    chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y101.AQ     Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X46Y101.BX     net (fanout=2)        0.311   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X46Y101.CLK    Tckdi       (-Th)     0.231   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.183ns logic, 0.311ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X0Y23.CLKARDCLKL
  Clock network: chipscope_control<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Location pin: RAMB36_X0Y23.CLKARDCLKU
  Clock network: chipscope_control<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/CLKAL
  Logical resource: ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X3Y28.CLKARDCLKL
  Clock network: chipscope_control<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.680ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X52Y87.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.748   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y87.CE      net (fanout=3)        1.127   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y87.CLK     Tceck                 0.226   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.645ns (0.770ns logic, 1.875ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X52Y87.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.748   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y87.CE      net (fanout=3)        1.127   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y87.CLK     Tceck                 0.226   icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.645ns (0.770ns logic, 1.875ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X53Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.748   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y86.CE      net (fanout=3)        0.993   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y86.CLK     Tceck                 0.229   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.773ns logic, 1.741ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X53Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.748   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y86.CE      net (fanout=3)        0.993   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y86.CLK     Tceck                 0.229   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.773ns logic, 1.741ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X53Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.748   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y86.CE      net (fanout=3)        0.993   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y86.CLK     Tceck                 0.229   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.773ns logic, 1.741ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X53Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.748   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y86.CE      net (fanout=3)        0.993   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y86.CLK     Tceck                 0.229   icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (0.773ns logic, 1.741ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X50Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.748   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X50Y84.CE      net (fanout=3)        0.681   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X50Y84.CLK     Tceck                 0.229   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (0.773ns logic, 1.429ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X50Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.748   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X50Y84.CE      net (fanout=3)        0.681   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X50Y84.CLK     Tceck                 0.229   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (0.773ns logic, 1.429ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X50Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.748   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X50Y84.CE      net (fanout=3)        0.681   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X50Y84.CLK     Tceck                 0.229   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (0.773ns logic, 1.429ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X50Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.748   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.094   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X50Y84.CE      net (fanout=3)        0.681   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X50Y84.CLK     Tceck                 0.229   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (0.773ns logic, 1.429ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X52Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.447ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y74.A4      net (fanout=3)        0.475   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y74.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X52Y74.SR      net (fanout=3)        0.271   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X52Y74.CLK     Tcksr       (-Th)    -0.200   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.701ns logic, 0.746ns route)
                                                       (48.4% logic, 51.6% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X52Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.450ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y74.A4      net (fanout=3)        0.475   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y74.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X52Y74.SR      net (fanout=3)        0.271   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X52Y74.CLK     Tcksr       (-Th)    -0.203   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.704ns logic, 0.746ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X52Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.451ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y74.A4      net (fanout=3)        0.475   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y74.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X52Y74.SR      net (fanout=3)        0.271   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X52Y74.CLK     Tcksr       (-Th)    -0.204   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.451ns (0.705ns logic, 0.746ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X52Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.453ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y74.A4      net (fanout=3)        0.475   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y74.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X52Y74.SR      net (fanout=3)        0.271   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X52Y74.CLK     Tcksr       (-Th)    -0.206   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.453ns (0.707ns logic, 0.746ns route)
                                                       (48.7% logic, 51.3% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X52Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.580ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y74.A4      net (fanout=3)        0.475   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y74.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X52Y75.SR      net (fanout=3)        0.404   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X52Y75.CLK     Tcksr       (-Th)    -0.200   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (0.701ns logic, 0.879ns route)
                                                       (44.4% logic, 55.6% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X52Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.583ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y74.A4      net (fanout=3)        0.475   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y74.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X52Y75.SR      net (fanout=3)        0.404   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X52Y75.CLK     Tcksr       (-Th)    -0.203   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.583ns (0.704ns logic, 0.879ns route)
                                                       (44.5% logic, 55.5% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X52Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.586ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y74.A4      net (fanout=3)        0.475   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y74.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X52Y75.SR      net (fanout=3)        0.404   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X52Y75.CLK     Tcksr       (-Th)    -0.206   icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.707ns logic, 0.879ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X53Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.588ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y74.A4      net (fanout=3)        0.475   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y74.A       Tilo                  0.087   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X53Y75.SR      net (fanout=3)        0.404   icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X53Y75.CLK     Tcksr       (-Th)    -0.208   icon/U0/U_ICON/iSYNC
                                                       icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.709ns logic, 0.879ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X50Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.861ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.688   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X50Y84.CE      net (fanout=3)        0.626   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X50Y84.CLK     Tckce       (-Th)    -0.046   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.547ns logic, 1.314ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X50Y84.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.861ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y75.A3      net (fanout=3)        0.688   icon/U0/U_ICON/iDATA_CMD
    SLICE_X51Y75.A       Tilo                  0.087   icon/U0/U_ICON/U_CMD/iSEL_n
                                                       icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X50Y84.CE      net (fanout=3)        0.626   icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X50Y84.CLK     Tckce       (-Th)    -0.046   icon/U0/U_ICON/iCORE_ID<3>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.547ns logic, 1.314ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.872ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X49Y73.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.450   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y73.A4      net (fanout=3)        0.361   icon/U0/U_ICON/iDATA_CMD
    SLICE_X49Y73.CLK     Tas                   0.026   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD_n
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.476ns logic, 0.361ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X49Y73.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y73.AQ      Tcko                  0.414   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X49Y73.A4      net (fanout=3)        0.332   icon/U0/U_ICON/iDATA_CMD
    SLICE_X49Y73.CLK     Tah         (-Th)     0.197   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD_n
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.217ns logic, 0.332ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 92 paths analyzed, 78 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X60Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.967ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      2.932ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y101.B      Treg                  1.722   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_CE
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32
    SLICE_X60Y103.SR     net (fanout=3)        0.669   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/CMP_RESET
    SLICE_X60Y103.CLK    Tsrck                 0.541   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_CMP_Q
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (2.263ns logic, 0.669ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X53Y99.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.945ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      2.910ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.A      Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X53Y99.SR      net (fanout=4)        0.648   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X53Y99.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (2.262ns logic, 0.648ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X53Y99.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.945ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      2.910ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.A      Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X53Y99.SR      net (fanout=4)        0.648   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X53Y99.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (2.262ns logic, 0.648ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (SLICE_X53Y99.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.945ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Data Path Delay:      2.910ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.A      Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X53Y99.SR      net (fanout=4)        0.648   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X53Y99.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (2.262ns logic, 0.648ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (SLICE_X53Y99.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.943ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Data Path Delay:      2.908ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.A      Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X53Y99.SR      net (fanout=4)        0.648   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X53Y99.CLK     Tsrck                 0.545   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (2.260ns logic, 0.648ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X53Y100.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.941ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      2.906ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.A      Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X53Y100.SR     net (fanout=4)        0.644   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X53Y100.CLK    Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (2.262ns logic, 0.644ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (SLICE_X53Y100.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.941ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Data Path Delay:      2.906ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.A      Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X53Y100.SR     net (fanout=4)        0.644   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X53Y100.CLK    Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (2.262ns logic, 0.644ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE (SLICE_X53Y100.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.941ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE (FF)
  Data Path Delay:      2.906ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.A      Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X53Y100.SR     net (fanout=4)        0.644   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X53Y100.CLK    Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[11].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (2.262ns logic, 0.644ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X53Y100.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.939ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      2.904ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.A      Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X53Y100.SR     net (fanout=4)        0.644   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X53Y100.CLK    Tsrck                 0.545   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (2.260ns logic, 0.644ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (SLICE_X53Y98.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.905ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Data Path Delay:      2.870ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.A      Treg                  1.715   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X53Y98.SR      net (fanout=4)        0.608   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X53Y98.CLK     Tsrck                 0.547   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<3>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (2.262ns logic, 0.608ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR (SLICE_X55Y101.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.442ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR (FF)
  Data Path Delay:      0.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y102.CQ     Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X55Y101.C6     net (fanout=2)        0.258   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X55Y101.CLK    Tah         (-Th)     0.195   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[14].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.219ns logic, 0.258ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X46Y99.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.471ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y97.DQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X46Y99.D6      net (fanout=2)        0.287   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X46Y99.CLK     Tah         (-Th)     0.195   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.219ns logic, 0.287ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X65Y72.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.453ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y73.DQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X65Y72.CX      net (fanout=1)        0.292   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X65Y72.CLK     Tckdi       (-Th)     0.218   ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.196ns logic, 0.292ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X58Y84.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.458ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y84.BQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X58Y84.AX      net (fanout=1)        0.308   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X58Y84.CLK     Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.185ns logic, 0.308ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X47Y101.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.525ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y101.BQ     Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X47Y101.B5     net (fanout=2)        0.342   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X47Y101.CLK    Tah         (-Th)     0.196   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.218ns logic, 0.342ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X46Y99.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.550ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y97.CQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X46Y99.C5      net (fanout=2)        0.366   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X46Y99.CLK     Tah         (-Th)     0.195   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.219ns logic, 0.366ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR (SLICE_X55Y101.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.640ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR (FF)
  Data Path Delay:      0.675ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y102.AQ     Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X55Y101.A4     net (fanout=2)        0.458   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X55Y101.CLK    Tah         (-Th)     0.197   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<14>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.675ns (0.217ns logic, 0.458ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (SLICE_X47Y101.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.649ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR (FF)
  Data Path Delay:      0.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y101.CQ     Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X47Y101.C4     net (fanout=2)        0.465   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X47Y101.CLK    Tah         (-Th)     0.195   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<11>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[10].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.219ns logic, 0.465ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X74Y78.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.615ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.650ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y78.DQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X74Y78.AX      net (fanout=1)        0.465   ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X74Y78.CLK     Tckdi       (-Th)     0.229   ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.650ns (0.185ns logic, 0.465ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X46Y99.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.670ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.705ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y97.AQ      Tcko                  0.414   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X46Y99.A4      net (fanout=2)        0.488   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X46Y99.CLK     Tah         (-Th)     0.197   ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.705ns (0.217ns logic, 0.488ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 123 paths analyzed, 104 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X53Y92.D5), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.647ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y78.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_RISING
    SLICE_X58Y82.C2      net (fanout=1)        0.960   ila/U0/I_YES_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X58Y82.C       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X53Y92.D5      net (fanout=1)        0.924   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X53Y92.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (0.728ns logic, 1.884ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.291ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.256ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y82.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    SLICE_X58Y82.C3      net (fanout=2)        0.604   ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X58Y82.C       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>
    SLICE_X53Y92.D5      net (fanout=1)        0.924   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X53Y92.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (0.728ns logic, 1.528ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X53Y92.D6), 15 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.632ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.597ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y91.BQ      Tcko                  0.471   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X53Y91.B1      net (fanout=1)        0.856   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X53Y91.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_12
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
    SLICE_X53Y92.B4      net (fanout=1)        0.634   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
    SLICE_X53Y92.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X53Y92.D6      net (fanout=1)        0.264   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X53Y92.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.843ns logic, 1.754ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.616ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.581ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y92.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<11>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X50Y92.D2      net (fanout=1)        0.641   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X50Y92.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111
    SLICE_X53Y92.B1      net (fanout=1)        0.854   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111
    SLICE_X53Y92.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X53Y92.D6      net (fanout=1)        0.264   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X53Y92.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.822ns logic, 1.759ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.378ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.343ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y92.BQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<11>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X50Y92.D5      net (fanout=1)        0.403   ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X50Y92.D       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111
    SLICE_X53Y92.B1      net (fanout=1)        0.854   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_111
    SLICE_X53Y92.B       Tilo                  0.094   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X53Y92.D6      net (fanout=1)        0.264   ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<3>1
    SLICE_X53Y92.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.822ns logic, 1.521ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X53Y92.D4), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.346ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.311ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y93.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_STATE0
    SLICE_X56Y93.C2      net (fanout=1)        0.780   ila/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X56Y93.CMUX    Tilo                  0.376   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X53Y92.D4      net (fanout=1)        0.521   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X53Y92.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (1.010ns logic, 1.301ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.169ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.134ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y93.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X56Y93.C3      net (fanout=2)        0.603   ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X56Y93.CMUX    Tilo                  0.376   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X53Y92.D4      net (fanout=1)        0.521   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X53Y92.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (1.010ns logic, 1.124ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.150ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.115ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER to ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y98.AQ      Tcko                  0.450   ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X56Y93.D6      net (fanout=2)        0.586   ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X56Y93.CMUX    Topdc                 0.374   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_101
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X53Y92.D4      net (fanout=1)        0.521   ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X53Y92.CLK     Tas                   0.184   ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92_F
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.115ns (1.008ns logic, 1.107ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X48Y101.C3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.739ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.739ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y101.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<1>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X48Y101.C3     net (fanout=14)       1.268   ila/U0/I_YES_D.U_ILA/iCAP_STATE<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.471ns logic, 1.268ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRLC16E (SLICE_X48Y100.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.692ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.692ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X48Y100.A2     net (fanout=14)       1.221   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (0.471ns logic, 1.221ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRLC16E (SLICE_X48Y100.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.684ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.684ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X48Y100.B2     net (fanout=14)       1.213   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (0.471ns logic, 1.213ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E (SLICE_X48Y100.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.682ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.682ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X48Y100.C2     net (fanout=14)       1.211   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.682ns (0.471ns logic, 1.211ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X48Y101.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.662ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X48Y101.C2     net (fanout=14)       1.191   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.471ns logic, 1.191ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X56Y100.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.657ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      1.657ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X56Y100.A2     net (fanout=14)       1.186   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.657ns (0.471ns logic, 1.186ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X56Y100.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.649ns (data path)
  Source:               ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      1.649ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.471   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X56Y100.B2     net (fanout=14)       1.178   ila/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (0.471ns logic, 1.178ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 381616999 paths analyzed, 7519 endpoints analyzed, 268 failing endpoints
 268 timing errors detected. (268 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.868ns.
--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_15 (SLICE_X27Y42.D5), 57787640 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.479ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A20       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.DMUX    Tcind                 0.402   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.D5      net (fanout=1)        0.420   datain_rnm0<15>
    SLICE_X27Y42.CLK     Tas                   0.028   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<15>1
                                                       Abuf/writeData_15
    -------------------------------------------------  ---------------------------
    Total                                     14.479ns (8.649ns logic, 5.830ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.479ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A23       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.DMUX    Tcind                 0.402   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.D5      net (fanout=1)        0.420   datain_rnm0<15>
    SLICE_X27Y42.CLK     Tas                   0.028   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<15>1
                                                       Abuf/writeData_15
    -------------------------------------------------  ---------------------------
    Total                                     14.479ns (8.649ns logic, 5.830ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.479ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A21       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.DMUX    Tcind                 0.402   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.D5      net (fanout=1)        0.420   datain_rnm0<15>
    SLICE_X27Y42.CLK     Tas                   0.028   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<15>1
                                                       Abuf/writeData_15
    -------------------------------------------------  ---------------------------
    Total                                     14.479ns (8.649ns logic, 5.830ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_13 (SLICE_X27Y42.B6), 31837060 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.436ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A20       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.BMUX    Tcinb                 0.335   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.B6      net (fanout=1)        0.445   datain_rnm0<13>
    SLICE_X27Y42.CLK     Tas                   0.027   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<13>1
                                                       Abuf/writeData_13
    -------------------------------------------------  ---------------------------
    Total                                     14.436ns (8.581ns logic, 5.855ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.436ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A23       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.BMUX    Tcinb                 0.335   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.B6      net (fanout=1)        0.445   datain_rnm0<13>
    SLICE_X27Y42.CLK     Tas                   0.027   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<13>1
                                                       Abuf/writeData_13
    -------------------------------------------------  ---------------------------
    Total                                     14.436ns (8.581ns logic, 5.855ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.436ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A21       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.BMUX    Tcinb                 0.335   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.B6      net (fanout=1)        0.445   datain_rnm0<13>
    SLICE_X27Y42.CLK     Tas                   0.027   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<13>1
                                                       Abuf/writeData_13
    -------------------------------------------------  ---------------------------
    Total                                     14.436ns (8.581ns logic, 5.855ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_16 (SLICE_X26Y43.C5), 75616398 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.368ns (Levels of Logic = 11)
  Clock Path Skew:      -0.331ns (1.409 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A20       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.C6      net (fanout=2)        0.278   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.CIN     net (fanout=1)        0.010   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.DMUX    Tcind                 0.402   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X25Y34.A6      net (fanout=3)        0.445   Wgen/dataOut_addsub0001<7>
    SLICE_X25Y34.A       Tilo                  0.094   Wgen/gen5/ready
                                                       Wgen/Madd_dataOut_addsub0003C61
    SLICE_X20Y33.AX      net (fanout=1)        0.579   Wgen/Madd_dataOut_addsub0003C6
    SLICE_X20Y33.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X26Y35.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<11>
    SLICE_X26Y35.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C101
    SLICE_X27Y35.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C10
    SLICE_X27Y35.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X26Y42.C6      net (fanout=2)        0.746   Wgen/dataOut_addsub0005<14>
    SLICE_X26Y42.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<14>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.AMUX    Tcina                 0.271   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X26Y43.C5      net (fanout=1)        0.238   datain_rnm0<16>
    SLICE_X26Y43.CLK     Tas                   0.029   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<16>1
                                                       Abuf/writeData_16
    -------------------------------------------------  ---------------------------
    Total                                     14.368ns (8.929ns logic, 5.439ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.368ns (Levels of Logic = 11)
  Clock Path Skew:      -0.331ns (1.409 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A23       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.C6      net (fanout=2)        0.278   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.CIN     net (fanout=1)        0.010   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.DMUX    Tcind                 0.402   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X25Y34.A6      net (fanout=3)        0.445   Wgen/dataOut_addsub0001<7>
    SLICE_X25Y34.A       Tilo                  0.094   Wgen/gen5/ready
                                                       Wgen/Madd_dataOut_addsub0003C61
    SLICE_X20Y33.AX      net (fanout=1)        0.579   Wgen/Madd_dataOut_addsub0003C6
    SLICE_X20Y33.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X26Y35.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<11>
    SLICE_X26Y35.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C101
    SLICE_X27Y35.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C10
    SLICE_X27Y35.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X26Y42.C6      net (fanout=2)        0.746   Wgen/dataOut_addsub0005<14>
    SLICE_X26Y42.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<14>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.AMUX    Tcina                 0.271   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X26Y43.C5      net (fanout=1)        0.238   datain_rnm0<16>
    SLICE_X26Y43.CLK     Tas                   0.029   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<16>1
                                                       Abuf/writeData_16
    -------------------------------------------------  ---------------------------
    Total                                     14.368ns (8.929ns logic, 5.439ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.368ns (Levels of Logic = 11)
  Clock Path Skew:      -0.331ns (1.409 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A21       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.C6      net (fanout=2)        0.278   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.CIN     net (fanout=1)        0.010   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.DMUX    Tcind                 0.402   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X25Y34.A6      net (fanout=3)        0.445   Wgen/dataOut_addsub0001<7>
    SLICE_X25Y34.A       Tilo                  0.094   Wgen/gen5/ready
                                                       Wgen/Madd_dataOut_addsub0003C61
    SLICE_X20Y33.AX      net (fanout=1)        0.579   Wgen/Madd_dataOut_addsub0003C6
    SLICE_X20Y33.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X26Y35.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<11>
    SLICE_X26Y35.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C101
    SLICE_X27Y35.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C10
    SLICE_X27Y35.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X26Y42.C6      net (fanout=2)        0.746   Wgen/dataOut_addsub0005<14>
    SLICE_X26Y42.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<14>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.AMUX    Tcina                 0.271   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X26Y43.C5      net (fanout=1)        0.238   datain_rnm0<16>
    SLICE_X26Y43.CLK     Tas                   0.029   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<16>1
                                                       Abuf/writeData_16
    -------------------------------------------------  ---------------------------
    Total                                     14.368ns (8.929ns logic, 5.439ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_17 (SLICE_X26Y43.D6), 97336046 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.348ns (Levels of Logic = 11)
  Clock Path Skew:      -0.331ns (1.409 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A20       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.C6      net (fanout=2)        0.278   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.CIN     net (fanout=1)        0.010   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.DMUX    Tcind                 0.402   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X25Y34.A6      net (fanout=3)        0.445   Wgen/dataOut_addsub0001<7>
    SLICE_X25Y34.A       Tilo                  0.094   Wgen/gen5/ready
                                                       Wgen/Madd_dataOut_addsub0003C61
    SLICE_X20Y33.AX      net (fanout=1)        0.579   Wgen/Madd_dataOut_addsub0003C6
    SLICE_X20Y33.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X26Y35.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<11>
    SLICE_X26Y35.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C101
    SLICE_X27Y35.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C10
    SLICE_X27Y35.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X26Y42.C6      net (fanout=2)        0.746   Wgen/dataOut_addsub0005<14>
    SLICE_X26Y42.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<14>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.BMUX    Tcinb                 0.335   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X26Y43.D6      net (fanout=1)        0.155   datain_rnm0<17>
    SLICE_X26Y43.CLK     Tas                   0.028   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<17>1
                                                       Abuf/writeData_17
    -------------------------------------------------  ---------------------------
    Total                                     14.348ns (8.992ns logic, 5.356ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.348ns (Levels of Logic = 11)
  Clock Path Skew:      -0.331ns (1.409 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A23       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.C6      net (fanout=2)        0.278   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.CIN     net (fanout=1)        0.010   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.DMUX    Tcind                 0.402   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X25Y34.A6      net (fanout=3)        0.445   Wgen/dataOut_addsub0001<7>
    SLICE_X25Y34.A       Tilo                  0.094   Wgen/gen5/ready
                                                       Wgen/Madd_dataOut_addsub0003C61
    SLICE_X20Y33.AX      net (fanout=1)        0.579   Wgen/Madd_dataOut_addsub0003C6
    SLICE_X20Y33.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X26Y35.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<11>
    SLICE_X26Y35.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C101
    SLICE_X27Y35.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C10
    SLICE_X27Y35.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X26Y42.C6      net (fanout=2)        0.746   Wgen/dataOut_addsub0005<14>
    SLICE_X26Y42.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<14>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.BMUX    Tcinb                 0.335   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X26Y43.D6      net (fanout=1)        0.155   datain_rnm0<17>
    SLICE_X26Y43.CLK     Tas                   0.028   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<17>1
                                                       Abuf/writeData_17
    -------------------------------------------------  ---------------------------
    Total                                     14.348ns (8.992ns logic, 5.356ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.348ns (Levels of Logic = 11)
  Clock Path Skew:      -0.331ns (1.409 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A21       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.C6      net (fanout=2)        0.278   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.COUT    Topcyc                0.423   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_lut<2>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.CIN     net (fanout=1)        0.010   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X25Y30.DMUX    Tcind                 0.402   Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<7>
    SLICE_X25Y34.A6      net (fanout=3)        0.445   Wgen/dataOut_addsub0001<7>
    SLICE_X25Y34.A       Tilo                  0.094   Wgen/gen5/ready
                                                       Wgen/Madd_dataOut_addsub0003C61
    SLICE_X20Y33.AX      net (fanout=1)        0.579   Wgen/Madd_dataOut_addsub0003C6
    SLICE_X20Y33.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<11>
    SLICE_X26Y35.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<11>
    SLICE_X26Y35.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C11
                                                       Wgen/Madd_dataOut_addsub0005C101
    SLICE_X27Y35.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C10
    SLICE_X27Y35.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<15>
    SLICE_X26Y42.C6      net (fanout=2)        0.746   Wgen/dataOut_addsub0005<14>
    SLICE_X26Y42.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_lut<14>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<15>
    SLICE_X26Y43.BMUX    Tcinb                 0.335   Abuf/writeData<17>
                                                       Wgen/Madd_dataOut_xor<17>
    SLICE_X26Y43.D6      net (fanout=1)        0.155   datain_rnm0<17>
    SLICE_X26Y43.CLK     Tas                   0.028   Abuf/writeData<17>
                                                       Abuf/writeData_mux0000<17>1
                                                       Abuf/writeData_17
    -------------------------------------------------  ---------------------------
    Total                                     14.348ns (8.992ns logic, 5.356ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_12 (SLICE_X27Y42.A5), 22818668 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.301ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A20       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.A5      net (fanout=1)        0.375   datain_rnm0<12>
    SLICE_X27Y42.CLK     Tas                   0.026   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<12>1
                                                       Abuf/writeData_12
    -------------------------------------------------  ---------------------------
    Total                                     14.301ns (8.516ns logic, 5.785ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.301ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A23       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.A5      net (fanout=1)        0.375   datain_rnm0<12>
    SLICE_X27Y42.CLK     Tas                   0.026   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<12>1
                                                       Abuf/writeData_12
    -------------------------------------------------  ---------------------------
    Total                                     14.301ns (8.516ns logic, 5.785ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.301ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A21       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.A5      net (fanout=1)        0.375   datain_rnm0<12>
    SLICE_X27Y42.CLK     Tas                   0.026   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<12>1
                                                       Abuf/writeData_12
    -------------------------------------------------  ---------------------------
    Total                                     14.301ns (8.516ns logic, 5.785ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_14 (SLICE_X27Y42.C6), 43349752 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.291ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A20       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.C6      net (fanout=1)        0.299   datain_rnm0<14>
    SLICE_X27Y42.CLK     Tas                   0.029   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<14>1
                                                       Abuf/writeData_14
    -------------------------------------------------  ---------------------------
    Total                                     14.291ns (8.582ns logic, 5.709ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.291ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A23       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.C6      net (fanout=1)        0.299   datain_rnm0<14>
    SLICE_X27Y42.CLK     Tas                   0.029   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<14>1
                                                       Abuf/writeData_14
    -------------------------------------------------  ---------------------------
    Total                                     14.291ns (8.582ns logic, 5.709ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.291ns (Levels of Logic = 10)
  Clock Path Skew:      -0.354ns (1.386 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A21       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.DMUX    Taxd                  0.651   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X26Y34.C6      net (fanout=3)        0.579   Wgen/dataOut_addsub0003<7>
    SLICE_X26Y34.C       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C7
                                                       Wgen/Madd_dataOut_addsub0005C61
    SLICE_X27Y34.AX      net (fanout=1)        0.313   Wgen/Madd_dataOut_addsub0005C6
    SLICE_X27Y34.CMUX    Taxd                  0.622   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.C6      net (fanout=2)        0.773   Wgen/dataOut_addsub0005<10>
    SLICE_X26Y41.COUT    Topcyc                0.423   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<10>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_cy<11>
    SLICE_X26Y42.CMUX    Tcinc                 0.334   Wgen/Madd_dataOut_cy<15>
                                                       Wgen/Madd_dataOut_cy<15>
    SLICE_X27Y42.C6      net (fanout=1)        0.299   datain_rnm0<14>
    SLICE_X27Y42.CLK     Tas                   0.029   Abuf/writeData<15>
                                                       Abuf/writeData_mux0000<14>1
                                                       Abuf/writeData_14
    -------------------------------------------------  ---------------------------
    Total                                     14.291ns (8.582ns logic, 5.709ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen7/count_6 (SLICE_X33Y16.C6), 69904 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen7/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen7/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.392ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.461 - 1.690)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen7/RAM2/Mram_ram_ren to Wgen/gen7/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOU15 Trcko_DOWB            2.180   Wgen/gen2/RAM2/Mram_ram_ren
                                                       Wgen/gen7/RAM2/Mram_ram_ren
    DSP48_X0Y11.A15      net (fanout=1)        1.012   Wgen/gen7/dataOutInt1<15>
    DSP48_X0Y11.P10      Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_dataOutInt2
                                                       Wgen/gen7/Mmult_dataOutInt2
    DSP48_X0Y6.A3        net (fanout=6)        1.348   Wgen/dataOut7<3>
    DSP48_X0Y6.P26       Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_newData
                                                       Wgen/gen7/Mmult_newData
    SLICE_X31Y16.D1      net (fanout=4)        0.921   Wgen/gen7/newData<26>
    SLICE_X31Y16.CMUX    Topdc                 0.389   Wgen/gen7/count_or000079
                                                       Wgen/gen7/count_or000079_F
                                                       Wgen/gen7/count_or000079
    SLICE_X33Y18.B6      net (fanout=1)        0.598   Wgen/gen7/count_or000079
    SLICE_X33Y18.B       Tilo                  0.094   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_or0000146
    SLICE_X33Y16.C6      net (fanout=10)       0.529   Wgen/gen7/count_or0000
    SLICE_X33Y16.CLK     Tas                   0.029   Wgen/gen7/count<7>
                                                       Wgen/gen7/count_6_rstpot
                                                       Wgen/gen7/count_6
    -------------------------------------------------  ---------------------------
    Total                                     14.392ns (9.984ns logic, 4.408ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen7/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen7/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.392ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.461 - 1.690)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen7/RAM2/Mram_ram_ren to Wgen/gen7/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOU15 Trcko_DOWB            2.180   Wgen/gen2/RAM2/Mram_ram_ren
                                                       Wgen/gen7/RAM2/Mram_ram_ren
    DSP48_X0Y11.A15      net (fanout=1)        1.012   Wgen/gen7/dataOutInt1<15>
    DSP48_X0Y11.P10      Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_dataOutInt2
                                                       Wgen/gen7/Mmult_dataOutInt2
    DSP48_X0Y6.A3        net (fanout=6)        1.348   Wgen/dataOut7<3>
    DSP48_X0Y6.P26       Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_newData
                                                       Wgen/gen7/Mmult_newData
    SLICE_X31Y16.C1      net (fanout=4)        0.918   Wgen/gen7/newData<26>
    SLICE_X31Y16.CMUX    Tilo                  0.392   Wgen/gen7/count_or000079
                                                       Wgen/gen7/count_or000079_G
                                                       Wgen/gen7/count_or000079
    SLICE_X33Y18.B6      net (fanout=1)        0.598   Wgen/gen7/count_or000079
    SLICE_X33Y18.B       Tilo                  0.094   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_or0000146
    SLICE_X33Y16.C6      net (fanout=10)       0.529   Wgen/gen7/count_or0000
    SLICE_X33Y16.CLK     Tas                   0.029   Wgen/gen7/count<7>
                                                       Wgen/gen7/count_6_rstpot
                                                       Wgen/gen7/count_6
    -------------------------------------------------  ---------------------------
    Total                                     14.392ns (9.987ns logic, 4.405ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen7/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen7/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.311ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.461 - 1.690)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen7/RAM2/Mram_ram_ren to Wgen/gen7/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOU5  Trcko_DOWB            2.180   Wgen/gen2/RAM2/Mram_ram_ren
                                                       Wgen/gen7/RAM2/Mram_ram_ren
    DSP48_X0Y11.A5       net (fanout=1)        0.931   Wgen/gen7/dataOutInt1<5>
    DSP48_X0Y11.P10      Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_dataOutInt2
                                                       Wgen/gen7/Mmult_dataOutInt2
    DSP48_X0Y6.A3        net (fanout=6)        1.348   Wgen/dataOut7<3>
    DSP48_X0Y6.P26       Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_newData
                                                       Wgen/gen7/Mmult_newData
    SLICE_X31Y16.C1      net (fanout=4)        0.918   Wgen/gen7/newData<26>
    SLICE_X31Y16.CMUX    Tilo                  0.392   Wgen/gen7/count_or000079
                                                       Wgen/gen7/count_or000079_G
                                                       Wgen/gen7/count_or000079
    SLICE_X33Y18.B6      net (fanout=1)        0.598   Wgen/gen7/count_or000079
    SLICE_X33Y18.B       Tilo                  0.094   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_or0000146
    SLICE_X33Y16.C6      net (fanout=10)       0.529   Wgen/gen7/count_or0000
    SLICE_X33Y16.CLK     Tas                   0.029   Wgen/gen7/count<7>
                                                       Wgen/gen7/count_6_rstpot
                                                       Wgen/gen7/count_6
    -------------------------------------------------  ---------------------------
    Total                                     14.311ns (9.987ns logic, 4.324ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen7/count_7 (SLICE_X33Y16.D6), 69904 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen7/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen7/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.386ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.461 - 1.690)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen7/RAM2/Mram_ram_ren to Wgen/gen7/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOU15 Trcko_DOWB            2.180   Wgen/gen2/RAM2/Mram_ram_ren
                                                       Wgen/gen7/RAM2/Mram_ram_ren
    DSP48_X0Y11.A15      net (fanout=1)        1.012   Wgen/gen7/dataOutInt1<15>
    DSP48_X0Y11.P10      Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_dataOutInt2
                                                       Wgen/gen7/Mmult_dataOutInt2
    DSP48_X0Y6.A3        net (fanout=6)        1.348   Wgen/dataOut7<3>
    DSP48_X0Y6.P26       Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_newData
                                                       Wgen/gen7/Mmult_newData
    SLICE_X31Y16.D1      net (fanout=4)        0.921   Wgen/gen7/newData<26>
    SLICE_X31Y16.CMUX    Topdc                 0.389   Wgen/gen7/count_or000079
                                                       Wgen/gen7/count_or000079_F
                                                       Wgen/gen7/count_or000079
    SLICE_X33Y18.B6      net (fanout=1)        0.598   Wgen/gen7/count_or000079
    SLICE_X33Y18.B       Tilo                  0.094   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_or0000146
    SLICE_X33Y16.D6      net (fanout=10)       0.524   Wgen/gen7/count_or0000
    SLICE_X33Y16.CLK     Tas                   0.028   Wgen/gen7/count<7>
                                                       Wgen/gen7/count_7_rstpot
                                                       Wgen/gen7/count_7
    -------------------------------------------------  ---------------------------
    Total                                     14.386ns (9.983ns logic, 4.403ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen7/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen7/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.386ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.461 - 1.690)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen7/RAM2/Mram_ram_ren to Wgen/gen7/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOU15 Trcko_DOWB            2.180   Wgen/gen2/RAM2/Mram_ram_ren
                                                       Wgen/gen7/RAM2/Mram_ram_ren
    DSP48_X0Y11.A15      net (fanout=1)        1.012   Wgen/gen7/dataOutInt1<15>
    DSP48_X0Y11.P10      Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_dataOutInt2
                                                       Wgen/gen7/Mmult_dataOutInt2
    DSP48_X0Y6.A3        net (fanout=6)        1.348   Wgen/dataOut7<3>
    DSP48_X0Y6.P26       Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_newData
                                                       Wgen/gen7/Mmult_newData
    SLICE_X31Y16.C1      net (fanout=4)        0.918   Wgen/gen7/newData<26>
    SLICE_X31Y16.CMUX    Tilo                  0.392   Wgen/gen7/count_or000079
                                                       Wgen/gen7/count_or000079_G
                                                       Wgen/gen7/count_or000079
    SLICE_X33Y18.B6      net (fanout=1)        0.598   Wgen/gen7/count_or000079
    SLICE_X33Y18.B       Tilo                  0.094   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_or0000146
    SLICE_X33Y16.D6      net (fanout=10)       0.524   Wgen/gen7/count_or0000
    SLICE_X33Y16.CLK     Tas                   0.028   Wgen/gen7/count<7>
                                                       Wgen/gen7/count_7_rstpot
                                                       Wgen/gen7/count_7
    -------------------------------------------------  ---------------------------
    Total                                     14.386ns (9.986ns logic, 4.400ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen7/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen7/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.305ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.229ns (1.461 - 1.690)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen7/RAM2/Mram_ram_ren to Wgen/gen7/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOU5  Trcko_DOWB            2.180   Wgen/gen2/RAM2/Mram_ram_ren
                                                       Wgen/gen7/RAM2/Mram_ram_ren
    DSP48_X0Y11.A5       net (fanout=1)        0.931   Wgen/gen7/dataOutInt1<5>
    DSP48_X0Y11.P10      Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_dataOutInt2
                                                       Wgen/gen7/Mmult_dataOutInt2
    DSP48_X0Y6.A3        net (fanout=6)        1.348   Wgen/dataOut7<3>
    DSP48_X0Y6.P26       Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_newData
                                                       Wgen/gen7/Mmult_newData
    SLICE_X31Y16.C1      net (fanout=4)        0.918   Wgen/gen7/newData<26>
    SLICE_X31Y16.CMUX    Tilo                  0.392   Wgen/gen7/count_or000079
                                                       Wgen/gen7/count_or000079_G
                                                       Wgen/gen7/count_or000079
    SLICE_X33Y18.B6      net (fanout=1)        0.598   Wgen/gen7/count_or000079
    SLICE_X33Y18.B       Tilo                  0.094   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_or0000146
    SLICE_X33Y16.D6      net (fanout=10)       0.524   Wgen/gen7/count_or0000
    SLICE_X33Y16.CLK     Tas                   0.028   Wgen/gen7/count<7>
                                                       Wgen/gen7/count_7_rstpot
                                                       Wgen/gen7/count_7
    -------------------------------------------------  ---------------------------
    Total                                     14.305ns (9.986ns logic, 4.319ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen7/count_8 (SLICE_X33Y18.C3), 69904 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen7/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen7/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.350ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.223ns (1.467 - 1.690)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen7/RAM2/Mram_ram_ren to Wgen/gen7/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOU15 Trcko_DOWB            2.180   Wgen/gen2/RAM2/Mram_ram_ren
                                                       Wgen/gen7/RAM2/Mram_ram_ren
    DSP48_X0Y11.A15      net (fanout=1)        1.012   Wgen/gen7/dataOutInt1<15>
    DSP48_X0Y11.P10      Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_dataOutInt2
                                                       Wgen/gen7/Mmult_dataOutInt2
    DSP48_X0Y6.A3        net (fanout=6)        1.348   Wgen/dataOut7<3>
    DSP48_X0Y6.P26       Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_newData
                                                       Wgen/gen7/Mmult_newData
    SLICE_X31Y16.D1      net (fanout=4)        0.921   Wgen/gen7/newData<26>
    SLICE_X31Y16.CMUX    Topdc                 0.389   Wgen/gen7/count_or000079
                                                       Wgen/gen7/count_or000079_F
                                                       Wgen/gen7/count_or000079
    SLICE_X33Y18.B6      net (fanout=1)        0.598   Wgen/gen7/count_or000079
    SLICE_X33Y18.B       Tilo                  0.094   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_or0000146
    SLICE_X33Y18.C3      net (fanout=10)       0.487   Wgen/gen7/count_or0000
    SLICE_X33Y18.CLK     Tas                   0.029   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_8_rstpot
                                                       Wgen/gen7/count_8
    -------------------------------------------------  ---------------------------
    Total                                     14.350ns (9.984ns logic, 4.366ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen7/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen7/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.350ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.223ns (1.467 - 1.690)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen7/RAM2/Mram_ram_ren to Wgen/gen7/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOU15 Trcko_DOWB            2.180   Wgen/gen2/RAM2/Mram_ram_ren
                                                       Wgen/gen7/RAM2/Mram_ram_ren
    DSP48_X0Y11.A15      net (fanout=1)        1.012   Wgen/gen7/dataOutInt1<15>
    DSP48_X0Y11.P10      Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_dataOutInt2
                                                       Wgen/gen7/Mmult_dataOutInt2
    DSP48_X0Y6.A3        net (fanout=6)        1.348   Wgen/dataOut7<3>
    DSP48_X0Y6.P26       Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_newData
                                                       Wgen/gen7/Mmult_newData
    SLICE_X31Y16.C1      net (fanout=4)        0.918   Wgen/gen7/newData<26>
    SLICE_X31Y16.CMUX    Tilo                  0.392   Wgen/gen7/count_or000079
                                                       Wgen/gen7/count_or000079_G
                                                       Wgen/gen7/count_or000079
    SLICE_X33Y18.B6      net (fanout=1)        0.598   Wgen/gen7/count_or000079
    SLICE_X33Y18.B       Tilo                  0.094   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_or0000146
    SLICE_X33Y18.C3      net (fanout=10)       0.487   Wgen/gen7/count_or0000
    SLICE_X33Y18.CLK     Tas                   0.029   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_8_rstpot
                                                       Wgen/gen7/count_8
    -------------------------------------------------  ---------------------------
    Total                                     14.350ns (9.987ns logic, 4.363ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen7/RAM2/Mram_ram_ren (RAM)
  Destination:          Wgen/gen7/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.269ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.223ns (1.467 - 1.690)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen7/RAM2/Mram_ram_ren to Wgen/gen7/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y5.DOBDOU5  Trcko_DOWB            2.180   Wgen/gen2/RAM2/Mram_ram_ren
                                                       Wgen/gen7/RAM2/Mram_ram_ren
    DSP48_X0Y11.A5       net (fanout=1)        0.931   Wgen/gen7/dataOutInt1<5>
    DSP48_X0Y11.P10      Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_dataOutInt2
                                                       Wgen/gen7/Mmult_dataOutInt2
    DSP48_X0Y6.A3        net (fanout=6)        1.348   Wgen/dataOut7<3>
    DSP48_X0Y6.P26       Tdspdo_AP_M           3.646   Wgen/gen7/Mmult_newData
                                                       Wgen/gen7/Mmult_newData
    SLICE_X31Y16.C1      net (fanout=4)        0.918   Wgen/gen7/newData<26>
    SLICE_X31Y16.CMUX    Tilo                  0.392   Wgen/gen7/count_or000079
                                                       Wgen/gen7/count_or000079_G
                                                       Wgen/gen7/count_or000079
    SLICE_X33Y18.B6      net (fanout=1)        0.598   Wgen/gen7/count_or000079
    SLICE_X33Y18.B       Tilo                  0.094   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_or0000146
    SLICE_X33Y18.C3      net (fanout=10)       0.487   Wgen/gen7/count_or0000
    SLICE_X33Y18.CLK     Tas                   0.029   Wgen/gen7/count<8>
                                                       Wgen/gen7/count_8_rstpot
                                                       Wgen/gen7/count_8
    -------------------------------------------------  ---------------------------
    Total                                     14.269ns (9.987ns logic, 4.282ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Paths for end point Abuf/writeData_11 (SLICE_X27Y41.D5), 15898672 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.183ns (Levels of Logic = 10)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A20       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.CMUX    Taxd                  0.643   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X21Y32.B6      net (fanout=3)        0.149   Wgen/dataOut_addsub0003<6>
    SLICE_X21Y32.B       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C4
                                                       Wgen/Madd_dataOut_addsub0005C51
    SLICE_X27Y33.DX      net (fanout=1)        0.647   Wgen/Madd_dataOut_addsub0005C5
    SLICE_X27Y33.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X27Y34.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X27Y34.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.A6      net (fanout=2)        0.772   Wgen/dataOut_addsub0005<8>
    SLICE_X26Y41.DMUX    Topad                 0.743   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<8>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X27Y41.D5      net (fanout=1)        0.420   datain_rnm0<11>
    SLICE_X27Y41.CLK     Tas                   0.028   Abuf/writeData<11>
                                                       Abuf/writeData_mux0000<11>1
                                                       Abuf/writeData_11
    -------------------------------------------------  ---------------------------
    Total                                     14.183ns (8.450ns logic, 5.733ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.183ns (Levels of Logic = 10)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A23       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.CMUX    Taxd                  0.643   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X21Y32.B6      net (fanout=3)        0.149   Wgen/dataOut_addsub0003<6>
    SLICE_X21Y32.B       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C4
                                                       Wgen/Madd_dataOut_addsub0005C51
    SLICE_X27Y33.DX      net (fanout=1)        0.647   Wgen/Madd_dataOut_addsub0005C5
    SLICE_X27Y33.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X27Y34.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X27Y34.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.A6      net (fanout=2)        0.772   Wgen/dataOut_addsub0005<8>
    SLICE_X26Y41.DMUX    Topad                 0.743   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<8>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X27Y41.D5      net (fanout=1)        0.420   datain_rnm0<11>
    SLICE_X27Y41.CLK     Tas                   0.028   Abuf/writeData<11>
                                                       Abuf/writeData_mux0000<11>1
                                                       Abuf/writeData_11
    -------------------------------------------------  ---------------------------
    Total                                     14.183ns (8.450ns logic, 5.733ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Destination:          Abuf/writeData_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.183ns (Levels of Logic = 10)
  Clock Path Skew:      -0.352ns (1.388 - 1.740)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Wgen/gen3/RAM2/Mram_ram_ren to Abuf/writeData_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y2.DOPBDOPL1Trcko_DOPBW           2.180   Wgen/gen3/RAM2/Mram_ram_ren
                                                       Wgen/gen3/RAM2/Mram_ram_ren
    DSP48_X0Y4.A21       net (fanout=8)        0.879   Wgen/gen3/dataOutInt1<17>
    DSP48_X0Y4.P8        Tdspdo_AP_M           3.646   Wgen/gen3/Mmult_dataOutInt2
                                                       Wgen/gen3/Mmult_dataOutInt2
    SLICE_X25Y28.D6      net (fanout=3)        1.372   Wgen/dataOut3<1>
    SLICE_X25Y28.D       Tilo                  0.094   Wgen/Madd_dataOut_addsub0001C
                                                       Wgen/Madd_dataOut_addsub0001C1
    SLICE_X25Y29.CX      net (fanout=2)        0.448   Wgen/Madd_dataOut_addsub0001C
    SLICE_X25Y29.DMUX    Tcxd                  0.415   Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
                                                       Wgen/Madd_dataOut_addsub0001_Madd_cy<3>
    SLICE_X24Y33.A6      net (fanout=3)        0.458   Wgen/dataOut_addsub0001<3>
    SLICE_X24Y33.A       Tilo                  0.094   Wgen/Madd_dataOut_addsub0003C9
                                                       Wgen/Madd_dataOut_addsub0003C21
    SLICE_X20Y32.AX      net (fanout=1)        0.588   Wgen/Madd_dataOut_addsub0003C2
    SLICE_X20Y32.CMUX    Taxd                  0.643   Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0003_Madd_cy<7>
    SLICE_X21Y32.B6      net (fanout=3)        0.149   Wgen/dataOut_addsub0003<6>
    SLICE_X21Y32.B       Tilo                  0.094   Wgen/Madd_dataOut_addsub0005C4
                                                       Wgen/Madd_dataOut_addsub0005C51
    SLICE_X27Y33.DX      net (fanout=1)        0.647   Wgen/Madd_dataOut_addsub0005C5
    SLICE_X27Y33.COUT    Tdxcy                 0.242   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X27Y34.CIN     net (fanout=1)        0.000   Wgen/Madd_dataOut_addsub0005_Madd_cy<7>
    SLICE_X27Y34.AMUX    Tcina                 0.271   Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
                                                       Wgen/Madd_dataOut_addsub0005_Madd_cy<11>
    SLICE_X26Y41.A6      net (fanout=2)        0.772   Wgen/dataOut_addsub0005<8>
    SLICE_X26Y41.DMUX    Topad                 0.743   Wgen/Madd_dataOut_cy<11>
                                                       Wgen/Madd_dataOut_lut<8>
                                                       Wgen/Madd_dataOut_cy<11>
    SLICE_X27Y41.D5      net (fanout=1)        0.420   datain_rnm0<11>
    SLICE_X27Y41.CLK     Tas                   0.028   Abuf/writeData<11>
                                                       Abuf/writeData_mux0000<11>1
                                                       Abuf/writeData_11
    -------------------------------------------------  ---------------------------
    Total                                     14.183ns (8.450ns logic, 5.733ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Wgen/gen3/RAM2/Mram_ram_ren (RAMB36_X1Y2.DIADIL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen3/dataIn_11 (FF)
  Destination:          Wgen/gen3/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 0)
  Clock Path Skew:      0.215ns (0.762 - 0.547)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen3/dataIn_11 to Wgen/gen3/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y10.DQ        Tcko                  0.414   Wgen/gen3/dataIn<11>
                                                         Wgen/gen3/dataIn_11
    RAMB36_X1Y2.DIADIL11   net (fanout=1)        0.377   Wgen/gen3/dataIn<11>
    RAMB36_X1Y2.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Wgen/gen3/RAM2/Mram_ram_ren
                                                         Wgen/gen3/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.505ns (0.128ns logic, 0.377ns route)
                                                         (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen8/RAM2/Mram_ram_ren (RAMB36_X1Y9.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen8/dataIn_10 (FF)
  Destination:          Wgen/gen8/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.787 - 0.578)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen8/dataIn_10 to Wgen/gen8/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y45.CQ        Tcko                  0.414   Wgen/gen8/dataIn<12>
                                                         Wgen/gen8/dataIn_10
    RAMB36_X1Y9.DIADIL10   net (fanout=1)        0.375   Wgen/gen8/dataIn<10>
    RAMB36_X1Y9.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Wgen/gen8/RAM2/Mram_ram_ren
                                                         Wgen/gen8/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.503ns (0.128ns logic, 0.375ns route)
                                                         (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen5/RAM2/Mram_ram_ren (RAMB36_X1Y8.DIADIL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen5/dataIn_9 (FF)
  Destination:          Wgen/gen5/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.235ns (0.807 - 0.572)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen5/dataIn_9 to Wgen/gen5/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X30Y40.DQ        Tcko                  0.433   Wgen/gen5/dataIn<9>
                                                         Wgen/gen5/dataIn_9
    RAMB36_X1Y8.DIADIL9    net (fanout=1)        0.391   Wgen/gen5/dataIn<9>
    RAMB36_X1Y8.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Wgen/gen5/RAM2/Mram_ram_ren
                                                         Wgen/gen5/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.538ns (0.147ns logic, 0.391ns route)
                                                         (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen4/RAM2/Mram_ram_ren (RAMB36_X1Y8.DIADIU4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen4/dataIn_4 (FF)
  Destination:          Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.801 - 0.582)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen4/dataIn_4 to Wgen/gen4/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y44.AQ        Tcko                  0.433   Wgen/gen4/dataIn<3>
                                                         Wgen/gen4/dataIn_4
    RAMB36_X1Y8.DIADIU4    net (fanout=1)        0.379   Wgen/gen4/dataIn<4>
    RAMB36_X1Y8.CLKARDCLKU Trckd_DIA   (-Th)     0.286   Wgen/gen5/RAM2/Mram_ram_ren
                                                         Wgen/gen4/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.526ns (0.147ns logic, 0.379ns route)
                                                         (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen4/RAM2/Mram_ram_ren (RAMB36_X1Y8.DIADIU3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen4/dataIn_3 (FF)
  Destination:          Wgen/gen4/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.528ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.801 - 0.582)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen4/dataIn_3 to Wgen/gen4/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y44.CQ        Tcko                  0.433   Wgen/gen4/dataIn<3>
                                                         Wgen/gen4/dataIn_3
    RAMB36_X1Y8.DIADIU3    net (fanout=1)        0.381   Wgen/gen4/dataIn<3>
    RAMB36_X1Y8.CLKARDCLKU Trckd_DIA   (-Th)     0.286   Wgen/gen5/RAM2/Mram_ram_ren
                                                         Wgen/gen4/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.528ns (0.147ns logic, 0.381ns route)
                                                         (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6 (SLICE_X16Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_6 (FF)
  Destination:          fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (1.517 - 1.352)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_6 to fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y60.CQ      Tcko                  0.414   fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<7>
                                                       fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_6
    SLICE_X16Y59.CX      net (fanout=3)        0.292   fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<6>
    SLICE_X16Y59.CLK     Tckdi       (-Th)     0.230   fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<7>
                                                       fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.184ns logic, 0.292ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point Wgen/gen2/RAM2/Mram_ram_ren (RAMB36_X1Y5.DIADIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Wgen/gen2/dataIn_6 (FF)
  Destination:          Wgen/gen2/RAM2/Mram_ram_ren (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.789 - 0.570)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Wgen/gen2/dataIn_6 to Wgen/gen2/RAM2/Mram_ram_ren
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y25.DQ        Tcko                  0.433   Wgen/gen2/dataIn<6>
                                                         Wgen/gen2/dataIn_6
    RAMB36_X1Y5.DIADIL6    net (fanout=1)        0.383   Wgen/gen2/dataIn<6>
    RAMB36_X1Y5.CLKARDCLKL Trckd_DIA   (-Th)     0.286   Wgen/gen2/RAM2/Mram_ram_ren
                                                         Wgen/gen2/RAM2/Mram_ram_ren
    ---------------------------------------------------  ---------------------------
    Total                                        0.530ns (0.147ns logic, 0.383ns route)
                                                         (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 (RAMB36_X1Y24.DIBDIL0), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.788 - 0.569)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y121.AQ        Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<29>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF
    RAMB36_X1Y24.DIBDIL0    net (fanout=2)        0.389   ila/U0/I_YES_D.U_ILA/iDATA<29>
    RAMB36_X1Y24.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.215ns (0.784 - 0.569)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y121.AQ        Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<29>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF
    RAMB36_X1Y24.DIBDIL0    net (fanout=2)        0.389   ila/U0/I_YES_D.U_ILA/iDATA<29>
    RAMB36_X1Y24.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAMB36_X1Y25.DIBDIL0), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.774 - 0.557)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y126.AQ        Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<28>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF
    RAMB36_X1Y25.DIBDIL0    net (fanout=2)        0.389   ila/U0/I_YES_D.U_ILA/iDATA<28>
    RAMB36_X1Y25.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.763 - 0.557)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y126.AQ        Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<28>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF
    RAMB36_X1Y25.DIBDIL0    net (fanout=2)        0.389   ila/U0/I_YES_D.U_ILA/iDATA<28>
    RAMB36_X1Y25.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 (RAMB36_X1Y24.DIBDIU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.215ns (0.784 - 0.569)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF to ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y121.AQ        Tcko                  0.433   ila/U0/I_YES_D.U_ILA/iDATA<29>
                                                          ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF
    RAMB36_X1Y24.DIBDIU0    net (fanout=2)        0.389   ila/U0/I_YES_D.U_ILA/iDATA<29>
    RAMB36_X1Y24.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
                                                          ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "USER_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X0Y12.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X0Y12.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 7.778ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: fifo_generator_v9_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X0Y12.REGCLKARDRCLKL
  Clock network: clk
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   14.868|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 268  Score: 772592  (Setup/Max: 772592, Hold: 0)

Constraints cover 381621305 paths, 0 nets, and 25614 connections

Design statistics:
   Minimum period:  14.868ns{1}   (Maximum frequency:  67.259MHz)
   Maximum path delay from/to any node:   2.680ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May  2 18:44:40 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 693 MB



