Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Nov 27 18:01:41 2015
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CONTROLLOR_VHDL_control_sets_placed.rpt
| Design       : CONTROLLOR_VHDL
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    35 |
| Minimum Number of register sites lost to control set restrictions |    70 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             181 |           76 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             446 |          175 |
| Yes          | No                    | No                     |             332 |          113 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              91 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-----------------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+-----------------------------------------------+------------------+----------------+
| ~CLK_IBUF_BUFG |                                      |                                               |                2 |              2 |
|  CLK_IBUF_BUFG | FILE_INPUT/BYTE_TEXT[4]_i_1_n_0      |                                               |                1 |              4 |
|  CLK_IBUF_BUFG | FILE_INPUT/call_stack[10]_15         |                                               |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/alt_stack[8]_9            | FILE_INPUT/alt_stack[8][6]_i_1_n_0            |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/alt_stack[9]_8            | FILE_INPUT/alt_stack[9][6]_i_1_n_0            |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/call_stack[1][6]_i_1_n_0  |                                               |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/call_stack[9]_6           |                                               |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/call_stack[8]_14          |                                               |                3 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/call_stack[7]_0           |                                               |                3 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/call_stack[6]_1           |                                               |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/call_stack[5]_3           |                                               |                1 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/call_stack[4]_2           |                                               |                1 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/call_stack[3]_5           |                                               |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/call_stack[2]_4           |                                               |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/alt_stack[7]_10           | FILE_INPUT/alt_stack[7][6]_i_1_n_0            |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/alt_stack[6]_16           | FILE_INPUT/alt_stack[6][6]_i_1_n_0            |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/alt_stack[5]_11           | SET/alt_stack_reg[5][6][0]                    |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/alt_stack[4]_17           | FILE_INPUT/alt_stack[4][6]_i_1_n_0            |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/alt_stack[3]_12           | SET/alt_stack_reg[3][6][0]                    |                1 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/alt_stack[2]_13           | SET/alt_stack_reg[2][6][0]                    |                2 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/alt_stack[1][6]_i_2_n_0   | SET/SR[0]                                     |                3 |              6 |
|  CLK_IBUF_BUFG | FILE_INPUT/alt_stack[10]_7           | FILE_INPUT/alt_stack[10][6]_i_1_n_0           |                2 |              6 |
|  CLK_IBUF_BUFG |                                      | FILE_INPUT/trg_array_reg[9]                   |                2 |              7 |
|  CLK_IBUF_BUFG | FILE_INPUT/SET_TEXT_START[3]_i_1_n_0 |                                               |                5 |              8 |
|  CLK_IBUF_BUFG | STATE_CONTROLLOR/count_out_reg       | STATE_CONTROLLOR/count_out_reg_reg[1]         |               22 |             31 |
|  CLK_IBUF_BUFG | FILE_INPUT/alt_top[0]_i_1_n_0        |                                               |                8 |             31 |
|  CLK_IBUF_BUFG | FILE_INPUT/call_top                  |                                               |                8 |             31 |
|  CLK_IBUF_BUFG | start                                |                                               |               19 |             31 |
|  CLK_IBUF_BUFG | RSET/match_reg15_out                 |                                               |                8 |             32 |
|  CLK_IBUF_BUFG | TEXT_INPUT/count_out_reg_reg[31][0]  |                                               |                9 |             32 |
| ~CLK_IBUF_BUFG | count_start0                         |                                               |                8 |             32 |
|  CLK_IBUF_BUFG | FILE_INPUT/E[0]                      |                                               |               27 |             71 |
|  CLK_IBUF_BUFG |                                      | TEXT_INPUT/text_string_array[1][5][2]_i_1_n_0 |               30 |             86 |
|  CLK_IBUF_BUFG |                                      |                                               |               74 |            179 |
|  CLK_IBUF_BUFG |                                      | TEXT_INPUT/text_string_array[1][4][1]_i_1_n_0 |              143 |            353 |
+----------------+--------------------------------------+-----------------------------------------------+------------------+----------------+


