{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 12:22:14 2019 " "Info: Processing started: Fri May 17 12:22:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.BLE_1974 " "Warning: Node \"control:ctrl\|nextState.BLE_1974\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.BNE_1992 " "Warning: Node \"control:ctrl\|nextState.BNE_1992\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.JR_2382 " "Warning: Node \"control:ctrl\|nextState.JR_2382\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.BGT_1956 " "Warning: Node \"control:ctrl\|nextState.BGT_1956\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.BEQ_2010 " "Warning: Node \"control:ctrl\|nextState.BEQ_2010\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.J_2174 " "Warning: Node \"control:ctrl\|nextState.J_2174\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.RTE_2362 " "Warning: Node \"control:ctrl\|nextState.RTE_2362\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.JAL_2210 " "Warning: Node \"control:ctrl\|nextState.JAL_2210\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.DECODE_2694 " "Warning: Node \"control:ctrl\|nextState.DECODE_2694\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.BREAK_2342 " "Warning: Node \"control:ctrl\|nextState.BREAK_2342\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.EXP_WRITE_1674 " "Warning: Node \"control:ctrl\|nextState.EXP_WRITE_1674\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.FETCH_2730 " "Warning: Node \"control:ctrl\|nextState.FETCH_2730\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.WAIT_2_1656 " "Warning: Node \"control:ctrl\|nextState.WAIT_2_1656\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.ADD_2676 " "Warning: Node \"control:ctrl\|nextState.ADD_2676\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.ADDIU_2064 " "Warning: Node \"control:ctrl\|nextState.ADDIU_2064\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SUB_2636 " "Warning: Node \"control:ctrl\|nextState.SUB_2636\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.AND_2656 " "Warning: Node \"control:ctrl\|nextState.AND_2656\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LS_CALC_1902 " "Warning: Node \"control:ctrl\|nextState.LS_CALC_1902\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.ADDI_2046 " "Warning: Node \"control:ctrl\|nextState.ADDI_2046\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.DEC_OP_2120 " "Warning: Node \"control:ctrl\|nextState.DEC_OP_2120\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.INC_OP_2101 " "Warning: Node \"control:ctrl\|nextState.INC_OP_2101\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LS_WAIT_2_1620 " "Warning: Node \"control:ctrl\|nextState.LS_WAIT_2_1620\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.INCDEC_WAIT_2_1638 " "Warning: Node \"control:ctrl\|nextState.INCDEC_WAIT_2_1638\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.EXP_WAIT_2_1602 " "Warning: Node \"control:ctrl\|nextState.EXP_WAIT_2_1602\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.OVERFLOW_1728 " "Warning: Node \"control:ctrl\|nextState.OVERFLOW_1728\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.NOPCODE_1710 " "Warning: Node \"control:ctrl\|nextState.NOPCODE_1710\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SLTI_1920 " "Warning: Node \"control:ctrl\|nextState.SLTI_1920\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SLT_2402 " "Warning: Node \"control:ctrl\|nextState.SLT_2402\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SB_END_1848 " "Warning: Node \"control:ctrl\|nextState.SB_END_1848\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SW_END_1808 " "Warning: Node \"control:ctrl\|nextState.SW_END_1808\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.INCDEC_ST_2082 " "Warning: Node \"control:ctrl\|nextState.INCDEC_ST_2082\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SH_END_1828 " "Warning: Node \"control:ctrl\|nextState.SH_END_1828\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.WAIT_2712 " "Warning: Node \"control:ctrl\|nextState.WAIT_2712\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.INCDEC_2156 " "Warning: Node \"control:ctrl\|nextState.INCDEC_2156\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LS_START_1884 " "Warning: Node \"control:ctrl\|nextState.LS_START_1884\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LS_WAIT_1866 " "Warning: Node \"control:ctrl\|nextState.LS_WAIT_1866\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.INCDEC_WAIT_2138 " "Warning: Node \"control:ctrl\|nextState.INCDEC_WAIT_2138\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.EXP_WAIT_1692 " "Warning: Node \"control:ctrl\|nextState.EXP_WAIT_1692\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.MFLO_2422 " "Warning: Node \"control:ctrl\|nextState.MFLO_2422\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LUI_1938 " "Warning: Node \"control:ctrl\|nextState.LUI_1938\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SHIFT_SHAMT_2598 " "Warning: Node \"control:ctrl\|nextState.SHIFT_SHAMT_2598\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LH_END_1768 " "Warning: Node \"control:ctrl\|nextState.LH_END_1768\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LB_END_1788 " "Warning: Node \"control:ctrl\|nextState.LB_END_1788\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.LW_END_1748 " "Warning: Node \"control:ctrl\|nextState.LW_END_1748\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.MFHI_2442 " "Warning: Node \"control:ctrl\|nextState.MFHI_2442\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.WRITERD_SHIFT_2460 " "Warning: Node \"control:ctrl\|nextState.WRITERD_SHIFT_2460\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.DIV_RESULT_2228 " "Warning: Node \"control:ctrl\|nextState.DIV_RESULT_2228\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.MULT_RESULT_2284 " "Warning: Node \"control:ctrl\|nextState.MULT_RESULT_2284\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.WRITERD_ARIT_2616 " "Warning: Node \"control:ctrl\|nextState.WRITERD_ARIT_2616\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.RETURN_ADDRESS_2192 " "Warning: Node \"control:ctrl\|nextState.RETURN_ADDRESS_2192\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.REG_WRITE_2028 " "Warning: Node \"control:ctrl\|nextState.REG_WRITE_2028\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SHIFT_REG_2518 " "Warning: Node \"control:ctrl\|nextState.SHIFT_REG_2518\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.DIV_CALC_2246 " "Warning: Node \"control:ctrl\|nextState.DIV_CALC_2246\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.MULT_CALC_2302 " "Warning: Node \"control:ctrl\|nextState.MULT_CALC_2302\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SRL_2538 " "Warning: Node \"control:ctrl\|nextState.SRL_2538\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SLL_2578 " "Warning: Node \"control:ctrl\|nextState.SLL_2578\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SLLV_2498 " "Warning: Node \"control:ctrl\|nextState.SLLV_2498\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SRAV_2479 " "Warning: Node \"control:ctrl\|nextState.SRAV_2479\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.SRA_2558 " "Warning: Node \"control:ctrl\|nextState.SRA_2558\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.DIV_LOAD_2266 " "Warning: Node \"control:ctrl\|nextState.DIV_LOAD_2266\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState.MULT_LOAD_2322 " "Warning: Node \"control:ctrl\|nextState.MULT_LOAD_2322\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "62 " "Warning: Found 62 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~16 " "Info: Detected gated clock \"control:ctrl\|Decoder0~16\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~17 " "Info: Detected gated clock \"control:ctrl\|Decoder0~17\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~18 " "Info: Detected gated clock \"control:ctrl\|Decoder0~18\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~12 " "Info: Detected gated clock \"control:ctrl\|Decoder0~12\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~14 " "Info: Detected gated clock \"control:ctrl\|Decoder0~14\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~21 " "Info: Detected gated clock \"control:ctrl\|Decoder0~21\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector179~1 " "Info: Detected gated clock \"control:ctrl\|Selector179~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector179~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~11 " "Info: Detected gated clock \"control:ctrl\|Decoder0~11\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~19 " "Info: Detected gated clock \"control:ctrl\|Decoder0~19\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~15 " "Info: Detected gated clock \"control:ctrl\|Decoder0~15\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~9 " "Info: Detected gated clock \"control:ctrl\|Decoder0~9\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector179~7 " "Info: Detected gated clock \"control:ctrl\|Selector179~7\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector179~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~10 " "Info: Detected gated clock \"control:ctrl\|Decoder0~10\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector179~6 " "Info: Detected gated clock \"control:ctrl\|Selector179~6\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector179~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector179~4 " "Info: Detected gated clock \"control:ctrl\|Selector179~4\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector179~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~20 " "Info: Detected gated clock \"control:ctrl\|Decoder0~20\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~13 " "Info: Detected gated clock \"control:ctrl\|Decoder0~13\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector179~5 " "Info: Detected gated clock \"control:ctrl\|Selector179~5\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector179~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~6 " "Info: Detected gated clock \"control:ctrl\|Decoder0~6\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~7 " "Info: Detected gated clock \"control:ctrl\|Decoder0~7\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector47~1 " "Info: Detected gated clock \"control:ctrl\|Selector47~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector47~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~9 " "Info: Detected gated clock \"control:ctrl\|Decoder1~9\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 305 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~7 " "Info: Detected gated clock \"control:ctrl\|Decoder1~7\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 305 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~8 " "Info: Detected gated clock \"control:ctrl\|Decoder1~8\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 305 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector90~0 " "Info: Detected gated clock \"control:ctrl\|Selector90~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector90~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector47~0 " "Info: Detected gated clock \"control:ctrl\|Selector47~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector47~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~1 " "Info: Detected gated clock \"control:ctrl\|Decoder1~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 305 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.SHIFT_REG " "Info: Detected ripple clock \"control:ctrl\|state.SHIFT_REG\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.SHIFT_REG" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal0~0 " "Info: Detected gated clock \"control:ctrl\|Equal0~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 691 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~3 " "Info: Detected gated clock \"control:ctrl\|Decoder1~3\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 305 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~5 " "Info: Detected gated clock \"control:ctrl\|Decoder0~5\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~2 " "Info: Detected gated clock \"control:ctrl\|Decoder1~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 305 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~2 " "Info: Detected gated clock \"control:ctrl\|Decoder0~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr30~0 " "Info: Detected gated clock \"control:ctrl\|WideOr30~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 538 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr30~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.SHIFT_SHAMT " "Info: Detected ripple clock \"control:ctrl\|state.SHIFT_SHAMT\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.SHIFT_SHAMT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal3~0 " "Info: Detected gated clock \"control:ctrl\|Equal3~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 1478 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector43~1 " "Info: Detected gated clock \"control:ctrl\|Selector43~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector43~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr14~0 " "Info: Detected gated clock \"control:ctrl\|WideOr14~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector43~0 " "Info: Detected gated clock \"control:ctrl\|Selector43~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector43~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr31~0 " "Info: Detected gated clock \"control:ctrl\|WideOr31~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 2080 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector43~2 " "Info: Detected gated clock \"control:ctrl\|Selector43~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector43~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~4 " "Info: Detected gated clock \"control:ctrl\|Decoder1~4\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 305 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~1 " "Info: Detected gated clock \"control:ctrl\|Decoder0~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~6 " "Info: Detected gated clock \"control:ctrl\|Decoder1~6\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 305 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder0~0 " "Info: Detected gated clock \"control:ctrl\|Decoder0~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 307 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~5 " "Info: Detected gated clock \"control:ctrl\|Decoder1~5\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 305 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Selector43~3 " "Info: Detected gated clock \"control:ctrl\|Selector43~3\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Selector43~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.INCDEC_WAIT_2 " "Info: Detected ripple clock \"control:ctrl\|state.INCDEC_WAIT_2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.INCDEC_WAIT_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.LS_WAIT_2 " "Info: Detected ripple clock \"control:ctrl\|state.LS_WAIT_2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.LS_WAIT_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state.DECODE " "Info: Detected ripple clock \"control:ctrl\|state.DECODE\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state.DECODE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:ctrl\|nextState.BREAK_2342 register control:ctrl\|state.BREAK 66.65 MHz 15.004 ns Internal " "Info: Clock \"clk\" has Internal fmax of 66.65 MHz between source register \"control:ctrl\|nextState.BREAK_2342\" and destination register \"control:ctrl\|state.BREAK\" (period= 15.004 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.530 ns + Longest register register " "Info: + Longest register to register delay is 1.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|nextState.BREAK_2342 1 REG LCCOMB_X6_Y11_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X6_Y11_N22; Fanout = 1; REG Node = 'control:ctrl\|nextState.BREAK_2342'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|nextState.BREAK_2342 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.309 ns) 1.530 ns control:ctrl\|state.BREAK 2 REG LCFF_X6_Y11_N7 4 " "Info: 2: + IC(1.221 ns) + CELL(0.309 ns) = 1.530 ns; Loc. = LCFF_X6_Y11_N7; Fanout = 4; REG Node = 'control:ctrl\|state.BREAK'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { control:ctrl|nextState.BREAK_2342 control:ctrl|state.BREAK } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 20.20 % ) " "Info: Total cell delay = 0.309 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 79.80 % ) " "Info: Total interconnect delay = 1.221 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { control:ctrl|nextState.BREAK_2342 control:ctrl|state.BREAK } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "1.530 ns" { control:ctrl|nextState.BREAK_2342 {} control:ctrl|state.BREAK {} } { 0.000ns 1.221ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.882 ns - Smallest " "Info: - Smallest clock skew is -5.882 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.484 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2001 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2001; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns control:ctrl\|state.BREAK 3 REG LCFF_X6_Y11_N7 4 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X6_Y11_N7; Fanout = 4; REG Node = 'control:ctrl\|state.BREAK'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk~clkctrl control:ctrl|state.BREAK } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl control:ctrl|state.BREAK } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.BREAK {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.366 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.712 ns) 2.878 ns Instr_Reg:ir\|Instr15_0\[3\] 2 REG LCFF_X6_Y13_N29 37 " "Info: 2: + IC(1.312 ns) + CELL(0.712 ns) = 2.878 ns; Loc. = LCFF_X6_Y13_N29; Fanout = 37; REG Node = 'Instr_Reg:ir\|Instr15_0\[3\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { clk Instr_Reg:ir|Instr15_0[3] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.346 ns) 3.632 ns control:ctrl\|Equal0~0 3 COMB LCCOMB_X7_Y13_N8 3 " "Info: 3: + IC(0.408 ns) + CELL(0.346 ns) = 3.632 ns; Loc. = LCCOMB_X7_Y13_N8; Fanout = 3; COMB Node = 'control:ctrl\|Equal0~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { Instr_Reg:ir|Instr15_0[3] control:ctrl|Equal0~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 691 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.346 ns) 4.335 ns control:ctrl\|Selector43~1 4 COMB LCCOMB_X6_Y13_N26 1 " "Info: 4: + IC(0.357 ns) + CELL(0.346 ns) = 4.335 ns; Loc. = LCCOMB_X6_Y13_N26; Fanout = 1; COMB Node = 'control:ctrl\|Selector43~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { control:ctrl|Equal0~0 control:ctrl|Selector43~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.272 ns) 4.948 ns control:ctrl\|Selector43~2 5 COMB LCCOMB_X6_Y13_N8 3 " "Info: 5: + IC(0.341 ns) + CELL(0.272 ns) = 4.948 ns; Loc. = LCCOMB_X6_Y13_N8; Fanout = 3; COMB Node = 'control:ctrl\|Selector43~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { control:ctrl|Selector43~1 control:ctrl|Selector43~2 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.346 ns) 5.808 ns control:ctrl\|Selector43~3 6 COMB LCCOMB_X5_Y13_N22 1 " "Info: 6: + IC(0.514 ns) + CELL(0.346 ns) = 5.808 ns; Loc. = LCCOMB_X5_Y13_N22; Fanout = 1; COMB Node = 'control:ctrl\|Selector43~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { control:ctrl|Selector43~2 control:ctrl|Selector43~3 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 7.383 ns control:ctrl\|Selector43~3clkctrl 7 COMB CLKCTRL_G2 52 " "Info: 7: + IC(1.575 ns) + CELL(0.000 ns) = 7.383 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'control:ctrl\|Selector43~3clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { control:ctrl|Selector43~3 control:ctrl|Selector43~3clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.053 ns) 8.366 ns control:ctrl\|nextState.BREAK_2342 8 REG LCCOMB_X6_Y11_N22 1 " "Info: 8: + IC(0.930 ns) + CELL(0.053 ns) = 8.366 ns; Loc. = LCCOMB_X6_Y11_N22; Fanout = 1; REG Node = 'control:ctrl\|nextState.BREAK_2342'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { control:ctrl|Selector43~3clkctrl control:ctrl|nextState.BREAK_2342 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.929 ns ( 35.01 % ) " "Info: Total cell delay = 2.929 ns ( 35.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 64.99 % ) " "Info: Total interconnect delay = 5.437 ns ( 64.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.366 ns" { clk Instr_Reg:ir|Instr15_0[3] control:ctrl|Equal0~0 control:ctrl|Selector43~1 control:ctrl|Selector43~2 control:ctrl|Selector43~3 control:ctrl|Selector43~3clkctrl control:ctrl|nextState.BREAK_2342 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.366 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[3] {} control:ctrl|Equal0~0 {} control:ctrl|Selector43~1 {} control:ctrl|Selector43~2 {} control:ctrl|Selector43~3 {} control:ctrl|Selector43~3clkctrl {} control:ctrl|nextState.BREAK_2342 {} } { 0.000ns 0.000ns 1.312ns 0.408ns 0.357ns 0.341ns 0.514ns 1.575ns 0.930ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.272ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl control:ctrl|state.BREAK } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.BREAK {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.366 ns" { clk Instr_Reg:ir|Instr15_0[3] control:ctrl|Equal0~0 control:ctrl|Selector43~1 control:ctrl|Selector43~2 control:ctrl|Selector43~3 control:ctrl|Selector43~3clkctrl control:ctrl|nextState.BREAK_2342 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.366 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[3] {} control:ctrl|Equal0~0 {} control:ctrl|Selector43~1 {} control:ctrl|Selector43~2 {} control:ctrl|Selector43~3 {} control:ctrl|Selector43~3clkctrl {} control:ctrl|nextState.BREAK_2342 {} } { 0.000ns 0.000ns 1.312ns 0.408ns 0.357ns 0.341ns 0.514ns 1.575ns 0.930ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.272ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { control:ctrl|nextState.BREAK_2342 control:ctrl|state.BREAK } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "1.530 ns" { control:ctrl|nextState.BREAK_2342 {} control:ctrl|state.BREAK {} } { 0.000ns 1.221ns } { 0.000ns 0.309ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl control:ctrl|state.BREAK } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.BREAK {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.366 ns" { clk Instr_Reg:ir|Instr15_0[3] control:ctrl|Equal0~0 control:ctrl|Selector43~1 control:ctrl|Selector43~2 control:ctrl|Selector43~3 control:ctrl|Selector43~3clkctrl control:ctrl|nextState.BREAK_2342 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.366 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[3] {} control:ctrl|Equal0~0 {} control:ctrl|Selector43~1 {} control:ctrl|Selector43~2 {} control:ctrl|Selector43~3 {} control:ctrl|Selector43~3clkctrl {} control:ctrl|nextState.BREAK_2342 {} } { 0.000ns 0.000ns 1.312ns 0.408ns 0.357ns 0.341ns 0.514ns 1.575ns 0.930ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.272ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:ctrl\|state.LS_CALC control:ctrl\|nextState.LS_START_1884 clk 5.334 ns " "Info: Found hold time violation between source  pin or register \"control:ctrl\|state.LS_CALC\" and destination pin or register \"control:ctrl\|nextState.LS_START_1884\" for clock \"clk\" (Hold time is 5.334 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.897 ns + Largest " "Info: + Largest clock skew is 5.897 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.387 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.712 ns) 2.878 ns Instr_Reg:ir\|Instr15_0\[3\] 2 REG LCFF_X6_Y13_N29 37 " "Info: 2: + IC(1.312 ns) + CELL(0.712 ns) = 2.878 ns; Loc. = LCFF_X6_Y13_N29; Fanout = 37; REG Node = 'Instr_Reg:ir\|Instr15_0\[3\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { clk Instr_Reg:ir|Instr15_0[3] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.346 ns) 3.632 ns control:ctrl\|Equal0~0 3 COMB LCCOMB_X7_Y13_N8 3 " "Info: 3: + IC(0.408 ns) + CELL(0.346 ns) = 3.632 ns; Loc. = LCCOMB_X7_Y13_N8; Fanout = 3; COMB Node = 'control:ctrl\|Equal0~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { Instr_Reg:ir|Instr15_0[3] control:ctrl|Equal0~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 691 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.346 ns) 4.335 ns control:ctrl\|Selector43~1 4 COMB LCCOMB_X6_Y13_N26 1 " "Info: 4: + IC(0.357 ns) + CELL(0.346 ns) = 4.335 ns; Loc. = LCCOMB_X6_Y13_N26; Fanout = 1; COMB Node = 'control:ctrl\|Selector43~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { control:ctrl|Equal0~0 control:ctrl|Selector43~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.272 ns) 4.948 ns control:ctrl\|Selector43~2 5 COMB LCCOMB_X6_Y13_N8 3 " "Info: 5: + IC(0.341 ns) + CELL(0.272 ns) = 4.948 ns; Loc. = LCCOMB_X6_Y13_N8; Fanout = 3; COMB Node = 'control:ctrl\|Selector43~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { control:ctrl|Selector43~1 control:ctrl|Selector43~2 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.346 ns) 5.808 ns control:ctrl\|Selector43~3 6 COMB LCCOMB_X5_Y13_N22 1 " "Info: 6: + IC(0.514 ns) + CELL(0.346 ns) = 5.808 ns; Loc. = LCCOMB_X5_Y13_N22; Fanout = 1; COMB Node = 'control:ctrl\|Selector43~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { control:ctrl|Selector43~2 control:ctrl|Selector43~3 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.000 ns) 7.383 ns control:ctrl\|Selector43~3clkctrl 7 COMB CLKCTRL_G2 52 " "Info: 7: + IC(1.575 ns) + CELL(0.000 ns) = 7.383 ns; Loc. = CLKCTRL_G2; Fanout = 52; COMB Node = 'control:ctrl\|Selector43~3clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { control:ctrl|Selector43~3 control:ctrl|Selector43~3clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.053 ns) 8.387 ns control:ctrl\|nextState.LS_START_1884 8 REG LCCOMB_X9_Y11_N0 1 " "Info: 8: + IC(0.951 ns) + CELL(0.053 ns) = 8.387 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 1; REG Node = 'control:ctrl\|nextState.LS_START_1884'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { control:ctrl|Selector43~3clkctrl control:ctrl|nextState.LS_START_1884 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.929 ns ( 34.92 % ) " "Info: Total cell delay = 2.929 ns ( 34.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.458 ns ( 65.08 % ) " "Info: Total interconnect delay = 5.458 ns ( 65.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk Instr_Reg:ir|Instr15_0[3] control:ctrl|Equal0~0 control:ctrl|Selector43~1 control:ctrl|Selector43~2 control:ctrl|Selector43~3 control:ctrl|Selector43~3clkctrl control:ctrl|nextState.LS_START_1884 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[3] {} control:ctrl|Equal0~0 {} control:ctrl|Selector43~1 {} control:ctrl|Selector43~2 {} control:ctrl|Selector43~3 {} control:ctrl|Selector43~3clkctrl {} control:ctrl|nextState.LS_START_1884 {} } { 0.000ns 0.000ns 1.312ns 0.408ns 0.357ns 0.341ns 0.514ns 1.575ns 0.951ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.272ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2001 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2001; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns control:ctrl\|state.LS_CALC 3 REG LCFF_X9_Y11_N25 4 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X9_Y11_N25; Fanout = 4; REG Node = 'control:ctrl\|state.LS_CALC'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl control:ctrl|state.LS_CALC } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl control:ctrl|state.LS_CALC } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.LS_CALC {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk Instr_Reg:ir|Instr15_0[3] control:ctrl|Equal0~0 control:ctrl|Selector43~1 control:ctrl|Selector43~2 control:ctrl|Selector43~3 control:ctrl|Selector43~3clkctrl control:ctrl|nextState.LS_START_1884 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[3] {} control:ctrl|Equal0~0 {} control:ctrl|Selector43~1 {} control:ctrl|Selector43~2 {} control:ctrl|Selector43~3 {} control:ctrl|Selector43~3clkctrl {} control:ctrl|nextState.LS_START_1884 {} } { 0.000ns 0.000ns 1.312ns 0.408ns 0.357ns 0.341ns 0.514ns 1.575ns 0.951ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.272ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl control:ctrl|state.LS_CALC } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.LS_CALC {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.469 ns - Shortest register register " "Info: - Shortest register to register delay is 0.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|state.LS_CALC 1 REG LCFF_X9_Y11_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y11_N25; Fanout = 4; REG Node = 'control:ctrl\|state.LS_CALC'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|state.LS_CALC } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.225 ns) 0.469 ns control:ctrl\|nextState.LS_START_1884 2 REG LCCOMB_X9_Y11_N0 1 " "Info: 2: + IC(0.244 ns) + CELL(0.225 ns) = 0.469 ns; Loc. = LCCOMB_X9_Y11_N0; Fanout = 1; REG Node = 'control:ctrl\|nextState.LS_START_1884'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { control:ctrl|state.LS_CALC control:ctrl|nextState.LS_START_1884 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.225 ns ( 47.97 % ) " "Info: Total cell delay = 0.225 ns ( 47.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.244 ns ( 52.03 % ) " "Info: Total interconnect delay = 0.244 ns ( 52.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { control:ctrl|state.LS_CALC control:ctrl|nextState.LS_START_1884 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.469 ns" { control:ctrl|state.LS_CALC {} control:ctrl|nextState.LS_START_1884 {} } { 0.000ns 0.244ns } { 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.387 ns" { clk Instr_Reg:ir|Instr15_0[3] control:ctrl|Equal0~0 control:ctrl|Selector43~1 control:ctrl|Selector43~2 control:ctrl|Selector43~3 control:ctrl|Selector43~3clkctrl control:ctrl|nextState.LS_START_1884 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.387 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[3] {} control:ctrl|Equal0~0 {} control:ctrl|Selector43~1 {} control:ctrl|Selector43~2 {} control:ctrl|Selector43~3 {} control:ctrl|Selector43~3clkctrl {} control:ctrl|nextState.LS_START_1884 {} } { 0.000ns 0.000ns 1.312ns 0.408ns 0.357ns 0.341ns 0.514ns 1.575ns 0.951ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.346ns 0.272ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl control:ctrl|state.LS_CALC } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.LS_CALC {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { control:ctrl|state.LS_CALC control:ctrl|nextState.LS_START_1884 } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.469 ns" { control:ctrl|state.LS_CALC {} control:ctrl|nextState.LS_START_1884 {} } { 0.000ns 0.244ns } { 0.000ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "div:DIV\|high\[30\] reset clk 11.904 ns register " "Info: tsu for register \"div:DIV\|high\[30\]\" (data pin = \"reset\", clock pin = \"clk\") is 11.904 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.282 ns + Longest pin register " "Info: + Longest pin to register delay is 14.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 446 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 446; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.103 ns) + CELL(0.545 ns) 7.512 ns div:DIV\|Add2~34 2 COMB LCCOMB_X14_Y22_N0 2 " "Info: 2: + IC(6.103 ns) + CELL(0.545 ns) = 7.512 ns; Loc. = LCCOMB_X14_Y22_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~34'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.648 ns" { reset div:DIV|Add2~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.547 ns div:DIV\|Add2~38 3 COMB LCCOMB_X14_Y22_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 7.547 ns; Loc. = LCCOMB_X14_Y22_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~38'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~34 div:DIV|Add2~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.582 ns div:DIV\|Add2~42 4 COMB LCCOMB_X14_Y22_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 7.582 ns; Loc. = LCCOMB_X14_Y22_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~42'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~38 div:DIV|Add2~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.617 ns div:DIV\|Add2~46 5 COMB LCCOMB_X14_Y22_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.617 ns; Loc. = LCCOMB_X14_Y22_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~46'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~42 div:DIV|Add2~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.652 ns div:DIV\|Add2~50 6 COMB LCCOMB_X14_Y22_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 7.652 ns; Loc. = LCCOMB_X14_Y22_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~50'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~46 div:DIV|Add2~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.687 ns div:DIV\|Add2~54 7 COMB LCCOMB_X14_Y22_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.687 ns; Loc. = LCCOMB_X14_Y22_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~54'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~50 div:DIV|Add2~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.722 ns div:DIV\|Add2~58 8 COMB LCCOMB_X14_Y22_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 7.722 ns; Loc. = LCCOMB_X14_Y22_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~58'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~54 div:DIV|Add2~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.818 ns div:DIV\|Add2~62 9 COMB LCCOMB_X14_Y22_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 7.818 ns; Loc. = LCCOMB_X14_Y22_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~62'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add2~58 div:DIV|Add2~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.853 ns div:DIV\|Add2~66 10 COMB LCCOMB_X14_Y22_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 7.853 ns; Loc. = LCCOMB_X14_Y22_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~66'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~62 div:DIV|Add2~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.888 ns div:DIV\|Add2~70 11 COMB LCCOMB_X14_Y22_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 7.888 ns; Loc. = LCCOMB_X14_Y22_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~70'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~66 div:DIV|Add2~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.923 ns div:DIV\|Add2~74 12 COMB LCCOMB_X14_Y22_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 7.923 ns; Loc. = LCCOMB_X14_Y22_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~74'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~70 div:DIV|Add2~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.958 ns div:DIV\|Add2~78 13 COMB LCCOMB_X14_Y22_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 7.958 ns; Loc. = LCCOMB_X14_Y22_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~78'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~74 div:DIV|Add2~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.993 ns div:DIV\|Add2~82 14 COMB LCCOMB_X14_Y22_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 7.993 ns; Loc. = LCCOMB_X14_Y22_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~82'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~78 div:DIV|Add2~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.028 ns div:DIV\|Add2~86 15 COMB LCCOMB_X14_Y22_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 8.028 ns; Loc. = LCCOMB_X14_Y22_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~86'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~82 div:DIV|Add2~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.063 ns div:DIV\|Add2~90 16 COMB LCCOMB_X14_Y22_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 8.063 ns; Loc. = LCCOMB_X14_Y22_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~90'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~86 div:DIV|Add2~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 8.263 ns div:DIV\|Add2~94 17 COMB LCCOMB_X14_Y22_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.200 ns) = 8.263 ns; Loc. = LCCOMB_X14_Y22_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~94'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { div:DIV|Add2~90 div:DIV|Add2~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.298 ns div:DIV\|Add2~98 18 COMB LCCOMB_X14_Y21_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 8.298 ns; Loc. = LCCOMB_X14_Y21_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~98'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~94 div:DIV|Add2~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.333 ns div:DIV\|Add2~102 19 COMB LCCOMB_X14_Y21_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 8.333 ns; Loc. = LCCOMB_X14_Y21_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~102'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~98 div:DIV|Add2~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.368 ns div:DIV\|Add2~106 20 COMB LCCOMB_X14_Y21_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 8.368 ns; Loc. = LCCOMB_X14_Y21_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~106'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~102 div:DIV|Add2~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.403 ns div:DIV\|Add2~110 21 COMB LCCOMB_X14_Y21_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 8.403 ns; Loc. = LCCOMB_X14_Y21_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~110'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~106 div:DIV|Add2~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.438 ns div:DIV\|Add2~114 22 COMB LCCOMB_X14_Y21_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 8.438 ns; Loc. = LCCOMB_X14_Y21_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~114'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~110 div:DIV|Add2~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.473 ns div:DIV\|Add2~118 23 COMB LCCOMB_X14_Y21_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 8.473 ns; Loc. = LCCOMB_X14_Y21_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~118'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~114 div:DIV|Add2~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.508 ns div:DIV\|Add2~122 24 COMB LCCOMB_X14_Y21_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 8.508 ns; Loc. = LCCOMB_X14_Y21_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~122'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~118 div:DIV|Add2~122 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.604 ns div:DIV\|Add2~126 25 COMB LCCOMB_X14_Y21_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 8.604 ns; Loc. = LCCOMB_X14_Y21_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~126'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add2~122 div:DIV|Add2~126 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.639 ns div:DIV\|Add2~130 26 COMB LCCOMB_X14_Y21_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 8.639 ns; Loc. = LCCOMB_X14_Y21_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~130'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~126 div:DIV|Add2~130 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.674 ns div:DIV\|Add2~134 27 COMB LCCOMB_X14_Y21_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 8.674 ns; Loc. = LCCOMB_X14_Y21_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~134'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~130 div:DIV|Add2~134 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.709 ns div:DIV\|Add2~138 28 COMB LCCOMB_X14_Y21_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 8.709 ns; Loc. = LCCOMB_X14_Y21_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~138'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~134 div:DIV|Add2~138 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.744 ns div:DIV\|Add2~142 29 COMB LCCOMB_X14_Y21_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 8.744 ns; Loc. = LCCOMB_X14_Y21_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~142'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~138 div:DIV|Add2~142 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.779 ns div:DIV\|Add2~146 30 COMB LCCOMB_X14_Y21_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 8.779 ns; Loc. = LCCOMB_X14_Y21_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~146'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~142 div:DIV|Add2~146 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.814 ns div:DIV\|Add2~150 31 COMB LCCOMB_X14_Y21_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 8.814 ns; Loc. = LCCOMB_X14_Y21_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~150'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~146 div:DIV|Add2~150 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.849 ns div:DIV\|Add2~154 32 COMB LCCOMB_X14_Y21_N28 2 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 8.849 ns; Loc. = LCCOMB_X14_Y21_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~154'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~150 div:DIV|Add2~154 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 9.049 ns div:DIV\|Add2~158 33 COMB LCCOMB_X14_Y21_N30 2 " "Info: 33: + IC(0.000 ns) + CELL(0.200 ns) = 9.049 ns; Loc. = LCCOMB_X14_Y21_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~158'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { div:DIV|Add2~154 div:DIV|Add2~158 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.084 ns div:DIV\|Add2~162 34 COMB LCCOMB_X14_Y20_N0 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 9.084 ns; Loc. = LCCOMB_X14_Y20_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~162'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~158 div:DIV|Add2~162 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.119 ns div:DIV\|Add2~166 35 COMB LCCOMB_X14_Y20_N2 2 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 9.119 ns; Loc. = LCCOMB_X14_Y20_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~166'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~162 div:DIV|Add2~166 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.154 ns div:DIV\|Add2~170 36 COMB LCCOMB_X14_Y20_N4 2 " "Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 9.154 ns; Loc. = LCCOMB_X14_Y20_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~170'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~166 div:DIV|Add2~170 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.189 ns div:DIV\|Add2~174 37 COMB LCCOMB_X14_Y20_N6 2 " "Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 9.189 ns; Loc. = LCCOMB_X14_Y20_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~174'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~170 div:DIV|Add2~174 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.224 ns div:DIV\|Add2~178 38 COMB LCCOMB_X14_Y20_N8 2 " "Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 9.224 ns; Loc. = LCCOMB_X14_Y20_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~178'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~174 div:DIV|Add2~178 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.259 ns div:DIV\|Add2~182 39 COMB LCCOMB_X14_Y20_N10 2 " "Info: 39: + IC(0.000 ns) + CELL(0.035 ns) = 9.259 ns; Loc. = LCCOMB_X14_Y20_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~182'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~178 div:DIV|Add2~182 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.294 ns div:DIV\|Add2~186 40 COMB LCCOMB_X14_Y20_N12 2 " "Info: 40: + IC(0.000 ns) + CELL(0.035 ns) = 9.294 ns; Loc. = LCCOMB_X14_Y20_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~186'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~182 div:DIV|Add2~186 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.390 ns div:DIV\|Add2~190 41 COMB LCCOMB_X14_Y20_N14 2 " "Info: 41: + IC(0.000 ns) + CELL(0.096 ns) = 9.390 ns; Loc. = LCCOMB_X14_Y20_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~190'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add2~186 div:DIV|Add2~190 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.425 ns div:DIV\|Add2~194 42 COMB LCCOMB_X14_Y20_N16 2 " "Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 9.425 ns; Loc. = LCCOMB_X14_Y20_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~194'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~190 div:DIV|Add2~194 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.460 ns div:DIV\|Add2~198 43 COMB LCCOMB_X14_Y20_N18 2 " "Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 9.460 ns; Loc. = LCCOMB_X14_Y20_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~198'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~194 div:DIV|Add2~198 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.495 ns div:DIV\|Add2~202 44 COMB LCCOMB_X14_Y20_N20 2 " "Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 9.495 ns; Loc. = LCCOMB_X14_Y20_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~202'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~198 div:DIV|Add2~202 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.530 ns div:DIV\|Add2~206 45 COMB LCCOMB_X14_Y20_N22 2 " "Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 9.530 ns; Loc. = LCCOMB_X14_Y20_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~206'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~202 div:DIV|Add2~206 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.565 ns div:DIV\|Add2~210 46 COMB LCCOMB_X14_Y20_N24 2 " "Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 9.565 ns; Loc. = LCCOMB_X14_Y20_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~210'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~206 div:DIV|Add2~210 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.600 ns div:DIV\|Add2~214 47 COMB LCCOMB_X14_Y20_N26 2 " "Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 9.600 ns; Loc. = LCCOMB_X14_Y20_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~214'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~210 div:DIV|Add2~214 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.635 ns div:DIV\|Add2~218 48 COMB LCCOMB_X14_Y20_N28 2 " "Info: 48: + IC(0.000 ns) + CELL(0.035 ns) = 9.635 ns; Loc. = LCCOMB_X14_Y20_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~218'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~214 div:DIV|Add2~218 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 9.835 ns div:DIV\|Add2~222 49 COMB LCCOMB_X14_Y20_N30 2 " "Info: 49: + IC(0.000 ns) + CELL(0.200 ns) = 9.835 ns; Loc. = LCCOMB_X14_Y20_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~222'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { div:DIV|Add2~218 div:DIV|Add2~222 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.870 ns div:DIV\|Add2~226 50 COMB LCCOMB_X14_Y19_N0 2 " "Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 9.870 ns; Loc. = LCCOMB_X14_Y19_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~226'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~222 div:DIV|Add2~226 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.905 ns div:DIV\|Add2~230 51 COMB LCCOMB_X14_Y19_N2 2 " "Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 9.905 ns; Loc. = LCCOMB_X14_Y19_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~230'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~226 div:DIV|Add2~230 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.940 ns div:DIV\|Add2~234 52 COMB LCCOMB_X14_Y19_N4 2 " "Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 9.940 ns; Loc. = LCCOMB_X14_Y19_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~234'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~230 div:DIV|Add2~234 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.975 ns div:DIV\|Add2~238 53 COMB LCCOMB_X14_Y19_N6 2 " "Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 9.975 ns; Loc. = LCCOMB_X14_Y19_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~238'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~234 div:DIV|Add2~238 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.010 ns div:DIV\|Add2~242 54 COMB LCCOMB_X14_Y19_N8 2 " "Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 10.010 ns; Loc. = LCCOMB_X14_Y19_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~242'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~238 div:DIV|Add2~242 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.045 ns div:DIV\|Add2~246 55 COMB LCCOMB_X14_Y19_N10 2 " "Info: 55: + IC(0.000 ns) + CELL(0.035 ns) = 10.045 ns; Loc. = LCCOMB_X14_Y19_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~246'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~242 div:DIV|Add2~246 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.080 ns div:DIV\|Add2~250 56 COMB LCCOMB_X14_Y19_N12 2 " "Info: 56: + IC(0.000 ns) + CELL(0.035 ns) = 10.080 ns; Loc. = LCCOMB_X14_Y19_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~250'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~246 div:DIV|Add2~250 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.176 ns div:DIV\|Add2~254 57 COMB LCCOMB_X14_Y19_N14 1 " "Info: 57: + IC(0.000 ns) + CELL(0.096 ns) = 10.176 ns; Loc. = LCCOMB_X14_Y19_N14; Fanout = 1; COMB Node = 'div:DIV\|Add2~254'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add2~250 div:DIV|Add2~254 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.301 ns div:DIV\|Add2~257 58 COMB LCCOMB_X14_Y19_N16 161 " "Info: 58: + IC(0.000 ns) + CELL(0.125 ns) = 10.301 ns; Loc. = LCCOMB_X14_Y19_N16; Fanout = 161; COMB Node = 'div:DIV\|Add2~257'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add2~254 div:DIV|Add2~257 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.545 ns) 11.874 ns div:DIV\|Add5~2 59 COMB LCCOMB_X17_Y22_N0 2 " "Info: 59: + IC(1.028 ns) + CELL(0.545 ns) = 11.874 ns; Loc. = LCCOMB_X17_Y22_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { div:DIV|Add2~257 div:DIV|Add5~2 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.909 ns div:DIV\|Add5~6 60 COMB LCCOMB_X17_Y22_N2 2 " "Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 11.909 ns; Loc. = LCCOMB_X17_Y22_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~2 div:DIV|Add5~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.944 ns div:DIV\|Add5~10 61 COMB LCCOMB_X17_Y22_N4 2 " "Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 11.944 ns; Loc. = LCCOMB_X17_Y22_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~6 div:DIV|Add5~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.979 ns div:DIV\|Add5~14 62 COMB LCCOMB_X17_Y22_N6 2 " "Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 11.979 ns; Loc. = LCCOMB_X17_Y22_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~10 div:DIV|Add5~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.014 ns div:DIV\|Add5~18 63 COMB LCCOMB_X17_Y22_N8 2 " "Info: 63: + IC(0.000 ns) + CELL(0.035 ns) = 12.014 ns; Loc. = LCCOMB_X17_Y22_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~14 div:DIV|Add5~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.049 ns div:DIV\|Add5~22 64 COMB LCCOMB_X17_Y22_N10 2 " "Info: 64: + IC(0.000 ns) + CELL(0.035 ns) = 12.049 ns; Loc. = LCCOMB_X17_Y22_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~22'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~18 div:DIV|Add5~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.084 ns div:DIV\|Add5~26 65 COMB LCCOMB_X17_Y22_N12 2 " "Info: 65: + IC(0.000 ns) + CELL(0.035 ns) = 12.084 ns; Loc. = LCCOMB_X17_Y22_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~26'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~22 div:DIV|Add5~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.180 ns div:DIV\|Add5~30 66 COMB LCCOMB_X17_Y22_N14 2 " "Info: 66: + IC(0.000 ns) + CELL(0.096 ns) = 12.180 ns; Loc. = LCCOMB_X17_Y22_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~30'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add5~26 div:DIV|Add5~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.215 ns div:DIV\|Add5~34 67 COMB LCCOMB_X17_Y22_N16 2 " "Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 12.215 ns; Loc. = LCCOMB_X17_Y22_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~34'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~30 div:DIV|Add5~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.250 ns div:DIV\|Add5~38 68 COMB LCCOMB_X17_Y22_N18 2 " "Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 12.250 ns; Loc. = LCCOMB_X17_Y22_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~38'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~34 div:DIV|Add5~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.285 ns div:DIV\|Add5~42 69 COMB LCCOMB_X17_Y22_N20 2 " "Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 12.285 ns; Loc. = LCCOMB_X17_Y22_N20; Fanout = 2; COMB Node = 'div:DIV\|Add5~42'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~38 div:DIV|Add5~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.320 ns div:DIV\|Add5~46 70 COMB LCCOMB_X17_Y22_N22 2 " "Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 12.320 ns; Loc. = LCCOMB_X17_Y22_N22; Fanout = 2; COMB Node = 'div:DIV\|Add5~46'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~42 div:DIV|Add5~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.355 ns div:DIV\|Add5~50 71 COMB LCCOMB_X17_Y22_N24 2 " "Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 12.355 ns; Loc. = LCCOMB_X17_Y22_N24; Fanout = 2; COMB Node = 'div:DIV\|Add5~50'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~46 div:DIV|Add5~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.390 ns div:DIV\|Add5~54 72 COMB LCCOMB_X17_Y22_N26 2 " "Info: 72: + IC(0.000 ns) + CELL(0.035 ns) = 12.390 ns; Loc. = LCCOMB_X17_Y22_N26; Fanout = 2; COMB Node = 'div:DIV\|Add5~54'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~50 div:DIV|Add5~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.425 ns div:DIV\|Add5~58 73 COMB LCCOMB_X17_Y22_N28 2 " "Info: 73: + IC(0.000 ns) + CELL(0.035 ns) = 12.425 ns; Loc. = LCCOMB_X17_Y22_N28; Fanout = 2; COMB Node = 'div:DIV\|Add5~58'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~54 div:DIV|Add5~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 12.625 ns div:DIV\|Add5~62 74 COMB LCCOMB_X17_Y22_N30 2 " "Info: 74: + IC(0.000 ns) + CELL(0.200 ns) = 12.625 ns; Loc. = LCCOMB_X17_Y22_N30; Fanout = 2; COMB Node = 'div:DIV\|Add5~62'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { div:DIV|Add5~58 div:DIV|Add5~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.660 ns div:DIV\|Add5~66 75 COMB LCCOMB_X17_Y21_N0 2 " "Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 12.660 ns; Loc. = LCCOMB_X17_Y21_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~66'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~62 div:DIV|Add5~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.695 ns div:DIV\|Add5~70 76 COMB LCCOMB_X17_Y21_N2 2 " "Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 12.695 ns; Loc. = LCCOMB_X17_Y21_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~70'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~66 div:DIV|Add5~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.730 ns div:DIV\|Add5~74 77 COMB LCCOMB_X17_Y21_N4 2 " "Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 12.730 ns; Loc. = LCCOMB_X17_Y21_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~74'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~70 div:DIV|Add5~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.765 ns div:DIV\|Add5~78 78 COMB LCCOMB_X17_Y21_N6 2 " "Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 12.765 ns; Loc. = LCCOMB_X17_Y21_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~78'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~74 div:DIV|Add5~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.800 ns div:DIV\|Add5~82 79 COMB LCCOMB_X17_Y21_N8 2 " "Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 12.800 ns; Loc. = LCCOMB_X17_Y21_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~82'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~78 div:DIV|Add5~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.835 ns div:DIV\|Add5~86 80 COMB LCCOMB_X17_Y21_N10 2 " "Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 12.835 ns; Loc. = LCCOMB_X17_Y21_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~86'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~82 div:DIV|Add5~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.870 ns div:DIV\|Add5~90 81 COMB LCCOMB_X17_Y21_N12 2 " "Info: 81: + IC(0.000 ns) + CELL(0.035 ns) = 12.870 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~90'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~86 div:DIV|Add5~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.966 ns div:DIV\|Add5~94 82 COMB LCCOMB_X17_Y21_N14 2 " "Info: 82: + IC(0.000 ns) + CELL(0.096 ns) = 12.966 ns; Loc. = LCCOMB_X17_Y21_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~94'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add5~90 div:DIV|Add5~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.001 ns div:DIV\|Add5~98 83 COMB LCCOMB_X17_Y21_N16 2 " "Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 13.001 ns; Loc. = LCCOMB_X17_Y21_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~98'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~94 div:DIV|Add5~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.036 ns div:DIV\|Add5~102 84 COMB LCCOMB_X17_Y21_N18 2 " "Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 13.036 ns; Loc. = LCCOMB_X17_Y21_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~102'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~98 div:DIV|Add5~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.071 ns div:DIV\|Add5~106 85 COMB LCCOMB_X17_Y21_N20 2 " "Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 13.071 ns; Loc. = LCCOMB_X17_Y21_N20; Fanout = 2; COMB Node = 'div:DIV\|Add5~106'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~102 div:DIV|Add5~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.106 ns div:DIV\|Add5~110 86 COMB LCCOMB_X17_Y21_N22 2 " "Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 13.106 ns; Loc. = LCCOMB_X17_Y21_N22; Fanout = 2; COMB Node = 'div:DIV\|Add5~110'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~106 div:DIV|Add5~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.141 ns div:DIV\|Add5~114 87 COMB LCCOMB_X17_Y21_N24 2 " "Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 13.141 ns; Loc. = LCCOMB_X17_Y21_N24; Fanout = 2; COMB Node = 'div:DIV\|Add5~114'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~110 div:DIV|Add5~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 13.176 ns div:DIV\|Add5~118 88 COMB LCCOMB_X17_Y21_N26 2 " "Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 13.176 ns; Loc. = LCCOMB_X17_Y21_N26; Fanout = 2; COMB Node = 'div:DIV\|Add5~118'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~114 div:DIV|Add5~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 13.301 ns div:DIV\|Add5~121 89 COMB LCCOMB_X17_Y21_N28 1 " "Info: 89: + IC(0.000 ns) + CELL(0.125 ns) = 13.301 ns; Loc. = LCCOMB_X17_Y21_N28; Fanout = 1; COMB Node = 'div:DIV\|Add5~121'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add5~118 div:DIV|Add5~121 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.225 ns) 14.127 ns div:DIV\|high\[30\]~feeder 90 COMB LCCOMB_X18_Y22_N12 1 " "Info: 90: + IC(0.601 ns) + CELL(0.225 ns) = 14.127 ns; Loc. = LCCOMB_X18_Y22_N12; Fanout = 1; COMB Node = 'div:DIV\|high\[30\]~feeder'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { div:DIV|Add5~121 div:DIV|high[30]~feeder } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 14.282 ns div:DIV\|high\[30\] 91 REG LCFF_X18_Y22_N13 1 " "Info: 91: + IC(0.000 ns) + CELL(0.155 ns) = 14.282 ns; Loc. = LCFF_X18_Y22_N13; Fanout = 1; REG Node = 'div:DIV\|high\[30\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.550 ns ( 45.86 % ) " "Info: Total cell delay = 6.550 ns ( 45.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.732 ns ( 54.14 % ) " "Info: Total interconnect delay = 7.732 ns ( 54.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "14.282 ns" { reset div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~106 div:DIV|Add5~110 div:DIV|Add5~114 div:DIV|Add5~118 div:DIV|Add5~121 div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "14.282 ns" { reset {} reset~combout {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~106 {} div:DIV|Add5~110 {} div:DIV|Add5~114 {} div:DIV|Add5~118 {} div:DIV|Add5~121 {} div:DIV|high[30]~feeder {} div:DIV|high[30] {} } { 0.000ns 0.000ns 6.103ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.028ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.601ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.468 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2001 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2001; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns div:DIV\|high\[30\] 3 REG LCFF_X18_Y22_N13 1 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X18_Y22_N13; Fanout = 1; REG Node = 'div:DIV\|high\[30\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clk clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[30] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "14.282 ns" { reset div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~106 div:DIV|Add5~110 div:DIV|Add5~114 div:DIV|Add5~118 div:DIV|Add5~121 div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "14.282 ns" { reset {} reset~combout {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~106 {} div:DIV|Add5~110 {} div:DIV|Add5~114 {} div:DIV|Add5~118 {} div:DIV|Add5~121 {} div:DIV|high[30]~feeder {} div:DIV|high[30] {} } { 0.000ns 0.000ns 6.103ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.028ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.601ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.225ns 0.155ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clk clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[30] {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mem_adress_in\[27\] control:ctrl\|state.SB_END 11.426 ns register " "Info: tco from clock \"clk\" to destination pin \"mem_adress_in\[27\]\" through register \"control:ctrl\|state.SB_END\" is 11.426 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.484 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2001 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2001; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns control:ctrl\|state.SB_END 3 REG LCFF_X7_Y10_N1 3 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X7_Y10_N1; Fanout = 3; REG Node = 'control:ctrl\|state.SB_END'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk~clkctrl control:ctrl|state.SB_END } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl control:ctrl|state.SB_END } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.SB_END {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.848 ns + Longest register pin " "Info: + Longest register to pin delay is 8.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|state.SB_END 1 REG LCFF_X7_Y10_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y10_N1; Fanout = 3; REG Node = 'control:ctrl\|state.SB_END'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|state.SB_END } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.378 ns) 1.325 ns control:ctrl\|WideOr41~0 2 COMB LCCOMB_X7_Y16_N18 6 " "Info: 2: + IC(0.947 ns) + CELL(0.378 ns) = 1.325 ns; Loc. = LCCOMB_X7_Y16_N18; Fanout = 6; COMB Node = 'control:ctrl\|WideOr41~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { control:ctrl|state.SB_END control:ctrl|WideOr41~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.053 ns) 2.251 ns control:ctrl\|WideOr40 3 COMB LCCOMB_X9_Y12_N22 32 " "Info: 3: + IC(0.873 ns) + CELL(0.053 ns) = 2.251 ns; Loc. = LCCOMB_X9_Y12_N22; Fanout = 32; COMB Node = 'control:ctrl\|WideOr40'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { control:ctrl|WideOr41~0 control:ctrl|WideOr40 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.964 ns) + CELL(0.346 ns) 4.561 ns mux32_8x1:mux_iord\|out\[27\]~28 4 COMB LCCOMB_X19_Y10_N16 1 " "Info: 4: + IC(1.964 ns) + CELL(0.346 ns) = 4.561 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord\|out\[27\]~28'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { control:ctrl|WideOr40 mux32_8x1:mux_iord|out[27]~28 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(2.046 ns) 8.848 ns mem_adress_in\[27\] 5 PIN PIN_B9 0 " "Info: 5: + IC(2.241 ns) + CELL(2.046 ns) = 8.848 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'mem_adress_in\[27\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.287 ns" { mux32_8x1:mux_iord|out[27]~28 mem_adress_in[27] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.823 ns ( 31.91 % ) " "Info: Total cell delay = 2.823 ns ( 31.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.025 ns ( 68.09 % ) " "Info: Total interconnect delay = 6.025 ns ( 68.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.848 ns" { control:ctrl|state.SB_END control:ctrl|WideOr41~0 control:ctrl|WideOr40 mux32_8x1:mux_iord|out[27]~28 mem_adress_in[27] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.848 ns" { control:ctrl|state.SB_END {} control:ctrl|WideOr41~0 {} control:ctrl|WideOr40 {} mux32_8x1:mux_iord|out[27]~28 {} mem_adress_in[27] {} } { 0.000ns 0.947ns 0.873ns 1.964ns 2.241ns } { 0.000ns 0.378ns 0.053ns 0.346ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl control:ctrl|state.SB_END } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} control:ctrl|state.SB_END {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.848 ns" { control:ctrl|state.SB_END control:ctrl|WideOr41~0 control:ctrl|WideOr40 mux32_8x1:mux_iord|out[27]~28 mem_adress_in[27] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.848 ns" { control:ctrl|state.SB_END {} control:ctrl|WideOr41~0 {} control:ctrl|WideOr40 {} mux32_8x1:mux_iord|out[27]~28 {} mem_adress_in[27] {} } { 0.000ns 0.947ns 0.873ns 1.964ns 2.241ns } { 0.000ns 0.378ns 0.053ns 0.346ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "div:DIV\|div_end reset clk -2.489 ns register " "Info: th for register \"div:DIV\|div_end\" (data pin = \"reset\", clock pin = \"clk\") is -2.489 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.480 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 2001 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2001; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns div:DIV\|div_end 3 REG LCFF_X10_Y17_N1 3 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X10_Y17_N1; Fanout = 3; REG Node = 'div:DIV\|div_end'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl div:DIV|div_end } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl div:DIV|div_end } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|div_end {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.118 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 446 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 446; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.046 ns) + CELL(0.053 ns) 4.963 ns div:DIV\|div_end~0 2 COMB LCCOMB_X10_Y17_N0 1 " "Info: 2: + IC(4.046 ns) + CELL(0.053 ns) = 4.963 ns; Loc. = LCCOMB_X10_Y17_N0; Fanout = 1; COMB Node = 'div:DIV\|div_end~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.099 ns" { reset div:DIV|div_end~0 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.118 ns div:DIV\|div_end 3 REG LCFF_X10_Y17_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.118 ns; Loc. = LCFF_X10_Y17_N1; Fanout = 3; REG Node = 'div:DIV\|div_end'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { div:DIV|div_end~0 div:DIV|div_end } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 20.95 % ) " "Info: Total cell delay = 1.072 ns ( 20.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.046 ns ( 79.05 % ) " "Info: Total interconnect delay = 4.046 ns ( 79.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.118 ns" { reset div:DIV|div_end~0 div:DIV|div_end } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.118 ns" { reset {} reset~combout {} div:DIV|div_end~0 {} div:DIV|div_end {} } { 0.000ns 0.000ns 4.046ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl div:DIV|div_end } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|div_end {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.118 ns" { reset div:DIV|div_end~0 div:DIV|div_end } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.118 ns" { reset {} reset~combout {} div:DIV|div_end~0 {} div:DIV|div_end {} } { 0.000ns 0.000ns 4.046ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 65 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 12:22:16 2019 " "Info: Processing ended: Fri May 17 12:22:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
