PPA Report for sleep_mode_clock_gate.v (Module: sleep_mode_clock_gate)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 5
IO Count: 5
Cell Count: 24

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1074.11 MHz
End-to-End Path Delay: 4.540 ns
Reg-to-Reg Critical Path Delay: 0.798 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
