// Generated by CIRCT firtool-1.62.0
module Xbar(	// src/main/scala/common/Xbar.scala:8:7
  input  [31:0] io_in_aw_addr,	// src/main/scala/common/Xbar.scala:9:14
  input  [2:0]  io_in_aw_size,	// src/main/scala/common/Xbar.scala:9:14
  input         io_in_aw_valid,	// src/main/scala/common/Xbar.scala:9:14
  output        io_in_aw_ready,	// src/main/scala/common/Xbar.scala:9:14
  input  [31:0] io_in_w_data,	// src/main/scala/common/Xbar.scala:9:14
  input  [3:0]  io_in_w_strb,	// src/main/scala/common/Xbar.scala:9:14
  input         io_in_w_last,	// src/main/scala/common/Xbar.scala:9:14
                io_in_w_valid,	// src/main/scala/common/Xbar.scala:9:14
  output        io_in_w_ready,	// src/main/scala/common/Xbar.scala:9:14
  output [1:0]  io_in_b_resp,	// src/main/scala/common/Xbar.scala:9:14
  output        io_in_b_valid,	// src/main/scala/common/Xbar.scala:9:14
  input         io_in_b_ready,	// src/main/scala/common/Xbar.scala:9:14
  input  [31:0] io_in_ar_addr,	// src/main/scala/common/Xbar.scala:9:14
  input  [2:0]  io_in_ar_size,	// src/main/scala/common/Xbar.scala:9:14
  input         io_in_ar_valid,	// src/main/scala/common/Xbar.scala:9:14
  output        io_in_ar_ready,	// src/main/scala/common/Xbar.scala:9:14
  output [31:0] io_in_r_data,	// src/main/scala/common/Xbar.scala:9:14
  output [1:0]  io_in_r_resp,	// src/main/scala/common/Xbar.scala:9:14
  output        io_in_r_valid,	// src/main/scala/common/Xbar.scala:9:14
  input         io_in_r_ready,	// src/main/scala/common/Xbar.scala:9:14
  output [31:0] io_soc_aw_addr,	// src/main/scala/common/Xbar.scala:9:14
  output [2:0]  io_soc_aw_size,	// src/main/scala/common/Xbar.scala:9:14
  output        io_soc_aw_valid,	// src/main/scala/common/Xbar.scala:9:14
  input         io_soc_aw_ready,	// src/main/scala/common/Xbar.scala:9:14
  output [31:0] io_soc_w_data,	// src/main/scala/common/Xbar.scala:9:14
  output [3:0]  io_soc_w_strb,	// src/main/scala/common/Xbar.scala:9:14
  output        io_soc_w_last,	// src/main/scala/common/Xbar.scala:9:14
                io_soc_w_valid,	// src/main/scala/common/Xbar.scala:9:14
  input         io_soc_w_ready,	// src/main/scala/common/Xbar.scala:9:14
  input  [1:0]  io_soc_b_resp,	// src/main/scala/common/Xbar.scala:9:14
  input         io_soc_b_valid,	// src/main/scala/common/Xbar.scala:9:14
  output        io_soc_b_ready,	// src/main/scala/common/Xbar.scala:9:14
  output [31:0] io_soc_ar_addr,	// src/main/scala/common/Xbar.scala:9:14
  output [2:0]  io_soc_ar_size,	// src/main/scala/common/Xbar.scala:9:14
  output        io_soc_ar_valid,	// src/main/scala/common/Xbar.scala:9:14
  input         io_soc_ar_ready,	// src/main/scala/common/Xbar.scala:9:14
  input  [31:0] io_soc_r_data,	// src/main/scala/common/Xbar.scala:9:14
  input  [1:0]  io_soc_r_resp,	// src/main/scala/common/Xbar.scala:9:14
  input         io_soc_r_valid,	// src/main/scala/common/Xbar.scala:9:14
  output        io_soc_r_ready,	// src/main/scala/common/Xbar.scala:9:14
  output [31:0] io_clint_ar_addr,	// src/main/scala/common/Xbar.scala:9:14
  input  [31:0] io_clint_r_data	// src/main/scala/common/Xbar.scala:9:14
);

  wire _GEN =
    (|(io_in_aw_addr[31:25])) & io_in_aw_addr < 32'h200FFFF | (|(io_in_ar_addr[31:25]))
    & io_in_ar_addr < 32'h200FFFF;	// src/main/scala/common/Xbar.scala:22:{10,24,32}, :26:38
  assign io_in_aw_ready = ~_GEN & io_soc_aw_ready;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :27:14, :29:12, src/main/scala/common/axi4.scala:73:18
  assign io_in_w_ready = ~_GEN & io_soc_w_ready;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :27:14, :29:12, src/main/scala/common/axi4.scala:73:18
  assign io_in_b_resp = _GEN ? 2'h0 : io_soc_b_resp;	// src/main/scala/common/Xbar.scala:8:7, :9:14, :26:{38,72}, :27:14, :29:12
  assign io_in_b_valid = ~_GEN & io_soc_b_valid;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :27:14, :29:12, src/main/scala/common/axi4.scala:73:18
  assign io_in_ar_ready = _GEN | io_soc_ar_ready;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :27:14, :29:12
  assign io_in_r_data = _GEN ? io_clint_r_data : io_soc_r_data;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :27:14, :29:12
  assign io_in_r_resp = _GEN ? 2'h0 : io_soc_r_resp;	// src/main/scala/common/Xbar.scala:8:7, :9:14, :26:{38,72}, :27:14, :29:12
  assign io_in_r_valid = _GEN | io_soc_r_valid;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :27:14, :29:12
  assign io_soc_aw_addr = _GEN ? 32'h0 : io_in_aw_addr;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:74:17, :120:16
  assign io_soc_aw_size = _GEN ? 3'h2 : io_in_aw_size;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:76:17
  assign io_soc_aw_valid = ~_GEN & io_in_aw_valid;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:73:18
  assign io_soc_w_data = _GEN ? 32'h0 : io_in_w_data;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:82:16, :120:16
  assign io_soc_w_strb = _GEN ? 4'h0 : io_in_w_strb;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:83:16, :111:14
  assign io_soc_w_last = ~_GEN & io_in_w_last;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:73:18, :84:16
  assign io_soc_w_valid = ~_GEN & io_in_w_valid;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:73:18, :81:17
  assign io_soc_b_ready = ~_GEN & io_in_b_ready;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:73:18, :87:17
  assign io_soc_ar_addr = _GEN ? 32'h0 : io_in_ar_addr;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:91:17, :120:16
  assign io_soc_ar_size = _GEN ? 3'h2 : io_in_ar_size;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:76:17, :93:17
  assign io_soc_ar_valid = ~_GEN & io_in_ar_valid;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:73:18, :90:18
  assign io_soc_r_ready = ~_GEN & io_in_r_ready;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :29:12, src/main/scala/common/axi4.scala:73:18, :98:17
  assign io_clint_ar_addr = _GEN ? io_in_ar_addr : 32'h0;	// src/main/scala/common/Xbar.scala:8:7, :26:{38,72}, :27:14, src/main/scala/common/axi4.scala:91:17, :120:16
endmodule

