\section{Exercise 3.5 - Master and slave with adapter}

In this exercise we move from the TCL modeling layer to BCAM by implementing a adapter between the master and slave (source and sink) from the previous exercise. The source simply puts data on a FIFO queue, then the adapter is responsible for handling and converting the data to the bus cycle accurate interface on the receiving sink. Figure \ref{fig:masterslaveadapter} exhibits the setup.

\begin{figure}[h]
	\centering
	\includegraphics[width=1\linewidth]{MasterSlaveAdapter.png}
	\caption{BCAM model with an adapter between the master and slave.}
	\label{fig:masterslaveadapter}
\end{figure}
\newpage
\noindent The application file creates instances of the master, slave and the input adapter. We set an appropriate clock, create signals that mimic the ones used in 3.4 and then wire everything together. We introduce a reset and a clock for the adapter to use. It waits for a positive rising edge to sample and write data to the sink. Listing \ref{lst:masterslaveadaptermain} shows the application file.
\begin{lstlisting}[style=customc++, caption=Application file for master/slave with an adapter.,
label={lst:masterslaveadaptermain}]
int sc_main(int argc, char* argv[]) {

	Source Master("Master");
	DataSink Slave("Slave");
	InAdapter<int> inAdapt("instAdapter");
	
	sc_clock clock("clock", sc_time(CLK_PERIODE, SC_NS) ); // 50 MHz
	
	sc_signal<sc_logic> reset;
	sc_signal<sc_logic> ready_channel("C1");
	sc_signal<sc_logic> valid_channel("C2") ;
	
	sc_signal<sc_uint<DATA_BITS> >  data_channel("C3");
	sc_signal<sc_uint<ERROR_BITS> > error_channel("C4");
	sc_signal<sc_uint<CHANNEL_BITS> > channel_channel("C5");
	
	reset = SC_LOGIC_0; // Reset release
	
	Master.out(inAdapt);
	
	inAdapt.valid(valid_channel);
	inAdapt.data(data_channel);
	inAdapt.ready(ready_channel);
	inAdapt.error(error_channel);
	inAdapt.channel(channel_channel);
	inAdapt.clock(clock);
	inAdapt.reset(reset);
	
	
	Slave.valid(valid_channel);
	Slave.data(data_channel);
	Slave.ready(ready_channel);
	Slave.error(error_channel);
	Slave.channel(channel_channel);
	Slave.clk(clock);

	sc_start(2000,SC_NS);
	return 0;
}
\end{lstlisting}
\newpage
\noindent The source has now become very simple, as it just pushes arbitrary data onto a FIFO queue in a thread for the adapter to receive. Listing \ref{lst:masterslaveadaptersource} shows the source.

\begin{lstlisting}[style=customc++, caption=Source module that generates data.,
label={lst:masterslaveadaptersource}]
SC_MODULE(Source){

	sc_fifo_out<int> out;
	
	void source_thread(void) {
		while(true){
			out.write(rand() % 65536);
			wait(40,SC_NS);
		}}
	SC_CTOR (Source) {
		SC_THREAD(source_thread)
	}
};
\end{lstlisting}
\newpage
\noindent The adapter is implemented as a template C++ class that inherits the \textit{sc\_fifo\_out\_if} of some type $T$ and \textit{sc\_module} class making it a \textit{SC\_MODULE}. The point of interest is the inherited \textit{write()} method that accepts any type $T$ scalar and convert it to a BCAM model by putting data on specific channels to the sink when it receives the ready signal. Also the reset signal must not have been set. Listing \ref{lst:masterslaveadapter} shows the adapter.

\begin{lstlisting}[style=customc++, caption=Adapter that receives FIFO data and converts it.,
label={lst:masterslaveadapter}]
	
	template <class T>
	class InAdapter: public sc_fifo_out_if <T>, public sc_module
	{
		// Clock and reset
		sc_in_clk clock; // Clock
		sc_in<sc_logic> reset; // Reset
	
		// Handshake ports for ST bus
		sc_in<sc_logic> ready; // Ready signal
		sc_out<sc_logic> valid; // Valid signal
	
		// Channel, error and data ports ST bus
		sc_out<sc_uint<CHANNEL_BITS> > channel;
		sc_out<sc_uint<ERROR_BITS> > error;
		sc_out<sc_uint<DATA_BITS> > data;
	
		void write (const T & value)
		{
			if (reset == SC_LOGIC_0)
			{
			// Output sample data on negative edge of clock
			while (ready == SC_LOGIC_0)	{
				wait(clock.posedge_event());
			}
			wait(clock.posedge_event());
			data.write(value);
			channel.write(0); // Channel number
			error.write(0); // Error
			valid.write(SC_LOGIC_1); // Signal valid new data
			wait(clock.posedge_event());
			valid.write(SC_LOGIC_0);
		}
		else wait(clock.posedge_event());
	}
	InAdapter (sc_module_name name_)
	: sc_module (name_)
	{ }
	
	... // Other inherited methods implemented here.
	};
\end{lstlisting}
\newpage
\noindent The sink is similar to the one in 3.4. It is shown in listing \ref{lst:masterslaveadaptersink}. We used the SystemC boolean data type \textit{SC\_LOGIC} in this exercise rather than the default C++ one.

\begin{lstlisting}[style=customc++, caption=Sink that receives data.,
label={lst:masterslaveadaptersink}]
SC_MODULE(DataSink){

	ofstream myfile;

	sc_out<sc_logic> ready;
	sc_in_clk clk;

	sc_in<sc_logic> valid;
	sc_in< sc_uint<DATA_BITS> > data;
	sc_in< sc_uint<ERROR_BITS> > error;
	sc_in< sc_uint<CHANNEL_BITS> > channel;

	sc_trace_file * tf;

	void sink_method(void) {
		if(valid.read() == SC_LOGIC_1){
			int data = this->data.read();
			int error = this->error.read();
			int channel = this->channel.read();

			ready.write(SC_LOGIC_0);
			
			... // Output data to cout and text file.
		} else {
			ready.write(SC_LOGIC_1);
		}
	}

	SC_CTOR (DataSink) {
		SC_METHOD(sink_method)
		sensitive << clk;
		dont_initialize();

		tf = sc_create_vcd_trace_file("Waveform");
		... // Set signal traces
		myfile.open ("data.txt");
	}

	~DataSink(){
		sc_close_vcd_trace_file(tf);
		myfile.close();
	}
};
\end{lstlisting}
\newpage
\noindent Listing \ref{lst:sinkadapteroutput} shows the output at the sink and figure \ref{fig:gtkwavesignalstateadapter} shows the GTKWaveViewer diagram of the signal states.

\begin{lstlisting}[caption=Output at the sink., frame=single, captionpos=b, label={lst:sinkadapteroutput}]
Data: 17767
Data: 17767
Data: 9158
Data: 9158
Data: 39017
Data: 39017
Data: 18547
\end{lstlisting}

\begin{figure}[h]
	\centering
	\includegraphics[width=1\linewidth]{MasterSlaveSTGTKWaveAdapter.png}
	\caption{The signal state monitored in GTKWaveViewer.}
	\label{fig:gtkwavesignalstateadapter}
\end{figure}
