ExecStartTime: 1711445318
Domain of the design: Unit Level Test
RegID: 23
timeout: 90
Device: 1GVTC
Strategy: delay
INFO: Created design: mac_32. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: mac_32
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/analysis/mac_32_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/analysis/mac_32_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/analysis/mac_32_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v' to AST representation.
Generating RTLIL representation for module `\mac_32_unit'.
Generating RTLIL representation for module `\mac_32'.
Warning: Replacing memory \input_b with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:46
Warning: Replacing memory \input_a with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:45
Successfully finished Verilog frontend.

-- Running command `hierarchy -top mac_32' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit

3.2. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit
Removed 0 unused modules.
Mapping positional arguments of cell mac_32.genblk1[1].a0 (mac_32_unit).
Mapping positional arguments of cell mac_32.genblk1[0].a0 (mac_32_unit).

Dumping file hier_info.json ...
 Process module "mac_32_unit"
Dumping file port_info.json ...

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 3fff9de4c9, CPU: user 0.04s system 0.01s, MEM: 15.47 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 96% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design mac_32 is analyzed
INFO: ANL: Top Modules: mac_32

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: mac_32
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s mac_32.ys -l mac_32_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s mac_32.ys -l mac_32_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `mac_32.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v' to AST representation.
Generating RTLIL representation for module `\mac_32_unit'.
Generating RTLIL representation for module `\mac_32'.
Warning: Replacing memory \input_b with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:46
Warning: Replacing memory \input_a with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:45
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit

3.2. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit
Removed 0 unused modules.
Mapping positional arguments of cell mac_32.genblk1[1].a0 (mac_32_unit).
Mapping positional arguments of cell mac_32.genblk1[0].a0 (mac_32_unit).

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit

4.17.2. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19 in module mac_32.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19 in module mac_32.
Removed 2 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14 in module mac_32.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14 in module mac_32.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11$2 in module mac_32_unit.
Removed a total of 3 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 12 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~4 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$22'.
Creating decoders for process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19'.
     1/1: $1$mem2reg_rd$\output_bus$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:40$11_DATA[31:0]$21
Creating decoders for process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
     1/4: $1\input_b[0][15:0]
     2/4: $1\input_b[1][15:0]
     3/4: $1\input_a[0][15:0]
     4/4: $1\input_a[1][15:0]
Creating decoders for process `\mac_32_unit.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11$2'.
     1/1: $0\out[31:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mac_32.\output_bus[0]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$22'.
No latch inferred for signal `\mac_32.\output_bus[1]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$22'.
No latch inferred for signal `\mac_32.$mem2reg_rd$\output_bus$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:40$11_DATA' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19'.
No latch inferred for signal `\mac_32.\j' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.\input_a[0]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.\input_a[1]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.\input_b[0]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.\input_b[1]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.$mem2reg_wr$\input_a$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:48$12_ADDR' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.$mem2reg_wr$\input_a$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:48$12_DATA' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.$mem2reg_wr$\input_b$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:49$13_ADDR' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.$mem2reg_wr$\input_b$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:49$13_DATA' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mac_32_unit.\out' using process `\mac_32_unit.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11$2'.
  created $dff cell `$procdff$41' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$22'.
Found and cleaned up 1 empty switch in `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19'.
Removing empty process `mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19'.
Found and cleaned up 2 empty switches in `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
Removing empty process `mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
Found and cleaned up 1 empty switch in `\mac_32_unit.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11$2'.
Removing empty process `mac_32_unit.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11$2'.
Cleaned up 4 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.
<suppressed ~5 debug messages>
Optimizing module mac_32_unit.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).
Deleting now unused module mac_32_unit.
<suppressed ~2 debug messages>

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 43 unused wires.
<suppressed ~1 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module mac_32...
Found and reported 0 problems.

4.28. Printing statistics.

=== mac_32 ===

   Number of wires:                 34
   Number of wire bits:            557
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add                            2
     $dff                            2
     $mul                            2
     $mux                            2
     $not                            5
     $pmux                           5

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\genblk1[1].a0.$procdff$41 ($dff) from module mac_32 (D = $flatten\genblk1[1].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4_Y, Q = \genblk1[1].a0.out, rval = 0).
Adding SRST signal on $flatten\genblk1[0].a0.$procdff$41 ($dff) from module mac_32 (D = $flatten\genblk1[0].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4_Y, Q = \genblk1[0].a0.out, rval = 0).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 2

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.63. Executing OPT_SHARE pass.

4.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.72. Executing OPT_SHARE pass.

4.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=64, #remove=0, time=0.17 sec.]

4.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.77. Executing WREDUCE pass (reducing word size of cells).

4.78. Executing PEEPOPT pass (run peephole optimizers).

4.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.80. Executing DEMUXMAP pass.

4.81. Printing statistics.

=== mac_32 ===

   Number of wires:                 28
   Number of wire bits:            489
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $add                            2
     $mul                            2
     $not                            1
     $pmux                           5
     $sdff                           2

4.82. Executing RS_DSP_MULTADD pass.

4.83. Executing WREDUCE pass (reducing word size of cells).

4.84. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:294:slice$43 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:37.22-37.78|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11.7-15.11"
Warning: The synchronous register element Generic DFF $auto$ff.cc:294:slice$42 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:37.22-37.78|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11.7-15.11"

4.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~59 debug messages>

4.87. Printing statistics.

=== mac_32 ===

   Number of wires:                 34
   Number of wire bits:            617
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $__soft_mul                     2
     $add                            2
     $not                            1
     $pmux                           5
     $sdff                           2

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~94 debug messages>

4.89. Printing statistics.

=== mac_32 ===

   Number of wires:                 46
   Number of wire bits:           2869
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $__RS_MUL20X18                  2
     $add                            2
     $not                            1
     $pmux                           5
     $sdff                           2

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~33 debug messages>

4.93. Executing RS_DSP_SIMD pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~33 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Executing rs_pack_dsp_regs pass.
<suppressed ~4 debug messages>

4.97. Executing RS_DSP_IO_REGS pass.

4.98. Executing TECHMAP pass (map to technology primitives).

4.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~27 debug messages>

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.100. Printing statistics.

=== mac_32 ===

   Number of wires:                102
   Number of wire bits:           3605
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $add                            2
     $not                            1
     $pmux                           5
     $sdff                           2
     DSP38                           2

4.101. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mac_32:
  creating $macc model for $flatten\genblk1[0].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4 ($add).
  creating $macc model for $flatten\genblk1[1].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4 ($add).
  creating $alu model for $macc $flatten\genblk1[1].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4.
  creating $alu model for $macc $flatten\genblk1[0].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4.
  creating $alu cell for $flatten\genblk1[0].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4: $auto$alumacc.cc:485:replace_alu$54
  creating $alu cell for $flatten\genblk1[1].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4: $auto$alumacc.cc:485:replace_alu$57
  created 2 $alu and 0 $macc cells.

4.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.107. Executing OPT_SHARE pass.

4.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 70 unused wires.
<suppressed ~1 debug messages>

4.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.111. Printing statistics.

=== mac_32 ===

   Number of wires:                 36
   Number of wire bits:            729
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $alu                            2
     $not                            1
     $pmux                           5
     $sdff                           2
     DSP38                           2

4.112. Executing MEMORY pass.

4.112.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.112.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.112.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.112.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.112.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.112.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.112.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.112.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.112.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.112.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.113. Printing statistics.

=== mac_32 ===

   Number of wires:                 36
   Number of wire bits:            729
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $alu                            2
     $not                            1
     $pmux                           5
     $sdff                           2
     DSP38                           2

4.114. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~2 debug messages>

4.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.116. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing Rs_BRAM_Split pass.

4.119. Executing TECHMAP pass (map to technology primitives).

4.119.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.119.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

Dumping port properties into 'port_info.json' file.

4.121. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.127. Executing OPT_SHARE pass.

4.128. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.131. Executing PMUXTREE pass.

4.132. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~5 debug messages>

4.133. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.134. Executing TECHMAP pass (map to technology primitives).

4.134.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.134.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.134.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~132 debug messages>

4.135. Printing statistics.

=== mac_32 ===

   Number of wires:                 87
   Number of wire bits:           1803
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                491
     $_DFF_P_                       64
     $_MUX_                        228
     $_NOT_                         65
     $_XOR_                         68
     CARRY                          64
     DSP38                           2

4.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.
<suppressed ~64 debug messages>

4.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.139. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.141. Executing OPT_SHARE pass.

4.142. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 67 unused cells and 48 unused wires.
<suppressed ~68 debug messages>

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.148. Executing OPT_SHARE pass.

4.149. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 2

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.
<suppressed ~32 debug messages>

4.153. Executing TECHMAP pass (map to technology primitives).

4.153.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.153.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.154. Printing statistics.

=== mac_32 ===

   Number of wires:                 39
   Number of wire bits:            796
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                360
     $_AND_                         32
     $_DFF_P_                       64
     $_MUX_                        130
     $_XOR_                         68
     CARRY                          64
     DSP38                           2

4.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.158. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.160. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.168. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.180. Printing statistics.

=== mac_32 ===

   Number of wires:                 39
   Number of wire bits:            796
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                360
     $_AND_                         32
     $_DFF_P_                       64
     $_MUX_                        130
     $_XOR_                         68
     CARRY                          64
     DSP38                           2

   Number of Generic REGs:          64

ABC-DFF iteration : 1

4.181. Executing ABC pass (technology mapping using ABC).

4.181.1. Summary of detected clock domains:
  360 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.181.2. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 294 gates and 455 wires to a netlist network with 160 inputs and 220 outputs (dfl=1).

4.181.2.1. Executing ABC.
[Time = 0.08 sec.]

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.185. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.187. Executing OPT_SHARE pass.

4.188. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 446 unused wires.
<suppressed ~1 debug messages>

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.191. Executing ABC pass (technology mapping using ABC).

4.191.1. Summary of detected clock domains:
  360 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.191.2. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 294 gates and 454 wires to a netlist network with 160 inputs and 220 outputs (dfl=1).

4.191.2.1. Executing ABC.
[Time = 0.11 sec.]

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.197. Executing OPT_SHARE pass.

4.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 518 unused wires.
<suppressed ~1 debug messages>

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.201. Executing ABC pass (technology mapping using ABC).

4.201.1. Summary of detected clock domains:
  360 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.201.2. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 294 gates and 454 wires to a netlist network with 160 inputs and 220 outputs (dfl=2).

4.201.2.1. Executing ABC.
[Time = 0.10 sec.]

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.205. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.207. Executing OPT_SHARE pass.

4.208. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.209. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 518 unused wires.
<suppressed ~1 debug messages>

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.211. Executing ABC pass (technology mapping using ABC).

4.211.1. Summary of detected clock domains:
  370 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.211.2. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 304 gates and 464 wires to a netlist network with 160 inputs and 220 outputs (dfl=2).

4.211.2.1. Executing ABC.
[Time = 0.10 sec.]

4.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.215. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.217. Executing OPT_SHARE pass.

4.218. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.219. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 528 unused wires.
<suppressed ~1 debug messages>

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.221. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.227. Executing OPT_SHARE pass.

4.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.233. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.234. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.236. Executing OPT_SHARE pass.

4.237. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.241. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.243. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.245. Executing OPT_SHARE pass.

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.250. Executing BMUXMAP pass.

4.251. Executing DEMUXMAP pass.

4.252. Executing ABC pass (technology mapping using ABC).

4.252.1. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Extracted 230 gates and 454 wires to a netlist network with 224 inputs and 220 outputs (dfl=1).

4.252.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 2]{map}[6]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.16 sec. at Pass 4]{map}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.15 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    1.59 sec.
[Time = 3.65 sec.]

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.256. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.258. Executing OPT_SHARE pass.

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 454 unused wires.
<suppressed ~1 debug messages>

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.262. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.266. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.268. Executing OPT_SHARE pass.

4.269. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.270. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.274. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.275. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.276. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.277. Executing OPT_SHARE pass.

4.278. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.282. Printing statistics.

=== mac_32 ===

   Number of wires:                101
   Number of wire bits:            796
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                350
     $_DFF_P_                       64
     $lut                          220
     CARRY                          64
     DSP38                           2

4.283. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.284. Executing RS_DFFSR_CONV pass.

4.285. Printing statistics.

=== mac_32 ===

   Number of wires:                101
   Number of wire bits:            796
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                350
     $_DFF_P_                       64
     $lut                          220
     CARRY                          64
     DSP38                           2

4.286. Executing TECHMAP pass (map to technology primitives).

4.286.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.286.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.286.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~404 debug messages>

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.
<suppressed ~496 debug messages>

4.288. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
<suppressed ~372 debug messages>
Removed a total of 124 cells.

4.291. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.292. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 600 unused wires.
<suppressed ~1 debug messages>

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.296. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.298. Executing OPT_SHARE pass.

4.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.302. Executing TECHMAP pass (map to technology primitives).

4.302.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.302.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.303. Executing ABC pass (technology mapping using ABC).

4.303.1. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Extracted 312 gates and 538 wires to a netlist network with 224 inputs and 220 outputs (dfl=1).

4.303.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.12 sec. at Pass 2]{map}[6]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.15 sec. at Pass 4]{map}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.20 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    1.60 sec.
[Time = 3.66 sec.]

4.304. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.307. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.308. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.309. Executing OPT_SHARE pass.

4.310. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 520 unused wires.
<suppressed ~1 debug messages>

4.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.313. Executing HIERARCHY pass (managing design hierarchy).

4.313.1. Analyzing design hierarchy..
Top module:  \mac_32

4.313.2. Analyzing design hierarchy..
Top module:  \mac_32
Removed 0 unused modules.

4.314. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 11 unused wires.
<suppressed ~11 debug messages>

4.315. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.316. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-274.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.1-296.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306.1-313.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.1-334.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.1-362.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372.1-378.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.1-394.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404.1-410.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420.1-426.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436.1-442.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452.1-458.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468.1-480.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:490.1-502.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:512.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-546.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:556.1-563.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:573.1-584.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.1-610.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-654.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664.1-678.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:688.1-705.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.1-754.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.1-803.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.1-819.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.1-835.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.1-853.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.1-871.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.1-934.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.1-973.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.1-995.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.1-1023.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1037.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.1-1052.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1072.1-1122.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.1-1161.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1166.1-1212.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.317. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on mac_32.clock0[0].

4.318. Executing TECHMAP pass (map to technology primitives).

4.318.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.318.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.319. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port mac_32.clock0 using rs__I_BUF.
Mapping port mac_32.a using rs__I_BUF.
Mapping port mac_32.b using rs__I_BUF.
Mapping port mac_32.id using rs__I_BUF.
Mapping port mac_32.out using rs__O_BUF.
Mapping port mac_32.reset using rs__I_BUF.

4.320. Executing TECHMAP pass (map to technology primitives).

4.320.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.320.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~74 debug messages>

4.321. Printing statistics.

=== mac_32 ===

   Number of wires:                304
   Number of wire bits:            908
   Number of public wires:          12
   Number of public wire bits:     196
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                419
     $lut                          220
     CARRY                          64
     CLK_BUF                         1
     DFFRE                          64
     DSP38                           2
     I_BUF                          36
     O_BUF                          32

4.322. Executing TECHMAP pass (map to technology primitives).

4.322.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.322.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~301 debug messages>

4.323. Printing statistics.

=== mac_32 ===

   Number of wires:                744
   Number of wire bits:           1612
   Number of public wires:          12
   Number of public wire bits:     196
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                419
     CARRY                          64
     CLK_BUF                         1
     DFFRE                          64
     DSP38                           2
     I_BUF                          36
     LUT2                          184
     LUT3                           32
     LUT4                            2
     LUT6                            2
     O_BUF                          32

   Number of LUTs:                 220
   Number of REGs:                  64
   Number of CARRY ADDERs:          64
   Number of CARRY CHAINs:           2 (2x32)

5. Executing Verilog backend.
Dumping module `\mac_32'.

6. Executing BLIF backend.

7. Executing Verilog backend.
Dumping module `\mac_32'.
Dumping module `\interface_mac_32'.

8. Executing BLIF backend.
Run Script

9. Executing Verilog backend.
Dumping module `\interface_mac_32'.
Dumping module `\mac_32'.

10. Executing BLIF backend.

11. Executing Verilog backend.
Dumping module `\fabric_mac_32'.

12. Executing BLIF backend.

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: f312a734ca, CPU: user 2.02s system 0.06s, MEM: 27.17 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 6x abc (33 sec), 1% 8x write_verilog (0 sec), ...
INFO: SYN: Design mac_32 is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: mac_32
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  --top-module co_sim_mac_32 -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v:132:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                   : ... Suggest add newline.
  132 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: ../../../../.././rtl/mac_32.v:52:10: Missing newline at end of file (POSIX 3.206).
                                                        : ... Suggest add newline.
   52 | endmodule
      |          ^
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4386:9: Cell has missing pin: 'COUT'
 4386 |   CARRY \$auto$alumacc.cc:485:replace_alu$54.final_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4664:9: Cell has missing pin: 'CIN'
 4664 |   CARRY \$auto$alumacc.cc:485:replace_alu$54.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4664:9: Cell has missing pin: 'O'
 4664 |   CARRY \$auto$alumacc.cc:485:replace_alu$54.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4671:9: Cell has missing pin: 'COUT'
 4671 |   CARRY \$auto$alumacc.cc:485:replace_alu$57.final_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4949:9: Cell has missing pin: 'CIN'
 4949 |   CARRY \$auto$alumacc.cc:485:replace_alu$57.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4949:9: Cell has missing pin: 'O'
 4949 |   CARRY \$auto$alumacc.cc:485:replace_alu$57.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'ACC_FIR'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'CLK'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'RESET'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'LOAD_ACC'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'SATURATE'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'SHIFT_RIGHT'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'ROUND'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'SUBTRACT'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'ACC_FIR'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'CLK'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'RESET'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'LOAD_ACC'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'SATURATE'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'SHIFT_RIGHT'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'ROUND'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'SUBTRACT'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-ASCRANGE: ../../../../.././rtl/mac_32.v:26:10: Ascending bit range vector: left < right of bit range: [0:1]
                                                      : ... note: In instance 'co_sim_mac_32.golden'
   26 |    input [0:$clog2(2+1) - 1] id;
      |          ^
                   /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v:21:1: ... note: In file included from 'co_sim_mac_32.v'
%Warning-ASCRANGE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:7:9: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                                                                : ... note: In instance 'co_sim_mac_32.netlist'
    7 |   input [0:1] id;
      |         ^
%Warning-ASCRANGE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1432:8: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                                                                   : ... note: In instance 'co_sim_mac_32.netlist'
 1432 |   wire [0:1] \$iopadmap$id ;
      |        ^
%Warning-ASCRANGE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v:10:8: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                                               : ... note: In instance 'co_sim_mac_32'
   10 |    reg [0:2-1] id;
      |        ^
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:195:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  195 |             mult_a <= COEFF_3;
      |                    ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:196:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  196 |             mult_b <= b_int;
      |                    ^~
%Warning-SYNCASYNCNET: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:21:15: Signal flopped as both synchronous and async: 'co_sim_mac_32.netlist.$flatten\genblk1[0____Vhsh707viSFBO9pV8wDujE1ZWOPJQVKoNV579uQU3eS5.ACC_FIR'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:292:7: ... Location of async usage
  292 |   if (ACC_FIR > 43)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:104:19: ... Location of sync usage
  104 |    acc_fir_reg <= ACC_FIR;
      |                   ^~~~~~~
%Warning-SYNCASYNCNET: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:21:15: Signal flopped as both synchronous and async: 'co_sim_mac_32.netlist.$flatten\genblk1[1____VhshNdMqWIjhft0qp9NFB3U3WLfeKakHJU66ZePOHoWE.ACC_FIR'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:292:7: ... Location of async usage
  292 |   if (ACC_FIR > 43)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:104:19: ... Location of sync usage
  104 |    acc_fir_reg <= ACC_FIR;
      |                   ^~~~~~~
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1410:15: Signal unoptimizable: Circular combinational logic: 'co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$57.C'
 1410 |   wire [32:0] \$auto$alumacc.cc:485:replace_alu$57.C ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1410:15:      Example path: co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$57.C
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:18:20:      Example path: ASSIGNW
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: co_sim_mac_32.netlist.__Vcellout__$auto$alumacc.cc:485:replace_alu$57.genblk1.slice[29].genblk1.my_adder__COUT
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1410:15:      Example path: co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$57.C
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1395:15: Signal unoptimizable: Circular combinational logic: 'co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$54.C'
 1395 |   wire [32:0] \$auto$alumacc.cc:485:replace_alu$54.C ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1395:15:      Example path: co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$54.C
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:18:20:      Example path: ASSIGNW
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: co_sim_mac_32.netlist.__Vcellout__$auto$alumacc.cc:485:replace_alu$54.genblk1.slice[29].genblk1.my_adder__COUT
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1395:15:      Example path: co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$54.C
26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/simulate_gate/obj_dir'
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_mac_32.cpp Vco_sim_mac_32___024root__DepSet_h7cfb905b__0.cpp Vco_sim_mac_32___024root__DepSet_h5cd2546b__0.cpp Vco_sim_mac_32__main.cpp Vco_sim_mac_32__Trace__0.cpp Vco_sim_mac_32___024root__Slow.cpp Vco_sim_mac_32___024root__DepSet_h7cfb905b__0__Slow.cpp Vco_sim_mac_32___024root__DepSet_h5cd2546b__0__Slow.cpp Vco_sim_mac_32__Syms.cpp Vco_sim_mac_32__Trace__0__Slow.cpp Vco_sim_mac_32__TraceDecls__0__Slow.cpp > Vco_sim_mac_32__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_mac_32__ALL.o Vco_sim_mac_32__ALL.cpp
echo "" > Vco_sim_mac_32__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_mac_32__ALL.a Vco_sim_mac_32__ALL.o
g++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_mac_32__ALL.a   -lz  -pthread -lpthread   -o Vco_sim_mac_32
rm Vco_sim_mac_32__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/simulate_gate/obj_dir'
Command: make -j -C obj_dir/ -f Vco_sim_mac_32.mk Vco_sim_mac_32
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/simulate_gate/obj_dir'
make: `Vco_sim_mac_32' is up to date.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/simulate_gate/obj_dir'
Command: obj_dir/Vco_sim_mac_32


***Reset Test is applied***


                   5  Test stimulus is: a=0, b=0, id=0
Data Matched. Golden: 0, Netlist: 0, Time: 25000000


***Reset Test is ended***




***Directed Functionality Test is applied ***


                  35  Test stimulus is: a=8, b=4, id=1
Data Matched. Golden: 128, Netlist: 128, Time: 75000000


***Directed Functionality Test is ended***




***Directed Functionality Test is applied ***


                  75  Test stimulus is: a=-5, b=3, id=3
Data Matched. Golden: 68, Netlist: 68, Time: 115000000


***Directed Functionality Test is ended***




*** Random Functionality Tests are applied***


                 115  Test stimulus is: a=29636, b=23964, id=2
Data Matched. Golden: 710197104, Netlist: 710197104, Time: 125000000
                 125  Test stimulus is: a=-7964, b=-31880, id=0
Data Matched. Golden: 964089424, Netlist: 964089424, Time: 135000000
                 135  Test stimulus is: a=-24906, b=-28, id=3
Data Matched. Golden: 697436, Netlist: 697436, Time: 145000000
                 145  Test stimulus is: a=29011, b=5921, id=1
Data Matched. Golden: 172471567, Netlist: 172471567, Time: 155000000
                 155  Test stimulus is: a=-20539, b=-3198, id=2
Data Matched. Golden: 1029773146, Netlist: 1029773146, Time: 165000000
                 165  Test stimulus is: a=5685, b=-14062, id=2
Data Matched. Golden: 949830676, Netlist: 949830676, Time: 175000000
                 175  Test stimulus is: a=15357, b=16884, id=3
Data Matched. Golden: 431759155, Netlist: 431759155, Time: 185000000
                 185  Test stimulus is: a=19800, b=1202, id=0
Data Matched. Golden: 973630276, Netlist: 973630276, Time: 195000000
                 195  Test stimulus is: a=-31458, b=17822, id=2
Data Matched. Golden: 412985800, Netlist: 412985800, Time: 205000000
                 205  Test stimulus is: a=7406, b=27408, id=2
Data Matched. Golden: 615969448, Netlist: 615969448, Time: 215000000
                 215  Test stimulus is: a=-4765, b=-23872, id=1
Data Matched. Golden: 545509235, Netlist: 545509235, Time: 225000000
                 225  Test stimulus is: a=3874, b=-28922, id=1
Data Matched. Golden: 433465407, Netlist: 433465407, Time: 235000000
                 235  Test stimulus is: a=12899, b=-15752, id=3
Data Matched. Golden: 230280359, Netlist: 230280359, Time: 245000000
                 245  Test stimulus is: a=-9522, b=-265, id=1
Data Matched. Golden: 232803689, Netlist: 232803689, Time: 255000000
                 255  Test stimulus is: a=-19554, b=-10121, id=2
Data Matched. Golden: 813875482, Netlist: 813875482, Time: 265000000
                 265  Test stimulus is: a=3240, b=-7345, id=3
Data Matched. Golden: 209005889, Netlist: 209005889, Time: 275000000
                 275  Test stimulus is: a=-30316, b=12002, id=2
Data Matched. Golden: 450022850, Netlist: 450022850, Time: 285000000
                 285  Test stimulus is: a=6943, b=-19703, id=3
Data Matched. Golden: 72207960, Netlist: 72207960, Time: 295000000
                 295  Test stimulus is: a=-2529, b=-20604, id=1
Data Matched. Golden: 124315476, Netlist: 124315476, Time: 305000000
                 305  Test stimulus is: a=-22989, b=-5557, id=0
Data Matched. Golden: 577772723, Netlist: 577772723, Time: 315000000
                 315  Test stimulus is: a=-22285, b=11465, id=1
Data Matched. Golden: -131182049, Netlist: -131182049, Time: 325000000
                 325  Test stimulus is: a=26058, b=-10915, id=3
Data Matched. Golden: -415605119, Netlist: -415605119, Time: 335000000
                 335  Test stimulus is: a=-4828, b=-19729, id=1
Data Matched. Golden: -320353507, Netlist: -320353507, Time: 345000000
                 345  Test stimulus is: a=-9875, b=14137, id=0
Data Matched. Golden: 438169848, Netlist: 438169848, Time: 355000000
                 355  Test stimulus is: a=-5910, b=14530, id=0
Data Matched. Golden: 352297548, Netlist: 352297548, Time: 365000000
                 365  Test stimulus is: a=18772, b=-13533, id=1
Data Matched. Golden: -574394983, Netlist: -574394983, Time: 375000000
                 375  Test stimulus is: a=17331, b=32685, id=1
Data Matched. Golden: -7931248, Netlist: -7931248, Time: 385000000
                 385  Test stimulus is: a=31534, b=-18225, id=1
Data Matched. Golden: -582638398, Netlist: -582638398, Time: 395000000
                 395  Test stimulus is: a=-27177, b=1161, id=2
Data Matched. Golden: 320745051, Netlist: 320745051, Time: 405000000
                 405  Test stimulus is: a=-24657, b=-2577, id=1
Data Matched. Golden: -519097309, Netlist: -519097309, Time: 415000000
                 415  Test stimulus is: a=17215, b=-12593, id=2
Data Matched. Golden: 103956556, Netlist: 103956556, Time: 425000000
                 425  Test stimulus is: a=-7305, b=-25958, id=3
Data Matched. Golden: -329474119, Netlist: -329474119, Time: 435000000
                 435  Test stimulus is: a=8019, b=17071, id=0
Data Matched. Golden: 240848905, Netlist: 240848905, Time: 445000000
                 445  Test stimulus is: a=-19710, b=11259, id=0
Data Matched. Golden: 18934015, Netlist: 18934015, Time: 455000000
                 455  Test stimulus is: a=-9790, b=-12835, id=0
Data Matched. Golden: 144588665, Netlist: 144588665, Time: 465000000
                 465  Test stimulus is: a=-10140, b=-22943, id=1
Data Matched. Golden: -96832099, Netlist: -96832099, Time: 475000000
                 475  Test stimulus is: a=-8927, b=10227, id=1
Data Matched. Golden: -188128528, Netlist: -188128528, Time: 485000000
                 485  Test stimulus is: a=6389, b=5821, id=2
Data Matched. Golden: 181779034, Netlist: 181779034, Time: 495000000
                 495  Test stimulus is: a=9826, b=-24630, id=0
Data Matched. Golden: -60235346, Netlist: -60235346, Time: 505000000
                 505  Test stimulus is: a=-14523, b=-8104, id=0
Data Matched. Golden: 57459046, Netlist: 57459046, Time: 515000000
                 515  Test stimulus is: a=-8608, b=883, id=0
Data Matched. Golden: 49858182, Netlist: 49858182, Time: 525000000
                 525  Test stimulus is: a=-16067, b=-23444, id=2
Data Matched. Golden: 426532930, Netlist: 426532930, Time: 535000000
                 535  Test stimulus is: a=-25881, b=21047, id=3
Data Matched. Golden: -732845935, Netlist: -732845935, Time: 545000000
                 545  Test stimulus is: a=-27840, b=18483, id=0
Data Matched. Golden: -88033790, Netlist: -88033790, Time: 555000000
                 555  Test stimulus is: a=6838, b=-7465, id=2
Data Matched. Golden: -139079460, Netlist: -139079460, Time: 565000000
                 565  Test stimulus is: a=19047, b=-2477, id=0
Data Matched. Golden: -186258879, Netlist: -186258879, Time: 575000000
                 575  Test stimulus is: a=-5900, b=-31004, id=0
Data Matched. Golden: -3335279, Netlist: -3335279, Time: 585000000
                 585  Test stimulus is: a=17255, b=-10091, id=0
Data Matched. Golden: -177455484, Netlist: -177455484, Time: 595000000
                 595  Test stimulus is: a=7012, b=16789, id=2
Data Matched. Golden: -59731016, Netlist: -59731016, Time: 605000000
                 605  Test stimulus is: a=18237, b=28799, id=3
Data Matched. Golden: -207638572, Netlist: -207638572, Time: 615000000
                 615  Test stimulus is: a=-22308, b=-13332, id=2
Data Matched. Golden: 237679240, Netlist: 237679240, Time: 625000000
                 625  Test stimulus is: a=70, b=-3975, id=0
Data Matched. Golden: 237400990, Netlist: 237400990, Time: 635000000
                 635  Test stimulus is: a=18644, b=-14028, id=1
Data Matched. Golden: -469176604, Netlist: -469176604, Time: 645000000
                 645  Test stimulus is: a=23323, b=4866, id=1
Data Matched. Golden: -355686886, Netlist: -355686886, Time: 655000000
                 655  Test stimulus is: a=-12717, b=-20381, id=2
Data Matched. Golden: 496586167, Netlist: 496586167, Time: 665000000
                 665  Test stimulus is: a=10480, b=-20476, id=3
Data Matched. Golden: -570275366, Netlist: -570275366, Time: 675000000
                 675  Test stimulus is: a=-27400, b=-21469, id=0
Data Matched. Golden: 1084836767, Netlist: 1084836767, Time: 685000000
                 685  Test stimulus is: a=31073, b=-159, id=3
Data Matched. Golden: -575215973, Netlist: -575215973, Time: 695000000
                 695  Test stimulus is: a=-28462, b=27388, id=0
Data Matched. Golden: 305319511, Netlist: 305319511, Time: 705000000
                 705  Test stimulus is: a=-18821, b=6961, id=2
Data Matched. Golden: 174306530, Netlist: 174306530, Time: 715000000
                 715  Test stimulus is: a=23277, b=-1692, id=0
Data Matched. Golden: 134921846, Netlist: 134921846, Time: 725000000
                 725  Test stimulus is: a=21949, b=-16108, id=3
Data Matched. Golden: -928770465, Netlist: -928770465, Time: 735000000
                 735  Test stimulus is: a=2763, b=13019, id=1
Data Matched. Golden: -892798968, Netlist: -892798968, Time: 745000000
                 745  Test stimulus is: a=1358, b=30244, id=2
Data Matched. Golden: 175993198, Netlist: 175993198, Time: 755000000
                 755  Test stimulus is: a=11271, b=29952, id=2
Data Matched. Golden: 513582190, Netlist: 513582190, Time: 765000000
                 765  Test stimulus is: a=-6849, b=32057, id=1
Data Matched. Golden: -1112357361, Netlist: -1112357361, Time: 775000000
                 775  Test stimulus is: a=-31529, b=-8326, id=2
Data Matched. Golden: 776092644, Netlist: 776092644, Time: 785000000
                 785  Test stimulus is: a=-2436, b=28738, id=2
Data Matched. Golden: 706086876, Netlist: 706086876, Time: 795000000
                 795  Test stimulus is: a=-7050, b=30251, id=3
Data Matched. Golden: -1325626911, Netlist: -1325626911, Time: 805000000
                 805  Test stimulus is: a=30162, b=7842, id=2
Data Matched. Golden: 942617280, Netlist: 942617280, Time: 815000000
                 815  Test stimulus is: a=1289, b=-30193, id=0
Data Matched. Golden: 903698503, Netlist: 903698503, Time: 825000000
                 825  Test stimulus is: a=21220, b=25945, id=1
Data Matched. Golden: -775074011, Netlist: -775074011, Time: 835000000
                 835  Test stimulus is: a=27308, b=-25984, id=3
Data Matched. Golden: -1484645083, Netlist: -1484645083, Time: 845000000
                 845  Test stimulus is: a=-28438, b=-32115, id=3
Data Matched. Golden: -571358713, Netlist: -571358713, Time: 855000000
                 855  Test stimulus is: a=-1911, b=16144, id=2
Data Matched. Golden: 872847319, Netlist: 872847319, Time: 865000000
                 865  Test stimulus is: a=22982, b=28843, id=0
Data Matched. Golden: 1535717145, Netlist: 1535717145, Time: 875000000
                 875  Test stimulus is: a=26956, b=-13833, id=2
Data Matched. Golden: 1162834797, Netlist: 1162834797, Time: 885000000
                 885  Test stimulus is: a=-14252, b=-1007, id=1
Data Matched. Golden: -557006949, Netlist: -557006949, Time: 895000000
                 895  Test stimulus is: a=-29399, b=32272, id=0
Data Matched. Golden: 214070269, Netlist: 214070269, Time: 905000000
                 905  Test stimulus is: a=31089, b=5674, id=1
Data Matched. Golden: -380607963, Netlist: -380607963, Time: 915000000
                 915  Test stimulus is: a=-23412, b=12774, id=2
Data Matched. Golden: -84994619, Netlist: -84994619, Time: 925000000
                 925  Test stimulus is: a=-1914, b=29806, id=1
Data Matched. Golden: -437656647, Netlist: -437656647, Time: 935000000
                 935  Test stimulus is: a=-13970, b=22413, id=0
Data Matched. Golden: -398104229, Netlist: -398104229, Time: 945000000
                 945  Test stimulus is: a=24660, b=-31603, id=1
Data Matched. Golden: -1216986627, Netlist: -1216986627, Time: 955000000
                 955  Test stimulus is: a=-9514, b=24174, id=1
Data Matched. Golden: -1446978063, Netlist: -1446978063, Time: 965000000
                 965  Test stimulus is: a=4786, b=-25513, id=2
Data Matched. Golden: -520209447, Netlist: -520209447, Time: 975000000
                 975  Test stimulus is: a=-6556, b=-871, id=1
Data Matched. Golden: -1441267787, Netlist: -1441267787, Time: 985000000
                 985  Test stimulus is: a=25920, b=-6333, id=2
Data Matched. Golden: -684360807, Netlist: -684360807, Time: 995000000
                 995  Test stimulus is: a=-25610, b=-15385, id=3
Data Matched. Golden: -1047257937, Netlist: -1047257937, Time: 1005000000
                1005  Test stimulus is: a=-17374, b=16723, id=2
Data Matched. Golden: -974906209, Netlist: -974906209, Time: 1015000000
                1015  Test stimulus is: a=8462, b=8164, id=1
Data Matched. Golden: -978174169, Netlist: -978174169, Time: 1025000000
                1025  Test stimulus is: a=19520, b=6217, id=3
Data Matched. Golden: -856818329, Netlist: -856818329, Time: 1035000000
                1035  Test stimulus is: a=31753, b=16632, id=3
Data Matched. Golden: -328702433, Netlist: -328702433, Time: 1045000000
                1045  Test stimulus is: a=-9834, b=22032, id=2
Data Matched. Golden: -1191568897, Netlist: -1191568897, Time: 1055000000
                1055  Test stimulus is: a=26989, b=-28450, id=3
Data Matched. Golden: -1096539483, Netlist: -1096539483, Time: 1065000000
                1065  Test stimulus is: a=28544, b=-16931, id=3
Data Matched. Golden: -1579817947, Netlist: -1579817947, Time: 1075000000
                1075  Test stimulus is: a=3450, b=-1889, id=2
Data Matched. Golden: -1198085947, Netlist: -1198085947, Time: 1085000000
                1085  Test stimulus is: a=20408, b=-4452, id=3
Data Matched. Golden: -1670674363, Netlist: -1670674363, Time: 1095000000
                1095  Test stimulus is: a=-1868, b=-12215, id=3
Data Matched. Golden: -1647856743, Netlist: -1647856743, Time: 1105000000
                1105  Test stimulus is: a=13276, b=6377, id=2
Data Matched. Golden: -1113424895, Netlist: -1113424895, Time: 1115000000
                1115  Test stimulus is: a=-18657, b=-13473, id=1
Data Matched. Golden: -1396490982, Netlist: -1396490982, Time: 1125000000
                1125  Test stimulus is: a=21388, b=-7464, id=1
Data Matched. Golden: -1556131014, Netlist: -1556131014, Time: 1135000000
                1135  Test stimulus is: a=6504, b=-15335, id=0
Data Matched. Golden: -1213163735, Netlist: -1213163735, Time: 1145000000
                1145  Test stimulus is: a=27845, b=-153, id=3
Data Matched. Golden: -1560391299, Netlist: -1560391299, Time: 1155000000
                1155  Test stimulus is: a=-28225, b=6401, id=0
Data Matched. Golden: -1393831960, Netlist: -1393831960, Time: 1165000000
                1165  Test stimulus is: a=15683, b=2451, id=3
Data Matched. Golden: -1521952266, Netlist: -1521952266, Time: 1175000000
                1175  Test stimulus is: a=-21989, b=18247, id=0
Data Matched. Golden: -1795065243, Netlist: -1795065243, Time: 1185000000
                1185  Test stimulus is: a=20649, b=25450, id=1
Data Matched. Golden: -996435216, Netlist: -996435216, Time: 1195000000
                1195  Test stimulus is: a=-12134, b=-17842, id=3
Data Matched. Golden: -779940388, Netlist: -779940388, Time: 1205000000
                1205  Test stimulus is: a=7727, b=10537, id=1
Data Matched. Golden: -698520989, Netlist: -698520989, Time: 1215000000
                1215  Test stimulus is: a=11904, b=-1434, id=1
Data Matched. Golden: -715591325, Netlist: -715591325, Time: 1225000000
                1225  Test stimulus is: a=-19567, b=18529, id=1
Data Matched. Golden: -1078148268, Netlist: -1078148268, Time: 1235000000
                1235  Test stimulus is: a=-7710, b=-29692, id=2
Data Matched. Golden: -1566139923, Netlist: -1566139923, Time: 1245000000
                1245  Test stimulus is: a=29902, b=-16153, id=1
Data Matched. Golden: -1561155274, Netlist: -1561155274, Time: 1255000000
                1255  Test stimulus is: a=28827, b=-32180, id=2
Data Matched. Golden: 1801174513, Netlist: 1801174513, Time: 1265000000
                1265  Test stimulus is: a=-9576, b=-2963, id=1
Data Matched. Golden: -1532781586, Netlist: -1532781586, Time: 1275000000
                1275  Test stimulus is: a=-6780, b=-20960, id=3
Data Matched. Golden: -1390672786, Netlist: -1390672786, Time: 1285000000
                1285  Test stimulus is: a=-26159, b=-18165, id=3
Data Matched. Golden: -915494551, Netlist: -915494551, Time: 1295000000
                1295  Test stimulus is: a=15575, b=-2388, id=0
Data Matched. Golden: 1763981413, Netlist: 1763981413, Time: 1305000000
                1305  Test stimulus is: a=-11443, b=31432, id=2
Data Matched. Golden: 1404305037, Netlist: 1404305037, Time: 1315000000
                1315  Test stimulus is: a=-14116, b=30379, id=2
Data Matched. Golden: 975475073, Netlist: 975475073, Time: 1325000000
                1325  Test stimulus is: a=13236, b=-29242, id=3
Data Matched. Golden: -1302541663, Netlist: -1302541663, Time: 1335000000
                1335  Test stimulus is: a=-2796, b=17118, id=2
Data Matched. Golden: 927613145, Netlist: 927613145, Time: 1345000000
                1345  Test stimulus is: a=-3413, b=-27575, id=2
Data Matched. Golden: 1021726620, Netlist: 1021726620, Time: 1355000000
                1355  Test stimulus is: a=29228, b=27025, id=1
Data Matched. Golden: -512654963, Netlist: -512654963, Time: 1365000000
                1365  Test stimulus is: a=28423, b=-29032, id=2
Data Matched. Golden: 196550084, Netlist: 196550084, Time: 1375000000
                1375  Test stimulus is: a=-22890, b=17188, id=0
Data Matched. Golden: -196883236, Netlist: -196883236, Time: 1385000000
                1385  Test stimulus is: a=-14356, b=6140, id=1
Data Matched. Golden: -600800803, Netlist: -600800803, Time: 1395000000
                1395  Test stimulus is: a=16242, b=-26176, id=0
Data Matched. Golden: -622033828, Netlist: -622033828, Time: 1405000000
                1405  Test stimulus is: a=-9924, b=-19691, id=3
Data Matched. Golden: -405387319, Netlist: -405387319, Time: 1415000000
                1415  Test stimulus is: a=-23155, b=23235, id=0
Data Matched. Golden: -1160040253, Netlist: -1160040253, Time: 1425000000
                1425  Test stimulus is: a=-22460, b=25989, id=2
Data Matched. Golden: -1743753193, Netlist: -1743753193, Time: 1435000000
                1435  Test stimulus is: a=-25653, b=-9327, id=2
Data Matched. Golden: -1504487662, Netlist: -1504487662, Time: 1445000000
                1445  Test stimulus is: a=-25436, b=28091, id=3
Data Matched. Golden: -1119909995, Netlist: -1119909995, Time: 1455000000
                1455  Test stimulus is: a=16389, b=19521, id=2
Data Matched. Golden: -1184557993, Netlist: -1184557993, Time: 1465000000
                1465  Test stimulus is: a=11514, b=30228, id=1
Data Matched. Golden: -771864803, Netlist: -771864803, Time: 1475000000
                1475  Test stimulus is: a=10209, b=12688, id=1
Data Matched. Golden: -642333011, Netlist: -642333011, Time: 1485000000
                1485  Test stimulus is: a=3162, b=-5444, id=3
Data Matched. Golden: -659546939, Netlist: -659546939, Time: 1495000000
                1495  Test stimulus is: a=7903, b=-17470, id=2
Data Matched. Golden: -1322623403, Netlist: -1322623403, Time: 1505000000
                1505  Test stimulus is: a=21220, b=3848, id=0
Data Matched. Golden: -1240968843, Netlist: -1240968843, Time: 1515000000
                1515  Test stimulus is: a=-22915, b=-27516, id=1
Data Matched. Golden: -29017799, Netlist: -29017799, Time: 1525000000
                1525  Test stimulus is: a=15788, b=-20917, id=3
Data Matched. Golden: -359255395, Netlist: -359255395, Time: 1535000000
                1535  Test stimulus is: a=-13948, b=13542, id=1
Data Matched. Golden: -548139211, Netlist: -548139211, Time: 1545000000
                1545  Test stimulus is: a=9849, b=23209, id=0
Data Matched. Golden: -1012383402, Netlist: -1012383402, Time: 1555000000
                1555  Test stimulus is: a=12807, b=21334, id=3
Data Matched. Golden: -274914673, Netlist: -274914673, Time: 1565000000
                1565  Test stimulus is: a=8404, b=2892, id=3
Data Matched. Golden: -250610305, Netlist: -250610305, Time: 1575000000
                1575  Test stimulus is: a=8620, b=32240, id=1
Data Matched. Golden: 27298495, Netlist: 27298495, Time: 1585000000
                1585  Test stimulus is: a=-4626, b=-1589, id=0
Data Matched. Golden: -1005032688, Netlist: -1005032688, Time: 1595000000
                1595  Test stimulus is: a=8204, b=4878, id=3
Data Matched. Golden: 67317607, Netlist: 67317607, Time: 1605000000
                1605  Test stimulus is: a=-1407, b=-12987, id=2
Data Matched. Golden: -986759979, Netlist: -986759979, Time: 1615000000
                1615  Test stimulus is: a=-17276, b=-32414, id=1
Data Matched. Golden: 627301871, Netlist: 627301871, Time: 1625000000
                1625  Test stimulus is: a=16105, b=25523, id=3
Data Matched. Golden: 1038349786, Netlist: 1038349786, Time: 1635000000
                1635  Test stimulus is: a=5154, b=27424, id=2
Data Matched. Golden: -845416683, Netlist: -845416683, Time: 1645000000
                1645  Test stimulus is: a=-22942, b=2298, id=2
Data Matched. Golden: -898137399, Netlist: -898137399, Time: 1655000000
                1655  Test stimulus is: a=-4953, b=-8738, id=2
Data Matched. Golden: -854858085, Netlist: -854858085, Time: 1665000000
                1665  Test stimulus is: a=-20859, b=18339, id=1
Data Matched. Golden: 655816585, Netlist: 655816585, Time: 1675000000
                1675  Test stimulus is: a=-14757, b=10937, id=0
Data Matched. Golden: -1016255394, Netlist: -1016255394, Time: 1685000000
                1685  Test stimulus is: a=-28303, b=-10888, id=2
Data Matched. Golden: -708092330, Netlist: -708092330, Time: 1695000000
                1695  Test stimulus is: a=4697, b=28773, id=1
Data Matched. Golden: 790963366, Netlist: 790963366, Time: 1705000000
                1705  Test stimulus is: a=-5531, b=-13350, id=2
Data Matched. Golden: -634253480, Netlist: -634253480, Time: 1715000000
                1715  Test stimulus is: a=-18569, b=-1704, id=3
Data Matched. Golden: 822604942, Netlist: 822604942, Time: 1725000000
                1725  Test stimulus is: a=28752, b=-28213, id=0
Data Matched. Golden: -1445433656, Netlist: -1445433656, Time: 1735000000
                1735  Test stimulus is: a=18540, b=-5105, id=3
Data Matched. Golden: 727958242, Netlist: 727958242, Time: 1745000000
                1745  Test stimulus is: a=-10516, b=-10334, id=2
Data Matched. Golden: -1336761312, Netlist: -1336761312, Time: 1755000000
                1755  Test stimulus is: a=-28967, b=-25250, id=3
Data Matched. Golden: 1459374992, Netlist: 1459374992, Time: 1765000000
                1765  Test stimulus is: a=-22309, b=28026, id=0
Data Matched. Golden: -1961993346, Netlist: -1961993346, Time: 1775000000
                1775  Test stimulus is: a=-17067, b=-2756, id=2
Data Matched. Golden: -1914956694, Netlist: -1914956694, Time: 1785000000
                1785  Test stimulus is: a=-21623, b=24282, id=1
Data Matched. Golden: 934325306, Netlist: 934325306, Time: 1795000000
                1795  Test stimulus is: a=-8861, b=-11954, id=3
Data Matched. Golden: 1040249700, Netlist: 1040249700, Time: 1805000000
                1805  Test stimulus is: a=27084, b=25818, id=2
Data Matched. Golden: -1215701982, Netlist: -1215701982, Time: 1815000000
                1815  Test stimulus is: a=11039, b=-14704, id=1
Data Matched. Golden: 877932244, Netlist: 877932244, Time: 1825000000
                1825  Test stimulus is: a=12594, b=-27244, id=2
Data Matched. Golden: -1558812918, Netlist: -1558812918, Time: 1835000000
                1835  Test stimulus is: a=-28987, b=-15757, id=0
Data Matched. Golden: -1102064759, Netlist: -1102064759, Time: 1845000000
                1845  Test stimulus is: a=13224, b=6685, id=1
Data Matched. Golden: 966334684, Netlist: 966334684, Time: 1855000000
                1855  Test stimulus is: a=5289, b=-4947, id=3
Data Matched. Golden: 940170001, Netlist: 940170001, Time: 1865000000
                1865  Test stimulus is: a=4700, b=-22008, id=0
Data Matched. Golden: -1205502359, Netlist: -1205502359, Time: 1875000000
                1875  Test stimulus is: a=-7586, b=-6886, id=0
Data Matched. Golden: -1153265163, Netlist: -1153265163, Time: 1885000000
                1885  Test stimulus is: a=3076, b=-13529, id=3
Data Matched. Golden: 898554797, Netlist: 898554797, Time: 1895000000
                1895  Test stimulus is: a=12821, b=28600, id=2
Data Matched. Golden: -786584563, Netlist: -786584563, Time: 1905000000
                1905  Test stimulus is: a=-2984, b=13758, id=1
Data Matched. Golden: 857500925, Netlist: 857500925, Time: 1915000000
                1915  Test stimulus is: a=-23859, b=-14656, id=2
Data Matched. Golden: -436907059, Netlist: -436907059, Time: 1925000000
                1925  Test stimulus is: a=18224, b=13978, id=3
Data Matched. Golden: 1112235997, Netlist: 1112235997, Time: 1935000000
                1935  Test stimulus is: a=-18870, b=-8254, id=1
Data Matched. Golden: 1267988977, Netlist: 1267988977, Time: 1945000000
                1945  Test stimulus is: a=32287, b=30430, id=2
Data Matched. Golden: 545586351, Netlist: 545586351, Time: 1955000000
                1955  Test stimulus is: a=29081, b=29832, id=3
Data Matched. Golden: 2135533369, Netlist: 2135533369, Time: 1965000000
                1965  Test stimulus is: a=-24385, b=-8982, id=2
Data Matched. Golden: 764612421, Netlist: 764612421, Time: 1975000000
                1975  Test stimulus is: a=28220, b=16151, id=0
Data Matched. Golden: 1220393641, Netlist: 1220393641, Time: 1985000000
                1985  Test stimulus is: a=-18550, b=-13057, id=0
Data Matched. Golden: 1462600991, Netlist: 1462600991, Time: 1995000000
                1995  Test stimulus is: a=16424, b=32650, id=0
Data Matched. Golden: 1998844591, Netlist: 1998844591, Time: 2005000000
                2005  Test stimulus is: a=-13202, b=27196, id=3
Data Matched. Golden: 1776491777, Netlist: 1776491777, Time: 2015000000
                2015  Test stimulus is: a=7571, b=-15014, id=0
Data Matched. Golden: 1885173597, Netlist: 1885173597, Time: 2025000000
                2025  Test stimulus is: a=-4263, b=-14667, id=3
Data Matched. Golden: 1839017198, Netlist: 1839017198, Time: 2035000000
                2035  Test stimulus is: a=1996, b=18424, id=2
Data Matched. Golden: 1921947901, Netlist: 1921947901, Time: 2045000000
                2045  Test stimulus is: a=-6712, b=26717, id=1
Data Matched. Golden: 1659692694, Netlist: 1659692694, Time: 2055000000
                2055  Test stimulus is: a=8040, b=19121, id=0
Data Matched. Golden: 2075680741, Netlist: 2075680741, Time: 2065000000
                2065  Test stimulus is: a=10672, b=30599, id=1
Data Matched. Golden: 1986245222, Netlist: 1986245222, Time: 2075000000
                2075  Test stimulus is: a=1313, b=-12538, id=2
Data Matched. Golden: 2059218347, Netlist: 2059218347, Time: 2085000000
                2085  Test stimulus is: a=11115, b=-12071, id=0
Data Matched. Golden: 1925049182, Netlist: 1925049182, Time: 2095000000
                2095  Test stimulus is: a=-32734, b=9727, id=2
Data Matched. Golden: 1606645564, Netlist: 1606645564, Time: 2105000000
                2105  Test stimulus is: a=11714, b=990, id=3
Data Matched. Golden: 1997842082, Netlist: 1997842082, Time: 2115000000
                2115  Test stimulus is: a=-14057, b=-213, id=2
Data Matched. Golden: 1609639705, Netlist: 1609639705, Time: 2125000000
                2125  Test stimulus is: a=30061, b=-16064, id=2
Data Matched. Golden: 1126739801, Netlist: 1126739801, Time: 2135000000
                2135  Test stimulus is: a=-16121, b=3605, id=1
Data Matched. Golden: 1939725877, Netlist: 1939725877, Time: 2145000000
                2145  Test stimulus is: a=-18583, b=12128, id=2
Data Matched. Golden: 901365177, Netlist: 901365177, Time: 2155000000
                2155  Test stimulus is: a=23811, b=15742, id=0
Data Matched. Golden: 1276197939, Netlist: 1276197939, Time: 2165000000
                2165  Test stimulus is: a=18174, b=28123, id=1
Data Matched. Golden: -1844134017, Netlist: -1844134017, Time: 2175000000
                2175  Test stimulus is: a=-7106, b=-20344, id=1
Data Matched. Golden: -1699569553, Netlist: -1699569553, Time: 2185000000
                2185  Test stimulus is: a=23493, b=25030, id=2
Data Matched. Golden: 1864227729, Netlist: 1864227729, Time: 2195000000
                2195  Test stimulus is: a=24339, b=-13208, id=2
Data Matched. Golden: 1542758217, Netlist: 1542758217, Time: 2205000000
                2205  Test stimulus is: a=-9985, b=-30738, id=3
Data Matched. Golden: -1392650623, Netlist: -1392650623, Time: 2215000000
                2215  Test stimulus is: a=-18384, b=12186, id=3
Data Matched. Golden: -1616678047, Netlist: -1616678047, Time: 2225000000
                2225  Test stimulus is: a=-22629, b=-23354, id=1
Data Matched. Golden: -1088200381, Netlist: -1088200381, Time: 2235000000
                2235  Test stimulus is: a=28754, b=-15827, id=3
Data Matched. Golden: -1543289939, Netlist: -1543289939, Time: 2245000000
                2245  Test stimulus is: a=-17599, b=-18817, id=3
Data Matched. Golden: -1212129556, Netlist: -1212129556, Time: 2255000000
                2255  Test stimulus is: a=21003, b=-3882, id=3
Data Matched. Golden: -1293663202, Netlist: -1293663202, Time: 2265000000
                2265  Test stimulus is: a=16412, b=-27347, id=3
Data Matched. Golden: -1742482166, Netlist: -1742482166, Time: 2275000000
                2275  Test stimulus is: a=32530, b=-23928, id=0
Data Matched. Golden: 764380377, Netlist: 764380377, Time: 2285000000
                2285  Test stimulus is: a=16225, b=19502, id=0
Data Matched. Golden: 1080800327, Netlist: 1080800327, Time: 2295000000
                2295  Test stimulus is: a=-15401, b=32702, id=3
Data Matched. Golden: 2048841628, Netlist: 2048841628, Time: 2305000000
                2305  Test stimulus is: a=25829, b=-8766, id=2
Data Matched. Golden: 854383313, Netlist: 854383313, Time: 2315000000
                2315  Test stimulus is: a=30009, b=-8207, id=1
Data Matched. Golden: 1802557765, Netlist: 1802557765, Time: 2325000000
                2325  Test stimulus is: a=12709, b=-23430, id=0
Data Matched. Golden: 556611443, Netlist: 556611443, Time: 2335000000
                2335  Test stimulus is: a=-9948, b=-2844, id=3
Data Matched. Golden: 1830849877, Netlist: 1830849877, Time: 2345000000
                2345  Test stimulus is: a=28533, b=-15845, id=3
Data Matched. Golden: 1378744492, Netlist: 1378744492, Time: 2355000000
                2355  Test stimulus is: a=-5326, b=-18580, id=1
Data Matched. Golden: 1477701572, Netlist: 1477701572, Time: 2365000000
                2365  Test stimulus is: a=23904, b=-3136, id=0
Data Matched. Golden: 481648499, Netlist: 481648499, Time: 2375000000
                2375  Test stimulus is: a=2542, b=-24013, id=1
Data Matched. Golden: 1416660526, Netlist: 1416660526, Time: 2385000000
                2385  Test stimulus is: a=-29605, b=-25013, id=1
Data Matched. Golden: -2137796905, Netlist: -2137796905, Time: 2395000000
                2395  Test stimulus is: a=-10673, b=-28582, id=3
Data Matched. Golden: -1832741219, Netlist: -1832741219, Time: 2405000000
                2405  Test stimulus is: a=23360, b=-17915, id=1
Data Matched. Golden: 2043731677, Netlist: 2043731677, Time: 2415000000
                2415  Test stimulus is: a=-2631, b=31163, id=2
Data Matched. Golden: 399658646, Netlist: 399658646, Time: 2425000000
                2425  Test stimulus is: a=-14484, b=-22461, id=3
Data Matched. Golden: -1925910495, Netlist: -1925910495, Time: 2435000000
                2435  Test stimulus is: a=-20508, b=425, id=1
Data Matched. Golden: -1934626395, Netlist: -1934626395, Time: 2445000000
                2445  Test stimulus is: a=-31029, b=-10589, id=3
Data Matched. Golden: -1606060314, Netlist: -1606060314, Time: 2455000000
                2455  Test stimulus is: a=29872, b=29611, id=0
Data Matched. Golden: 1284198438, Netlist: 1284198438, Time: 2465000000
                2465  Test stimulus is: a=10133, b=23677, id=2
Data Matched. Golden: 1524117479, Netlist: 1524117479, Time: 2475000000
                2475  Test stimulus is: a=-8098, b=-4942, id=2
Data Matched. Golden: 1564137795, Netlist: 1564137795, Time: 2485000000
                2485  Test stimulus is: a=-28964, b=-19796, id=1
Data Matched. Golden: -1032688970, Netlist: -1032688970, Time: 2495000000
                2495  Test stimulus is: a=-15009, b=-19447, id=1
Data Matched. Golden: -740808947, Netlist: -740808947, Time: 2505000000
                2505  Test stimulus is: a=-7150, b=31499, id=0
Data Matched. Golden: 1338919945, Netlist: 1338919945, Time: 2515000000
                2515  Test stimulus is: a=-32422, b=3175, id=3
Data Matched. Golden: -843748797, Netlist: -843748797, Time: 2525000000
                2525  Test stimulus is: a=21766, b=-8402, id=3
Data Matched. Golden: -1026626729, Netlist: -1026626729, Time: 2535000000
                2535  Test stimulus is: a=18004, b=3790, id=2
Data Matched. Golden: 1407155105, Netlist: 1407155105, Time: 2545000000
                2545  Test stimulus is: a=-6558, b=-20036, id=3
Data Matched. Golden: -895230641, Netlist: -895230641, Time: 2555000000
                2555  Test stimulus is: a=-28192, b=-5345, id=1
Data Matched. Golden: -744544401, Netlist: -744544401, Time: 2565000000
                2565  Test stimulus is: a=9966, b=472, id=3
Data Matched. Golden: -739840449, Netlist: -739840449, Time: 2575000000
                2575  Test stimulus is: a=-8239, b=21970, id=0
Data Matched. Golden: 1226144275, Netlist: 1226144275, Time: 2585000000
                2585  Test stimulus is: a=-25935, b=-30311, id=0
Data Matched. Golden: 2012260060, Netlist: 2012260060, Time: 2595000000
                2595  Test stimulus is: a=28623, b=908, id=2
Data Matched. Golden: 2038249744, Netlist: 2038249744, Time: 2605000000
                2605  Test stimulus is: a=24131, b=6714, id=2
Data Matched. Golden: -2094702018, Netlist: -2094702018, Time: 2615000000
                2615  Test stimulus is: a=10035, b=25055, id=1
Data Matched. Golden: -488413524, Netlist: -488413524, Time: 2625000000
                2625  Test stimulus is: a=-1748, b=-25471, id=3
Data Matched. Golden: -443890216, Netlist: -443890216, Time: 2635000000
                2635  Test stimulus is: a=18151, b=8454, id=0
Data Matched. Golden: -1941253464, Netlist: -1941253464, Time: 2645000000
                2645  Test stimulus is: a=32710, b=31874, id=1
Data Matched. Golden: 598708324, Netlist: 598708324, Time: 2655000000
                2655  Test stimulus is: a=-24981, b=31216, id=0
Data Matched. Golden: 1573906936, Netlist: 1573906936, Time: 2665000000
                2665  Test stimulus is: a=8325, b=11840, id=2
Data Matched. Golden: 1672474936, Netlist: 1672474936, Time: 2675000000
                2675  Test stimulus is: a=-4406, b=15292, id=2
Data Matched. Golden: 1605098384, Netlist: 1605098384, Time: 2685000000
                2685  Test stimulus is: a=-23741, b=26893, id=2
Data Matched. Golden: 966631671, Netlist: 966631671, Time: 2695000000
                2695  Test stimulus is: a=-20242, b=11608, id=0
Data Matched. Golden: 731662535, Netlist: 731662535, Time: 2705000000
                2705  Test stimulus is: a=21057, b=30495, id=0
Data Matched. Golden: 1373795750, Netlist: 1373795750, Time: 2715000000
                2715  Test stimulus is: a=-17806, b=-2955, id=0
Data Matched. Golden: 1426412480, Netlist: 1426412480, Time: 2725000000
                2725  Test stimulus is: a=17910, b=-17953, id=0
Data Matched. Golden: 1104874250, Netlist: 1104874250, Time: 2735000000
                2735  Test stimulus is: a=-31033, b=-14647, id=0
Data Matched. Golden: 1559414601, Netlist: 1559414601, Time: 2745000000
                2745  Test stimulus is: a=28187, b=-8355, id=0
Data Matched. Golden: 1323912216, Netlist: 1323912216, Time: 2755000000
                2755  Test stimulus is: a=-25502, b=-29285, id=0
Data Matched. Golden: 2070738286, Netlist: 2070738286, Time: 2765000000
                2765  Test stimulus is: a=5143, b=-13202, id=3
Data Matched. Golden: 530810438, Netlist: 530810438, Time: 2775000000
                2775  Test stimulus is: a=-11440, b=27732, id=3
Data Matched. Golden: 213556358, Netlist: 213556358, Time: 2785000000
                2785  Test stimulus is: a=-11459, b=26035, id=2
Data Matched. Golden: 1772403221, Netlist: 1772403221, Time: 2795000000
                2795  Test stimulus is: a=-29017, b=78, id=1
Data Matched. Golden: 211293032, Netlist: 211293032, Time: 2805000000
                2805  Test stimulus is: a=5583, b=-17137, id=1
Data Matched. Golden: 115617161, Netlist: 115617161, Time: 2815000000
                2815  Test stimulus is: a=17353, b=-18860, id=1
Data Matched. Golden: -211660419, Netlist: -211660419, Time: 2825000000
                2825  Test stimulus is: a=8513, b=6613, id=3
Data Matched. Golden: -155363950, Netlist: -155363950, Time: 2835000000
                2835  Test stimulus is: a=9552, b=8176, id=0
Data Matched. Golden: 1850500373, Netlist: 1850500373, Time: 2845000000
                2845  Test stimulus is: a=3087, b=30470, id=3
Data Matched. Golden: -61303060, Netlist: -61303060, Time: 2855000000
                2855  Test stimulus is: a=-6991, b=-617, id=3
Data Matched. Golden: -56989613, Netlist: -56989613, Time: 2865000000
                2865  Test stimulus is: a=-7493, b=-14912, id=0
Data Matched. Golden: 1962235989, Netlist: 1962235989, Time: 2875000000
                2875  Test stimulus is: a=-19477, b=-28520, id=1
Data Matched. Golden: 498494427, Netlist: 498494427, Time: 2885000000
                2885  Test stimulus is: a=-32748, b=27214, id=0
Data Matched. Golden: 1071031917, Netlist: 1071031917, Time: 2895000000
                2895  Test stimulus is: a=-20956, b=-2744, id=2
Data Matched. Golden: 1128535181, Netlist: 1128535181, Time: 2905000000
                2905  Test stimulus is: a=-29874, b=-5857, id=3
Data Matched. Golden: 673466445, Netlist: 673466445, Time: 2915000000
                2915  Test stimulus is: a=16719, b=-18708, id=0
Data Matched. Golden: 815756129, Netlist: 815756129, Time: 2925000000
                2925  Test stimulus is: a=-32739, b=-377, id=0
Data Matched. Golden: 828098732, Netlist: 828098732, Time: 2935000000
                2935  Test stimulus is: a=-4950, b=-13770, id=3
Data Matched. Golden: 741627945, Netlist: 741627945, Time: 2945000000
                2945  Test stimulus is: a=31676, b=-32468, id=0
Data Matched. Golden: -200357636, Netlist: -200357636, Time: 2955000000
                2955  Test stimulus is: a=-14939, b=16506, id=2
Data Matched. Golden: -446940770, Netlist: -446940770, Time: 2965000000
                2965  Test stimulus is: a=-14268, b=-31228, id=1
Data Matched. Golden: 1187189049, Netlist: 1187189049, Time: 2975000000
                2975  Test stimulus is: a=-3593, b=21590, id=1
Data Matched. Golden: 1109616179, Netlist: 1109616179, Time: 2985000000
                2985  Test stimulus is: a=3972, b=-30898, id=2
Data Matched. Golden: -569667626, Netlist: -569667626, Time: 2995000000
                2995  Test stimulus is: a=-23330, b=-8148, id=3
Data Matched. Golden: 1299709019, Netlist: 1299709019, Time: 3005000000
                3005  Test stimulus is: a=28343, b=23790, id=1
Data Matched. Golden: 1973988989, Netlist: 1973988989, Time: 3015000000
                3015  Test stimulus is: a=27182, b=-4251, id=3
Data Matched. Golden: 1858438307, Netlist: 1858438307, Time: 3025000000
                3025  Test stimulus is: a=29358, b=-21525, id=2
Data Matched. Golden: -1201598576, Netlist: -1201598576, Time: 3035000000
                3035  Test stimulus is: a=-8925, b=21412, id=3
Data Matched. Golden: 1667336207, Netlist: 1667336207, Time: 3045000000
                3045  Test stimulus is: a=1172, b=-3524, id=2
Data Matched. Golden: -1205728704, Netlist: -1205728704, Time: 3055000000
                3055  Test stimulus is: a=30608, b=20039, id=1
Data Matched. Golden: -2014277377, Netlist: -2014277377, Time: 3065000000
                3065  Test stimulus is: a=-16300, b=-2301, id=3
Data Matched. Golden: -1976771077, Netlist: -1976771077, Time: 3075000000
                3075  Test stimulus is: a=-1914, b=12116, id=0
Data Matched. Golden: -1228918728, Netlist: -1228918728, Time: 3085000000
                3085  Test stimulus is: a=-10333, b=8011, id=3
Data Matched. Golden: -2059548740, Netlist: -2059548740, Time: 3095000000
                3095  Test stimulus is: a=-18953, b=18342, id=1
Data Matched. Golden: 1887782630, Netlist: 1887782630, Time: 3105000000
                3105  Test stimulus is: a=23098, b=15745, id=2
Data Matched. Golden: -865240718, Netlist: -865240718, Time: 3115000000
                3115  Test stimulus is: a=-6312, b=-25070, id=2
Data Matched. Golden: -706998878, Netlist: -706998878, Time: 3125000000
                3125  Test stimulus is: a=-30351, b=16100, id=1
Data Matched. Golden: 1399131530, Netlist: 1399131530, Time: 3135000000
                3135  Test stimulus is: a=29711, b=-25028, id=3
Data Matched. Golden: 655524622, Netlist: 655524622, Time: 3145000000
                3145  Test stimulus is: a=16017, b=-14001, id=1
Data Matched. Golden: 431270605, Netlist: 431270605, Time: 3155000000
                3155  Test stimulus is: a=1291, b=28688, id=0
Data Matched. Golden: -669962670, Netlist: -669962670, Time: 3165000000
                3165  Test stimulus is: a=32064, b=-18551, id=1
Data Matched. Golden: -163548659, Netlist: -163548659, Time: 3175000000
                3175  Test stimulus is: a=3065, b=24509, id=0
Data Matched. Golden: -594842585, Netlist: -594842585, Time: 3185000000
                3185  Test stimulus is: a=-27780, b=-10368, id=3
Data Matched. Golden: 124474381, Netlist: 124474381, Time: 3195000000
                3195  Test stimulus is: a=25290, b=21836, id=0
Data Matched. Golden: -42610145, Netlist: -42610145, Time: 3205000000
                3205  Test stimulus is: a=7005, b=-22798, id=0
Data Matched. Golden: -202310135, Netlist: -202310135, Time: 3215000000
                3215  Test stimulus is: a=6212, b=21585, id=3
Data Matched. Golden: 258560401, Netlist: 258560401, Time: 3225000000
                3225  Test stimulus is: a=9536, b=-23066, id=1
Data Matched. Golden: 38603025, Netlist: 38603025, Time: 3235000000
                3235  Test stimulus is: a=-16201, b=3928, id=1
Data Matched. Golden: -25034503, Netlist: -25034503, Time: 3245000000
                3245  Test stimulus is: a=-21650, b=8181, id=0
Data Matched. Golden: -379428785, Netlist: -379428785, Time: 3255000000
                3255  Test stimulus is: a=3682, b=-16232, id=1
Data Matched. Golden: -84800727, Netlist: -84800727, Time: 3265000000
                3265  Test stimulus is: a=28696, b=-271, id=0
Data Matched. Golden: -387205401, Netlist: -387205401, Time: 3275000000
                3275  Test stimulus is: a=-8601, b=28828, id=0
Data Matched. Golden: -635155029, Netlist: -635155029, Time: 3285000000
                3285  Test stimulus is: a=26046, b=2329, id=2
Data Matched. Golden: -574493895, Netlist: -574493895, Time: 3295000000
                3295  Test stimulus is: a=-13247, b=-2217, id=3
Data Matched. Golden: -55432128, Netlist: -55432128, Time: 3305000000
                3305  Test stimulus is: a=-17449, b=-29857, id=2
Data Matched. Golden: -53519102, Netlist: -53519102, Time: 3315000000
                3315  Test stimulus is: a=22, b=-5819, id=1
Data Matched. Golden: -55560146, Netlist: -55560146, Time: 3325000000
                3325  Test stimulus is: a=-5023, b=-3108, id=3
Data Matched. Golden: -39948662, Netlist: -39948662, Time: 3335000000
                3335  Test stimulus is: a=-28640, b=-17900, id=0
Data Matched. Golden: 459136898, Netlist: 459136898, Time: 3345000000
                3345  Test stimulus is: a=23243, b=-30815, id=2
Data Matched. Golden: -257096147, Netlist: -257096147, Time: 3355000000
                3355  Test stimulus is: a=-1875, b=-24226, id=2
Data Matched. Golden: -211672397, Netlist: -211672397, Time: 3365000000
                3365  Test stimulus is: a=-4766, b=-22709, id=1
Data Matched. Golden: 68282432, Netlist: 68282432, Time: 3375000000
                3375  Test stimulus is: a=6216, b=-5912, id=0
Data Matched. Golden: -248421389, Netlist: -248421389, Time: 3385000000
                3385  Test stimulus is: a=25351, b=-8637, id=1
Data Matched. Golden: -150674155, Netlist: -150674155, Time: 3395000000
                3395  Test stimulus is: a=-31968, b=-22874, id=0
Data Matched. Golden: 482814643, Netlist: 482814643, Time: 3405000000
                3405  Test stimulus is: a=20674, b=11061, id=0
Data Matched. Golden: 711489757, Netlist: 711489757, Time: 3415000000
                3415  Test stimulus is: a=-7527, b=2840, id=0
Data Matched. Golden: 690113077, Netlist: 690113077, Time: 3425000000
                3425  Test stimulus is: a=-19325, b=8409, id=3
Data Matched. Golden: -313178080, Netlist: -313178080, Time: 3435000000
                3435  Test stimulus is: a=17508, b=7320, id=3
Data Matched. Golden: -185019520, Netlist: -185019520, Time: 3445000000
                3445  Test stimulus is: a=29507, b=3868, id=1
Data Matched. Golden: -70886444, Netlist: -70886444, Time: 3455000000
                3455  Test stimulus is: a=-22958, b=-16529, id=1
Data Matched. Golden: 308586338, Netlist: 308586338, Time: 3465000000
                3465  Test stimulus is: a=-952, b=21559, id=3
Data Matched. Golden: 288062170, Netlist: 288062170, Time: 3475000000
                3475  Test stimulus is: a=-14990, b=5944, id=2
Data Matched. Golden: 601012517, Netlist: 601012517, Time: 3485000000
                3485  Test stimulus is: a=12092, b=26921, id=2
Data Matched. Golden: 926541249, Netlist: 926541249, Time: 3495000000
                3495  Test stimulus is: a=16231, b=22693, id=0
Data Matched. Golden: 1294871332, Netlist: 1294871332, Time: 3505000000
                3505  Test stimulus is: a=-4176, b=-16218, id=0
Data Matched. Golden: 1362597700, Netlist: 1362597700, Time: 3515000000
                3515  Test stimulus is: a=-20986, b=-30914, id=3
Data Matched. Golden: 936823374, Netlist: 936823374, Time: 3525000000
                3525  Test stimulus is: a=8409, b=32215, id=1
Data Matched. Golden: 1207719309, Netlist: 1207719309, Time: 3535000000
                3535  Test stimulus is: a=-13028, b=-25836, id=1
Data Matched. Golden: 1544310717, Netlist: 1544310717, Time: 3545000000
                3545  Test stimulus is: a=1774, b=5434, id=2
Data Matched. Golden: 1372237616, Netlist: 1372237616, Time: 3555000000
                3555  Test stimulus is: a=22382, b=-13340, id=2
Data Matched. Golden: 1073661736, Netlist: 1073661736, Time: 3565000000
                3565  Test stimulus is: a=13915, b=3339, id=3
Data Matched. Golden: 1590772902, Netlist: 1590772902, Time: 3575000000
                3575  Test stimulus is: a=14376, b=16193, id=1
Data Matched. Golden: 1823563470, Netlist: 1823563470, Time: 3585000000
                3585  Test stimulus is: a=12972, b=13590, id=2
Data Matched. Golden: 1249951216, Netlist: 1249951216, Time: 3595000000
                3595  Test stimulus is: a=18814, b=17995, id=0
Data Matched. Golden: 1588509146, Netlist: 1588509146, Time: 3605000000
                3605  Test stimulus is: a=-14035, b=-1836, id=3
Data Matched. Golden: 1849331730, Netlist: 1849331730, Time: 3615000000
                3615  Test stimulus is: a=19739, b=-28397, id=3
Data Matched. Golden: 1288803347, Netlist: 1288803347, Time: 3625000000
                3625  Test stimulus is: a=-25414, b=922, id=1
Data Matched. Golden: 1265371639, Netlist: 1265371639, Time: 3635000000
                3635  Test stimulus is: a=-11169, b=-12452, id=3
Data Matched. Golden: 1404448027, Netlist: 1404448027, Time: 3645000000
                3645  Test stimulus is: a=6296, b=-17729, id=3
Data Matched. Golden: 1292826243, Netlist: 1292826243, Time: 3655000000
                3655  Test stimulus is: a=-23525, b=10219, id=2
Data Matched. Golden: 1348107171, Netlist: 1348107171, Time: 3665000000
                3665  Test stimulus is: a=15238, b=8928, id=1
Data Matched. Golden: 1428871107, Netlist: 1428871107, Time: 3675000000
                3675  Test stimulus is: a=14766, b=25806, id=3
Data Matched. Golden: 1809922503, Netlist: 1809922503, Time: 3685000000
                3685  Test stimulus is: a=9224, b=-11437, id=1
Data Matched. Golden: 1704427615, Netlist: 1704427615, Time: 3695000000
                3695  Test stimulus is: a=19343, b=678, id=0
Data Matched. Golden: 1361221725, Netlist: 1361221725, Time: 3705000000
                3705  Test stimulus is: a=7562, b=25085, id=3
Data Matched. Golden: 1894120385, Netlist: 1894120385, Time: 3715000000
                3715  Test stimulus is: a=20099, b=18818, id=1
Data Matched. Golden: -2022623929, Netlist: -2022623929, Time: 3725000000
                3725  Test stimulus is: a=-15472, b=20904, id=0
Data Matched. Golden: 1037795037, Netlist: 1037795037, Time: 3735000000
                3735  Test stimulus is: a=-8301, b=21540, id=0
Data Matched. Golden: 858991497, Netlist: 858991497, Time: 3745000000
                3745  Test stimulus is: a=-9867, b=22691, id=0
Data Matched. Golden: 635099400, Netlist: 635099400, Time: 3755000000
                3755  Test stimulus is: a=-13738, b=-17553, id=0
Data Matched. Golden: 876242514, Netlist: 876242514, Time: 3765000000
                3765  Test stimulus is: a=4664, b=-23899, id=3
Data Matched. Golden: -2134088865, Netlist: -2134088865, Time: 3775000000
                3775  Test stimulus is: a=8104, b=-10282, id=1
Data Matched. Golden: 2077553103, Netlist: 2077553103, Time: 3785000000
                3785  Test stimulus is: a=-16933, b=-13738, id=2
Data Matched. Golden: 1108868068, Netlist: 1108868068, Time: 3795000000
                3795  Test stimulus is: a=17204, b=-20241, id=0
Data Matched. Golden: 760641904, Netlist: 760641904, Time: 3805000000
                3805  Test stimulus is: a=1851, b=-5509, id=2
Data Matched. Golden: 750444745, Netlist: 750444745, Time: 3815000000
                3815  Test stimulus is: a=-19789, b=-27165, id=2
Data Matched. Golden: 1288012930, Netlist: 1288012930, Time: 3825000000
                3825  Test stimulus is: a=-17392, b=-16545, id=3
Data Matched. Golden: -1929663553, Netlist: -1929663553, Time: 3835000000
                3835  Test stimulus is: a=30669, b=-14144, id=3
Data Matched. Golden: 1931521407, Netlist: 1931521407, Time: 3845000000
                3845  Test stimulus is: a=-11009, b=14747, id=2
Data Matched. Golden: 1125663207, Netlist: 1125663207, Time: 3855000000
                3855  Test stimulus is: a=22625, b=4997, id=3
Data Matched. Golden: 2044578532, Netlist: 2044578532, Time: 3865000000
                3865  Test stimulus is: a=-25222, b=-13323, id=2
Data Matched. Golden: 1461695913, Netlist: 1461695913, Time: 3875000000
                3875  Test stimulus is: a=2669, b=-11113, id=1
Data Matched. Golden: 2014917935, Netlist: 2014917935, Time: 3885000000
                3885  Test stimulus is: a=14114, b=-11666, id=3
Data Matched. Golden: 1850264011, Netlist: 1850264011, Time: 3895000000
                3895  Test stimulus is: a=30591, b=7697, id=0
Data Matched. Golden: 1697154840, Netlist: 1697154840, Time: 3905000000
                3905  Test stimulus is: a=5362, b=24937, id=1
Data Matched. Golden: 1983976205, Netlist: 1983976205, Time: 3915000000
                3915  Test stimulus is: a=30446, b=25464, id=1
Data Matched. Golden: -1535714147, Netlist: -1535714147, Time: 3925000000
                3925  Test stimulus is: a=-21622, b=6896, id=1
Data Matched. Golden: -1684819459, Netlist: -1684819459, Time: 3935000000
                3935  Test stimulus is: a=-26236, b=-16332, id=2
Data Matched. Golden: 2125641192, Netlist: 2125641192, Time: 3945000000
                3945  Test stimulus is: a=-20574, b=-18271, id=1
Data Matched. Golden: -1308911905, Netlist: -1308911905, Time: 3955000000
                3955  Test stimulus is: a=-29185, b=20939, id=3
Data Matched. Golden: -1920016620, Netlist: -1920016620, Time: 3965000000
                3965  Test stimulus is: a=-8449, b=-5871, id=1
Data Matched. Golden: -1870412541, Netlist: -1870412541, Time: 3975000000
                3975  Test stimulus is: a=15332, b=-2346, id=2
Data Matched. Golden: 2089672320, Netlist: 2089672320, Time: 3985000000
                3985  Test stimulus is: a=692, b=-6943, id=2
Data Matched. Golden: 2084867764, Netlist: 2084867764, Time: 3995000000
                3995  Test stimulus is: a=-25437, b=10258, id=3
Data Matched. Golden: -2131345287, Netlist: -2131345287, Time: 4005000000
                4005  Test stimulus is: a=31597, b=20881, id=2
Data Matched. Golden: -1550322575, Netlist: -1550322575, Time: 4015000000
                4015  Test stimulus is: a=-25380, b=-9602, id=0
Data Matched. Golden: -1306623815, Netlist: -1306623815, Time: 4025000000
                4025  Test stimulus is: a=-22452, b=-21339, id=1
Data Matched. Golden: -1652242059, Netlist: -1652242059, Time: 4035000000
                4035  Test stimulus is: a=-12383, b=30426, id=2
Data Matched. Golden: -1683388973, Netlist: -1683388973, Time: 4045000000
                4045  Test stimulus is: a=-28814, b=25583, id=1
Data Matched. Golden: 1905576675, Netlist: 1905576675, Time: 4055000000
                4055  Test stimulus is: a=-9640, b=12388, id=2
Data Matched. Golden: -1802809293, Netlist: -1802809293, Time: 4065000000
                4065  Test stimulus is: a=12141, b=3863, id=3
Data Matched. Golden: 1952477358, Netlist: 1952477358, Time: 4075000000
                4075  Test stimulus is: a=-10491, b=-28126, id=1
Data Matched. Golden: -2047420072, Netlist: -2047420072, Time: 4085000000
                4085  Test stimulus is: a=-6989, b=-1011, id=2
Data Matched. Golden: -1795743414, Netlist: -1795743414, Time: 4095000000
                4095  Test stimulus is: a=-8690, b=7643, id=2
Data Matched. Golden: -1862161084, Netlist: -1862161084, Time: 4105000000
                4105  Test stimulus is: a=4306, b=31781, id=3
Data Matched. Golden: -1910571086, Netlist: -1910571086, Time: 4115000000
                4115  Test stimulus is: a=-12686, b=-5736, id=2
Data Matched. Golden: -1789394188, Netlist: -1789394188, Time: 4125000000
                4125  Test stimulus is: a=-4031, b=24478, id=2
Data Matched. Golden: -1888065006, Netlist: -1888065006, Time: 4135000000
                4135  Test stimulus is: a=4527, b=1223, id=3
Data Matched. Golden: -1905034565, Netlist: -1905034565, Time: 4145000000
                4145  Test stimulus is: a=-21357, b=-4541, id=3
Data Matched. Golden: -1808052428, Netlist: -1808052428, Time: 4155000000
                4155  Test stimulus is: a=22531, b=-24966, id=2
Data Matched. Golden: 1844393344, Netlist: 1844393344, Time: 4165000000
                4165  Test stimulus is: a=-16238, b=-5516, id=1
Data Matched. Golden: -1718483620, Netlist: -1718483620, Time: 4175000000
                4175  Test stimulus is: a=4357, b=14166, id=2
Data Matched. Golden: 1906114606, Netlist: 1906114606, Time: 4185000000
                4185  Test stimulus is: a=27387, b=26471, id=1
Data Matched. Golden: -993522343, Netlist: -993522343, Time: 4195000000
                4195  Test stimulus is: a=-30255, b=19588, id=1
Data Matched. Golden: -1586157283, Netlist: -1586157283, Time: 4205000000
                4205  Test stimulus is: a=-4038, b=9033, id=3
Data Matched. Golden: -1622632537, Netlist: -1622632537, Time: 4215000000
                4215  Test stimulus is: a=15583, b=-25153, id=0
Data Matched. Golden: 1514155407, Netlist: 1514155407, Time: 4225000000
                4225  Test stimulus is: a=6031, b=-30293, id=3
Data Matched. Golden: -1805329620, Netlist: -1805329620, Time: 4235000000
                4235  Test stimulus is: a=-11510, b=1737, id=1
Data Matched. Golden: -1825322490, Netlist: -1825322490, Time: 4245000000
                4245  Test stimulus is: a=-26297, b=12143, id=0
Data Matched. Golden: 1194830936, Netlist: 1194830936, Time: 4255000000
                4255  Test stimulus is: a=-5892, b=3175, id=2
Data Matched. Golden: 1176123836, Netlist: 1176123836, Time: 4265000000
                4265  Test stimulus is: a=-10195, b=31613, id=3
Data Matched. Golden: 2147350271, Netlist: 2147350271, Time: 4275000000
                4275  Test stimulus is: a=-2636, b=7316, id=0
Data Matched. Golden: 1156838860, Netlist: 1156838860, Time: 4285000000
                4285  Test stimulus is: a=-32695, b=-11225, id=0
Data Matched. Golden: 1523840235, Netlist: 1523840235, Time: 4295000000
                4295  Test stimulus is: a=8962, b=30789, id=1
Data Matched. Golden: -1871686007, Netlist: -1871686007, Time: 4305000000
                4305  Test stimulus is: a=11342, b=-24146, id=3
Data Matched. Golden: -2145549939, Netlist: -2145549939, Time: 4315000000
                4315  Test stimulus is: a=13874, b=-2795, id=1
Data Matched. Golden: 2110639527, Netlist: 2110639527, Time: 4325000000
                4325  Test stimulus is: a=2780, b=-13847, id=1
Data Matched. Golden: 2072144867, Netlist: 2072144867, Time: 4335000000
                4335  Test stimulus is: a=29841, b=26720, id=3
Data Matched. Golden: -1425470909, Netlist: -1425470909, Time: 4345000000
                4345  Test stimulus is: a=15672, b=30800, id=0
Data Matched. Golden: 2006537835, Netlist: 2006537835, Time: 4355000000
                4355  Test stimulus is: a=-15862, b=11899, id=0
Data Matched. Golden: 1817795897, Netlist: 1817795897, Time: 4365000000
                4365  Test stimulus is: a=3907, b=29864, id=3
Data Matched. Golden: -1308792261, Netlist: -1308792261, Time: 4375000000
                4375  Test stimulus is: a=27934, b=26011, id=3
Data Matched. Golden: -582200987, Netlist: -582200987, Time: 4385000000
                4385  Test stimulus is: a=15152, b=-10228, id=0
Data Matched. Golden: 1662821241, Netlist: 1662821241, Time: 4395000000
                4395  Test stimulus is: a=-7825, b=19002, id=2
Data Matched. Golden: 1514130591, Netlist: 1514130591, Time: 4405000000
                4405  Test stimulus is: a=-4628, b=11282, id=3
Data Matched. Golden: -634414083, Netlist: -634414083, Time: 4415000000
                4415  Test stimulus is: a=-15998, b=-1028, id=2
Data Matched. Golden: 1530576535, Netlist: 1530576535, Time: 4425000000
                4425  Test stimulus is: a=-18899, b=-124, id=3
Data Matched. Golden: -632070607, Netlist: -632070607, Time: 4435000000
                4435  Test stimulus is: a=21340, b=27788, id=0
Data Matched. Golden: 2123572455, Netlist: 2123572455, Time: 4445000000
                4445  Test stimulus is: a=-11977, b=-5256, id=1
Data Matched. Golden: -569119495, Netlist: -569119495, Time: 4455000000
                4455  Test stimulus is: a=1015, b=-26306, id=2
Data Matched. Golden: 2096871865, Netlist: 2096871865, Time: 4465000000
                4465  Test stimulus is: a=31788, b=-18532, id=0
Data Matched. Golden: 1507776649, Netlist: 1507776649, Time: 4475000000
                4475  Test stimulus is: a=-11809, b=-28388, id=2
Data Matched. Golden: 1843010541, Netlist: 1843010541, Time: 4485000000
                4485  Test stimulus is: a=3933, b=31840, id=2
Data Matched. Golden: 1968237261, Netlist: 1968237261, Time: 4495000000
                4495  Test stimulus is: a=23826, b=24291, id=3
Data Matched. Golden: 9637871, Netlist: 9637871, Time: 4505000000
                4505  Test stimulus is: a=-29918, b=20730, id=1
Data Matched. Golden: -610562269, Netlist: -610562269, Time: 4515000000
                4515  Test stimulus is: a=13911, b=-23939, id=2
Data Matched. Golden: 1635221832, Netlist: 1635221832, Time: 4525000000
                4525  Test stimulus is: a=26909, b=-224, id=2
Data Matched. Golden: 1629194216, Netlist: 1629194216, Time: 4535000000
                4535  Test stimulus is: a=-30371, b=25563, id=1
Data Matched. Golden: -1386936142, Netlist: -1386936142, Time: 4545000000
                4545  Test stimulus is: a=-11756, b=-18963, id=3
Data Matched. Golden: -1164007114, Netlist: -1164007114, Time: 4555000000
                4555  Test stimulus is: a=14171, b=24802, id=1
Data Matched. Golden: -812537972, Netlist: -812537972, Time: 4565000000
                4565  Test stimulus is: a=-22942, b=-1022, id=1
Data Matched. Golden: -789091248, Netlist: -789091248, Time: 4575000000
                4575  Test stimulus is: a=28808, b=30484, id=3
Data Matched. Golden: 89091824, Netlist: 89091824, Time: 4585000000
                4585  Test stimulus is: a=-12379, b=-16766, id=1
Data Matched. Golden: 296638138, Netlist: 296638138, Time: 4595000000
                4595  Test stimulus is: a=-30833, b=-29499, id=1
Data Matched. Golden: 1206180805, Netlist: 1206180805, Time: 4605000000
                4605  Test stimulus is: a=-21176, b=-9888, id=3
Data Matched. Golden: 1415569093, Netlist: 1415569093, Time: 4615000000
                4615  Test stimulus is: a=-11990, b=-1958, id=1
Data Matched. Golden: 1439045513, Netlist: 1439045513, Time: 4625000000
                4625  Test stimulus is: a=20298, b=-32361, id=1
Data Matched. Golden: 782181935, Netlist: 782181935, Time: 4635000000
                4635  Test stimulus is: a=-18213, b=28918, id=1
Data Matched. Golden: 255498401, Netlist: 255498401, Time: 4645000000
                4645  Test stimulus is: a=11092, b=21223, id=1
Data Matched. Golden: 490903917, Netlist: 490903917, Time: 4655000000
                4655  Test stimulus is: a=-12104, b=19993, id=3
Data Matched. Golden: 248908645, Netlist: 248908645, Time: 4665000000
                4665  Test stimulus is: a=618, b=16502, id=2
Data Matched. Golden: 1639392452, Netlist: 1639392452, Time: 4675000000
                4675  Test stimulus is: a=32733, b=11470, id=2
Data Matched. Golden: 2014839962, Netlist: 2014839962, Time: 4685000000
                4685  Test stimulus is: a=2062, b=15302, id=0
Data Matched. Golden: 2046392686, Netlist: 2046392686, Time: 4695000000
                4695  Test stimulus is: a=-27474, b=24120, id=1
Data Matched. Golden: -413764235, Netlist: -413764235, Time: 4705000000
                4705  Test stimulus is: a=21003, b=9431, id=3
Data Matched. Golden: -215684942, Netlist: -215684942, Time: 4715000000
                4715  Test stimulus is: a=312, b=25557, id=1
Data Matched. Golden: -207711158, Netlist: -207711158, Time: 4725000000
                4725  Test stimulus is: a=12118, b=-21390, id=2
Data Matched. Golden: 1787188666, Netlist: 1787188666, Time: 4735000000
                4735  Test stimulus is: a=22864, b=-4887, id=1
Data Matched. Golden: -319447526, Netlist: -319447526, Time: 4745000000
                4745  Test stimulus is: a=-30387, b=-5648, id=0
Data Matched. Golden: 1958814442, Netlist: 1958814442, Time: 4755000000
                4755  Test stimulus is: a=-15110, b=21529, id=0
Data Matched. Golden: 1633511252, Netlist: 1633511252, Time: 4765000000
                4765  Test stimulus is: a=-23402, b=16178, id=0
Data Matched. Golden: 1254913696, Netlist: 1254913696, Time: 4775000000
                4775  Test stimulus is: a=-22022, b=22376, id=2
Data Matched. Golden: 762149424, Netlist: 762149424, Time: 4785000000
                4785  Test stimulus is: a=-5084, b=18016, id=3
Data Matched. Golden: -411040870, Netlist: -411040870, Time: 4795000000
                4795  Test stimulus is: a=-10254, b=-19060, id=2
Data Matched. Golden: 957590664, Netlist: 957590664, Time: 4805000000
                4805  Test stimulus is: a=18646, b=4319, id=0
Data Matched. Golden: 1038122738, Netlist: 1038122738, Time: 4815000000
                4815  Test stimulus is: a=18089, b=-11387, id=0
Data Matched. Golden: 832143295, Netlist: 832143295, Time: 4825000000
                4825  Test stimulus is: a=10837, b=20967, id=1
Data Matched. Golden: -183821491, Netlist: -183821491, Time: 4835000000
                4835  Test stimulus is: a=-5145, b=-20384, id=3
Data Matched. Golden: -78945811, Netlist: -78945811, Time: 4845000000
                4845  Test stimulus is: a=-21271, b=-14659, id=1
Data Matched. Golden: 232865778, Netlist: 232865778, Time: 4855000000
                4855  Test stimulus is: a=-1448, b=-12558, id=1
Data Matched. Golden: 251049762, Netlist: 251049762, Time: 4865000000
                4865  Test stimulus is: a=3833, b=11325, id=1
Data Matched. Golden: 294458487, Netlist: 294458487, Time: 4875000000
                4875  Test stimulus is: a=10592, b=-20386, id=3
Data Matched. Golden: 78529975, Netlist: 78529975, Time: 4885000000
                4885  Test stimulus is: a=-1231, b=6052, id=1
Data Matched. Golden: 71079963, Netlist: 71079963, Time: 4895000000
                4895  Test stimulus is: a=32569, b=-10252, id=3
Data Matched. Golden: -262817425, Netlist: -262817425, Time: 4905000000
                4905  Test stimulus is: a=-9151, b=-3191, id=1
Data Matched. Golden: -233616584, Netlist: -233616584, Time: 4915000000
                4915  Test stimulus is: a=-2572, b=19952, id=1
Data Matched. Golden: -284933128, Netlist: -284933128, Time: 4925000000
                4925  Test stimulus is: a=5242, b=-20834, id=1
Data Matched. Golden: -394144956, Netlist: -394144956, Time: 4935000000
                4935  Test stimulus is: a=7187, b=-71, id=1
Data Matched. Golden: -394655233, Netlist: -394655233, Time: 4945000000
                4945  Test stimulus is: a=17107, b=20871, id=0
Data Matched. Golden: 1189183492, Netlist: 1189183492, Time: 4955000000
                4955  Test stimulus is: a=6138, b=-7064, id=2
Data Matched. Golden: 1145824660, Netlist: 1145824660, Time: 4965000000
                4965  Test stimulus is: a=14227, b=326, id=3
Data Matched. Golden: -390017231, Netlist: -390017231, Time: 4975000000
                4975  Test stimulus is: a=22505, b=16966, id=1
Data Matched. Golden: -8197401, Netlist: -8197401, Time: 4985000000
                4985  Test stimulus is: a=-8557, b=-24813, id=0
Data Matched. Golden: 1358149501, Netlist: 1358149501, Time: 4995000000
                4995  Test stimulus is: a=-545, b=-32387, id=3
Data Matched. Golden: 9453514, Netlist: 9453514, Time: 5005000000
                5005  Test stimulus is: a=3789, b=-4827, id=1
Data Matched. Golden: -8835989, Netlist: -8835989, Time: 5015000000
                5015  Test stimulus is: a=20478, b=-16788, id=1
Data Matched. Golden: -352620653, Netlist: -352620653, Time: 5025000000
                5025  Test stimulus is: a=-23817, b=13476, id=1
Data Matched. Golden: -673578545, Netlist: -673578545, Time: 5035000000
                5035  Test stimulus is: a=26021, b=-16272, id=1
Data Matched. Golden: -1096992257, Netlist: -1096992257, Time: 5045000000
                5045  Test stimulus is: a=8447, b=-16485, id=2
Data Matched. Golden: 1218900706, Netlist: 1218900706, Time: 5055000000
                5055  Test stimulus is: a=-5224, b=8598, id=2
Data Matched. Golden: 1173984754, Netlist: 1173984754, Time: 5065000000
                5065  Test stimulus is: a=-5293, b=14808, id=3
Data Matched. Golden: -1175371001, Netlist: -1175371001, Time: 5075000000
                5075  Test stimulus is: a=23320, b=-1501, id=0
Data Matched. Golden: 1138981434, Netlist: 1138981434, Time: 5085000000
                5085  Test stimulus is: a=1050, b=1212, id=1
Data Matched. Golden: -1174098401, Netlist: -1174098401, Time: 5095000000
                5095  Test stimulus is: a=-25722, b=-14246, id=1
Data Matched. Golden: -807662789, Netlist: -807662789, Time: 5105000000
                5105  Test stimulus is: a=21218, b=15912, id=2
Data Matched. Golden: 1476602250, Netlist: 1476602250, Time: 5115000000
                5115  Test stimulus is: a=7284, b=-21301, id=2
Data Matched. Golden: 1321445766, Netlist: 1321445766, Time: 5125000000
                5125  Test stimulus is: a=5250, b=-9651, id=1
Data Matched. Golden: -858330539, Netlist: -858330539, Time: 5135000000
                5135  Test stimulus is: a=-25142, b=29054, id=1
Data Matched. Golden: -1588806207, Netlist: -1588806207, Time: 5145000000
                5145  Test stimulus is: a=24430, b=4875, id=2
Data Matched. Golden: 1440542016, Netlist: 1440542016, Time: 5155000000
                5155  Test stimulus is: a=-31008, b=-893, id=2
Data Matched. Golden: 1468232160, Netlist: 1468232160, Time: 5165000000
                5165  Test stimulus is: a=22965, b=-8230, id=2
Data Matched. Golden: 1279230210, Netlist: 1279230210, Time: 5175000000
                5175  Test stimulus is: a=748, b=-6303, id=0
Data Matched. Golden: 1274515566, Netlist: 1274515566, Time: 5185000000
                5185  Test stimulus is: a=13299, b=3807, id=0
Data Matched. Golden: 1325144859, Netlist: 1325144859, Time: 5195000000
                5195  Test stimulus is: a=-23221, b=-5935, id=0
Data Matched. Golden: 1462961494, Netlist: 1462961494, Time: 5205000000
                5205  Test stimulus is: a=6828, b=16174, id=0
Data Matched. Golden: 1573397566, Netlist: 1573397566, Time: 5215000000
                5215  Test stimulus is: a=30167, b=-754, id=1
Data Matched. Golden: -1611552125, Netlist: -1611552125, Time: 5225000000
                5225  Test stimulus is: a=-7960, b=-29621, id=2
Data Matched. Golden: 1809180726, Netlist: 1809180726, Time: 5235000000
                5235  Test stimulus is: a=-9949, b=21320, id=3
Data Matched. Golden: -1823664805, Netlist: -1823664805, Time: 5245000000
                5245  Test stimulus is: a=-20405, b=10048, id=3
Data Matched. Golden: -2028694245, Netlist: -2028694245, Time: 5255000000
                5255  Test stimulus is: a=-1733, b=-10016, id=3
Data Matched. Golden: -2011336517, Netlist: -2011336517, Time: 5265000000
                5265  Test stimulus is: a=27072, b=-24732, id=2
Data Matched. Golden: 1139636022, Netlist: 1139636022, Time: 5275000000
                5275  Test stimulus is: a=26868, b=31157, id=3
Data Matched. Golden: -1174210241, Netlist: -1174210241, Time: 5285000000
                5285  Test stimulus is: a=12548, b=31946, id=3
Data Matched. Golden: -773351833, Netlist: -773351833, Time: 5295000000
                5295  Test stimulus is: a=25224, b=27356, id=2
Data Matched. Golden: 1829663766, Netlist: 1829663766, Time: 5305000000
                5305  Test stimulus is: a=32014, b=-30310, id=0
Data Matched. Golden: 859319426, Netlist: 859319426, Time: 5315000000
                5315  Test stimulus is: a=-32433, b=-27932, id=3
Data Matched. Golden: 132566723, Netlist: 132566723, Time: 5325000000
                5325  Test stimulus is: a=30230, b=-3987, id=0
Data Matched. Golden: 738792416, Netlist: 738792416, Time: 5335000000
                5335  Test stimulus is: a=-26955, b=-17301, id=2
Data Matched. Golden: 1205140871, Netlist: 1205140871, Time: 5345000000
                5345  Test stimulus is: a=16621, b=30993, id=3
Data Matched. Golden: 647701376, Netlist: 647701376, Time: 5355000000
                5355  Test stimulus is: a=17903, b=19465, id=3
Data Matched. Golden: 996183271, Netlist: 996183271, Time: 5365000000
                5365  Test stimulus is: a=536, b=27804, id=2
Data Matched. Golden: 1220043815, Netlist: 1220043815, Time: 5375000000
                5375  Test stimulus is: a=-3527, b=4262, id=0
Data Matched. Golden: 1205011741, Netlist: 1205011741, Time: 5385000000
                5385  Test stimulus is: a=-27055, b=14965, id=1
Data Matched. Golden: 591305196, Netlist: 591305196, Time: 5395000000
                5395  Test stimulus is: a=3428, b=24856, id=2
Data Matched. Golden: 1290218109, Netlist: 1290218109, Time: 5405000000
                5405  Test stimulus is: a=-30951, b=-12289, id=1
Data Matched. Golden: 971662035, Netlist: 971662035, Time: 5415000000
                5415  Test stimulus is: a=-25617, b=-2352, id=3
Data Matched. Golden: 1031913219, Netlist: 1031913219, Time: 5425000000
                5425  Test stimulus is: a=27343, b=9946, id=3
Data Matched. Golden: 1303866697, Netlist: 1303866697, Time: 5435000000
                5435  Test stimulus is: a=-25463, b=-4324, id=2
Data Matched. Golden: 1400320121, Netlist: 1400320121, Time: 5445000000
                5445  Test stimulus is: a=18430, b=-3276, id=3
Data Matched. Golden: 1243490017, Netlist: 1243490017, Time: 5455000000
                5455  Test stimulus is: a=-29246, b=-5455, id=1
Data Matched. Golden: 1403026947, Netlist: 1403026947, Time: 5465000000
                5465  Test stimulus is: a=10614, b=-28613, id=1
Data Matched. Golden: 1099328565, Netlist: 1099328565, Time: 5475000000
                5475  Test stimulus is: a=13855, b=-14722, id=2
Data Matched. Golden: 1196346811, Netlist: 1196346811, Time: 5485000000
                5485  Test stimulus is: a=-8406, b=-6063, id=0
Data Matched. Golden: 1247312389, Netlist: 1247312389, Time: 5495000000
                5495  Test stimulus is: a=-30678, b=-8677, id=2
Data Matched. Golden: 1513505395, Netlist: 1513505395, Time: 5505000000
                5505  Test stimulus is: a=3178, b=-7898, id=3
Data Matched. Golden: 1074228721, Netlist: 1074228721, Time: 5515000000
                5515  Test stimulus is: a=18908, b=-29820, id=2
Data Matched. Golden: 949668835, Netlist: 949668835, Time: 5525000000
                5525  Test stimulus is: a=26300, b=28233, id=1
Data Matched. Golden: 1816756621, Netlist: 1816756621, Time: 5535000000
                5535  Test stimulus is: a=22064, b=-6317, id=3
Data Matched. Golden: 1677378333, Netlist: 1677378333, Time: 5545000000
                5545  Test stimulus is: a=-6289, b=-20589, id=2
Data Matched. Golden: 1079153056, Netlist: 1079153056, Time: 5555000000
                5555  Test stimulus is: a=-19200, b=-6218, id=2
Data Matched. Golden: 1198538656, Netlist: 1198538656, Time: 5565000000
                5565  Test stimulus is: a=18329, b=29765, id=0
Data Matched. Golden: 1744101341, Netlist: 1744101341, Time: 5575000000
                5575  Test stimulus is: a=20393, b=5086, id=0
Data Matched. Golden: 1847820139, Netlist: 1847820139, Time: 5585000000
                5585  Test stimulus is: a=-6773, b=18406, id=0
Data Matched. Golden: 1723156301, Netlist: 1723156301, Time: 5595000000
                5595  Test stimulus is: a=-28440, b=-16549, id=3
Data Matched. Golden: -2146935403, Netlist: -2146935403, Time: 5605000000
                5605  Test stimulus is: a=-26992, b=12383, id=1
Data Matched. Golden: 1813789957, Netlist: 1813789957, Time: 5615000000
                5615  Test stimulus is: a=-17985, b=-17712, id=3
Data Matched. Golden: 2132340277, Netlist: 2132340277, Time: 5625000000
                5625  Test stimulus is: a=20550, b=-13323, id=3
Data Matched. Golden: 1858552627, Netlist: 1858552627, Time: 5635000000
                5635  Test stimulus is: a=27297, b=28728, id=3
Data Matched. Golden: -1652226453, Netlist: -1652226453, Time: 5645000000
                5645  Test stimulus is: a=27001, b=5632, id=2
Data Matched. Golden: 1875225933, Netlist: 1875225933, Time: 5655000000
                5655  Test stimulus is: a=17946, b=18614, id=3
Data Matched. Golden: -1318179609, Netlist: -1318179609, Time: 5665000000
                5665  Test stimulus is: a=30718, b=27786, id=3
Data Matched. Golden: -464649261, Netlist: -464649261, Time: 5675000000
                5675  Test stimulus is: a=-24789, b=17505, id=0
Data Matched. Golden: 1441294488, Netlist: 1441294488, Time: 5685000000
                5685  Test stimulus is: a=-25081, b=17221, id=3
Data Matched. Golden: -896569162, Netlist: -896569162, Time: 5695000000
                5695  Test stimulus is: a=-24430, b=-24746, id=3
Data Matched. Golden: -292024382, Netlist: -292024382, Time: 5705000000
                5705  Test stimulus is: a=4124, b=-8507, id=2
Data Matched. Golden: 1406211620, Netlist: 1406211620, Time: 5715000000
                5715  Test stimulus is: a=5036, b=22456, id=3
Data Matched. Golden: -178935966, Netlist: -178935966, Time: 5725000000
                5725  Test stimulus is: a=14744, b=-5978, id=0
Data Matched. Golden: 1318071988, Netlist: 1318071988, Time: 5735000000
                5735  Test stimulus is: a=-25677, b=20575, id=3
Data Matched. Golden: -707240241, Netlist: -707240241, Time: 5745000000
                5745  Test stimulus is: a=-3254, b=15260, id=1
Data Matched. Golden: -756896281, Netlist: -756896281, Time: 5755000000
                5755  Test stimulus is: a=12493, b=16868, id=0
Data Matched. Golden: 1528803912, Netlist: 1528803912, Time: 5765000000
                5765  Test stimulus is: a=-13365, b=-7479, id=0
Data Matched. Golden: 1628760747, Netlist: 1628760747, Time: 5775000000
                5775  Test stimulus is: a=28813, b=4897, id=0
Data Matched. Golden: 1769858008, Netlist: 1769858008, Time: 5785000000
                5785  Test stimulus is: a=8896, b=4483, id=2
Data Matched. Golden: 1809738776, Netlist: 1809738776, Time: 5795000000
                5795  Test stimulus is: a=21861, b=32248, id=1
Data Matched. Golden: -51922753, Netlist: -51922753, Time: 5805000000
                5805  Test stimulus is: a=18810, b=5023, id=0
Data Matched. Golden: 1904221406, Netlist: 1904221406, Time: 5815000000
                5815  Test stimulus is: a=1922, b=19609, id=0
Data Matched. Golden: 1941909904, Netlist: 1941909904, Time: 5825000000
                5825  Test stimulus is: a=16566, b=9715, id=3
Data Matched. Golden: 109015937, Netlist: 109015937, Time: 5835000000
                5835  Test stimulus is: a=22278, b=-28588, id=3
Data Matched. Golden: -527867527, Netlist: -527867527, Time: 5845000000
                5845  Test stimulus is: a=-3455, b=-29779, id=1
Data Matched. Golden: -424981082, Netlist: -424981082, Time: 5855000000
                5855  Test stimulus is: a=7154, b=-31461, id=3
Data Matched. Golden: -650053076, Netlist: -650053076, Time: 5865000000
                5865  Test stimulus is: a=25334, b=-12257, id=3
Data Matched. Golden: -960571914, Netlist: -960571914, Time: 5875000000
                5875  Test stimulus is: a=-27313, b=-26430, id=0
Data Matched. Golden: -1631174802, Netlist: -1631174802, Time: 5885000000
                5885  Test stimulus is: a=-3818, b=10952, id=3
Data Matched. Golden: -1002386650, Netlist: -1002386650, Time: 5895000000
                5895  Test stimulus is: a=-14924, b=-25691, id=3
Data Matched. Golden: -618974166, Netlist: -618974166, Time: 5905000000
                5905  Test stimulus is: a=19308, b=10623, id=3
Data Matched. Golden: -413865282, Netlist: -413865282, Time: 5915000000
                5915  Test stimulus is: a=25683, b=-5688, id=1
Data Matched. Golden: -559950186, Netlist: -559950186, Time: 5925000000
                5925  Test stimulus is: a=-14908, b=19471, id=2
Data Matched. Golden: -1921448470, Netlist: -1921448470, Time: 5935000000
                5935  Test stimulus is: a=20294, b=-22822, id=3
Data Matched. Golden: -1023099854, Netlist: -1023099854, Time: 5945000000
                5945  Test stimulus is: a=-15760, b=8235, id=0
Data Matched. Golden: -2051232070, Netlist: -2051232070, Time: 5955000000
                5955  Test stimulus is: a=-1820, b=16268, id=1
Data Matched. Golden: -1052707614, Netlist: -1052707614, Time: 5965000000
                5965  Test stimulus is: a=12486, b=11285, id=1
Data Matched. Golden: -911803104, Netlist: -911803104, Time: 5975000000
                5975  Test stimulus is: a=21487, b=-22426, id=3
Data Matched. Golden: -1393670566, Netlist: -1393670566, Time: 5985000000
                5985  Test stimulus is: a=-10705, b=-13190, id=1
Data Matched. Golden: -1252471616, Netlist: -1252471616, Time: 5995000000
                5995  Test stimulus is: a=-4188, b=2049, id=0
Data Matched. Golden: -2059813282, Netlist: -2059813282, Time: 6005000000
                6005  Test stimulus is: a=-28310, b=10016, id=3
Data Matched. Golden: -1536024576, Netlist: -1536024576, Time: 6015000000
                6015  Test stimulus is: a=-16148, b=-4926, id=1
Data Matched. Golden: -1456479528, Netlist: -1456479528, Time: 6025000000
                6025  Test stimulus is: a=-5472, b=8890, id=3
Data Matched. Golden: -1505125608, Netlist: -1505125608, Time: 6035000000
                6035  Test stimulus is: a=-4947, b=14543, id=1
Data Matched. Golden: -1577069829, Netlist: -1577069829, Time: 6045000000
                6045  Test stimulus is: a=-4982, b=20704, id=0
Data Matched. Golden: 2132006686, Netlist: 2132006686, Time: 6055000000
                6055  Test stimulus is: a=-14312, b=472, id=0
Data Matched. Golden: 2125251422, Netlist: 2125251422, Time: 6065000000
                6065  Test stimulus is: a=-24366, b=177, id=1
Data Matched. Golden: -1581382611, Netlist: -1581382611, Time: 6075000000
                6075  Test stimulus is: a=-9761, b=16520, id=0
Data Matched. Golden: 1963999702, Netlist: 1963999702, Time: 6085000000
                6085  Test stimulus is: a=20496, b=-32006, id=3
Data Matched. Golden: 2057589709, Netlist: 2057589709, Time: 6095000000
                6095  Test stimulus is: a=5697, b=18912, id=3
Data Matched. Golden: -2129635923, Netlist: -2129635923, Time: 6105000000
                6105  Test stimulus is: a=-20182, b=-21532, id=0
Data Matched. Golden: -1896408770, Netlist: -1896408770, Time: 6115000000
                6115  Test stimulus is: a=17888, b=16021, id=2
Data Matched. Golden: -1609825122, Netlist: -1609825122, Time: 6125000000
                6125  Test stimulus is: a=24099, b=23710, id=1
Data Matched. Golden: -1558248633, Netlist: -1558248633, Time: 6135000000
                6135  Test stimulus is: a=-23812, b=31215, id=3
Data Matched. Golden: 1993427083, Netlist: 1993427083, Time: 6145000000
                6145  Test stimulus is: a=15179, b=18298, id=0
Data Matched. Golden: -1332079780, Netlist: -1332079780, Time: 6155000000
                6155  Test stimulus is: a=6831, b=3388, id=0
Data Matched. Golden: -1308936352, Netlist: -1308936352, Time: 6165000000
                6165  Test stimulus is: a=27686, b=28108, id=2
Data Matched. Golden: -530738264, Netlist: -530738264, Time: 6175000000
                6175  Test stimulus is: a=26876, b=11166, id=1
Data Matched. Golden: -2001442797, Netlist: -2001442797, Time: 6185000000
                6185  Test stimulus is: a=16673, b=1332, id=2
Data Matched. Golden: -508529828, Netlist: -508529828, Time: 6195000000
                6195  Test stimulus is: a=-12198, b=4914, id=1
Data Matched. Golden: -2061383769, Netlist: -2061383769, Time: 6205000000
                6205  Test stimulus is: a=-24470, b=25744, id=0
Data Matched. Golden: -1138485508, Netlist: -1138485508, Time: 6215000000
                6215  Test stimulus is: a=23036, b=16113, id=0
Data Matched. Golden: -767306440, Netlist: -767306440, Time: 6225000000
                6225  Test stimulus is: a=-15593, b=3992, id=0
Data Matched. Golden: -829553696, Netlist: -829553696, Time: 6235000000
                6235  Test stimulus is: a=-28985, b=23056, id=0
Data Matched. Golden: -1497831856, Netlist: -1497831856, Time: 6245000000
                6245  Test stimulus is: a=5326, b=-8552, id=1
Data Matched. Golden: -2106931721, Netlist: -2106931721, Time: 6255000000
                6255  Test stimulus is: a=-8306, b=-1966, id=0
Data Matched. Golden: -1481502260, Netlist: -1481502260, Time: 6265000000
                6265  Test stimulus is: a=-4322, b=21729, id=2
Data Matched. Golden: -1575414998, Netlist: -1575414998, Time: 6275000000
                6275  Test stimulus is: a=29808, b=4990, id=0
Data Matched. Golden: -1426673078, Netlist: -1426673078, Time: 6285000000
                6285  Test stimulus is: a=-189, b=1207, id=0
Data Matched. Golden: -1426901201, Netlist: -1426901201, Time: 6295000000
                6295  Test stimulus is: a=-8159, b=-16008, id=2
Data Matched. Golden: -1296291929, Netlist: -1296291929, Time: 6305000000
                6305  Test stimulus is: a=-15994, b=6312, id=2
Data Matched. Golden: -1397246057, Netlist: -1397246057, Time: 6315000000
                6315  Test stimulus is: a=14658, b=-20432, id=1
Data Matched. Golden: 1888543319, Netlist: 1888543319, Time: 6325000000
                6325  Test stimulus is: a=-14382, b=15617, id=3
Data Matched. Golden: 1663939625, Netlist: 1663939625, Time: 6335000000
                6335  Test stimulus is: a=-14695, b=-25896, id=1
Data Matched. Golden: 2044481345, Netlist: 2044481345, Time: 6345000000
                6345  Test stimulus is: a=-17503, b=-13877, id=3
Data Matched. Golden: -2007596820, Netlist: -2007596820, Time: 6355000000
                6355  Test stimulus is: a=12884, b=12995, id=3
Data Matched. Golden: -1840169240, Netlist: -1840169240, Time: 6365000000
                6365  Test stimulus is: a=-1510, b=10617, id=0
Data Matched. Golden: -1413277727, Netlist: -1413277727, Time: 6375000000
                6375  Test stimulus is: a=-17474, b=-3612, id=1
Data Matched. Golden: -1777053152, Netlist: -1777053152, Time: 6385000000
                6385  Test stimulus is: a=-23631, b=6885, id=2
Data Matched. Golden: -1575977162, Netlist: -1575977162, Time: 6395000000
                6395  Test stimulus is: a=13120, b=11421, id=1
Data Matched. Golden: -1627209632, Netlist: -1627209632, Time: 6405000000
                6405  Test stimulus is: a=-25726, b=-16302, id=1
Data Matched. Golden: -1207824380, Netlist: -1207824380, Time: 6415000000
                6415  Test stimulus is: a=-13682, b=-6237, id=2
Data Matched. Golden: -1490642528, Netlist: -1490642528, Time: 6425000000
                6425  Test stimulus is: a=-22230, b=28379, id=3
Data Matched. Golden: -1838689550, Netlist: -1838689550, Time: 6435000000
                6435  Test stimulus is: a=-5502, b=20560, id=2
Data Matched. Golden: -1603763648, Netlist: -1603763648, Time: 6445000000
                6445  Test stimulus is: a=32079, b=1697, id=1
Data Matched. Golden: -1784251487, Netlist: -1784251487, Time: 6455000000
                6455  Test stimulus is: a=29286, b=26166, id=1
Data Matched. Golden: -1017954011, Netlist: -1017954011, Time: 6465000000
                6465  Test stimulus is: a=30415, b=-241, id=0
Data Matched. Golden: -1611093663, Netlist: -1611093663, Time: 6475000000
                6475  Test stimulus is: a=-32602, b=8280, id=1
Data Matched. Golden: -1287898571, Netlist: -1287898571, Time: 6485000000
                6485  Test stimulus is: a=17071, b=21918, id=0
Data Matched. Golden: -1236931485, Netlist: -1236931485, Time: 6495000000
                6495  Test stimulus is: a=-16029, b=19107, id=3
Data Matched. Golden: -1594164674, Netlist: -1594164674, Time: 6505000000
                6505  Test stimulus is: a=9660, b=-6502, id=0
Data Matched. Golden: -1299740805, Netlist: -1299740805, Time: 6515000000
                6515  Test stimulus is: a=-23942, b=-16597, id=1
Data Matched. Golden: -1196799300, Netlist: -1196799300, Time: 6525000000
                6525  Test stimulus is: a=-7650, b=-18259, id=0
Data Matched. Golden: -1160059455, Netlist: -1160059455, Time: 6535000000
                6535  Test stimulus is: a=-21789, b=21089, id=2
Data Matched. Golden: -1619567676, Netlist: -1619567676, Time: 6545000000
                6545  Test stimulus is: a=-27880, b=23616, id=2
Data Matched. Golden: 2016985540, Netlist: 2016985540, Time: 6555000000
                6555  Test stimulus is: a=27693, b=-8413, id=2
Data Matched. Golden: 1784004331, Netlist: 1784004331, Time: 6565000000
                6565  Test stimulus is: a=-31255, b=-14292, id=1
Data Matched. Golden: -750102840, Netlist: -750102840, Time: 6575000000
                6575  Test stimulus is: a=-4534, b=20469, id=1
Data Matched. Golden: -842909286, Netlist: -842909286, Time: 6585000000
                6585  Test stimulus is: a=-16970, b=19997, id=2
Data Matched. Golden: 1444655241, Netlist: 1444655241, Time: 6595000000
                6595  Test stimulus is: a=-29213, b=-13952, id=3
Data Matched. Golden: -435329510, Netlist: -435329510, Time: 6605000000
                6605  Test stimulus is: a=-24364, b=32687, id=1
Data Matched. Golden: -1231715578, Netlist: -1231715578, Time: 6615000000
                6615  Test stimulus is: a=-13946, b=28706, id=0
Data Matched. Golden: 1044321365, Netlist: 1044321365, Time: 6625000000
                6625  Test stimulus is: a=-1350, b=14752, id=3
Data Matched. Golden: -1251630778, Netlist: -1251630778, Time: 6635000000
                6635  Test stimulus is: a=-19483, b=-26720, id=1
Data Matched. Golden: -731045018, Netlist: -731045018, Time: 6645000000
                6645  Test stimulus is: a=-4873, b=-32463, id=3
Data Matched. Golden: -572852819, Netlist: -572852819, Time: 6655000000
                6655  Test stimulus is: a=21835, b=23184, id=3
Data Matched. Golden: -66630179, Netlist: -66630179, Time: 6665000000
                6665  Test stimulus is: a=6617, b=-3626, id=3
Data Matched. Golden: -90623421, Netlist: -90623421, Time: 6675000000
                6675  Test stimulus is: a=23491, b=-9107, id=2
Data Matched. Golden: 830388828, Netlist: 830388828, Time: 6685000000
                6685  Test stimulus is: a=23697, b=-1856, id=2
Data Matched. Golden: 786407196, Netlist: 786407196, Time: 6695000000
                6695  Test stimulus is: a=29293, b=25996, id=1
Data Matched. Golden: 670877407, Netlist: 670877407, Time: 6705000000
                6705  Test stimulus is: a=-24715, b=2785, id=1
Data Matched. Golden: 602046132, Netlist: 602046132, Time: 6715000000
                6715  Test stimulus is: a=14065, b=-5691, id=0
Data Matched. Golden: 706363281, Netlist: 706363281, Time: 6725000000
                6725  Test stimulus is: a=20062, b=-18402, id=0
Data Matched. Golden: 337182357, Netlist: 337182357, Time: 6735000000
                6735  Test stimulus is: a=20283, b=29992, id=3
Data Matched. Golden: 1210373868, Netlist: 1210373868, Time: 6745000000
                6745  Test stimulus is: a=3747, b=-17142, id=2
Data Matched. Golden: 272951283, Netlist: 272951283, Time: 6755000000
                6755  Test stimulus is: a=3794, b=32653, id=1
Data Matched. Golden: 1334259350, Netlist: 1334259350, Time: 6765000000
                6765  Test stimulus is: a=-30476, b=-14807, id=1
Data Matched. Golden: 1785517482, Netlist: 1785517482, Time: 6775000000
                6775  Test stimulus is: a=4918, b=-28016, id=3
Data Matched. Golden: 1647734794, Netlist: 1647734794, Time: 6785000000
                6785  Test stimulus is: a=-19826, b=4609, id=3
Data Matched. Golden: 1556356760, Netlist: 1556356760, Time: 6795000000
                6795  Test stimulus is: a=23868, b=-3907, id=2
Data Matched. Golden: 179699007, Netlist: 179699007, Time: 6805000000
                6805  Test stimulus is: a=-9491, b=11672, id=0
Data Matched. Golden: 68920055, Netlist: 68920055, Time: 6815000000
                6815  Test stimulus is: a=20716, b=-23505, id=0
Data Matched. Golden: -418009525, Netlist: -418009525, Time: 6825000000
                6825  Test stimulus is: a=-19943, b=16768, id=0
Data Matched. Golden: -752413749, Netlist: -752413749, Time: 6835000000
                6835  Test stimulus is: a=13148, b=-32106, id=3
Data Matched. Golden: 1134227072, Netlist: 1134227072, Time: 6845000000
                6845  Test stimulus is: a=-6903, b=8140, id=0
Data Matched. Golden: -808604169, Netlist: -808604169, Time: 6855000000
                6855  Test stimulus is: a=-791, b=-26981, id=1
Data Matched. Golden: 1155569043, Netlist: 1155569043, Time: 6865000000
                6865  Test stimulus is: a=18024, b=26663, id=2
Data Matched. Golden: -328030257, Netlist: -328030257, Time: 6875000000
                6875  Test stimulus is: a=-13255, b=-26938, id=2
Data Matched. Golden: 29032933, Netlist: 29032933, Time: 6885000000
                6885  Test stimulus is: a=-13014, b=20087, id=3
Data Matched. Golden: 894156825, Netlist: 894156825, Time: 6895000000
                6895  Test stimulus is: a=-2025, b=7511, id=0
Data Matched. Golden: 13823158, Netlist: 13823158, Time: 6905000000
                6905  Test stimulus is: a=-3969, b=-29570, id=2
Data Matched. Golden: 131186488, Netlist: 131186488, Time: 6915000000
                6915  Test stimulus is: a=31521, b=-7965, id=1
Data Matched. Golden: 643092060, Netlist: 643092060, Time: 6925000000
                6925  Test stimulus is: a=14172, b=-30137, id=3
Data Matched. Golden: 215990496, Netlist: 215990496, Time: 6935000000
                6935  Test stimulus is: a=-10363, b=-12499, id=0
Data Matched. Golden: 260713625, Netlist: 260713625, Time: 6945000000
                6945  Test stimulus is: a=-8970, b=26893, id=0
Data Matched. Golden: 19483415, Netlist: 19483415, Time: 6955000000
                6955  Test stimulus is: a=-2297, b=-28619, id=3
Data Matched. Golden: 281728339, Netlist: 281728339, Time: 6965000000
                6965  Test stimulus is: a=16383, b=14108, id=3
Data Matched. Golden: 512859703, Netlist: 512859703, Time: 6975000000
                6975  Test stimulus is: a=-6304, b=26981, id=0
Data Matched. Golden: -150604809, Netlist: -150604809, Time: 6985000000
                6985  Test stimulus is: a=-14916, b=28279, id=3
Data Matched. Golden: 91050139, Netlist: 91050139, Time: 6995000000
                6995  Test stimulus is: a=2596, b=19854, id=2
Data Matched. Golden: -99063825, Netlist: -99063825, Time: 7005000000
                7005  Test stimulus is: a=1160, b=-17776, id=3
Data Matched. Golden: 70429979, Netlist: 70429979, Time: 7015000000
                7015  Test stimulus is: a=-12110, b=-5543, id=0
Data Matched. Golden: -31938095, Netlist: -31938095, Time: 7025000000
                7025  Test stimulus is: a=-18881, b=10573, id=0
Data Matched. Golden: -231566908, Netlist: -231566908, Time: 7035000000
                7035  Test stimulus is: a=-6548, b=-30061, id=3
Data Matched. Golden: 267269407, Netlist: 267269407, Time: 7045000000
                7045  Test stimulus is: a=30808, b=-17594, id=0
Data Matched. Golden: -773602860, Netlist: -773602860, Time: 7055000000
                7055  Test stimulus is: a=17396, b=-22260, id=0
Data Matched. Golden: -1160837820, Netlist: -1160837820, Time: 7065000000
                7065  Test stimulus is: a=23487, b=16899, id=1
Data Matched. Golden: 664176220, Netlist: 664176220, Time: 7075000000
                7075  Test stimulus is: a=-21207, b=-14985, id=2
Data Matched. Golden: -843050925, Netlist: -843050925, Time: 7085000000
                7085  Test stimulus is: a=8191, b=18175, id=1
Data Matched. Golden: 813047645, Netlist: 813047645, Time: 7095000000
                7095  Test stimulus is: a=28370, b=-29450, id=0
Data Matched. Golden: -1678547425, Netlist: -1678547425, Time: 7105000000
                7105  Test stimulus is: a=6335, b=-17, id=2
Data Matched. Golden: -1678655120, Netlist: -1678655120, Time: 7115000000
                7115  Test stimulus is: a=2678, b=-29147, id=2
Data Matched. Golden: -1756710786, Netlist: -1756710786, Time: 7125000000
                7125  Test stimulus is: a=17275, b=17245, id=3
Data Matched. Golden: 1110955020, Netlist: 1110955020, Time: 7135000000
                7135  Test stimulus is: a=-11383, b=17502, id=0
Data Matched. Golden: -1955936052, Netlist: -1955936052, Time: 7145000000
                7145  Test stimulus is: a=-14060, b=-23285, id=3
Data Matched. Golden: 1438342120, Netlist: 1438342120, Time: 7155000000
                7155  Test stimulus is: a=-26427, b=31464, id=1
Data Matched. Golden: 606842992, Netlist: 606842992, Time: 7165000000
                7165  Test stimulus is: a=16404, b=481, id=0
Data Matched. Golden: -1948045728, Netlist: -1948045728, Time: 7175000000
                7175  Test stimulus is: a=-7343, b=-11258, id=2
Data Matched. Golden: -1865378234, Netlist: -1865378234, Time: 7185000000
                7185  Test stimulus is: a=-14266, b=5542, id=1
Data Matched. Golden: 527780820, Netlist: 527780820, Time: 7195000000
                7195  Test stimulus is: a=16305, b=-7627, id=2
Data Matched. Golden: -1989736469, Netlist: -1989736469, Time: 7205000000
                7205  Test stimulus is: a=-11998, b=-14258, id=3
Data Matched. Golden: 698848304, Netlist: 698848304, Time: 7215000000
                7215  Test stimulus is: a=-26036, b=2318, id=3
Data Matched. Golden: 638496856, Netlist: 638496856, Time: 7225000000
                7225  Test stimulus is: a=-18495, b=1476, id=0
Data Matched. Golden: -2017035089, Netlist: -2017035089, Time: 7235000000
                7235  Test stimulus is: a=26008, b=5315, id=2
Data Matched. Golden: -1878802569, Netlist: -1878802569, Time: 7245000000
                7245  Test stimulus is: a=29255, b=-4094, id=3
Data Matched. Golden: 518726886, Netlist: 518726886, Time: 7255000000
                7255  Test stimulus is: a=-8071, b=-32467, id=0
Data Matched. Golden: -1616761412, Netlist: -1616761412, Time: 7265000000
                7265  Test stimulus is: a=-12450, b=-11789, id=3
Data Matched. Golden: 665499936, Netlist: 665499936, Time: 7275000000
                7275  Test stimulus is: a=15839, b=-16809, id=3
Data Matched. Golden: 399262185, Netlist: 399262185, Time: 7285000000
                7285  Test stimulus is: a=-19495, b=2831, id=3
Data Matched. Golden: 344071840, Netlist: 344071840, Time: 7295000000
                7295  Test stimulus is: a=28193, b=10616, id=2
Data Matched. Golden: -1317464524, Netlist: -1317464524, Time: 7305000000
                7305  Test stimulus is: a=13245, b=-15268, id=2
Data Matched. Golden: -1519689184, Netlist: -1519689184, Time: 7315000000
                7315  Test stimulus is: a=-19377, b=25699, id=1
Data Matched. Golden: -153897683, Netlist: -153897683, Time: 7325000000
                7325  Test stimulus is: a=6108, b=-1198, id=1
Data Matched. Golden: -161215067, Netlist: -161215067, Time: 7335000000
                7335  Test stimulus is: a=26150, b=-5453, id=0
Data Matched. Golden: -1662285134, Netlist: -1662285134, Time: 7345000000
                7345  Test stimulus is: a=-10532, b=10727, id=1
Data Matched. Golden: -274191831, Netlist: -274191831, Time: 7355000000
                7355  Test stimulus is: a=-31677, b=-9980, id=1
Data Matched. Golden: 41944629, Netlist: 41944629, Time: 7365000000
                7365  Test stimulus is: a=-21391, b=27582, id=2
Data Matched. Golden: 2042675600, Netlist: 2042675600, Time: 7375000000
                7375  Test stimulus is: a=22929, b=-18110, id=2
Data Matched. Golden: 1627431410, Netlist: 1627431410, Time: 7385000000
                7385  Test stimulus is: a=15961, b=-21675, id=3
Data Matched. Golden: -304010046, Netlist: -304010046, Time: 7395000000
                7395  Test stimulus is: a=28738, b=29515, id=2
Data Matched. Golden: -1819333816, Netlist: -1819333816, Time: 7405000000
                7405  Test stimulus is: a=-1091, b=-24336, id=1
Data Matched. Golden: -277459470, Netlist: -277459470, Time: 7415000000
                7415  Test stimulus is: a=27351, b=-11559, id=2
Data Matched. Golden: -2135484025, Netlist: -2135484025, Time: 7425000000
                7425  Test stimulus is: a=4124, b=12487, id=2
Data Matched. Golden: -2083987637, Netlist: -2083987637, Time: 7435000000
                7435  Test stimulus is: a=-2646, b=5211, id=0
Data Matched. Golden: -2097775943, Netlist: -2097775943, Time: 7445000000
                7445  Test stimulus is: a=20815, b=1058, id=1
Data Matched. Golden: -255437200, Netlist: -255437200, Time: 7455000000
                7455  Test stimulus is: a=22733, b=18622, id=3
Data Matched. Golden: 167896726, Netlist: 167896726, Time: 7465000000
                7465  Test stimulus is: a=27887, b=22442, id=1
Data Matched. Golden: 793736780, Netlist: 793736780, Time: 7475000000
                7475  Test stimulus is: a=-10838, b=9383, id=2
Data Matched. Golden: 2095498399, Netlist: 2095498399, Time: 7485000000
                7485  Test stimulus is: a=-29998, b=23320, id=0
Data Matched. Golden: 1395945039, Netlist: 1395945039, Time: 7495000000
                7495  Test stimulus is: a=13588, b=-19826, id=0
Data Matched. Golden: 1126549351, Netlist: 1126549351, Time: 7505000000
                7505  Test stimulus is: a=-2538, b=26911, id=2
Data Matched. Golden: 1058249233, Netlist: 1058249233, Time: 7515000000
                7515  Test stimulus is: a=4196, b=-24474, id=2
Data Matched. Golden: 955556329, Netlist: 955556329, Time: 7525000000
                7525  Test stimulus is: a=-9923, b=-19127, id=3
Data Matched. Golden: 983534001, Netlist: 983534001, Time: 7535000000
                7535  Test stimulus is: a=20397, b=-14739, id=3
Data Matched. Golden: 682902618, Netlist: 682902618, Time: 7545000000
                7545  Test stimulus is: a=31100, b=-12572, id=0
Data Matched. Golden: 564567129, Netlist: 564567129, Time: 7555000000
                7555  Test stimulus is: a=-21841, b=17217, id=2
Data Matched. Golden: 188530632, Netlist: 188530632, Time: 7565000000
                7565  Test stimulus is: a=-11578, b=-16390, id=2
Data Matched. Golden: 378294052, Netlist: 378294052, Time: 7575000000
                7575  Test stimulus is: a=-15486, b=17297, id=3
Data Matched. Golden: 415041276, Netlist: 415041276, Time: 7585000000
                7585  Test stimulus is: a=924, b=14172, id=3
Data Matched. Golden: 428136204, Netlist: 428136204, Time: 7595000000
                7595  Test stimulus is: a=19196, b=24873, id=2
Data Matched. Golden: 855756160, Netlist: 855756160, Time: 7605000000
                7605  Test stimulus is: a=-13427, b=-418, id=2
Data Matched. Golden: 861368646, Netlist: 861368646, Time: 7615000000
                7615  Test stimulus is: a=-31126, b=-31098, id=2
Data Matched. Golden: 1829324994, Netlist: 1829324994, Time: 7625000000
                7625  Test stimulus is: a=11741, b=-4776, id=0
Data Matched. Golden: 1773249978, Netlist: 1773249978, Time: 7635000000
                7635  Test stimulus is: a=-8494, b=18141, id=2
Data Matched. Golden: 1619160324, Netlist: 1619160324, Time: 7645000000
                7645  Test stimulus is: a=10784, b=-25329, id=0
Data Matched. Golden: 1346012388, Netlist: 1346012388, Time: 7655000000
                7655  Test stimulus is: a=-3438, b=30171, id=2
Data Matched. Golden: 1242284490, Netlist: 1242284490, Time: 7665000000
                7665  Test stimulus is: a=-7618, b=-31646, id=1
Data Matched. Golden: 669215432, Netlist: 669215432, Time: 7675000000
                7675  Test stimulus is: a=14665, b=21689, id=0
Data Matched. Golden: 1560353675, Netlist: 1560353675, Time: 7685000000
                7685  Test stimulus is: a=-11751, b=-1747, id=1
Data Matched. Golden: 689744429, Netlist: 689744429, Time: 7695000000
                7695  Test stimulus is: a=-3165, b=17957, id=3
Data Matched. Golden: 632910524, Netlist: 632910524, Time: 7705000000
                7705  Test stimulus is: a=24666, b=10024, id=1
Data Matched. Golden: 880162508, Netlist: 880162508, Time: 7715000000
                7715  Test stimulus is: a=2749, b=17436, id=2
Data Matched. Golden: 1608285239, Netlist: 1608285239, Time: 7725000000
                7725  Test stimulus is: a=30655, b=-9453, id=3
Data Matched. Golden: 590380793, Netlist: 590380793, Time: 7735000000
                7735  Test stimulus is: a=-643, b=11448, id=0
Data Matched. Golden: 1600924175, Netlist: 1600924175, Time: 7745000000
                7745  Test stimulus is: a=-16291, b=-23868, id=0
Data Matched. Golden: 1989757763, Netlist: 1989757763, Time: 7755000000
                7755  Test stimulus is: a=-32421, b=852, id=0
Data Matched. Golden: 1962135071, Netlist: 1962135071, Time: 7765000000
                7765  Test stimulus is: a=-17788, b=-24694, id=0
Data Matched. Golden: -1893575353, Netlist: -1893575353, Time: 7775000000
                7775  Test stimulus is: a=8565, b=17374, id=3
Data Matched. Golden: 739189103, Netlist: 739189103, Time: 7785000000
                7785  Test stimulus is: a=-29500, b=-19049, id=3
Data Matched. Golden: 1301134603, Netlist: 1301134603, Time: 7795000000
                7795  Test stimulus is: a=23511, b=-3470, id=0
Data Matched. Golden: -1975158523, Netlist: -1975158523, Time: 7805000000
                7805  Test stimulus is: a=25171, b=-26110, id=1
Data Matched. Golden: 643919793, Netlist: 643919793, Time: 7815000000
                7815  Test stimulus is: a=4862, b=599, id=0
Data Matched. Golden: -1972246185, Netlist: -1972246185, Time: 7825000000
                7825  Test stimulus is: a=11836, b=3593, id=1
Data Matched. Golden: 686446541, Netlist: 686446541, Time: 7835000000
                7835  Test stimulus is: a=26604, b=1506, id=3
Data Matched. Golden: 726512165, Netlist: 726512165, Time: 7845000000
                7845  Test stimulus is: a=4133, b=-2535, id=0
Data Matched. Golden: -1982723340, Netlist: -1982723340, Time: 7855000000
                7855  Test stimulus is: a=9060, b=36, id=3
Data Matched. Golden: 726838325, Netlist: 726838325, Time: 7865000000
                7865  Test stimulus is: a=16157, b=-31460, id=1
Data Matched. Golden: 218539105, Netlist: 218539105, Time: 7875000000
                7875  Test stimulus is: a=-25946, b=-12255, id=1
Data Matched. Golden: 536507335, Netlist: 536507335, Time: 7885000000
                7885  Test stimulus is: a=23026, b=1739, id=3
Data Matched. Golden: 576549549, Netlist: 576549549, Time: 7895000000
                7895  Test stimulus is: a=-24308, b=31283, id=2
Data Matched. Golden: 1551816792, Netlist: 1551816792, Time: 7905000000
                7905  Test stimulus is: a=-9292, b=11997, id=3
Data Matched. Golden: 465073425, Netlist: 465073425, Time: 7915000000
                7915  Test stimulus is: a=2832, b=-15360, id=2
Data Matched. Golden: 1508317272, Netlist: 1508317272, Time: 7925000000
                7925  Test stimulus is: a=25175, b=-24616, id=2
Data Matched. Golden: 888609472, Netlist: 888609472, Time: 7935000000
                7935  Test stimulus is: a=-24583, b=-20583, id=2
Data Matched. Golden: 1394601361, Netlist: 1394601361, Time: 7945000000
                7945  Test stimulus is: a=19653, b=-7353, id=3
Data Matched. Golden: 320564916, Netlist: 320564916, Time: 7955000000
                7955  Test stimulus is: a=-16983, b=6438, id=1
Data Matched. Golden: 211228362, Netlist: 211228362, Time: 7965000000
                7965  Test stimulus is: a=-3768, b=-4011, id=2
Data Matched. Golden: 1409714809, Netlist: 1409714809, Time: 7975000000
                7975  Test stimulus is: a=13278, b=-916, id=3
Data Matched. Golden: 199065714, Netlist: 199065714, Time: 7985000000
                7985  Test stimulus is: a=30252, b=-4486, id=3
Data Matched. Golden: 63355242, Netlist: 63355242, Time: 7995000000
                7995  Test stimulus is: a=-9540, b=-3181, id=2
Data Matched. Golden: 1440061549, Netlist: 1440061549, Time: 8005000000
                8005  Test stimulus is: a=12769, b=1777, id=0
Data Matched. Golden: 1462752062, Netlist: 1462752062, Time: 8015000000
                8015  Test stimulus is: a=82, b=-25797, id=0
Data Matched. Golden: 1460636708, Netlist: 1460636708, Time: 8025000000
                8025  Test stimulus is: a=-21089, b=-31468, id=3
Data Matched. Golden: 726983894, Netlist: 726983894, Time: 8035000000
                8035  Test stimulus is: a=14343, b=-234, id=3
Data Matched. Golden: 723627632, Netlist: 723627632, Time: 8045000000
                8045  Test stimulus is: a=18475, b=-67, id=1
Data Matched. Golden: 722389807, Netlist: 722389807, Time: 8055000000
                8055  Test stimulus is: a=-3941, b=-27045, id=2
Data Matched. Golden: 1567221053, Netlist: 1567221053, Time: 8065000000
                8065  Test stimulus is: a=15428, b=3863, id=3
Data Matched. Golden: 781988171, Netlist: 781988171, Time: 8075000000
                8075  Test stimulus is: a=-12827, b=27648, id=3
Data Matched. Golden: 427347275, Netlist: 427347275, Time: 8085000000
                8085  Test stimulus is: a=7963, b=21450, id=3
Data Matched. Golden: 598153625, Netlist: 598153625, Time: 8095000000
                8095  Test stimulus is: a=17919, b=-2796, id=1
Data Matched. Golden: 548052101, Netlist: 548052101, Time: 8105000000
                8105  Test stimulus is: a=26289, b=-21710, id=1
Data Matched. Golden: -22682089, Netlist: -22682089, Time: 8115000000
                8115  Test stimulus is: a=22251, b=-4978, id=2
Data Matched. Golden: 1456455575, Netlist: 1456455575, Time: 8125000000
                8125  Test stimulus is: a=18716, b=14108, id=0
Data Matched. Golden: 1720500903, Netlist: 1720500903, Time: 8135000000
                8135  Test stimulus is: a=30446, b=32376, id=2
Data Matched. Golden: -1588746697, Netlist: -1588746697, Time: 8145000000
                8145  Test stimulus is: a=-32509, b=-2472, id=2
Data Matched. Golden: -1508384449, Netlist: -1508384449, Time: 8155000000
                8155  Test stimulus is: a=-5101, b=-4153, id=0
Data Matched. Golden: -1487199996, Netlist: -1487199996, Time: 8165000000
                8165  Test stimulus is: a=-12, b=12656, id=0
Data Matched. Golden: -1487351868, Netlist: -1487351868, Time: 8175000000
                8175  Test stimulus is: a=-12601, b=30998, id=0
Data Matched. Golden: -1877957666, Netlist: -1877957666, Time: 8185000000
                8185  Test stimulus is: a=-2482, b=-24669, id=2
Data Matched. Golden: -1816729208, Netlist: -1816729208, Time: 8195000000
                8195  Test stimulus is: a=27047, b=-16558, id=3
Data Matched. Golden: -470526315, Netlist: -470526315, Time: 8205000000
                8205  Test stimulus is: a=26283, b=11705, id=0
Data Matched. Golden: -1509086693, Netlist: -1509086693, Time: 8215000000
                8215  Test stimulus is: a=-13579, b=-27620, id=1
Data Matched. Golden: -95474335, Netlist: -95474335, Time: 8225000000
                8225  Test stimulus is: a=-8475, b=536, id=3
Data Matched. Golden: -100016935, Netlist: -100016935, Time: 8235000000
                8235  Test stimulus is: a=26578, b=-20789, id=1
Data Matched. Golden: -652546977, Netlist: -652546977, Time: 8245000000
                8245  Test stimulus is: a=23014, b=-28124, id=1
Data Matched. Golden: -1299792713, Netlist: -1299792713, Time: 8255000000
                8255  Test stimulus is: a=-26352, b=-2300, id=2
Data Matched. Golden: -1448477093, Netlist: -1448477093, Time: 8265000000
                8265  Test stimulus is: a=30326, b=4539, id=2
Data Matched. Golden: -1310827379, Netlist: -1310827379, Time: 8275000000
                8275  Test stimulus is: a=-7033, b=-7089, id=3
Data Matched. Golden: -1249935776, Netlist: -1249935776, Time: 8285000000
                8285  Test stimulus is: a=78, b=-7766, id=3
Data Matched. Golden: -1250541524, Netlist: -1250541524, Time: 8295000000
                8295  Test stimulus is: a=16680, b=-1410, id=0
Data Matched. Golden: -1334346179, Netlist: -1334346179, Time: 8305000000
                8305  Test stimulus is: a=-30379, b=-6185, id=0
Data Matched. Golden: -1146452064, Netlist: -1146452064, Time: 8315000000
                8315  Test stimulus is: a=-13083, b=18853, id=0
Data Matched. Golden: -1393105863, Netlist: -1393105863, Time: 8325000000
                8325  Test stimulus is: a=-31881, b=-7219, id=3
Data Matched. Golden: -1020392585, Netlist: -1020392585, Time: 8335000000
                8335  Test stimulus is: a=-3677, b=-7000, id=3
Data Matched. Golden: -994653585, Netlist: -994653585, Time: 8345000000
                8345  Test stimulus is: a=-11385, b=603, id=0
Data Matched. Golden: -1399971018, Netlist: -1399971018, Time: 8355000000
                8355  Test stimulus is: a=2962, b=24664, id=0
Data Matched. Golden: -1326916250, Netlist: -1326916250, Time: 8365000000
                8365  Test stimulus is: a=-17412, b=-23909, id=0
Data Matched. Golden: -910612742, Netlist: -910612742, Time: 8375000000
                8375  Test stimulus is: a=13240, b=-20907, id=1
Data Matched. Golden: -1271462265, Netlist: -1271462265, Time: 8385000000
                8385  Test stimulus is: a=18656, b=27179, id=0
Data Matched. Golden: -403561318, Netlist: -403561318, Time: 8395000000
                8395  Test stimulus is: a=-9863, b=-6552, id=1
Data Matched. Golden: -1206839889, Netlist: -1206839889, Time: 8405000000
                8405  Test stimulus is: a=2633, b=13260, id=2
Data Matched. Golden: -368647738, Netlist: -368647738, Time: 8415000000
                8415  Test stimulus is: a=22431, b=-23237, id=3
Data Matched. Golden: -1728069036, Netlist: -1728069036, Time: 8425000000
                8425  Test stimulus is: a=-842, b=-5541, id=3
Data Matched. Golden: -1723403514, Netlist: -1723403514, Time: 8435000000
                8435  Test stimulus is: a=6858, b=-1606, id=2
Data Matched. Golden: -379661686, Netlist: -379661686, Time: 8445000000
                8445  Test stimulus is: a=29109, b=9441, id=3
Data Matched. Golden: -1448585445, Netlist: -1448585445, Time: 8455000000
                8455  Test stimulus is: a=-30882, b=-27470, id=0
Data Matched. Golden: 468666854, Netlist: 468666854, Time: 8465000000
                8465  Test stimulus is: a=26793, b=-4147, id=0
Data Matched. Golden: 357556283, Netlist: 357556283, Time: 8475000000
                8475  Test stimulus is: a=-9970, b=-6567, id=1
Data Matched. Golden: -1383112455, Netlist: -1383112455, Time: 8485000000
                8485  Test stimulus is: a=-24072, b=27461, id=2
Data Matched. Golden: -303484909, Netlist: -303484909, Time: 8495000000
                8495  Test stimulus is: a=-3449, b=-13890, id=0
Data Matched. Golden: -255578299, Netlist: -255578299, Time: 8505000000
                8505  Test stimulus is: a=-30574, b=12528, id=3
Data Matched. Golden: -1766143527, Netlist: -1766143527, Time: 8515000000
                8515  Test stimulus is: a=8139, b=-2821, id=2
Data Matched. Golden: -278538418, Netlist: -278538418, Time: 8525000000
                8525  Test stimulus is: a=27826, b=-29470, id=1
Data Matched. Golden: 1708791549, Netlist: 1708791549, Time: 8535000000
                8535  Test stimulus is: a=-28218, b=28155, id=2
Data Matched. Golden: -1073016208, Netlist: -1073016208, Time: 8545000000
                8545  Test stimulus is: a=22695, b=-16404, id=0
Data Matched. Golden: -1445304988, Netlist: -1445304988, Time: 8555000000
                8555  Test stimulus is: a=-31247, b=15530, id=2
Data Matched. Golden: -1930570898, Netlist: -1930570898, Time: 8565000000
                8565  Test stimulus is: a=578, b=25856, id=0
Data Matched. Golden: -1915626130, Netlist: -1915626130, Time: 8575000000
                8575  Test stimulus is: a=-4421, b=16216, id=0
Data Matched. Golden: -1987317066, Netlist: -1987317066, Time: 8585000000
                8585  Test stimulus is: a=-4210, b=27989, id=2
Data Matched. Golden: -2105150756, Netlist: -2105150756, Time: 8595000000
                8595  Test stimulus is: a=13742, b=32175, id=3
Data Matched. Golden: -2144026897, Netlist: -2144026897, Time: 8605000000
                8605  Test stimulus is: a=-768, b=6110, id=3
Data Matched. Golden: 2146247919, Netlist: 2146247919, Time: 8615000000
                8615  Test stimulus is: a=-7402, b=-17055, id=1
Data Matched. Golden: -2022478267, Netlist: -2022478267, Time: 8625000000
                8625  Test stimulus is: a=1100, b=-4613, id=0
Data Matched. Golden: -2110225056, Netlist: -2110225056, Time: 8635000000
                8635  Test stimulus is: a=-21221, b=-26167, id=1
Data Matched. Golden: -1467188360, Netlist: -1467188360, Time: 8645000000
                8645  Test stimulus is: a=3175, b=-31080, id=3
Data Matched. Golden: -1565867360, Netlist: -1565867360, Time: 8655000000
                8655  Test stimulus is: a=-23531, b=-884, id=2
Data Matched. Golden: -2089423652, Netlist: -2089423652, Time: 8665000000
                8665  Test stimulus is: a=15081, b=-2026, id=3
Data Matched. Golden: -1596421466, Netlist: -1596421466, Time: 8675000000
                8675  Test stimulus is: a=3462, b=13581, id=1
Data Matched. Golden: -1549404044, Netlist: -1549404044, Time: 8685000000
                8685  Test stimulus is: a=-640, b=-31818, id=1
Data Matched. Golden: -1529040524, Netlist: -1529040524, Time: 8695000000
                8695  Test stimulus is: a=-22857, b=-15059, id=3
Data Matched. Golden: -1184836961, Netlist: -1184836961, Time: 8705000000
                8705  Test stimulus is: a=13377, b=-27002, id=2
Data Matched. Golden: 1844337890, Netlist: 1844337890, Time: 8715000000
                8715  Test stimulus is: a=-28645, b=-12536, id=1
Data Matched. Golden: -825743241, Netlist: -825743241, Time: 8725000000
                8725  Test stimulus is: a=-30106, b=15032, id=1
Data Matched. Golden: -1278296633, Netlist: -1278296633, Time: 8735000000
                8735  Test stimulus is: a=2554, b=-1495, id=2
Data Matched. Golden: 1840519660, Netlist: 1840519660, Time: 8745000000
                8745  Test stimulus is: a=-21430, b=24692, id=1
Data Matched. Golden: -1807446193, Netlist: -1807446193, Time: 8755000000
                8755  Test stimulus is: a=-12520, b=21298, id=0
Data Matched. Golden: 1573868700, Netlist: 1573868700, Time: 8765000000
                8765  Test stimulus is: a=4997, b=20060, id=3
Data Matched. Golden: -1707206373, Netlist: -1707206373, Time: 8775000000
                8775  Test stimulus is: a=-3639, b=25627, id=3
Data Matched. Golden: -1800463026, Netlist: -1800463026, Time: 8785000000
                8785  Test stimulus is: a=27137, b=-18115, id=2
Data Matched. Golden: 1082281945, Netlist: 1082281945, Time: 8795000000
                8795  Test stimulus is: a=-17680, b=783, id=1
Data Matched. Golden: -1814306466, Netlist: -1814306466, Time: 8805000000
                8805  Test stimulus is: a=-3709, b=-1925, id=2
Data Matched. Golden: 1089421770, Netlist: 1089421770, Time: 8815000000
                8815  Test stimulus is: a=1662, b=-16432, id=3
Data Matched. Golden: -1841616450, Netlist: -1841616450, Time: 8825000000
                8825  Test stimulus is: a=19117, b=11879, id=1
Data Matched. Golden: -1614525607, Netlist: -1614525607, Time: 8835000000
                8835  Test stimulus is: a=-18516, b=-11488, id=1
Data Matched. Golden: -1401813799, Netlist: -1401813799, Time: 8845000000
                8845  Test stimulus is: a=5194, b=-5696, id=1
Data Matched. Golden: -1431398823, Netlist: -1431398823, Time: 8855000000
                8855  Test stimulus is: a=-24265, b=20053, id=0
Data Matched. Golden: 602835725, Netlist: 602835725, Time: 8865000000
                8865  Test stimulus is: a=28828, b=-15155, id=1
Data Matched. Golden: -1868287163, Netlist: -1868287163, Time: 8875000000
                8875  Test stimulus is: a=-6532, b=13088, id=0
Data Matched. Golden: 517344909, Netlist: 517344909, Time: 8885000000
                8885  Test stimulus is: a=11107, b=-9107, id=3
Data Matched. Golden: -1969438612, Netlist: -1969438612, Time: 8895000000
                8895  Test stimulus is: a=25149, b=19525, id=3
Data Matched. Golden: -1478404387, Netlist: -1478404387, Time: 8905000000
                8905  Test stimulus is: a=-23686, b=22908, id=0
Data Matched. Golden: -25253979, Netlist: -25253979, Time: 8915000000
                8915  Test stimulus is: a=-13320, b=12732, id=2
Data Matched. Golden: -194844219, Netlist: -194844219, Time: 8925000000
                8925  Test stimulus is: a=-29661, b=30404, id=1
Data Matched. Golden: 1914749865, Netlist: 1914749865, Time: 8935000000
                8935  Test stimulus is: a=-24749, b=-7973, id=2
Data Matched. Golden: 2479558, Netlist: 2479558, Time: 8945000000
                8945  Test stimulus is: a=3912, b=23223, id=3
Data Matched. Golden: 2005598241, Netlist: 2005598241, Time: 8955000000
                8955  Test stimulus is: a=-1314, b=11978, id=2
Data Matched. Golden: -13259534, Netlist: -13259534, Time: 8965000000
                8965  Test stimulus is: a=-14487, b=-24564, id=3
Data Matched. Golden: -1933510387, Netlist: -1933510387, Time: 8975000000
                8975  Test stimulus is: a=26566, b=-15366, id=0
Data Matched. Golden: -421472690, Netlist: -421472690, Time: 8985000000
                8985  Test stimulus is: a=-23456, b=792, id=1
Data Matched. Golden: -1952087539, Netlist: -1952087539, Time: 8995000000
                8995  Test stimulus is: a=3382, b=-26364, id=3
Data Matched. Golden: -2041250587, Netlist: -2041250587, Time: 9005000000
                9005  Test stimulus is: a=28807, b=24997, id=0
Data Matched. Golden: 298615889, Netlist: 298615889, Time: 9015000000
                9015  Test stimulus is: a=-9742, b=-24188, id=0
Data Matched. Golden: 534255385, Netlist: 534255385, Time: 9025000000
                9025  Test stimulus is: a=-30850, b=-25526, id=0
Data Matched. Golden: 1321732485, Netlist: 1321732485, Time: 9035000000
                9035  Test stimulus is: a=22431, b=23599, id=0
Data Matched. Golden: 1851081654, Netlist: 1851081654, Time: 9045000000
                9045  Test stimulus is: a=7064, b=21417, id=3
Data Matched. Golden: -1889960899, Netlist: -1889960899, Time: 9055000000
                9055  Test stimulus is: a=-32017, b=15882, id=2
Data Matched. Golden: 1342587660, Netlist: 1342587660, Time: 9065000000
                9065  Test stimulus is: a=3018, b=11805, id=0
Data Matched. Golden: 1378215150, Netlist: 1378215150, Time: 9075000000
                9075  Test stimulus is: a=-23728, b=-12822, id=1
Data Matched. Golden: -1585720483, Netlist: -1585720483, Time: 9085000000
                9085  Test stimulus is: a=25264, b=-14614, id=2
Data Matched. Golden: 1009007054, Netlist: 1009007054, Time: 9095000000
                9095  Test stimulus is: a=237, b=-3330, id=1
Data Matched. Golden: -1586509693, Netlist: -1586509693, Time: 9105000000
                9105  Test stimulus is: a=1213, b=-277, id=2
Data Matched. Golden: 1008671053, Netlist: 1008671053, Time: 9115000000
                9115  Test stimulus is: a=-9342, b=28053, id=0
Data Matched. Golden: 746599927, Netlist: 746599927, Time: 9125000000
                9125  Test stimulus is: a=5953, b=-16489, id=3
Data Matched. Golden: -1684668710, Netlist: -1684668710, Time: 9135000000
                9135  Test stimulus is: a=23862, b=-6560, id=0
Data Matched. Golden: 590065207, Netlist: 590065207, Time: 9145000000
                9145  Test stimulus is: a=20908, b=11729, id=3
Data Matched. Golden: -1439438778, Netlist: -1439438778, Time: 9155000000
                9155  Test stimulus is: a=-11563, b=-4529, id=1
Data Matched. Golden: -1387069951, Netlist: -1387069951, Time: 9165000000
                9165  Test stimulus is: a=-4068, b=24413, id=3
Data Matched. Golden: -1486382035, Netlist: -1486382035, Time: 9175000000
                9175  Test stimulus is: a=-3253, b=-11498, id=3
Data Matched. Golden: -1448979041, Netlist: -1448979041, Time: 9185000000
                9185  Test stimulus is: a=30125, b=20236, id=2
Data Matched. Golden: 1199674707, Netlist: 1199674707, Time: 9195000000
                9195  Test stimulus is: a=23555, b=-14998, id=2
Data Matched. Golden: 846396817, Netlist: 846396817, Time: 9205000000
                9205  Test stimulus is: a=27806, b=-17441, id=2
Data Matched. Golden: 361432371, Netlist: 361432371, Time: 9215000000
                9215  Test stimulus is: a=-1991, b=13107, id=0
Data Matched. Golden: 335336334, Netlist: 335336334, Time: 9225000000
                9225  Test stimulus is: a=-19349, b=-6177, id=1
Data Matched. Golden: -1329460268, Netlist: -1329460268, Time: 9235000000
                9235  Test stimulus is: a=27361, b=-26236, id=0
Data Matched. Golden: -382506862, Netlist: -382506862, Time: 9245000000
                9245  Test stimulus is: a=28225, b=31381, id=3
Data Matched. Golden: -443731543, Netlist: -443731543, Time: 9255000000
                9255  Test stimulus is: a=-3758, b=-7690, id=3
Data Matched. Golden: -414832523, Netlist: -414832523, Time: 9265000000
                9265  Test stimulus is: a=-4523, b=-13126, id=1
Data Matched. Golden: -355463625, Netlist: -355463625, Time: 9275000000
                9275  Test stimulus is: a=-3133, b=7568, id=2
Data Matched. Golden: -406217406, Netlist: -406217406, Time: 9285000000
                9285  Test stimulus is: a=-24514, b=28572, id=1
Data Matched. Golden: -1055877633, Netlist: -1055877633, Time: 9295000000
                9295  Test stimulus is: a=24359, b=9140, id=1
Data Matched. Golden: -833236373, Netlist: -833236373, Time: 9305000000
                9305  Test stimulus is: a=32218, b=-5284, id=3
Data Matched. Golden: -1003476285, Netlist: -1003476285, Time: 9315000000
                9315  Test stimulus is: a=28350, b=30956, id=3
Data Matched. Golden: -125873685, Netlist: -125873685, Time: 9325000000
                9325  Test stimulus is: a=19973, b=21564, id=0
Data Matched. Golden: 24480366, Netlist: 24480366, Time: 9335000000
                9335  Test stimulus is: a=-29366, b=1141, id=0
Data Matched. Golden: -9026240, Netlist: -9026240, Time: 9345000000
                9345  Test stimulus is: a=641, b=-4675, id=0
Data Matched. Golden: -12022915, Netlist: -12022915, Time: 9355000000
                9355  Test stimulus is: a=21059, b=-7478, id=2
Data Matched. Golden: -169502117, Netlist: -169502117, Time: 9365000000
                9365  Test stimulus is: a=1748, b=11415, id=0
Data Matched. Golden: -149548697, Netlist: -149548697, Time: 9375000000
                9375  Test stimulus is: a=-12872, b=-28376, id=3
Data Matched. Golden: 239382187, Netlist: 239382187, Time: 9385000000
                9385  Test stimulus is: a=5753, b=8491, id=0
Data Matched. Golden: -100699974, Netlist: -100699974, Time: 9395000000
                9395  Test stimulus is: a=-30502, b=21219, id=3
Data Matched. Golden: -407839751, Netlist: -407839751, Time: 9405000000
                9405  Test stimulus is: a=-19189, b=-11253, id=2
Data Matched. Golden: 115233843, Netlist: 115233843, Time: 9415000000
                9415  Test stimulus is: a=29458, b=3698, id=3
Data Matched. Golden: -298904067, Netlist: -298904067, Time: 9425000000
                9425  Test stimulus is: a=640, b=-22424, id=1
Data Matched. Golden: -313255427, Netlist: -313255427, Time: 9435000000
                9435  Test stimulus is: a=-22318, b=-31281, id=1
Data Matched. Golden: 384873931, Netlist: 384873931, Time: 9445000000
                9445  Test stimulus is: a=-1414, b=-240, id=3
Data Matched. Golden: 385213291, Netlist: 385213291, Time: 9455000000
                9455  Test stimulus is: a=24610, b=-14804, id=2
Data Matched. Golden: -249092597, Netlist: -249092597, Time: 9465000000
                9465  Test stimulus is: a=-25615, b=8789, id=2
Data Matched. Golden: -474222832, Netlist: -474222832, Time: 9475000000
                9475  Test stimulus is: a=-27877, b=17951, id=1
Data Matched. Golden: -115206736, Netlist: -115206736, Time: 9485000000
                9485  Test stimulus is: a=-14442, b=-5879, id=0
Data Matched. Golden: -389318314, Netlist: -389318314, Time: 9495000000
                9495  Test stimulus is: a=-27640, b=-14573, id=1
Data Matched. Golden: 287590984, Netlist: 287590984, Time: 9505000000
                9505  Test stimulus is: a=-2688, b=-23978, id=2
Data Matched. Golden: -324865450, Netlist: -324865450, Time: 9515000000
                9515  Test stimulus is: a=12722, b=-13420, id=0
Data Matched. Golden: -495594690, Netlist: -495594690, Time: 9525000000
                9525  Test stimulus is: a=11242, b=9178, id=3
Data Matched. Golden: 390770060, Netlist: 390770060, Time: 9535000000
                9535  Test stimulus is: a=-3782, b=-3195, id=0
Data Matched. Golden: -483511200, Netlist: -483511200, Time: 9545000000
                9545  Test stimulus is: a=2886, b=-17731, id=3
Data Matched. Golden: 339598394, Netlist: 339598394, Time: 9555000000
                9555  Test stimulus is: a=13499, b=-14244, id=1
Data Matched. Golden: 147318638, Netlist: 147318638, Time: 9565000000
                9565  Test stimulus is: a=-19777, b=-29715, id=2
Data Matched. Golden: 104162355, Netlist: 104162355, Time: 9575000000
                9575  Test stimulus is: a=-4968, b=-27235, id=1
Data Matched. Golden: 282622118, Netlist: 282622118, Time: 9585000000
                9585  Test stimulus is: a=-5561, b=15083, id=1
Data Matched. Golden: 198745555, Netlist: 198745555, Time: 9595000000
                9595  Test stimulus is: a=-4029, b=-16056, id=1
Data Matched. Golden: 263435179, Netlist: 263435179, Time: 9605000000
                9605  Test stimulus is: a=-10855, b=11824, id=0
Data Matched. Golden: -24187165, Netlist: -24187165, Time: 9615000000
                9615  Test stimulus is: a=29331, b=-3120, id=1
Data Matched. Golden: 171922459, Netlist: 171922459, Time: 9625000000
                9625  Test stimulus is: a=-15073, b=-29624, id=0
Data Matched. Golden: 422335387, Netlist: 422335387, Time: 9635000000
                9635  Test stimulus is: a=5522, b=-1208, id=1
Data Matched. Golden: 165251883, Netlist: 165251883, Time: 9645000000
                9645  Test stimulus is: a=27108, b=14746, id=3
Data Matched. Golden: 564986451, Netlist: 564986451, Time: 9655000000
                9655  Test stimulus is: a=21281, b=-19822, id=1
Data Matched. Golden: 143154469, Netlist: 143154469, Time: 9665000000
                9665  Test stimulus is: a=-17659, b=24601, id=0
Data Matched. Golden: -12093672, Netlist: -12093672, Time: 9675000000
                9675  Test stimulus is: a=4055, b=-23379, id=2
Data Matched. Golden: -106895517, Netlist: -106895517, Time: 9685000000
                9685  Test stimulus is: a=-460, b=18589, id=1
Data Matched. Golden: 134603529, Netlist: 134603529, Time: 9695000000
                9695  Test stimulus is: a=-32210, b=27031, id=0
Data Matched. Golden: -977564027, Netlist: -977564027, Time: 9705000000
                9705  Test stimulus is: a=28658, b=9697, id=0
Data Matched. Golden: -699667401, Netlist: -699667401, Time: 9715000000
                9715  Test stimulus is: a=19792, b=2889, id=2
Data Matched. Golden: -642488313, Netlist: -642488313, Time: 9725000000
                9725  Test stimulus is: a=-32073, b=-30119, id=0
Data Matched. Golden: 323518374, Netlist: 323518374, Time: 9735000000
                9735  Test stimulus is: a=-17513, b=-18392, id=3
Data Matched. Golden: 456702625, Netlist: 456702625, Time: 9745000000
                9745  Test stimulus is: a=13828, b=8271, id=2
Data Matched. Golden: 437889762, Netlist: 437889762, Time: 9755000000
                9755  Test stimulus is: a=21294, b=-4151, id=1
Data Matched. Golden: 368311231, Netlist: 368311231, Time: 9765000000
                9765  Test stimulus is: a=21925, b=-22543, id=0
Data Matched. Golden: -56365513, Netlist: -56365513, Time: 9775000000
                9775  Test stimulus is: a=31491, b=19404, id=1
Data Matched. Golden: 979362595, Netlist: 979362595, Time: 9785000000
                9785  Test stimulus is: a=5231, b=-9553, id=3
Data Matched. Golden: 929390852, Netlist: 929390852, Time: 9795000000
                9795  Test stimulus is: a=-1069, b=-10955, id=0
Data Matched. Golden: -44654618, Netlist: -44654618, Time: 9805000000
                9805  Test stimulus is: a=-8985, b=13937, id=0
Data Matched. Golden: -169878563, Netlist: -169878563, Time: 9815000000
                9815  Test stimulus is: a=22173, b=-15820, id=0
Data Matched. Golden: -520655423, Netlist: -520655423, Time: 9825000000
                9825  Test stimulus is: a=2684, b=10673, id=3
Data Matched. Golden: 958037184, Netlist: 958037184, Time: 9835000000
                9835  Test stimulus is: a=-2723, b=-11127, id=1
Data Matched. Golden: 988336005, Netlist: 988336005, Time: 9845000000
                9845  Test stimulus is: a=-31937, b=15065, id=1
Data Matched. Golden: 507205100, Netlist: 507205100, Time: 9855000000
                9855  Test stimulus is: a=5360, b=26066, id=2
Data Matched. Golden: -380941663, Netlist: -380941663, Time: 9865000000
                9865  Test stimulus is: a=-17259, b=-8067, id=2
Data Matched. Golden: -241713310, Netlist: -241713310, Time: 9875000000
                9875  Test stimulus is: a=24856, b=622, id=2
Data Matched. Golden: -226252878, Netlist: -226252878, Time: 9885000000
                9885  Test stimulus is: a=-12056, b=23069, id=3
Data Matched. Golden: 229085236, Netlist: 229085236, Time: 9895000000
                9895  Test stimulus is: a=-29293, b=28851, id=3
Data Matched. Golden: -616047107, Netlist: -616047107, Time: 9905000000
                9905  Test stimulus is: a=-17183, b=1054, id=3
Data Matched. Golden: -634157989, Netlist: -634157989, Time: 9915000000
                9915  Test stimulus is: a=9834, b=19403, id=2
Data Matched. Golden: -35443776, Netlist: -35443776, Time: 9925000000
                9925  Test stimulus is: a=23909, b=7645, id=1
Data Matched. Golden: -451373684, Netlist: -451373684, Time: 9935000000
                9935  Test stimulus is: a=-19682, b=-25503, id=2
Data Matched. Golden: 466506270, Netlist: 466506270, Time: 9945000000
                9945  Test stimulus is: a=31994, b=18105, id=3
Data Matched. Golden: 127877686, Netlist: 127877686, Time: 9955000000
                9955  Test stimulus is: a=3961, b=-8345, id=1
Data Matched. Golden: 94823141, Netlist: 94823141, Time: 9965000000
                9965  Test stimulus is: a=-28333, b=5668, id=2
Data Matched. Golden: 305914826, Netlist: 305914826, Time: 9975000000
                9975  Test stimulus is: a=-18119, b=14143, id=0
Data Matched. Golden: 49657809, Netlist: 49657809, Time: 9985000000
                9985  Test stimulus is: a=29565, b=-6846, id=1
Data Matched. Golden: -107578849, Netlist: -107578849, Time: 9995000000
                9995  Test stimulus is: a=-23444, b=-4056, id=3
Data Matched. Golden: -12489985, Netlist: -12489985, Time: 10005000000
               10005  Test stimulus is: a=8047, b=6424, id=1
Data Matched. Golden: 39203943, Netlist: 39203943, Time: 10015000000
               10015  Test stimulus is: a=26289, b=-1062, id=3
Data Matched. Golden: 11285025, Netlist: 11285025, Time: 10025000000
               10025  Test stimulus is: a=-24511, b=23842, id=3
Data Matched. Golden: -573106237, Netlist: -573106237, Time: 10035000000
               10035  Test stimulus is: a=-7151, b=12047, id=1
Data Matched. Golden: -659254334, Netlist: -659254334, Time: 10045000000
               10045  Test stimulus is: a=22365, b=-8402, id=0
Data Matched. Golden: -138252921, Netlist: -138252921, Time: 10055000000
               10055  Test stimulus is: a=31917, b=6424, id=1
Data Matched. Golden: -454219526, Netlist: -454219526, Time: 10065000000
               10065  Test stimulus is: a=-1515, b=32500, id=2
Data Matched. Golden: -187490421, Netlist: -187490421, Time: 10075000000
               10075  Test stimulus is: a=27811, b=21745, id=3
Data Matched. Golden: 150530669, Netlist: 150530669, Time: 10085000000
               10085  Test stimulus is: a=-22240, b=17714, id=2
Data Matched. Golden: -581449781, Netlist: -581449781, Time: 10095000000
               10095  Test stimulus is: a=719, b=-1070, id=3
Data Matched. Golden: 149761339, Netlist: 149761339, Time: 10105000000
               10105  Test stimulus is: a=2406, b=-10536, id=0
Data Matched. Golden: -606799397, Netlist: -606799397, Time: 10115000000


***Random Functionality Tests are ended***



**** All Comparison Matched ***
Simulation Passed
- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v:109: Verilog $finish
INFO: SGT: Gate simulation for design: mac_32 had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: mac_32
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_mac_32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 18.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.3 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 20.5 MiB, delta_rss +2.2 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 14
Swept block(s)      : 1
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 419
    .input     :      35
    .output    :      32
    0-LUT      :       2
    6-LUT      :     220
    RS_DSP_MULT:       2
    adder_carry:      64
    dffre      :      64
  Nets  : 509
    Avg Fanout:     2.1
    Max Fanout:   128.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1557
  Timing Graph Edges: 4528
  Timing Graph Levels: 72
# Build Timing Graph took 0.00 seconds (max_rss 20.7 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$4275' Fanout: 64 pins (4.1%), 64 blocks (15.3%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:294:execute$4275'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$4275' Source: '$auto$clkbufmap.cc:294:execute$4275.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.1 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif'.

After removing unused inputs...
	total blocks: 419, total nets: 509, total inputs: 35, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    11/299       3%                            3    64 x 46    
    22/299       7%                            5    64 x 46    
    33/299      11%                            6    64 x 46    
    44/299      14%                            7    64 x 46    
    55/299      18%                            8    64 x 46    
    66/299      22%                           10    64 x 46    
    77/299      25%                           11    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
    88/299      29%                           11    64 x 46    
    99/299      33%                           11    64 x 46    
   110/299      36%                           12    64 x 46    
   121/299      40%                           13    64 x 46    
   132/299      44%                           14    64 x 46    
   143/299      47%                           14    64 x 46    
   154/299      51%                           15    64 x 46    
   165/299      55%                           16    64 x 46    
   176/299      58%                           16    64 x 46    
   187/299      62%                           17    64 x 46    
   198/299      66%                           18    64 x 46    
   209/299      69%                           18    64 x 46    
   220/299      73%                           19    64 x 46    
   231/299      77%                           20    64 x 46    
   242/299      80%                           20    64 x 46    
   253/299      84%                           27    64 x 46    
   264/299      88%                           38    64 x 46    
   275/299      91%                           49    64 x 46    
   286/299      95%                           60    64 x 46    
   297/299      99%                           71    64 x 46    
   308/299     103%                           82    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 142
  LEs used for logic and registers    : 0
  LEs used for logic only             : 142
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.5797e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0856e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.7777e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.01 Type: clb
	Block Utilization: 0.04 Type: dsp

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         67                               0.477612                     0.522388   
       clb         19                                     15                      11.9474   
       dsp          2                                     38                           32   
      bram          0                                      0                            0   
Absorbed logical nets 183 out of 509 nets, 326 nets not absorbed.

Netlist conversion complete.

# Packing took 0.21 seconds (max_rss 23.8 MiB, delta_rss +2.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.09 seconds).
# Load packing took 0.09 seconds (max_rss 62.1 MiB, delta_rss +38.3 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 326
Netlist num_blocks: 88
Netlist EMPTY blocks: 0.
Netlist io blocks: 67.
Netlist clb blocks: 19.
Netlist dsp blocks: 2.
Netlist bram blocks: 0.
Netlist inputs pins: 35
Netlist output pins: 32

Pb types usage...
  io               : 67
   io_output       : 32
    outpad         : 32
   io_input        : 35
    inpad          : 35
  clb              : 19
   clb_lr          : 19
    fle            : 146
     ble6          : 2
      lut6         : 2
       lut         : 2
      ff           : 2
       DFFRE       : 2
     ble5          : 160
      lut5         : 160
       lut         : 160
      ff           : 62
       DFFRE       : 62
     adder         : 64
      lut5         : 60
       lut         : 60
      adder_carry  : 64
  dsp              : 2
   dsp_lr          : 2
    RS_DSP_MULT    : 2

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		67	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		19	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		2	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.04 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 62.2 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.89 seconds (max_rss 479.4 MiB, delta_rss +417.2 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.44 seconds (max_rss 479.4 MiB, delta_rss +417.2 MiB)


Flow timing analysis took 0.00272752 seconds (0.00262834 STA, 9.9178e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 15.19 seconds (max_rss 479.4 MiB)
INFO: PAC: Design mac_32 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: mac_32
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.eblif --output mac_32_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/config.json
	--output	mac_32_pin_loc.place

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : mac_32_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
RapidCsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
Table.csv )  check:0
CReader::parse()  nr_= 5318  nc_= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 5318  num_cols= 76  start_GBOX_GPIO_row_= 415

  mode_names_.size()= 45
  mode_names_  MODE_GBOX_CC MODE_BP_DIR_A_TX MODE_BP_SDR_A_TX MODE_BP_DDR_A_TX MODE_RATE_3_A_TX MODE_RATE_4_A_TX MODE_RATE_5_A_TX MODE_RATE_6_A_TX MODE_RATE_7_A_TX MODE_RATE_8_A_TX MODE_RATE_9_A_TX MODE_RATE_10_A_TX MODE_BP_DIR_B_TX MODE_BP_SDR_B_TX MODE_BP_DDR_B_TX MODE_RATE_3_B_TX MODE_RATE_4_B_TX MODE_RATE_5_B_TX MODE_BP_DIR_A_RX MODE_BP_SDR_A_RX MODE_BP_DDR_A_RX MODE_RATE_3_A_RX MODE_RATE_4_A_RX MODE_RATE_5_A_RX MODE_RATE_6_A_RX MODE_RATE_7_A_RX MODE_RATE_8_A_RX MODE_RATE_9_A_RX MODE_RATE_10_A_RX MODE_BP_DIR_B_RX MODE_BP_SDR_B_RX MODE_BP_DDR_B_RX MODE_RATE_3_B_RX MODE_RATE_4_B_RX MODE_RATE_5_B_RX MODE_MIPI MODE_GPIO MODE_UART0 MODE_UART1 MODE_I2C MODE_SPI0 MODE_PWM MODE_DDR MODE_USB MODE_ETH

 ==        first row with Customer Internal Name : 2  (bcd-0   grp:System    BOOT_RST_N    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:  fc:  ci:BOOT_RST_N  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:0)
 == first row with unique Customer Internal Name : 15  (bcd-13   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:13)
 ==   first row with only Customer Internal Name : 67  (bcd-65   grp:CPU_IRQ        ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A  fc:fpga_clk_irq_src[0]  ci:cpu_irq_0_o  axi:1  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:65)
 ==         last row with Customer Internal Name : 388  (bcd-386   grp:AHB_S        ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:A2F  fc:fpga_hs_hsel[0]  ci:s0_hsel_i  axi:1  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:386)
  num_rows= 5318  num_cols= 76  start_GBOX_GPIO_row_= 415  start_CustomerInternal_row_= 65  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 4840  bcd_AXI_.size()= 319

	  has_edits : 1
port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.eblif

create_temp_pcf() : 52856.temp_pcf.pcf
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 36  output_idx.size()= 32
--- writing pcf inputs (36)
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
--- writing pcf outputs (32)

pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 52856.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 68  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : mac_32_pin_loc.place
  input pin TRANSLATED: clock0 --> $iopadmap$clock0
  input pin TRANSLATED: reset --> $iopadmap$reset

written 68 pins to mac_32_pin_loc.place
  min_pt_row= 13  max_pt_row= 846

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0
======== stats:
 --> got 36 inputs and 32 outputs
  min_pt_row= 15  max_pt_row= 848
  row0_GBOX_GPIO()= 415  row0_CustomerInternal()= 65

bcd_stats( numRows= 5318 )
              No_dir : 758
           Input_dir : 1992
          Output_dir : 1320
         HasBoth_dir : 840
      AllEnabled_dir : 408
        #AXI = 319
       #GPIO = 98
  #GBOX_GPIO = 4840
   #inp_colm A2F = 1831
   #out_colm F2A = 3387
======== end stats.
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --place --fix_clusters mac_32_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --place --fix_clusters mac_32_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_mac_32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'mac_32_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: mac_32_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconneCRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
cted pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 20.5 MiB, delta_rss +2.1 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 14
Swept block(s)      : 1
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 419
    .input     :      35
    .output    :      32
    0-LUT      :       2
    6-LUT      :     220
    RS_DSP_MULT:       2
    adder_carry:      64
    dffre      :      64
  Nets  : 509
    Avg Fanout:     2.1
    Max Fanout:   128.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1557
  Timing Graph Edges: 4528
  Timing Graph Levels: 72
# Build Timing Graph took 0.00 seconds (max_rss 20.7 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$4275' Fanout: 64 pins (4.1%), 64 blocks (15.3%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:294:execute$4275'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$4275' Source: '$auto$clkbufmap.cc:294:execute$4275.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load packing took 0.09 seconds (max_rss 60.7 MiB, delta_rss +39.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 326
Netlist num_blocks: 88
Netlist EMPTY blocks: 0.
Netlist io blocks: 67.
Netlist clb blocks: 19.
Netlist dsp blocks: 2.
Netlist bram blocks: 0.
Netlist inputs pins: 35
Netlist output pins: 32

Pb types usage...
  io               : 67
   io_output       : 32
    outpad         : 32
   io_input        : 35
    inpad          : 35
  clb              : 19
   clb_lr          : 19
    fle            : 146
     ble6          : 2
      lut6         : 2
       lut         : 2
      ff           : 2
       DFFRE       : 2
     ble5          : 160
      lut5         : 160
       lut         : 160
      ff           : 62
       DFFRE       : 62
     adder         : 64
      lut5         : 60
       lut         : 60
      adder_carry  : 64
  dsp              : 2
   dsp_lr          : 2
    RS_DSP_MULT    : 2

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		67	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		19	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		2	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.04 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.70 seconds (max_rss 478.3 MiB, delta_rss +417.0 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.23 seconds (max_rss 478.3 MiB, delta_rss +417.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 29.88 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.09 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 29.96 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 37.74 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 37.76 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading mac_32_pin_loc.place.

Warning 700: Block id[1] has an invalid name and it is going to be skipped.
Warning 701: Block id[0] has an invalid name and it is going to be skipped.
Warning 702: Block $iopadmap$clock0 has an invalid name and it is going to be skipped.
Warning 703: Block a[0] has an invalid name and it is going to be skipped.
Warning 704: Block a[1] has an invalid name and it is going to be skipped.
Warning 705: Block a[2] has an invalid name and it is going to be skipped.
Warning 706: Block a[3] has an invalid name and it is going to be skipped.
Warning 707: Block a[4] has an invalid name and it is going to be skipped.
Warning 708: Block a[5] has an invalid name and it is going to be skipped.
Warning 709: Block a[6] has an invalid name and it is going to be skipped.
Warning 710: Block a[7] has an invalid name and it is going to be skipped.
Warning 711: Block a[8] has an invalid name and it is going to be skipped.
Warning 712: Block a[9] has an invalid name and it is going to be skipped.
Warning 713: Block a[10] has an invalid name and it is going to be skipped.
Warning 714: Block a[11] has an invalid name and it is going to be skipped.
Warning 715: Block a[12] has an invalid name and it is going to be skipped.
Warning 716: Block a[13] has an invalid name and it is going to be skipped.
Warning 717: Block a[14] has an invalid name and it is going to be skipped.
Warning 718: Block a[15] has an invalid name and it is going to be skipped.
Warning 719: Block b[0] has an invalid name and it is going to be skipped.
Warning 720: Block b[1] has an invalid name and it is going to be skipped.
Warning 721: Block b[2] has an invalid name and it is going to be skipped.
Warning 722: Block b[3] has an invalid name and it is going to be skipped.
Warning 723: Block b[4] has an invalid name and it is going to be skipped.
Warning 724: Block b[5] has an invalid name and it is going to be skipped.
Warning 725: Block b[6] has an invalid name and it is going to be skipped.
Warning 726: Block b[7] has an invalid name and it is going to be skipped.
Warning 727: Block b[8] has an invalid name and it is going to be skipped.
Warning 728: Block b[9] has an invalid name and it is going to be skipped.
Warning 729: Block b[10] has an invalid name and it is going to be skipped.
Warning 730: Block b[11] has an invalid name and it is going to be skipped.
Warning 731: Block b[12] has an invalid name and it is going to be skipped.
Warning 732: Block b[13] has an invalid name and it is going to be skipped.
Warning 733: Block b[14] has an invalid name and it is going to be skipped.
Warning 734: Block b[15] has an invalid name and it is going to be skipped.
Warning 735: Block out:out[0] has an invalid name and it is going to be skipped.
Warning 736: Block out:out[1] has an invalid name and it is going to be skipped.
Warning 737: Block out:out[2] has an invalid name and it is going to be skipped.
Warning 738: Block out:out[3] has an invalid name and it is going to be skipped.
Warning 739: Block out:out[4] has an invalid name and it is going to be skipped.
Warning 740: Block out:out[5] has an invalid name and it is going to be skipped.
Warning 741: Block out:out[6] has an invalid name and it is going to be skipped.
Warning 742: Block out:out[7] has an invalid name and it is going to be skipped.
Warning 743: Block out:out[8] has an invalid name and it is going to be skipped.
Warning 744: Block out:out[9] has an invalid name and it is going to be skipped.
Warning 745: Block out:out[10] has an invalid name and it is going to be skipped.
Warning 746: Block out:out[11] has an invalid name and it is going to be skipped.
Warning 747: Block out:out[12] has an invalid name and it is going to be skipped.
Warning 748: Block out:out[13] has an invalid name and it is going to be skipped.
Warning 749: Block out:out[14] has an invalid name and it is going to be skipped.
Warning 750: Block out:out[15] has an invalid name and it is going to be skipped.
Warning 751: Block out:out[16] has an invalid name and it is going to be skipped.
Warning 752: Block out:out[17] has an invalid name and it is going to be skipped.
Warning 753: Block out:out[18] has an invalid name and it is going to be skipped.
Warning 754: Block out:out[19] has an invalid name and it is going to be skipped.
Warning 755: Block out:out[20] has an invalid name and it is going to be skipped.
Warning 756: Block out:out[21] has an invalid name and it is going to be skipped.
Warning 757: Block out:out[22] has an invalid name and it is going to be skipped.
Warning 758: Block out:out[23] has an invalid name and it is going to be skipped.
Warning 759: Block out:out[24] has an invalid name and it is going to be skipped.
Warning 760: Block out:out[25] has an invalid name and it is going to be skipped.
Warning 761: Block out:out[26] has an invalid name and it is going to be skipped.
Warning 762: Block out:out[27] has an invalid name and it is going to be skipped.
Warning 763: Block out:out[28] has an invalid name and it is going to be skipped.
Warning 764: Block out:out[29] has an invalid name and it is going to be skipped.
Warning 765: Block out:out[30] has an invalid name and it is going to be skipped.
Warning 766: Block out:out[31] has an invalid name and it is going to be skipped.
Successfully read constraints file mac_32_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)

There are 386 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 7836

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 48.9719 td_cost: 2.60298e-07
Initial placement estimated Critical Path Delay (CPD): 8.31439 ns
Initial placement estimated setup Total Negative Slack (sTNS): -604.817 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -8.31439 ns

Initial placement estimated setup slack histogram:
[ -8.3e-09: -7.9e-09) 10 ( 10.4%) |***********************
[ -7.9e-09: -7.4e-09) 19 ( 19.8%) |*******************************************
[ -7.4e-09:   -7e-09) 13 ( 13.5%) |******************************
[   -7e-09: -6.5e-09) 21 ( 21.9%) |************************************************
[ -6.5e-09: -6.1e-09)  1 (  1.0%) |**
[ -6.1e-09: -5.6e-09)  0 (  0.0%) |
[ -5.6e-09: -5.2e-09)  0 (  0.0%) |
[ -5.2e-09: -4.7e-09)  0 (  0.0%) |
[ -4.7e-09: -4.3e-09) 12 ( 12.5%) |***************************
[ -4.3e-09: -3.8e-09) 20 ( 20.8%) |**********************************************
Placement contains 2 placement macros involving 8 blocks (average macro size 4.000000)

Moves per temperature: 195
Warning 767: Starting t: 48 of 88 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 1.0e-03   0.947      31.14 1.8902e-07   7.035       -531   -7.035   0.579  0.0273   63.0     1.00 0.000       195  0.200
   2    0.0 9.9e-04   0.973      27.32 1.7763e-07   6.546       -503   -6.546   0.579  0.0079   63.0     1.00 0.000       390  0.950
   3    0.0 9.4e-04   0.993      26.67 1.753e-07    6.488       -490   -6.488   0.379  0.0045   63.0     1.00 0.000       585  0.950
   4    0.0 9.0e-04   0.997      26.34 1.5903e-07   6.491       -488   -6.491   0.405  0.0039   59.2     1.43 0.000       780  0.950
   5    0.0 8.5e-04   0.987      25.59 1.4122e-07   6.787       -502   -6.787   0.441  0.0073   57.1     1.66 0.000       975  0.950
   6    0.0 8.1e-04   0.941      23.53 1.3192e-07   6.729       -494   -6.729   0.467  0.0205   57.2     1.66 0.000      1170  0.950
   7    0.0 7.7e-04   0.993      22.79 1.4404e-07   6.250       -481   -6.250   0.467  0.0081   58.7     1.48 0.000      1365  0.950
   8    0.0 7.3e-04   0.992      22.12 1.4267e-07   6.377       -488   -6.377   0.410  0.0040   60.3     1.31 0.000      1560  0.950
   9    0.0 6.9e-04   0.989      21.66 1.3898e-07   6.088       -469   -6.088   0.359  0.0056   58.5     1.51 0.000      1755  0.950
  10    0.0 6.6e-04   0.995      21.32 1.2554e-07   6.067       -466   -6.067   0.390  0.0035   53.7     2.05 0.000      1950  0.950
  11    0.0 6.3e-04   1.000      21.14 1.2242e-07   5.910       -457   -5.910   0.349  0.0018   51.0     2.35 0.000      2145  0.950
  12    0.0 6.0e-04   0.996      21.02 1.1604e-07   5.850       -455   -5.850   0.369  0.0013   46.4     2.88 0.000      2340  0.950
  13    0.0 5.7e-04   1.000      20.94 1.1037e-07   5.834       -455   -5.834   0.333  0.0009   43.1     3.25 0.000      2535  0.950
  14    0.0 5.4e-04   1.000      20.97 1.0494e-07   5.834       -456   -5.834   0.354  0.0032   38.5     3.77 0.000      2730  0.950
  15    0.0 5.1e-04   1.000      20.80 9.8603e-08   5.837       -455   -5.837   0.328  0.0021   35.2     4.14 0.000      2925  0.950
  16    0.0 4.9e-04   0.990      20.55 9.1418e-08   5.855       -460   -5.855   0.313  0.0098   31.3     4.58 0.000      3120  0.950
  17    0.0 4.6e-04   0.991      19.98 8.4203e-08   5.779       -450   -5.779   0.272  0.0052   27.3     5.03 0.000      3315  0.950
  18    0.0 4.4e-04   0.993      19.58 8.403e-08    5.658       -444   -5.658   0.328  0.0050   22.7     5.55 0.000      3510  0.950
  19    0.0 4.2e-04   0.997      19.40 7.5779e-08   5.776       -450   -5.776   0.313  0.0033   20.2     5.84 0.000      3705  0.950
  20    0.0 4.0e-04   0.982      18.65 8.0894e-08   5.600       -439   -5.600   0.251  0.0073   17.6     6.13 0.000      3900  0.950
  21    0.0 3.8e-04   0.999      18.56 7.8993e-08   5.539       -436   -5.539   0.251  0.0007   14.3     6.50 0.000      4095  0.950
  22    0.0 3.6e-04   0.995      18.34 7.7315e-08   5.539       -435   -5.539   0.256  0.0057   11.6     6.81 0.000      4290  0.950
  23    0.0 3.4e-04   1.000      18.04 7.7284e-08   5.546       -435   -5.546   0.256  0.0013    9.5     7.05 0.000      4485  0.950
  24    0.0 3.2e-04   0.996      17.92 7.7226e-08   5.546       -436   -5.546   0.390  0.0034    7.7     7.24 0.000      4680  0.950
  25    0.0 3.1e-04   1.001      17.80 7.4499e-08   5.641       -436   -5.641   0.205  0.0005    7.3     7.29 0.000      4875  0.950
  26    0.0 2.9e-04   0.985      17.47 7.2801e-08   5.641       -436   -5.641   0.297  0.0082    5.6     7.48 0.000      5070  0.950
  27    0.0 2.8e-04   0.998      17.27 7.1539e-08   5.594       -435   -5.594   0.221  0.0013    4.8     7.57 0.000      5265  0.950
  28    0.0 2.6e-04   1.000      17.26 7.454e-08    5.542       -436   -5.542   0.262  0.0005    3.8     7.69 0.000      5460  0.950
  29    0.0 2.5e-04   0.998      17.16 7.092e-08    5.594       -436   -5.594   0.313  0.0020    3.1     7.76 0.000      5655  0.950
  30    0.0 2.4e-04   0.999      16.99 7.0006e-08   5.594       -434   -5.594   0.287  0.0007    2.7     7.81 0.000      5850  0.950
  31    0.0 2.2e-04   0.998      16.94 7.0391e-08   5.557       -433   -5.557   0.210  0.0008    2.3     7.86 0.000      6045  0.950
  32    0.0 2.1e-04   0.999      16.86 6.9501e-08   5.557       -432   -5.557   0.174  0.0005    1.8     7.91 0.000      6240  0.950
  33    0.0 2.0e-04   0.999      16.85 6.9055e-08   5.557       -432   -5.557   0.205  0.0005    1.3     7.97 0.000      6435  0.950
  34    0.0 1.9e-04   0.998      16.85 6.8392e-08   5.557       -432   -5.557   0.185  0.0011    1.0     8.00 0.000      6630  0.950
  35    0.0 1.8e-04   0.998      16.81 7.0593e-08   5.536       -434   -5.536   0.128  0.0010    1.0     8.00 0.000      6825  0.950
  36    0.0 1.5e-04   1.000      16.78 6.8373e-08   5.557       -432   -5.557   0.128  0.0004    1.0     8.00 0.000      7020  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=16.7778, TD costs=6.95959e-08, CPD=  5.557 (ns) 
  37    0.0 1.2e-04   0.998      16.78 6.9276e-08   5.557       -434   -5.557   0.062  0.0014    1.0     8.00 0.000      7215  0.800
Checkpoint saved: bb_costs=16.7778, TD costs=7.01822e-08, CPD=  5.536 (ns) 
  38    0.0 9.4e-05   0.998      16.75 7.0048e-08   5.536       -433   -5.536   0.103  0.0012    1.0     8.00 0.000      7410  0.800
Checkpoint saved: bb_costs=16.7127, TD costs=6.9894e-08, CPD=  5.519 (ns) 
  39    0.0 7.5e-05   1.000      16.71 6.9886e-08   5.519       -431   -5.519   0.056  0.0002    1.0     8.00 0.000      7605  0.800
  40    0.0 6.0e-05   1.000      16.70 6.9896e-08   5.519       -431   -5.519   0.036  0.0003    1.0     8.00 0.000      7800  0.800
  41    0.0 4.8e-05   0.999      16.69 6.8547e-08   5.540       -432   -5.540   0.036  0.0012    1.0     8.00 0.000      7995  0.800
  42    0.0 3.8e-05   1.000      16.68 6.9969e-08   5.519       -431   -5.519   0.021  0.0001    1.0     8.00 0.000      8190  0.800
  43    0.0 3.1e-05   0.997      16.69 6.8946e-08   5.540       -433   -5.540   0.031  0.0002    1.0     8.00 0.000      8385  0.800
  44    0.0 2.5e-05   1.000      16.68 6.9842e-08   5.519       -431   -5.519   0.021  0.0004    1.0     8.00 0.000      8580  0.800
  45    0.0 2.0e-05   0.998      16.68 6.8387e-08   5.540       -432   -5.540   0.021  0.0012    1.0     8.00 0.000      8775  0.800
  46    0.0 1.6e-05   0.999      16.66 6.9829e-08   5.519       -431   -5.519   0.021  0.0005    1.0     8.00 0.000      8970  0.800
  47    0.0 0.0e+00   1.000      16.66 6.8531e-08   5.540       -432   -5.540   0.000  0.0000    1.0     8.00 0.000      9165  0.800
## Placement Quench took 0.00 seconds (max_rss 478.3 MiB)
post-quench CPD = 5.53993 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 2674

Completed placement consistency check successfully.

Swaps called: 9253

Aborted Move Reasons:
  macro_from swap to location illegal: 7

Placement estimated critical path delay (least slack): 5.51873 ns, Fmax: 181.201 MHz
Placement estimated setup Worst Negative Slack (sWNS): -5.51873 ns
Placement estimated setup Total Negative Slack (sTNS): -430.993 ns

Placement estimated setup slack histogram:
[ -5.5e-09: -5.3e-09)  8 (  8.3%) |****************
[ -5.3e-09: -5.1e-09)  9 (  9.4%) |******************
[ -5.1e-09:   -5e-09)  8 (  8.3%) |****************
[   -5e-09: -4.8e-09)  8 (  8.3%) |****************
[ -4.8e-09: -4.6e-09)  7 (  7.3%) |**************
[ -4.6e-09: -4.4e-09)  3 (  3.1%) |******
[ -4.4e-09: -4.2e-09)  9 (  9.4%) |******************
[ -4.2e-09:   -4e-09) 24 ( 25.0%) |************************************************
[   -4e-09: -3.9e-09)  5 (  5.2%) |**********
[ -3.9e-09: -3.7e-09) 15 ( 15.6%) |******************************

Placement estimated geomean non-virtual intra-domain period: 5.51873 ns (181.201 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 5.51873 ns (181.201 MHz)

Placement cost: 1, bb_cost: 16.7127, td_cost: 6.9894e-08, 

Placement resource usage:
  io  implemented as io_top   : 47
  io  implemented as io_bottom: 19
  io  implemented as io_left  : 1
  clb implemented as clb      : 19
  dsp implemented as dsp      : 2

Placement number of temperatures: 47
Placement total # of swap attempts: 9253
	Swaps accepted: 2361 (25.5 %)
	Swaps rejected: 6553 (70.8 %)
	Swaps aborted:  339 ( 3.7 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                16.91            18.27           81.73          0.00         
                   Median                 17.24            39.75           54.55          5.71         
                   Centroid               16.66            40.53           56.03          3.44         
                   W. Centroid            16.89            40.88           55.41          3.71         
                   W. Median              2.55             4.66            75.85          19.49        
                   Crit. Uniform          0.91             3.57            96.43          0.00         
                   Feasible Region        0.84             5.13            93.59          1.28         

clb                Uniform                4.53             1.91            96.42          1.67         
                   Median                 5.48             8.68            91.32          0.00         
                   Centroid               5.58             12.79           87.21          0.00         
                   W. Centroid            4.49             6.99            93.01          0.00         
                   W. Median              0.73             5.88            94.12          0.00         
                   Crit. Uniform          2.16             3.00            97.00          0.00         
                   Feasible Region        2.17             0.50            99.50          0.00         

dsp                Uniform                0.63             0.00            100.00         0.00         
                   Median                 0.51             2.13            48.94          48.94        
                   Centroid               0.63             0.00            44.83          55.17        
                   W. Centroid            0.43             0.00            60.00          40.00        
                   W. Median              0.06             0.00            0.00           100.00       
                   Crit. Uniform          0.35             0.00            100.00         0.00         
                   Feasible Region        0.25             0.00            73.91          26.09        


Placement Quench timing analysis took 0.00096499 seconds (0.000863477 STA, 0.000101513 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0557941 seconds (0.0512262 STA, 0.00456799 slack) (50 full updates: 50 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.17 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0557941 seconds (0.0512262 STA, 0.00456799 slack) (50 full updates: 50 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 82.77 seconds (max_rss 478.3 MiB)
Incr Slack updates 50 in 0.00151906 sec
Full Max Req/Worst Slack updates 25 in 0.00016884 sec
Incr Max Req/Worst Slack updates 25 in 0.000218956 sec
Incr Criticality updates 11 in 0.000459294 sec
Full Criticality updates 39 in 0.00170034 sec
INFO: PLC: Design mac_32 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: mac_32
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_mac_32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: mac_32_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architectureCRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 20.5 MiB, delta_rss +1.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 14
Swept block(s)      : 1
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 419
    .input     :      35
    .output    :      32
    0-LUT      :       2
    6-LUT      :     220
    RS_DSP_MULT:       2
    adder_carry:      64
    dffre      :      64
  Nets  : 509
    Avg Fanout:     2.1
    Max Fanout:   128.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1557
  Timing Graph Edges: 4528
  Timing Graph Levels: 72
# Build Timing Graph took 0.00 seconds (max_rss 20.7 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$4275' Fanout: 64 pins (4.1%), 64 blocks (15.3%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:294:execute$4275'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$4275' Source: '$auto$clkbufmap.cc:294:execute$4275.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.09 seconds (max_rss 60.7 MiB, delta_rss +39.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 326
Netlist num_blocks: 88
Netlist EMPTY blocks: 0.
Netlist io blocks: 67.
Netlist clb blocks: 19.
Netlist dsp blocks: 2.
Netlist bram blocks: 0.
Netlist inputs pins: 35
Netlist output pins: 32

Pb types usage...
  io               : 67
   io_output       : 32
    outpad         : 32
   io_input        : 35
    inpad          : 35
  clb              : 19
   clb_lr          : 19
    fle            : 146
     ble6          : 2
      lut6         : 2
       lut         : 2
      ff           : 2
       DFFRE       : 2
     ble5          : 160
      lut5         : 160
       lut         : 160
      ff           : 62
       DFFRE       : 62
     adder         : 64
      lut5         : 60
       lut         : 60
      adder_carry  : 64
  dsp              : 2
   dsp_lr          : 2
    RS_DSP_MULT    : 2

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		67	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		19	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		2	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.04 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.61 seconds (max_rss 478.3 MiB, delta_rss +417.0 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.17 seconds (max_rss 478.3 MiB, delta_rss +417.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place.

# Load Placement took 0.03 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 29.66 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.10 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 29.76 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  24 (  6.1%) |*****
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   9 (  2.3%) |**
[      0.4:      0.5)  53 ( 13.5%) |***********
[      0.5:      0.6)   8 (  2.0%) |**
[      0.6:      0.7)   2 (  0.5%) |
[      0.7:      0.8)  28 (  7.1%) |******
[      0.8:      0.9)  38 (  9.7%) |********
[      0.9:        1) 231 ( 58.8%) |***********************************************
## Initializing router criticalities took 0.01 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0   60665     325     386     196 ( 0.014%)    4007 ( 0.5%)    5.049     -430.4     -5.049      0.000      0.000      N/A
   2    0.0     0.5    3   29659     183     237     138 ( 0.010%)    4003 ( 0.4%)    5.049     -427.9     -5.049      0.000      0.000      N/A
   3    0.0     0.6    0   25991     146     197     103 ( 0.008%)    4044 ( 0.5%)    5.049     -430.4     -5.049      0.000      0.000      N/A
   4    0.0     0.8    0   23154     123     172      74 ( 0.005%)    4028 ( 0.5%)    5.049     -426.9     -5.049      0.000      0.000      N/A
   5    0.0     1.1    2   17089      95     132      47 ( 0.003%)    4079 ( 0.5%)    5.049     -431.2     -5.049      0.000      0.000      N/A
   6    0.0     1.4    0   13102      70      97      35 ( 0.003%)    4065 ( 0.5%)    5.049     -428.6     -5.049      0.000      0.000      N/A
   7    0.0     1.9    0   12481      66      94      38 ( 0.003%)    4101 ( 0.5%)    5.049     -432.1     -5.049      0.000      0.000      N/A
   8    0.0     2.4    0   12322      58      88      28 ( 0.002%)    4064 ( 0.5%)    5.049     -428.6     -5.049      0.000      0.000      N/A
   9    0.0     3.1    0   11625      44      73      21 ( 0.002%)    4129 ( 0.5%)    5.049     -430.7     -5.049      0.000      0.000      N/A
  10    0.0     4.1    0    8952      29      58      10 ( 0.001%)    4119 ( 0.5%)    5.049     -428.8     -5.049      0.000      0.000       26
  11    0.0     5.3    0    7270      25      41      11 ( 0.001%)    4154 ( 0.5%)    5.049     -430.6     -5.049      0.000      0.000       18
  12    0.0     6.9    0    6182      18      35       7 ( 0.001%)    4131 ( 0.5%)    5.049     -428.8     -5.049      0.000      0.000       19
  13    0.0     9.0    0    2394      11      11       3 ( 0.000%)    4138 ( 0.5%)    5.049     -428.9     -5.049      0.000      0.000       18
  14    0.0    11.6    0    1468       5       5       1 ( 0.000%)    4140 ( 0.5%)    5.049     -428.9     -5.049      0.000      0.000       16
  15    0.0    15.1    0    1181       2       2       1 ( 0.000%)    4140 ( 0.5%)    5.049     -428.9     -5.049      0.000      0.000       15
  16    0.0    19.7    0    1801       1       1       0 ( 0.000%)    4143 ( 0.5%)    5.049     -428.9     -5.049      0.000      0.000       15
Restoring best routing
Critical path: 5.0489 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  24 (  6.1%) |*****
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   8 (  2.0%) |**
[      0.4:      0.5)  54 ( 13.7%) |************
[      0.5:      0.6)   5 (  1.3%) |*
[      0.6:      0.7)   1 (  0.3%) |
[      0.7:      0.8)  26 (  6.6%) |******
[      0.8:      0.9)  61 ( 15.5%) |*************
[      0.9:        1) 214 ( 54.5%) |***********************************************
Router Stats: total_nets_routed: 1201 total_connections_routed: 1629 total_heap_pushes: 235336 total_heap_pops: 66711 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 235336 total_external_heap_pops: 66711 total_external_SOURCE_pushes: 1629 total_external_SOURCE_pops: 1331 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 1629 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 1629 total_external_SINK_pushes: 11749 total_external_SINK_pops: 10721 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 20540 total_external_IPIN_pops: 19434 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 1665 total_external_OPIN_pops: 1394 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 428 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 428 total_external_CHANX_pushes: 99678 total_external_CHANX_pops: 18642 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 3361 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 3361 total_external_CHANY_pushes: 100075 total_external_CHANY_pops: 15189 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 2722 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 2722 total_number_of_adding_all_rt: 12078 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.44 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 828459780
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 88 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
Found 506 mismatches between routing and packing results.
Fixed 308 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 88 blocks
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         67                               0.477612                     0.522388   
       clb         19                                     15                      11.9474   
       dsp          2                                     38                           32   
      bram          0                                      0                            0   
Absorbed logical nets 183 out of 509 nets, 326 nets not absorbed.


Average number of bends per net: 3.18769  Maximum # of bends: 17

Number of global nets: 1
Number of routed nets (nonglobal): 325
Wire length results (in units of 1 clb segments)...
	Total wirelength: 4143, average net length: 12.7477
	Maximum net length: 72

Wire length results in terms of physical segments...
	Total wiring segments used: 1531, average wire segments per net: 4.71077
	Maximum segments used by a net: 28
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 6

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    2 (  0.0%) |
[      0.2:      0.3)   28 (  0.5%) |
[      0.1:      0.2)   28 (  0.5%) |
[        0:      0.1) 5612 ( 99.0%) |**********************************************
Maximum routing channel utilization:      0.34 at (45,23)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.016      160
                         1       5   0.453      160
                         2       1   0.016      160
                         3       2   0.094      160
                         4       4   0.156      160
                         5       2   0.031      160
                         6       1   0.062      160
                         7       4   0.266      160
                         8       5   0.359      160
                         9       1   0.016      160
                        10       1   0.016      160
                        11       2   0.094      160
                        12       2   0.078      160
                        13       0   0.000      160
                        14       1   0.016      160
                        15       2   0.141      160
                        16       2   0.062      160
                        17       1   0.016      160
                        18       3   0.078      160
                        19       3   0.094      160
                        20       1   0.016      160
                        21       6   0.297      160
                        22      41   2.781      160
                        23      54   3.625      160
                        24      31   2.062      160
                        25      46   3.094      160
                        26      46   3.141      160
                        27      34   3.000      160
                        28      18   0.734      160
                        29      10   0.438      160
                        30       5   0.328      160
                        31       0   0.000      160
                        32       4   0.141      160
                        33       7   0.531      160
                        34      10   0.688      160
                        35       1   0.016      160
                        36       2   0.188      160
                        37       8   0.469      160
                        38       4   0.266      160
                        39       2   0.062      160
                        40       3   0.188      160
                        41       5   0.281      160
                        42       2   0.125      160
                        43       2   0.125      160
                        44      14   1.062      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       0   0.000      160
                        34       0   0.000      160
                        35       0   0.000      160
                        36       0   0.000      160
                        37       0   0.000      160
                        38       0   0.000      160
                        39       1   0.152      160
                        40       5   1.217      160
                        41       7   1.587      160
                        42       8   2.717      160
                        43      27   6.609      160
                        44      45  11.196      160
                        45      47  12.413      160
                        46      40   8.304      160
                        47      43   6.478      160
                        48      15   2.370      160
                        49       5   0.891      160
                        50       2   0.261      160
                        51       1   0.087      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 2.11999e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00513
                                             4     0.00317

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00207
                                             4     0.00625

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00361
                             L4         0.00472

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00361
                             L4    1     0.00472

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.6e-10:  4.4e-10)  4 (  4.2%) |*****
[  4.4e-10:  7.2e-10)  0 (  0.0%) |
[  7.2e-10:  9.9e-10) 18 ( 18.8%) |**********************
[  9.9e-10:  1.3e-09) 39 ( 40.6%) |************************************************
[  1.3e-09:  1.5e-09)  3 (  3.1%) |****
[  1.5e-09:  1.8e-09)  0 (  0.0%) |
[  1.8e-09:  2.1e-09)  0 (  0.0%) |
[  2.1e-09:  2.4e-09)  0 (  0.0%) |
[  2.4e-09:  2.7e-09) 11 ( 11.5%) |**************
[  2.7e-09:  2.9e-09) 21 ( 21.9%) |**************************

Final critical path delay (least slack): 5.0489 ns, Fmax: 198.063 MHz
Final setup Worst Negative Slack (sWNS): -5.0489 ns
Final setup Total Negative Slack (sTNS): -428.947 ns

Final setup slack histogram:
[   -5e-09: -4.9e-09)  7 (  7.3%) |****************
[ -4.9e-09: -4.8e-09)  8 (  8.3%) |******************
[ -4.8e-09: -4.7e-09) 13 ( 13.5%) |******************************
[ -4.7e-09: -4.5e-09) 13 ( 13.5%) |******************************
[ -4.5e-09: -4.4e-09) 11 ( 11.5%) |*************************
[ -4.4e-09: -4.3e-09)  9 (  9.4%) |*********************
[ -4.3e-09: -4.2e-09) 21 ( 21.9%) |************************************************
[ -4.2e-09:   -4e-09)  4 (  4.2%) |*********
[   -4e-09: -3.9e-09)  5 (  5.2%) |***********
[ -3.9e-09: -3.8e-09)  5 (  5.2%) |***********

Final geomean non-virtual intra-domain period: 5.0489 ns (198.063 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 5.0489 ns (198.063 MHz)

Writing Implementation Netlist: fabric_mac_32_post_synthesis.v
Writing Implementation Netlist: fabric_mac_32_post_synthesis.blif
Writing Implementation SDF    : fabric_mac_32_post_synthesis.sdf
Incr Slack updates 1 in 3.5105e-05 sec
Full Max Req/Worst Slack updates 1 in 8.658e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.1806e-05 sec
Flow timing analysis took 0.0606692 seconds (0.0564658 STA, 0.0042034 slack) (18 full updates: 0 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 45.28 seconds (max_rss 478.3 MiB)
Incr Slack updates 17 in 0.000522016 sec
Full Max Req/Worst Slack updates 1 in 1.0336e-05 sec
Incr Max Req/Worst Slack updates 16 in 0.000199011 sec
Incr Criticality updates 15 in 0.00100317 sec
Full Criticality updates 2 in 0.000151152 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synthesis.v_
INFO: RTE: Design mac_32 is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: mac_32
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  -DPNR=1 --top-module co_sim_mac_32 -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v --binary  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/post_pnr_wrapper_mac_32_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPG%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v:132:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                   : ... Suggest add newline.
  132 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: ../../../../../.././rtl/mac_32.v:52:10: Missing newline at end of file (POSIX 3.206).
                                                           : ... Suggest add newline.
   52 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_route.v:7311:10: Cell pin connected by name with empty reference: 'COUT'
 7311 |         .COUT(),
      |          ^~~~
%Warning-PINCONNECTEMPTY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_route.v:7849:10: Cell pin connected by name with empty reference: 'COUT'
 7849 |         .COUT(),
      |          ^~~~
%Warning-PINCONNECTEMPTY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_route.v:8227:10: Cell pin connected by name with empty reference: 'O'
 8227 |         .O()
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_route.v:8397:10: Cell pin connected by name with empty reference: 'O'
 8397 |         .O()
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RESET2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_CLK2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_CLK2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_EN2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_EN2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_DATA2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_DATA2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'ALMOST_EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'ALMOST_FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'PROG_EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'PROG_FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'OVERFLOW2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'UNDERFLOW2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WEN_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WEN_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'REN_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'REN_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'CLK_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'CLK_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'BE_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'BE_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'ADDR_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'ADDR_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WDATA_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WPARITY_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WDATA_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WPARITY_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RDATA_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RPARITY_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RDATA_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RPARITY_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WEN_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WEN_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'REN_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'REN_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'CLK_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'CLK_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'BE_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'BE_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'ADDR_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'ADDR_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WDATA_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WPARITY_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WDATA_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WPARITY_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RDATA_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RPARITY_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RDATA_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RPARITY_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RESET1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_CLK1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_CLK1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_EN1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_EN1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_DATA1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_DATA1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'ALMOST_EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'ALMOST_FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'PROG_EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'PROG_FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'OVERFLOW1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'UNDERFLOW1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'ACC_FIR'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'DLY_B'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'CLK'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'RESET'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'LOAD_ACC'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SATURATE'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SHIFT_RIGHT'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'ROUND'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SUBTRACT'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'DLY_B1'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'DLY_B2'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'CLK'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'RESET'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'ACC_FIR'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'LOAD_ACC'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SATURATE'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SHIFT_RIGHT'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'ROUND'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SUBTRACT'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'ACC_FIR'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'DLY_B'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'LOAD_ACC'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SATURATE'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SHIFT_RIGHT'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'ROUND'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SUBTRACT'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'DLY_B1'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'DLY_B2'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'ACC_FIR'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'LOAD_ACC'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SATURATE'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SHIFT_RIGHT'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'ROUND'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SUBTRACT'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'ACC_FIR'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'DLY_B'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'LOAD_ACC'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SATURATE'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SHIFT_RIGHT'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'ROUND'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SUBTRACT'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'DLY_B1'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'DLY_B2'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'ACC_FIR'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'LOAD_ACC'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SATURATE'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SHIFT_RIGHT'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'ROUND'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SUBTRACT'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'ACC_FIR'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'DLY_B'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'LOAD_ACC'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SATURATE'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SHIFT_RIGHT'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'ROUND'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SUBTRACT'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'DLY_B1'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'DLY_B2'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'ACC_FIR'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'LOAD_ACC'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SATURATE'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SHIFT_RIGHT'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'ROUND'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SUBTRACT'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:713:11: Cell has missing pin: 'ACC_FIR'
  713 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:713:11: Cell has missing pin: 'DLY_B'
  713 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'DLY_B1'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'DLY_B2'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'ACC_FIR'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:801:11: Cell has missing pin: 'ACC_FIR'
  801 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:801:11: Cell has missing pin: 'DLY_B'
  801 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'DLY_B1'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'DLY_B2'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'ACC_FIR'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:889:11: Cell has missing pin: 'ACC_FIR'
  889 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:889:11: Cell has missing pin: 'DLY_B'
  889 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'DLY_B1'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'DLY_B2'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'ACC_FIR'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:977:11: Cell has missing pin: 'ACC_FIR'
  977 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:977:11: Cell has missing pin: 'DLY_B'
  977 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'DLY_B1'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'DLY_B2'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'ACC_FIR'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:101:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  101 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:120:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  120 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:173:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  173 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:192:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  192 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:246:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  246 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:265:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  265 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:326:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  326 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:352:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  352 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:421:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  421 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:447:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  447 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:516:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:542:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  542 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:611:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  611 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:637:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  637 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:704:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  704 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:728:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  728 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:792:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  792 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:816:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  816 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:880:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  880 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:904:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  904 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:968:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  968 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:992:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  992 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:153:30: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  153 |         if (SPLIT_i == 1'b0) begin
      |                              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:154:34: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  154 |             if(FMODE1_i == 1'b1) begin   
      |                                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:177:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  177 |                 if (WMODE_A1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:179:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  179 |                 end else if (WMODE_A1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:181:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  181 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:186:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  186 |                 if (RMODE_B1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:188:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  188 |                 end else if (RMODE_B1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:190:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  190 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:217:22: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  217 |             end else begin
      |                      ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:367:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  367 |         end else begin 
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:368:55: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  368 |             if (FMODE1_i == 1'b1 || FMODE2_i == 1'b1) begin     
      |                                                       ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:399:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  399 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:401:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  401 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:406:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  406 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:408:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  408 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:413:43: Unnamed generate block 'genblk3' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  413 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:415:52: Unnamed generate block 'genblk3' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  415 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:419:43: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  419 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:421:52: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  421 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:470:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  470 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:733:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  733 |             else if (FMODE1_i == 1'b1 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:751:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  751 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:753:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  753 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:758:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:760:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  760 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:923:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  923 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b1) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1075:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1075 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1077:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1077 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1081:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1081 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1083:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:33:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   33 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:50:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   50 |     end else begin
      |              ^~~~~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/post_pnr_wrapper_mac_32_post_synth.v:697:6: Pin not found: '$iopadmap$id[0]'
  697 |     .\$iopadmap$id[0] (\$iopadmap$id [1]),
      |      ^~~~~~~~~~~~~~~~
%Error: Exiting due to 1 error(s)
ERROR: SPR: Design mac_32 simulation compilation failed!

ERROR: SPR: Design mac_32 Post-PnR simulation failed!

A_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Design mac_32 simulation compilation failed!
Design mac_32 Post-PnR simulation failed!

    while executing
"simulate pnr verilator"
    (file "../raptor_tcl.tcl" line 46)
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.20
Hash     : 3b67354
Date     : Mar 26 2024
Type     : Engineering
Log Time   : Tue Mar 26 09:28:39 2024 GMT

INFO: Created design: mac_32. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: mac_32
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/analysis/mac_32_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/analysis/mac_32_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/analysis/mac_32_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v' to AST representation.
Generating RTLIL representation for module `\mac_32_unit'.
Generating RTLIL representation for module `\mac_32'.
Warning: Replacing memory \input_b with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:46
Warning: Replacing memory \input_a with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:45
Successfully finished Verilog frontend.

-- Running command `hierarchy -top mac_32' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit

3.2. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit
Removed 0 unused modules.
Mapping positional arguments of cell mac_32.genblk1[1].a0 (mac_32_unit).
Mapping positional arguments of cell mac_32.genblk1[0].a0 (mac_32_unit).

Dumping file hier_info.json ...
 Process module "mac_32_unit"
Dumping file port_info.json ...

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 3fff9de4c9, CPU: user 0.04s system 0.01s, MEM: 15.47 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 96% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design mac_32 is analyzed
INFO: ANL: Top Modules: mac_32

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: mac_32
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s mac_32.ys -l mac_32_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s mac_32.ys -l mac_32_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `mac_32.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v' to AST representation.
Generating RTLIL representation for module `\mac_32_unit'.
Generating RTLIL representation for module `\mac_32'.
Warning: Replacing memory \input_b with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:46
Warning: Replacing memory \input_a with list of registers. See /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:45
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit

3.2. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit
Removed 0 unused modules.
Mapping positional arguments of cell mac_32.genblk1[1].a0 (mac_32_unit).
Mapping positional arguments of cell mac_32.genblk1[0].a0 (mac_32_unit).

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit

4.17.2. Analyzing design hierarchy..
Top module:  \mac_32
Used module:     \mac_32_unit
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19 in module mac_32.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19 in module mac_32.
Removed 2 dead cases from process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14 in module mac_32.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14 in module mac_32.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11$2 in module mac_32_unit.
Removed a total of 3 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 12 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~4 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$22'.
Creating decoders for process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19'.
     1/1: $1$mem2reg_rd$\output_bus$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:40$11_DATA[31:0]$21
Creating decoders for process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
     1/4: $1\input_b[0][15:0]
     2/4: $1\input_b[1][15:0]
     3/4: $1\input_a[0][15:0]
     4/4: $1\input_a[1][15:0]
Creating decoders for process `\mac_32_unit.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11$2'.
     1/1: $0\out[31:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mac_32.\output_bus[0]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$22'.
No latch inferred for signal `\mac_32.\output_bus[1]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$22'.
No latch inferred for signal `\mac_32.$mem2reg_rd$\output_bus$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:40$11_DATA' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19'.
No latch inferred for signal `\mac_32.\j' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.\input_a[0]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.\input_a[1]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.\input_b[0]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.\input_b[1]' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.$mem2reg_wr$\input_a$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:48$12_ADDR' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.$mem2reg_wr$\input_a$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:48$12_DATA' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.$mem2reg_wr$\input_b$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:49$13_ADDR' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
No latch inferred for signal `\mac_32.$mem2reg_wr$\input_b$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:49$13_DATA' from process `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mac_32_unit.\out' using process `\mac_32_unit.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11$2'.
  created $dff cell `$procdff$41' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$22'.
Found and cleaned up 1 empty switch in `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19'.
Removing empty process `mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:0$19'.
Found and cleaned up 2 empty switches in `\mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
Removing empty process `mac_32.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:43$14'.
Found and cleaned up 1 empty switch in `\mac_32_unit.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11$2'.
Removing empty process `mac_32_unit.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11$2'.
Cleaned up 4 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.
<suppressed ~5 debug messages>
Optimizing module mac_32_unit.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).
Deleting now unused module mac_32_unit.
<suppressed ~2 debug messages>

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 43 unused wires.
<suppressed ~1 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module mac_32...
Found and reported 0 problems.

4.28. Printing statistics.

=== mac_32 ===

   Number of wires:                 34
   Number of wire bits:            557
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add                            2
     $dff                            2
     $mul                            2
     $mux                            2
     $not                            5
     $pmux                           5

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\genblk1[1].a0.$procdff$41 ($dff) from module mac_32 (D = $flatten\genblk1[1].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4_Y, Q = \genblk1[1].a0.out, rval = 0).
Adding SRST signal on $flatten\genblk1[0].a0.$procdff$41 ($dff) from module mac_32 (D = $flatten\genblk1[0].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4_Y, Q = \genblk1[0].a0.out, rval = 0).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 2

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.63. Executing OPT_SHARE pass.

4.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.72. Executing OPT_SHARE pass.

4.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=64, #remove=0, time=0.17 sec.]

4.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.77. Executing WREDUCE pass (reducing word size of cells).

4.78. Executing PEEPOPT pass (run peephole optimizers).

4.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.80. Executing DEMUXMAP pass.

4.81. Printing statistics.

=== mac_32 ===

   Number of wires:                 28
   Number of wire bits:            489
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $add                            2
     $mul                            2
     $not                            1
     $pmux                           5
     $sdff                           2

4.82. Executing RS_DSP_MULTADD pass.

4.83. Executing WREDUCE pass (reducing word size of cells).

4.84. Executing RS_DSP_MACC pass.
Warning: The synchronous register element Generic DFF $auto$ff.cc:294:slice$43 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:37.22-37.78|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11.7-15.11"
Warning: The synchronous register element Generic DFF $auto$ff.cc:294:slice$42 (type: $sdff) cannot be merged in RS_DSP due to architectural limitations. Please address this issue in the RTL at line "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:37.22-37.78|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:11.7-15.11"

4.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~59 debug messages>

4.87. Printing statistics.

=== mac_32 ===

   Number of wires:                 34
   Number of wire bits:            617
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $__soft_mul                     2
     $add                            2
     $not                            1
     $pmux                           5
     $sdff                           2

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~94 debug messages>

4.89. Printing statistics.

=== mac_32 ===

   Number of wires:                 46
   Number of wire bits:           2869
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $__RS_MUL20X18                  2
     $add                            2
     $not                            1
     $pmux                           5
     $sdff                           2

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~33 debug messages>

4.93. Executing RS_DSP_SIMD pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~33 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Executing rs_pack_dsp_regs pass.
<suppressed ~4 debug messages>

4.97. Executing RS_DSP_IO_REGS pass.

4.98. Executing TECHMAP pass (map to technology primitives).

4.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~27 debug messages>

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.100. Printing statistics.

=== mac_32 ===

   Number of wires:                102
   Number of wire bits:           3605
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $add                            2
     $not                            1
     $pmux                           5
     $sdff                           2
     DSP38                           2

4.101. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mac_32:
  creating $macc model for $flatten\genblk1[0].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4 ($add).
  creating $macc model for $flatten\genblk1[1].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4 ($add).
  creating $alu model for $macc $flatten\genblk1[1].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4.
  creating $alu model for $macc $flatten\genblk1[0].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4.
  creating $alu cell for $flatten\genblk1[0].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4: $auto$alumacc.cc:485:replace_alu$54
  creating $alu cell for $flatten\genblk1[1].a0.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$4: $auto$alumacc.cc:485:replace_alu$57
  created 2 $alu and 0 $macc cells.

4.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.107. Executing OPT_SHARE pass.

4.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 70 unused wires.
<suppressed ~1 debug messages>

4.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.111. Printing statistics.

=== mac_32 ===

   Number of wires:                 36
   Number of wire bits:            729
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $alu                            2
     $not                            1
     $pmux                           5
     $sdff                           2
     DSP38                           2

4.112. Executing MEMORY pass.

4.112.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.112.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.112.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.112.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.112.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.112.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.112.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.112.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.112.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.112.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.113. Printing statistics.

=== mac_32 ===

   Number of wires:                 36
   Number of wire bits:            729
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $alu                            2
     $not                            1
     $pmux                           5
     $sdff                           2
     DSP38                           2

4.114. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~2 debug messages>

4.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.116. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.118. Executing Rs_BRAM_Split pass.

4.119. Executing TECHMAP pass (map to technology primitives).

4.119.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.119.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

Dumping port properties into 'port_info.json' file.

4.121. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.127. Executing OPT_SHARE pass.

4.128. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.131. Executing PMUXTREE pass.

4.132. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~5 debug messages>

4.133. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.134. Executing TECHMAP pass (map to technology primitives).

4.134.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.134.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.134.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~132 debug messages>

4.135. Printing statistics.

=== mac_32 ===

   Number of wires:                 87
   Number of wire bits:           1803
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                491
     $_DFF_P_                       64
     $_MUX_                        228
     $_NOT_                         65
     $_XOR_                         68
     CARRY                          64
     DSP38                           2

4.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.
<suppressed ~64 debug messages>

4.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.139. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.141. Executing OPT_SHARE pass.

4.142. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 67 unused cells and 48 unused wires.
<suppressed ~68 debug messages>

4.144. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.148. Executing OPT_SHARE pass.

4.149. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 2

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.
<suppressed ~32 debug messages>

4.153. Executing TECHMAP pass (map to technology primitives).

4.153.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.153.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.154. Printing statistics.

=== mac_32 ===

   Number of wires:                 39
   Number of wire bits:            796
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                360
     $_AND_                         32
     $_DFF_P_                       64
     $_MUX_                        130
     $_XOR_                         68
     CARRY                          64
     DSP38                           2

4.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.158. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.160. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.168. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.180. Printing statistics.

=== mac_32 ===

   Number of wires:                 39
   Number of wire bits:            796
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                360
     $_AND_                         32
     $_DFF_P_                       64
     $_MUX_                        130
     $_XOR_                         68
     CARRY                          64
     DSP38                           2

   Number of Generic REGs:          64

ABC-DFF iteration : 1

4.181. Executing ABC pass (technology mapping using ABC).

4.181.1. Summary of detected clock domains:
  360 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.181.2. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 294 gates and 455 wires to a netlist network with 160 inputs and 220 outputs (dfl=1).

4.181.2.1. Executing ABC.
[Time = 0.08 sec.]

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.185. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.187. Executing OPT_SHARE pass.

4.188. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 446 unused wires.
<suppressed ~1 debug messages>

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.191. Executing ABC pass (technology mapping using ABC).

4.191.1. Summary of detected clock domains:
  360 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.191.2. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 294 gates and 454 wires to a netlist network with 160 inputs and 220 outputs (dfl=1).

4.191.2.1. Executing ABC.
[Time = 0.11 sec.]

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.197. Executing OPT_SHARE pass.

4.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 518 unused wires.
<suppressed ~1 debug messages>

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.201. Executing ABC pass (technology mapping using ABC).

4.201.1. Summary of detected clock domains:
  360 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.201.2. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 294 gates and 454 wires to a netlist network with 160 inputs and 220 outputs (dfl=2).

4.201.2.1. Executing ABC.
[Time = 0.10 sec.]

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.205. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.207. Executing OPT_SHARE pass.

4.208. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.209. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 518 unused wires.
<suppressed ~1 debug messages>

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.211. Executing ABC pass (technology mapping using ABC).

4.211.1. Summary of detected clock domains:
  370 cells in clk=\clock0, en={ }, arst={ }, srst={ }

  #logic partitions = 1

4.211.2. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 304 gates and 464 wires to a netlist network with 160 inputs and 220 outputs (dfl=2).

4.211.2.1. Executing ABC.
[Time = 0.10 sec.]

4.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.215. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.217. Executing OPT_SHARE pass.

4.218. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.219. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 528 unused wires.
<suppressed ~1 debug messages>

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.221. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.224. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.225. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.227. Executing OPT_SHARE pass.

4.228. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.229. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.233. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.234. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.235. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.236. Executing OPT_SHARE pass.

4.237. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.241. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.243. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.245. Executing OPT_SHARE pass.

4.246. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.247. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.250. Executing BMUXMAP pass.

4.251. Executing DEMUXMAP pass.

4.252. Executing ABC pass (technology mapping using ABC).

4.252.1. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Extracted 230 gates and 454 wires to a netlist network with 224 inputs and 220 outputs (dfl=1).

4.252.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.13 sec. at Pass 2]{map}[6]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.16 sec. at Pass 4]{map}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.15 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    1.59 sec.
[Time = 3.65 sec.]

4.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.254. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.256. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.258. Executing OPT_SHARE pass.

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 454 unused wires.
<suppressed ~1 debug messages>

4.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.262. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.266. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.268. Executing OPT_SHARE pass.

4.269. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.270. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.274. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.275. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.276. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.277. Executing OPT_SHARE pass.

4.278. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=64, #solve=0, #remove=0, time=0.00 sec.]

4.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.282. Printing statistics.

=== mac_32 ===

   Number of wires:                101
   Number of wire bits:            796
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                350
     $_DFF_P_                       64
     $lut                          220
     CARRY                          64
     DSP38                           2

4.283. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.284. Executing RS_DFFSR_CONV pass.

4.285. Printing statistics.

=== mac_32 ===

   Number of wires:                101
   Number of wire bits:            796
   Number of public wires:          23
   Number of public wire bits:     360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                350
     $_DFF_P_                       64
     $lut                          220
     CARRY                          64
     DSP38                           2

4.286. Executing TECHMAP pass (map to technology primitives).

4.286.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.286.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.286.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~404 debug messages>

4.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.
<suppressed ~496 debug messages>

4.288. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.290. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
<suppressed ~372 debug messages>
Removed a total of 124 cells.

4.291. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.292. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 600 unused wires.
<suppressed ~1 debug messages>

4.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.295. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.296. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.297. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.298. Executing OPT_SHARE pass.

4.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..

4.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.302. Executing TECHMAP pass (map to technology primitives).

4.302.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.302.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.303. Executing ABC pass (technology mapping using ABC).

4.303.1. Extracting gate netlist of module `\mac_32' to `<abc-temp-dir>/input.blif'..
Extracted 312 gates and 538 wires to a netlist network with 224 inputs and 220 outputs (dfl=1).

4.303.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.11 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.12 sec. at Pass 2]{map}[6]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.15 sec. at Pass 4]{map}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.19 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.20 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 224  #Luts =   220  Max Lvl =   1  Avg Lvl =   1.00  [   0.18 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =    1.60 sec.
[Time = 3.66 sec.]

4.304. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

4.305. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mac_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.307. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mac_32.
Performed a total of 0 changes.

4.308. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mac_32'.
Removed a total of 0 cells.

4.309. Executing OPT_SHARE pass.

4.310. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 520 unused wires.
<suppressed ~1 debug messages>

4.312. Executing OPT_EXPR pass (perform const folding).
Optimizing module mac_32.

RUN-OPT ITERATIONS DONE : 1

4.313. Executing HIERARCHY pass (managing design hierarchy).

4.313.1. Analyzing design hierarchy..
Top module:  \mac_32

4.313.2. Analyzing design hierarchy..
Top module:  \mac_32
Removed 0 unused modules.

4.314. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mac_32..
Removed 0 unused cells and 11 unused wires.
<suppressed ~11 debug messages>

4.315. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.316. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-274.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.1-296.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306.1-313.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.1-334.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.1-362.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372.1-378.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.1-394.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404.1-410.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420.1-426.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436.1-442.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452.1-458.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468.1-480.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:490.1-502.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:512.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-546.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:556.1-563.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:573.1-584.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.1-610.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-654.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664.1-678.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:688.1-705.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.1-754.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.1-803.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.1-819.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.1-835.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.1-853.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.1-871.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.1-934.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.1-973.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.1-995.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.1-1023.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1037.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.1-1052.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1072.1-1122.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.1-1161.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1166.1-1212.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.317. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on mac_32.clock0[0].

4.318. Executing TECHMAP pass (map to technology primitives).

4.318.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.318.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

4.319. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port mac_32.clock0 using rs__I_BUF.
Mapping port mac_32.a using rs__I_BUF.
Mapping port mac_32.b using rs__I_BUF.
Mapping port mac_32.id using rs__I_BUF.
Mapping port mac_32.out using rs__O_BUF.
Mapping port mac_32.reset using rs__I_BUF.

4.320. Executing TECHMAP pass (map to technology primitives).

4.320.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.320.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~74 debug messages>

4.321. Printing statistics.

=== mac_32 ===

   Number of wires:                304
   Number of wire bits:            908
   Number of public wires:          12
   Number of public wire bits:     196
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                419
     $lut                          220
     CARRY                          64
     CLK_BUF                         1
     DFFRE                          64
     DSP38                           2
     I_BUF                          36
     O_BUF                          32

4.322. Executing TECHMAP pass (map to technology primitives).

4.322.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.322.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~301 debug messages>

4.323. Printing statistics.

=== mac_32 ===

   Number of wires:                744
   Number of wire bits:           1612
   Number of public wires:          12
   Number of public wire bits:     196
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                419
     CARRY                          64
     CLK_BUF                         1
     DFFRE                          64
     DSP38                           2
     I_BUF                          36
     LUT2                          184
     LUT3                           32
     LUT4                            2
     LUT6                            2
     O_BUF                          32

   Number of LUTs:                 220
   Number of REGs:                  64
   Number of CARRY ADDERs:          64
   Number of CARRY CHAINs:           2 (2x32)

5. Executing Verilog backend.
Dumping module `\mac_32'.

6. Executing BLIF backend.

7. Executing Verilog backend.
Dumping module `\mac_32'.
Dumping module `\interface_mac_32'.

8. Executing BLIF backend.
Run Script

9. Executing Verilog backend.
Dumping module `\interface_mac_32'.
Dumping module `\mac_32'.

10. Executing BLIF backend.

11. Executing Verilog backend.
Dumping module `\fabric_mac_32'.

12. Executing BLIF backend.

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: f312a734ca, CPU: user 2.02s system 0.06s, MEM: 27.17 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 94% 6x abc (33 sec), 1% 8x write_verilog (0 sec), ...
INFO: SYN: Design mac_32 is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: mac_32
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  --top-module co_sim_mac_32 -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v:132:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                   : ... Suggest add newline.
  132 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: ../../../../.././rtl/mac_32.v:52:10: Missing newline at end of file (POSIX 3.206).
                                                        : ... Suggest add newline.
   52 | endmodule
      |          ^
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4386:9: Cell has missing pin: 'COUT'
 4386 |   CARRY \$auto$alumacc.cc:485:replace_alu$54.final_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4664:9: Cell has missing pin: 'CIN'
 4664 |   CARRY \$auto$alumacc.cc:485:replace_alu$54.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4664:9: Cell has missing pin: 'O'
 4664 |   CARRY \$auto$alumacc.cc:485:replace_alu$54.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4671:9: Cell has missing pin: 'COUT'
 4671 |   CARRY \$auto$alumacc.cc:485:replace_alu$57.final_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4949:9: Cell has missing pin: 'CIN'
 4949 |   CARRY \$auto$alumacc.cc:485:replace_alu$57.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4949:9: Cell has missing pin: 'O'
 4949 |   CARRY \$auto$alumacc.cc:485:replace_alu$57.intermediate_adder  (
      |         ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'ACC_FIR'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'CLK'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'RESET'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'LOAD_ACC'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'SATURATE'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'SHIFT_RIGHT'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'ROUND'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4966:5: Cell has missing pin: 'SUBTRACT'
 4966 |   ) \$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'ACC_FIR'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'CLK'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'RESET'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'LOAD_ACC'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'SATURATE'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'SHIFT_RIGHT'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'ROUND'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:4987:5: Cell has missing pin: 'SUBTRACT'
 4987 |   ) \$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3  (
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-ASCRANGE: ../../../../.././rtl/mac_32.v:26:10: Ascending bit range vector: left < right of bit range: [0:1]
                                                      : ... note: In instance 'co_sim_mac_32.golden'
   26 |    input [0:$clog2(2+1) - 1] id;
      |          ^
                   /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v:21:1: ... note: In file included from 'co_sim_mac_32.v'
%Warning-ASCRANGE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:7:9: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                                                                : ... note: In instance 'co_sim_mac_32.netlist'
    7 |   input [0:1] id;
      |         ^
%Warning-ASCRANGE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1432:8: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                                                                   : ... note: In instance 'co_sim_mac_32.netlist'
 1432 |   wire [0:1] \$iopadmap$id ;
      |        ^
%Warning-ASCRANGE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v:10:8: Ascending bit range vector: left < right of bit range: [0:1]
                                                                                                                                               : ... note: In instance 'co_sim_mac_32'
   10 |    reg [0:2-1] id;
      |        ^
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:195:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  195 |             mult_a <= COEFF_3;
      |                    ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Warning-COMBDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:196:20: Non-blocking assignment '<=' in combinational logic process
                                                                                                                                                                                   : ... This will be executed as a blocking assignment '='!
  196 |             mult_b <= b_int;
      |                    ^~
%Warning-SYNCASYNCNET: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:21:15: Signal flopped as both synchronous and async: 'co_sim_mac_32.netlist.$flatten\genblk1[0____Vhsh707viSFBO9pV8wDujE1ZWOPJQVKoNV579uQU3eS5.ACC_FIR'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:292:7: ... Location of async usage
  292 |   if (ACC_FIR > 43)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:104:19: ... Location of sync usage
  104 |    acc_fir_reg <= ACC_FIR;
      |                   ^~~~~~~
%Warning-SYNCASYNCNET: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:21:15: Signal flopped as both synchronous and async: 'co_sim_mac_32.netlist.$flatten\genblk1[1____VhshNdMqWIjhft0qp9NFB3U3WLfeKakHJU66ZePOHoWE.ACC_FIR'
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:292:7: ... Location of async usage
  292 |   if (ACC_FIR > 43)
      |       ^~~~~~~
                       /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:104:19: ... Location of sync usage
  104 |    acc_fir_reg <= ACC_FIR;
      |                   ^~~~~~~
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1410:15: Signal unoptimizable: Circular combinational logic: 'co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$57.C'
 1410 |   wire [32:0] \$auto$alumacc.cc:485:replace_alu$57.C ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1410:15:      Example path: co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$57.C
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:18:20:      Example path: ASSIGNW
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: co_sim_mac_32.netlist.__Vcellout__$auto$alumacc.cc:485:replace_alu$57.genblk1.slice[29].genblk1.my_adder__COUT
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1410:15:      Example path: co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$57.C
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1395:15: Signal unoptimizable: Circular combinational logic: 'co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$54.C'
 1395 |   wire [32:0] \$auto$alumacc.cc:485:replace_alu$54.C ;
      |               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1395:15:      Example path: co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$54.C
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:18:20:      Example path: ASSIGNW
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: co_sim_mac_32.netlist.__Vcellout__$auto$alumacc.cc:485:replace_alu$54.genblk1.slice[29].genblk1.my_adder__COUT
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:15:10:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v:1395:15:      Example path: co_sim_mac_32.netlist.$auto$alumacc.cc:485:replace_alu$54.C
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/simulate_gate/obj_dir'
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated_fst_c.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated_timing.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/verilated_threads.cpp
/usr/bin/python3 /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vco_sim_mac_32.cpp Vco_sim_mac_32___024root__DepSet_h7cfb905b__0.cpp Vco_sim_mac_32___024root__DepSet_h5cd2546b__0.cpp Vco_sim_mac_32__main.cpp Vco_sim_mac_32__Trace__0.cpp Vco_sim_mac_32___024root__Slow.cpp Vco_sim_mac_32___024root__DepSet_h7cfb905b__0__Slow.cpp Vco_sim_mac_32___024root__DepSet_h5cd2546b__0__Slow.cpp Vco_sim_mac_32__Syms.cpp Vco_sim_mac_32__Trace__0__Slow.cpp Vco_sim_mac_32__TraceDecls__0__Slow.cpp > Vco_sim_mac_32__ALL.cpp
g++ -Os  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o Vco_sim_mac_32__ALL.o Vco_sim_mac_32__ALL.cpp
echo "" > Vco_sim_mac_32__ALL.verilator_deplist.tmp
Archive ar -rcs Vco_sim_mac_32__ALL.a Vco_sim_mac_32__ALL.o
g++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vco_sim_mac_32__ALL.a   -lz  -pthread -lpthread   -o Vco_sim_mac_32
rm Vco_sim_mac_32__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/simulate_gate/obj_dir'
Command: make -j -C obj_dir/ -f Vco_sim_mac_32.mk Vco_sim_mac_32
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/simulate_gate/obj_dir'
make: `Vco_sim_mac_32' is up to date.
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/simulate_gate/obj_dir'
Command: obj_dir/Vco_sim_mac_32


***Reset Test is applied***


                   5  Test stimulus is: a=0, b=0, id=0
Data Matched. Golden: 0, Netlist: 0, Time: 25000000


***Reset Test is ended***




***Directed Functionality Test is applied ***


                  35  Test stimulus is: a=8, b=4, id=1
Data Matched. Golden: 128, Netlist: 128, Time: 75000000


***Directed Functionality Test is ended***




***Directed Functionality Test is applied ***


                  75  Test stimulus is: a=-5, b=3, id=3
Data Matched. Golden: 68, Netlist: 68, Time: 115000000


***Directed Functionality Test is ended***




*** Random Functionality Tests are applied***


                 115  Test stimulus is: a=29636, b=23964, id=2
Data Matched. Golden: 710197104, Netlist: 710197104, Time: 125000000
                 125  Test stimulus is: a=-7964, b=-31880, id=0
Data Matched. Golden: 964089424, Netlist: 964089424, Time: 135000000
                 135  Test stimulus is: a=-24906, b=-28, id=3
Data Matched. Golden: 697436, Netlist: 697436, Time: 145000000
                 145  Test stimulus is: a=29011, b=5921, id=1
Data Matched. Golden: 172471567, Netlist: 172471567, Time: 155000000
                 155  Test stimulus is: a=-20539, b=-3198, id=2
Data Matched. Golden: 1029773146, Netlist: 1029773146, Time: 165000000
                 165  Test stimulus is: a=5685, b=-14062, id=2
Data Matched. Golden: 949830676, Netlist: 949830676, Time: 175000000
                 175  Test stimulus is: a=15357, b=16884, id=3
Data Matched. Golden: 431759155, Netlist: 431759155, Time: 185000000
                 185  Test stimulus is: a=19800, b=1202, id=0
Data Matched. Golden: 973630276, Netlist: 973630276, Time: 195000000
                 195  Test stimulus is: a=-31458, b=17822, id=2
Data Matched. Golden: 412985800, Netlist: 412985800, Time: 205000000
                 205  Test stimulus is: a=7406, b=27408, id=2
Data Matched. Golden: 615969448, Netlist: 615969448, Time: 215000000
                 215  Test stimulus is: a=-4765, b=-23872, id=1
Data Matched. Golden: 545509235, Netlist: 545509235, Time: 225000000
                 225  Test stimulus is: a=3874, b=-28922, id=1
Data Matched. Golden: 433465407, Netlist: 433465407, Time: 235000000
                 235  Test stimulus is: a=12899, b=-15752, id=3
Data Matched. Golden: 230280359, Netlist: 230280359, Time: 245000000
                 245  Test stimulus is: a=-9522, b=-265, id=1
Data Matched. Golden: 232803689, Netlist: 232803689, Time: 255000000
                 255  Test stimulus is: a=-19554, b=-10121, id=2
Data Matched. Golden: 813875482, Netlist: 813875482, Time: 265000000
                 265  Test stimulus is: a=3240, b=-7345, id=3
Data Matched. Golden: 209005889, Netlist: 209005889, Time: 275000000
                 275  Test stimulus is: a=-30316, b=12002, id=2
Data Matched. Golden: 450022850, Netlist: 450022850, Time: 285000000
                 285  Test stimulus is: a=6943, b=-19703, id=3
Data Matched. Golden: 72207960, Netlist: 72207960, Time: 295000000
                 295  Test stimulus is: a=-2529, b=-20604, id=1
Data Matched. Golden: 124315476, Netlist: 124315476, Time: 305000000
                 305  Test stimulus is: a=-22989, b=-5557, id=0
Data Matched. Golden: 577772723, Netlist: 577772723, Time: 315000000
                 315  Test stimulus is: a=-22285, b=11465, id=1
Data Matched. Golden: -131182049, Netlist: -131182049, Time: 325000000
                 325  Test stimulus is: a=26058, b=-10915, id=3
Data Matched. Golden: -415605119, Netlist: -415605119, Time: 335000000
                 335  Test stimulus is: a=-4828, b=-19729, id=1
Data Matched. Golden: -320353507, Netlist: -320353507, Time: 345000000
                 345  Test stimulus is: a=-9875, b=14137, id=0
Data Matched. Golden: 438169848, Netlist: 438169848, Time: 355000000
                 355  Test stimulus is: a=-5910, b=14530, id=0
Data Matched. Golden: 352297548, Netlist: 352297548, Time: 365000000
                 365  Test stimulus is: a=18772, b=-13533, id=1
Data Matched. Golden: -574394983, Netlist: -574394983, Time: 375000000
                 375  Test stimulus is: a=17331, b=32685, id=1
Data Matched. Golden: -7931248, Netlist: -7931248, Time: 385000000
                 385  Test stimulus is: a=31534, b=-18225, id=1
Data Matched. Golden: -582638398, Netlist: -582638398, Time: 395000000
                 395  Test stimulus is: a=-27177, b=1161, id=2
Data Matched. Golden: 320745051, Netlist: 320745051, Time: 405000000
                 405  Test stimulus is: a=-24657, b=-2577, id=1
Data Matched. Golden: -519097309, Netlist: -519097309, Time: 415000000
                 415  Test stimulus is: a=17215, b=-12593, id=2
Data Matched. Golden: 103956556, Netlist: 103956556, Time: 425000000
                 425  Test stimulus is: a=-7305, b=-25958, id=3
Data Matched. Golden: -329474119, Netlist: -329474119, Time: 435000000
                 435  Test stimulus is: a=8019, b=17071, id=0
Data Matched. Golden: 240848905, Netlist: 240848905, Time: 445000000
                 445  Test stimulus is: a=-19710, b=11259, id=0
Data Matched. Golden: 18934015, Netlist: 18934015, Time: 455000000
                 455  Test stimulus is: a=-9790, b=-12835, id=0
Data Matched. Golden: 144588665, Netlist: 144588665, Time: 465000000
                 465  Test stimulus is: a=-10140, b=-22943, id=1
Data Matched. Golden: -96832099, Netlist: -96832099, Time: 475000000
                 475  Test stimulus is: a=-8927, b=10227, id=1
Data Matched. Golden: -188128528, Netlist: -188128528, Time: 485000000
                 485  Test stimulus is: a=6389, b=5821, id=2
Data Matched. Golden: 181779034, Netlist: 181779034, Time: 495000000
                 495  Test stimulus is: a=9826, b=-24630, id=0
Data Matched. Golden: -60235346, Netlist: -60235346, Time: 505000000
                 505  Test stimulus is: a=-14523, b=-8104, id=0
Data Matched. Golden: 57459046, Netlist: 57459046, Time: 515000000
                 515  Test stimulus is: a=-8608, b=883, id=0
Data Matched. Golden: 49858182, Netlist: 49858182, Time: 525000000
                 525  Test stimulus is: a=-16067, b=-23444, id=2
Data Matched. Golden: 426532930, Netlist: 426532930, Time: 535000000
                 535  Test stimulus is: a=-25881, b=21047, id=3
Data Matched. Golden: -732845935, Netlist: -732845935, Time: 545000000
                 545  Test stimulus is: a=-27840, b=18483, id=0
Data Matched. Golden: -88033790, Netlist: -88033790, Time: 555000000
                 555  Test stimulus is: a=6838, b=-7465, id=2
Data Matched. Golden: -139079460, Netlist: -139079460, Time: 565000000
                 565  Test stimulus is: a=19047, b=-2477, id=0
Data Matched. Golden: -186258879, Netlist: -186258879, Time: 575000000
                 575  Test stimulus is: a=-5900, b=-31004, id=0
Data Matched. Golden: -3335279, Netlist: -3335279, Time: 585000000
                 585  Test stimulus is: a=17255, b=-10091, id=0
Data Matched. Golden: -177455484, Netlist: -177455484, Time: 595000000
                 595  Test stimulus is: a=7012, b=16789, id=2
Data Matched. Golden: -59731016, Netlist: -59731016, Time: 605000000
                 605  Test stimulus is: a=18237, b=28799, id=3
Data Matched. Golden: -207638572, Netlist: -207638572, Time: 615000000
                 615  Test stimulus is: a=-22308, b=-13332, id=2
Data Matched. Golden: 237679240, Netlist: 237679240, Time: 625000000
                 625  Test stimulus is: a=70, b=-3975, id=0
Data Matched. Golden: 237400990, Netlist: 237400990, Time: 635000000
                 635  Test stimulus is: a=18644, b=-14028, id=1
Data Matched. Golden: -469176604, Netlist: -469176604, Time: 645000000
                 645  Test stimulus is: a=23323, b=4866, id=1
Data Matched. Golden: -355686886, Netlist: -355686886, Time: 655000000
                 655  Test stimulus is: a=-12717, b=-20381, id=2
Data Matched. Golden: 496586167, Netlist: 496586167, Time: 665000000
                 665  Test stimulus is: a=10480, b=-20476, id=3
Data Matched. Golden: -570275366, Netlist: -570275366, Time: 675000000
                 675  Test stimulus is: a=-27400, b=-21469, id=0
Data Matched. Golden: 1084836767, Netlist: 1084836767, Time: 685000000
                 685  Test stimulus is: a=31073, b=-159, id=3
Data Matched. Golden: -575215973, Netlist: -575215973, Time: 695000000
                 695  Test stimulus is: a=-28462, b=27388, id=0
Data Matched. Golden: 305319511, Netlist: 305319511, Time: 705000000
                 705  Test stimulus is: a=-18821, b=6961, id=2
Data Matched. Golden: 174306530, Netlist: 174306530, Time: 715000000
                 715  Test stimulus is: a=23277, b=-1692, id=0
Data Matched. Golden: 134921846, Netlist: 134921846, Time: 725000000
                 725  Test stimulus is: a=21949, b=-16108, id=3
Data Matched. Golden: -928770465, Netlist: -928770465, Time: 735000000
                 735  Test stimulus is: a=2763, b=13019, id=1
Data Matched. Golden: -892798968, Netlist: -892798968, Time: 745000000
                 745  Test stimulus is: a=1358, b=30244, id=2
Data Matched. Golden: 175993198, Netlist: 175993198, Time: 755000000
                 755  Test stimulus is: a=11271, b=29952, id=2
Data Matched. Golden: 513582190, Netlist: 513582190, Time: 765000000
                 765  Test stimulus is: a=-6849, b=32057, id=1
Data Matched. Golden: -1112357361, Netlist: -1112357361, Time: 775000000
                 775  Test stimulus is: a=-31529, b=-8326, id=2
Data Matched. Golden: 776092644, Netlist: 776092644, Time: 785000000
                 785  Test stimulus is: a=-2436, b=28738, id=2
Data Matched. Golden: 706086876, Netlist: 706086876, Time: 795000000
                 795  Test stimulus is: a=-7050, b=30251, id=3
Data Matched. Golden: -1325626911, Netlist: -1325626911, Time: 805000000
                 805  Test stimulus is: a=30162, b=7842, id=2
Data Matched. Golden: 942617280, Netlist: 942617280, Time: 815000000
                 815  Test stimulus is: a=1289, b=-30193, id=0
Data Matched. Golden: 903698503, Netlist: 903698503, Time: 825000000
                 825  Test stimulus is: a=21220, b=25945, id=1
Data Matched. Golden: -775074011, Netlist: -775074011, Time: 835000000
                 835  Test stimulus is: a=27308, b=-25984, id=3
Data Matched. Golden: -1484645083, Netlist: -1484645083, Time: 845000000
                 845  Test stimulus is: a=-28438, b=-32115, id=3
Data Matched. Golden: -571358713, Netlist: -571358713, Time: 855000000
                 855  Test stimulus is: a=-1911, b=16144, id=2
Data Matched. Golden: 872847319, Netlist: 872847319, Time: 865000000
                 865  Test stimulus is: a=22982, b=28843, id=0
Data Matched. Golden: 1535717145, Netlist: 1535717145, Time: 875000000
                 875  Test stimulus is: a=26956, b=-13833, id=2
Data Matched. Golden: 1162834797, Netlist: 1162834797, Time: 885000000
                 885  Test stimulus is: a=-14252, b=-1007, id=1
Data Matched. Golden: -557006949, Netlist: -557006949, Time: 895000000
                 895  Test stimulus is: a=-29399, b=32272, id=0
Data Matched. Golden: 214070269, Netlist: 214070269, Time: 905000000
                 905  Test stimulus is: a=31089, b=5674, id=1
Data Matched. Golden: -380607963, Netlist: -380607963, Time: 915000000
                 915  Test stimulus is: a=-23412, b=12774, id=2
Data Matched. Golden: -84994619, Netlist: -84994619, Time: 925000000
                 925  Test stimulus is: a=-1914, b=29806, id=1
Data Matched. Golden: -437656647, Netlist: -437656647, Time: 935000000
                 935  Test stimulus is: a=-13970, b=22413, id=0
Data Matched. Golden: -398104229, Netlist: -398104229, Time: 945000000
                 945  Test stimulus is: a=24660, b=-31603, id=1
Data Matched. Golden: -1216986627, Netlist: -1216986627, Time: 955000000
                 955  Test stimulus is: a=-9514, b=24174, id=1
Data Matched. Golden: -1446978063, Netlist: -1446978063, Time: 965000000
                 965  Test stimulus is: a=4786, b=-25513, id=2
Data Matched. Golden: -520209447, Netlist: -520209447, Time: 975000000
                 975  Test stimulus is: a=-6556, b=-871, id=1
Data Matched. Golden: -1441267787, Netlist: -1441267787, Time: 985000000
                 985  Test stimulus is: a=25920, b=-6333, id=2
Data Matched. Golden: -684360807, Netlist: -684360807, Time: 995000000
                 995  Test stimulus is: a=-25610, b=-15385, id=3
Data Matched. Golden: -1047257937, Netlist: -1047257937, Time: 1005000000
                1005  Test stimulus is: a=-17374, b=16723, id=2
Data Matched. Golden: -974906209, Netlist: -974906209, Time: 1015000000
                1015  Test stimulus is: a=8462, b=8164, id=1
Data Matched. Golden: -978174169, Netlist: -978174169, Time: 1025000000
                1025  Test stimulus is: a=19520, b=6217, id=3
Data Matched. Golden: -856818329, Netlist: -856818329, Time: 1035000000
                1035  Test stimulus is: a=31753, b=16632, id=3
Data Matched. Golden: -328702433, Netlist: -328702433, Time: 1045000000
                1045  Test stimulus is: a=-9834, b=22032, id=2
Data Matched. Golden: -1191568897, Netlist: -1191568897, Time: 1055000000
                1055  Test stimulus is: a=26989, b=-28450, id=3
Data Matched. Golden: -1096539483, Netlist: -1096539483, Time: 1065000000
                1065  Test stimulus is: a=28544, b=-16931, id=3
Data Matched. Golden: -1579817947, Netlist: -1579817947, Time: 1075000000
                1075  Test stimulus is: a=3450, b=-1889, id=2
Data Matched. Golden: -1198085947, Netlist: -1198085947, Time: 1085000000
                1085  Test stimulus is: a=20408, b=-4452, id=3
Data Matched. Golden: -1670674363, Netlist: -1670674363, Time: 1095000000
                1095  Test stimulus is: a=-1868, b=-12215, id=3
Data Matched. Golden: -1647856743, Netlist: -1647856743, Time: 1105000000
                1105  Test stimulus is: a=13276, b=6377, id=2
Data Matched. Golden: -1113424895, Netlist: -1113424895, Time: 1115000000
                1115  Test stimulus is: a=-18657, b=-13473, id=1
Data Matched. Golden: -1396490982, Netlist: -1396490982, Time: 1125000000
                1125  Test stimulus is: a=21388, b=-7464, id=1
Data Matched. Golden: -1556131014, Netlist: -1556131014, Time: 1135000000
                1135  Test stimulus is: a=6504, b=-15335, id=0
Data Matched. Golden: -1213163735, Netlist: -1213163735, Time: 1145000000
                1145  Test stimulus is: a=27845, b=-153, id=3
Data Matched. Golden: -1560391299, Netlist: -1560391299, Time: 1155000000
                1155  Test stimulus is: a=-28225, b=6401, id=0
Data Matched. Golden: -1393831960, Netlist: -1393831960, Time: 1165000000
                1165  Test stimulus is: a=15683, b=2451, id=3
Data Matched. Golden: -1521952266, Netlist: -1521952266, Time: 1175000000
                1175  Test stimulus is: a=-21989, b=18247, id=0
Data Matched. Golden: -1795065243, Netlist: -1795065243, Time: 1185000000
                1185  Test stimulus is: a=20649, b=25450, id=1
Data Matched. Golden: -996435216, Netlist: -996435216, Time: 1195000000
                1195  Test stimulus is: a=-12134, b=-17842, id=3
Data Matched. Golden: -779940388, Netlist: -779940388, Time: 1205000000
                1205  Test stimulus is: a=7727, b=10537, id=1
Data Matched. Golden: -698520989, Netlist: -698520989, Time: 1215000000
                1215  Test stimulus is: a=11904, b=-1434, id=1
Data Matched. Golden: -715591325, Netlist: -715591325, Time: 1225000000
                1225  Test stimulus is: a=-19567, b=18529, id=1
Data Matched. Golden: -1078148268, Netlist: -1078148268, Time: 1235000000
                1235  Test stimulus is: a=-7710, b=-29692, id=2
Data Matched. Golden: -1566139923, Netlist: -1566139923, Time: 1245000000
                1245  Test stimulus is: a=29902, b=-16153, id=1
Data Matched. Golden: -1561155274, Netlist: -1561155274, Time: 1255000000
                1255  Test stimulus is: a=28827, b=-32180, id=2
Data Matched. Golden: 1801174513, Netlist: 1801174513, Time: 1265000000
                1265  Test stimulus is: a=-9576, b=-2963, id=1
Data Matched. Golden: -1532781586, Netlist: -1532781586, Time: 1275000000
                1275  Test stimulus is: a=-6780, b=-20960, id=3
Data Matched. Golden: -1390672786, Netlist: -1390672786, Time: 1285000000
                1285  Test stimulus is: a=-26159, b=-18165, id=3
Data Matched. Golden: -915494551, Netlist: -915494551, Time: 1295000000
                1295  Test stimulus is: a=15575, b=-2388, id=0
Data Matched. Golden: 1763981413, Netlist: 1763981413, Time: 1305000000
                1305  Test stimulus is: a=-11443, b=31432, id=2
Data Matched. Golden: 1404305037, Netlist: 1404305037, Time: 1315000000
                1315  Test stimulus is: a=-14116, b=30379, id=2
Data Matched. Golden: 975475073, Netlist: 975475073, Time: 1325000000
                1325  Test stimulus is: a=13236, b=-29242, id=3
Data Matched. Golden: -1302541663, Netlist: -1302541663, Time: 1335000000
                1335  Test stimulus is: a=-2796, b=17118, id=2
Data Matched. Golden: 927613145, Netlist: 927613145, Time: 1345000000
                1345  Test stimulus is: a=-3413, b=-27575, id=2
Data Matched. Golden: 1021726620, Netlist: 1021726620, Time: 1355000000
                1355  Test stimulus is: a=29228, b=27025, id=1
Data Matched. Golden: -512654963, Netlist: -512654963, Time: 1365000000
                1365  Test stimulus is: a=28423, b=-29032, id=2
Data Matched. Golden: 196550084, Netlist: 196550084, Time: 1375000000
                1375  Test stimulus is: a=-22890, b=17188, id=0
Data Matched. Golden: -196883236, Netlist: -196883236, Time: 1385000000
                1385  Test stimulus is: a=-14356, b=6140, id=1
Data Matched. Golden: -600800803, Netlist: -600800803, Time: 1395000000
                1395  Test stimulus is: a=16242, b=-26176, id=0
Data Matched. Golden: -622033828, Netlist: -622033828, Time: 1405000000
                1405  Test stimulus is: a=-9924, b=-19691, id=3
Data Matched. Golden: -405387319, Netlist: -405387319, Time: 1415000000
                1415  Test stimulus is: a=-23155, b=23235, id=0
Data Matched. Golden: -1160040253, Netlist: -1160040253, Time: 1425000000
                1425  Test stimulus is: a=-22460, b=25989, id=2
Data Matched. Golden: -1743753193, Netlist: -1743753193, Time: 1435000000
                1435  Test stimulus is: a=-25653, b=-9327, id=2
Data Matched. Golden: -1504487662, Netlist: -1504487662, Time: 1445000000
                1445  Test stimulus is: a=-25436, b=28091, id=3
Data Matched. Golden: -1119909995, Netlist: -1119909995, Time: 1455000000
                1455  Test stimulus is: a=16389, b=19521, id=2
Data Matched. Golden: -1184557993, Netlist: -1184557993, Time: 1465000000
                1465  Test stimulus is: a=11514, b=30228, id=1
Data Matched. Golden: -771864803, Netlist: -771864803, Time: 1475000000
                1475  Test stimulus is: a=10209, b=12688, id=1
Data Matched. Golden: -642333011, Netlist: -642333011, Time: 1485000000
                1485  Test stimulus is: a=3162, b=-5444, id=3
Data Matched. Golden: -659546939, Netlist: -659546939, Time: 1495000000
                1495  Test stimulus is: a=7903, b=-17470, id=2
Data Matched. Golden: -1322623403, Netlist: -1322623403, Time: 1505000000
                1505  Test stimulus is: a=21220, b=3848, id=0
Data Matched. Golden: -1240968843, Netlist: -1240968843, Time: 1515000000
                1515  Test stimulus is: a=-22915, b=-27516, id=1
Data Matched. Golden: -29017799, Netlist: -29017799, Time: 1525000000
                1525  Test stimulus is: a=15788, b=-20917, id=3
Data Matched. Golden: -359255395, Netlist: -359255395, Time: 1535000000
                1535  Test stimulus is: a=-13948, b=13542, id=1
Data Matched. Golden: -548139211, Netlist: -548139211, Time: 1545000000
                1545  Test stimulus is: a=9849, b=23209, id=0
Data Matched. Golden: -1012383402, Netlist: -1012383402, Time: 1555000000
                1555  Test stimulus is: a=12807, b=21334, id=3
Data Matched. Golden: -274914673, Netlist: -274914673, Time: 1565000000
                1565  Test stimulus is: a=8404, b=2892, id=3
Data Matched. Golden: -250610305, Netlist: -250610305, Time: 1575000000
                1575  Test stimulus is: a=8620, b=32240, id=1
Data Matched. Golden: 27298495, Netlist: 27298495, Time: 1585000000
                1585  Test stimulus is: a=-4626, b=-1589, id=0
Data Matched. Golden: -1005032688, Netlist: -1005032688, Time: 1595000000
                1595  Test stimulus is: a=8204, b=4878, id=3
Data Matched. Golden: 67317607, Netlist: 67317607, Time: 1605000000
                1605  Test stimulus is: a=-1407, b=-12987, id=2
Data Matched. Golden: -986759979, Netlist: -986759979, Time: 1615000000
                1615  Test stimulus is: a=-17276, b=-32414, id=1
Data Matched. Golden: 627301871, Netlist: 627301871, Time: 1625000000
                1625  Test stimulus is: a=16105, b=25523, id=3
Data Matched. Golden: 1038349786, Netlist: 1038349786, Time: 1635000000
                1635  Test stimulus is: a=5154, b=27424, id=2
Data Matched. Golden: -845416683, Netlist: -845416683, Time: 1645000000
                1645  Test stimulus is: a=-22942, b=2298, id=2
Data Matched. Golden: -898137399, Netlist: -898137399, Time: 1655000000
                1655  Test stimulus is: a=-4953, b=-8738, id=2
Data Matched. Golden: -854858085, Netlist: -854858085, Time: 1665000000
                1665  Test stimulus is: a=-20859, b=18339, id=1
Data Matched. Golden: 655816585, Netlist: 655816585, Time: 1675000000
                1675  Test stimulus is: a=-14757, b=10937, id=0
Data Matched. Golden: -1016255394, Netlist: -1016255394, Time: 1685000000
                1685  Test stimulus is: a=-28303, b=-10888, id=2
Data Matched. Golden: -708092330, Netlist: -708092330, Time: 1695000000
                1695  Test stimulus is: a=4697, b=28773, id=1
Data Matched. Golden: 790963366, Netlist: 790963366, Time: 1705000000
                1705  Test stimulus is: a=-5531, b=-13350, id=2
Data Matched. Golden: -634253480, Netlist: -634253480, Time: 1715000000
                1715  Test stimulus is: a=-18569, b=-1704, id=3
Data Matched. Golden: 822604942, Netlist: 822604942, Time: 1725000000
                1725  Test stimulus is: a=28752, b=-28213, id=0
Data Matched. Golden: -1445433656, Netlist: -1445433656, Time: 1735000000
                1735  Test stimulus is: a=18540, b=-5105, id=3
Data Matched. Golden: 727958242, Netlist: 727958242, Time: 1745000000
                1745  Test stimulus is: a=-10516, b=-10334, id=2
Data Matched. Golden: -1336761312, Netlist: -1336761312, Time: 1755000000
                1755  Test stimulus is: a=-28967, b=-25250, id=3
Data Matched. Golden: 1459374992, Netlist: 1459374992, Time: 1765000000
                1765  Test stimulus is: a=-22309, b=28026, id=0
Data Matched. Golden: -1961993346, Netlist: -1961993346, Time: 1775000000
                1775  Test stimulus is: a=-17067, b=-2756, id=2
Data Matched. Golden: -1914956694, Netlist: -1914956694, Time: 1785000000
                1785  Test stimulus is: a=-21623, b=24282, id=1
Data Matched. Golden: 934325306, Netlist: 934325306, Time: 1795000000
                1795  Test stimulus is: a=-8861, b=-11954, id=3
Data Matched. Golden: 1040249700, Netlist: 1040249700, Time: 1805000000
                1805  Test stimulus is: a=27084, b=25818, id=2
Data Matched. Golden: -1215701982, Netlist: -1215701982, Time: 1815000000
                1815  Test stimulus is: a=11039, b=-14704, id=1
Data Matched. Golden: 877932244, Netlist: 877932244, Time: 1825000000
                1825  Test stimulus is: a=12594, b=-27244, id=2
Data Matched. Golden: -1558812918, Netlist: -1558812918, Time: 1835000000
                1835  Test stimulus is: a=-28987, b=-15757, id=0
Data Matched. Golden: -1102064759, Netlist: -1102064759, Time: 1845000000
                1845  Test stimulus is: a=13224, b=6685, id=1
Data Matched. Golden: 966334684, Netlist: 966334684, Time: 1855000000
                1855  Test stimulus is: a=5289, b=-4947, id=3
Data Matched. Golden: 940170001, Netlist: 940170001, Time: 1865000000
                1865  Test stimulus is: a=4700, b=-22008, id=0
Data Matched. Golden: -1205502359, Netlist: -1205502359, Time: 1875000000
                1875  Test stimulus is: a=-7586, b=-6886, id=0
Data Matched. Golden: -1153265163, Netlist: -1153265163, Time: 1885000000
                1885  Test stimulus is: a=3076, b=-13529, id=3
Data Matched. Golden: 898554797, Netlist: 898554797, Time: 1895000000
                1895  Test stimulus is: a=12821, b=28600, id=2
Data Matched. Golden: -786584563, Netlist: -786584563, Time: 1905000000
                1905  Test stimulus is: a=-2984, b=13758, id=1
Data Matched. Golden: 857500925, Netlist: 857500925, Time: 1915000000
                1915  Test stimulus is: a=-23859, b=-14656, id=2
Data Matched. Golden: -436907059, Netlist: -436907059, Time: 1925000000
                1925  Test stimulus is: a=18224, b=13978, id=3
Data Matched. Golden: 1112235997, Netlist: 1112235997, Time: 1935000000
                1935  Test stimulus is: a=-18870, b=-8254, id=1
Data Matched. Golden: 1267988977, Netlist: 1267988977, Time: 1945000000
                1945  Test stimulus is: a=32287, b=30430, id=2
Data Matched. Golden: 545586351, Netlist: 545586351, Time: 1955000000
                1955  Test stimulus is: a=29081, b=29832, id=3
Data Matched. Golden: 2135533369, Netlist: 2135533369, Time: 1965000000
                1965  Test stimulus is: a=-24385, b=-8982, id=2
Data Matched. Golden: 764612421, Netlist: 764612421, Time: 1975000000
                1975  Test stimulus is: a=28220, b=16151, id=0
Data Matched. Golden: 1220393641, Netlist: 1220393641, Time: 1985000000
                1985  Test stimulus is: a=-18550, b=-13057, id=0
Data Matched. Golden: 1462600991, Netlist: 1462600991, Time: 1995000000
                1995  Test stimulus is: a=16424, b=32650, id=0
Data Matched. Golden: 1998844591, Netlist: 1998844591, Time: 2005000000
                2005  Test stimulus is: a=-13202, b=27196, id=3
Data Matched. Golden: 1776491777, Netlist: 1776491777, Time: 2015000000
                2015  Test stimulus is: a=7571, b=-15014, id=0
Data Matched. Golden: 1885173597, Netlist: 1885173597, Time: 2025000000
                2025  Test stimulus is: a=-4263, b=-14667, id=3
Data Matched. Golden: 1839017198, Netlist: 1839017198, Time: 2035000000
                2035  Test stimulus is: a=1996, b=18424, id=2
Data Matched. Golden: 1921947901, Netlist: 1921947901, Time: 2045000000
                2045  Test stimulus is: a=-6712, b=26717, id=1
Data Matched. Golden: 1659692694, Netlist: 1659692694, Time: 2055000000
                2055  Test stimulus is: a=8040, b=19121, id=0
Data Matched. Golden: 2075680741, Netlist: 2075680741, Time: 2065000000
                2065  Test stimulus is: a=10672, b=30599, id=1
Data Matched. Golden: 1986245222, Netlist: 1986245222, Time: 2075000000
                2075  Test stimulus is: a=1313, b=-12538, id=2
Data Matched. Golden: 2059218347, Netlist: 2059218347, Time: 2085000000
                2085  Test stimulus is: a=11115, b=-12071, id=0
Data Matched. Golden: 1925049182, Netlist: 1925049182, Time: 2095000000
                2095  Test stimulus is: a=-32734, b=9727, id=2
Data Matched. Golden: 1606645564, Netlist: 1606645564, Time: 2105000000
                2105  Test stimulus is: a=11714, b=990, id=3
Data Matched. Golden: 1997842082, Netlist: 1997842082, Time: 2115000000
                2115  Test stimulus is: a=-14057, b=-213, id=2
Data Matched. Golden: 1609639705, Netlist: 1609639705, Time: 2125000000
                2125  Test stimulus is: a=30061, b=-16064, id=2
Data Matched. Golden: 1126739801, Netlist: 1126739801, Time: 2135000000
                2135  Test stimulus is: a=-16121, b=3605, id=1
Data Matched. Golden: 1939725877, Netlist: 1939725877, Time: 2145000000
                2145  Test stimulus is: a=-18583, b=12128, id=2
Data Matched. Golden: 901365177, Netlist: 901365177, Time: 2155000000
                2155  Test stimulus is: a=23811, b=15742, id=0
Data Matched. Golden: 1276197939, Netlist: 1276197939, Time: 2165000000
                2165  Test stimulus is: a=18174, b=28123, id=1
Data Matched. Golden: -1844134017, Netlist: -1844134017, Time: 2175000000
                2175  Test stimulus is: a=-7106, b=-20344, id=1
Data Matched. Golden: -1699569553, Netlist: -1699569553, Time: 2185000000
                2185  Test stimulus is: a=23493, b=25030, id=2
Data Matched. Golden: 1864227729, Netlist: 1864227729, Time: 2195000000
                2195  Test stimulus is: a=24339, b=-13208, id=2
Data Matched. Golden: 1542758217, Netlist: 1542758217, Time: 2205000000
                2205  Test stimulus is: a=-9985, b=-30738, id=3
Data Matched. Golden: -1392650623, Netlist: -1392650623, Time: 2215000000
                2215  Test stimulus is: a=-18384, b=12186, id=3
Data Matched. Golden: -1616678047, Netlist: -1616678047, Time: 2225000000
                2225  Test stimulus is: a=-22629, b=-23354, id=1
Data Matched. Golden: -1088200381, Netlist: -1088200381, Time: 2235000000
                2235  Test stimulus is: a=28754, b=-15827, id=3
Data Matched. Golden: -1543289939, Netlist: -1543289939, Time: 2245000000
                2245  Test stimulus is: a=-17599, b=-18817, id=3
Data Matched. Golden: -1212129556, Netlist: -1212129556, Time: 2255000000
                2255  Test stimulus is: a=21003, b=-3882, id=3
Data Matched. Golden: -1293663202, Netlist: -1293663202, Time: 2265000000
                2265  Test stimulus is: a=16412, b=-27347, id=3
Data Matched. Golden: -1742482166, Netlist: -1742482166, Time: 2275000000
                2275  Test stimulus is: a=32530, b=-23928, id=0
Data Matched. Golden: 764380377, Netlist: 764380377, Time: 2285000000
                2285  Test stimulus is: a=16225, b=19502, id=0
Data Matched. Golden: 1080800327, Netlist: 1080800327, Time: 2295000000
                2295  Test stimulus is: a=-15401, b=32702, id=3
Data Matched. Golden: 2048841628, Netlist: 2048841628, Time: 2305000000
                2305  Test stimulus is: a=25829, b=-8766, id=2
Data Matched. Golden: 854383313, Netlist: 854383313, Time: 2315000000
                2315  Test stimulus is: a=30009, b=-8207, id=1
Data Matched. Golden: 1802557765, Netlist: 1802557765, Time: 2325000000
                2325  Test stimulus is: a=12709, b=-23430, id=0
Data Matched. Golden: 556611443, Netlist: 556611443, Time: 2335000000
                2335  Test stimulus is: a=-9948, b=-2844, id=3
Data Matched. Golden: 1830849877, Netlist: 1830849877, Time: 2345000000
                2345  Test stimulus is: a=28533, b=-15845, id=3
Data Matched. Golden: 1378744492, Netlist: 1378744492, Time: 2355000000
                2355  Test stimulus is: a=-5326, b=-18580, id=1
Data Matched. Golden: 1477701572, Netlist: 1477701572, Time: 2365000000
                2365  Test stimulus is: a=23904, b=-3136, id=0
Data Matched. Golden: 481648499, Netlist: 481648499, Time: 2375000000
                2375  Test stimulus is: a=2542, b=-24013, id=1
Data Matched. Golden: 1416660526, Netlist: 1416660526, Time: 2385000000
                2385  Test stimulus is: a=-29605, b=-25013, id=1
Data Matched. Golden: -2137796905, Netlist: -2137796905, Time: 2395000000
                2395  Test stimulus is: a=-10673, b=-28582, id=3
Data Matched. Golden: -1832741219, Netlist: -1832741219, Time: 2405000000
                2405  Test stimulus is: a=23360, b=-17915, id=1
Data Matched. Golden: 2043731677, Netlist: 2043731677, Time: 2415000000
                2415  Test stimulus is: a=-2631, b=31163, id=2
Data Matched. Golden: 399658646, Netlist: 399658646, Time: 2425000000
                2425  Test stimulus is: a=-14484, b=-22461, id=3
Data Matched. Golden: -1925910495, Netlist: -1925910495, Time: 2435000000
                2435  Test stimulus is: a=-20508, b=425, id=1
Data Matched. Golden: -1934626395, Netlist: -1934626395, Time: 2445000000
                2445  Test stimulus is: a=-31029, b=-10589, id=3
Data Matched. Golden: -1606060314, Netlist: -1606060314, Time: 2455000000
                2455  Test stimulus is: a=29872, b=29611, id=0
Data Matched. Golden: 1284198438, Netlist: 1284198438, Time: 2465000000
                2465  Test stimulus is: a=10133, b=23677, id=2
Data Matched. Golden: 1524117479, Netlist: 1524117479, Time: 2475000000
                2475  Test stimulus is: a=-8098, b=-4942, id=2
Data Matched. Golden: 1564137795, Netlist: 1564137795, Time: 2485000000
                2485  Test stimulus is: a=-28964, b=-19796, id=1
Data Matched. Golden: -1032688970, Netlist: -1032688970, Time: 2495000000
                2495  Test stimulus is: a=-15009, b=-19447, id=1
Data Matched. Golden: -740808947, Netlist: -740808947, Time: 2505000000
                2505  Test stimulus is: a=-7150, b=31499, id=0
Data Matched. Golden: 1338919945, Netlist: 1338919945, Time: 2515000000
                2515  Test stimulus is: a=-32422, b=3175, id=3
Data Matched. Golden: -843748797, Netlist: -843748797, Time: 2525000000
                2525  Test stimulus is: a=21766, b=-8402, id=3
Data Matched. Golden: -1026626729, Netlist: -1026626729, Time: 2535000000
                2535  Test stimulus is: a=18004, b=3790, id=2
Data Matched. Golden: 1407155105, Netlist: 1407155105, Time: 2545000000
                2545  Test stimulus is: a=-6558, b=-20036, id=3
Data Matched. Golden: -895230641, Netlist: -895230641, Time: 2555000000
                2555  Test stimulus is: a=-28192, b=-5345, id=1
Data Matched. Golden: -744544401, Netlist: -744544401, Time: 2565000000
                2565  Test stimulus is: a=9966, b=472, id=3
Data Matched. Golden: -739840449, Netlist: -739840449, Time: 2575000000
                2575  Test stimulus is: a=-8239, b=21970, id=0
Data Matched. Golden: 1226144275, Netlist: 1226144275, Time: 2585000000
                2585  Test stimulus is: a=-25935, b=-30311, id=0
Data Matched. Golden: 2012260060, Netlist: 2012260060, Time: 2595000000
                2595  Test stimulus is: a=28623, b=908, id=2
Data Matched. Golden: 2038249744, Netlist: 2038249744, Time: 2605000000
                2605  Test stimulus is: a=24131, b=6714, id=2
Data Matched. Golden: -2094702018, Netlist: -2094702018, Time: 2615000000
                2615  Test stimulus is: a=10035, b=25055, id=1
Data Matched. Golden: -488413524, Netlist: -488413524, Time: 2625000000
                2625  Test stimulus is: a=-1748, b=-25471, id=3
Data Matched. Golden: -443890216, Netlist: -443890216, Time: 2635000000
                2635  Test stimulus is: a=18151, b=8454, id=0
Data Matched. Golden: -1941253464, Netlist: -1941253464, Time: 2645000000
                2645  Test stimulus is: a=32710, b=31874, id=1
Data Matched. Golden: 598708324, Netlist: 598708324, Time: 2655000000
                2655  Test stimulus is: a=-24981, b=31216, id=0
Data Matched. Golden: 1573906936, Netlist: 1573906936, Time: 2665000000
                2665  Test stimulus is: a=8325, b=11840, id=2
Data Matched. Golden: 1672474936, Netlist: 1672474936, Time: 2675000000
                2675  Test stimulus is: a=-4406, b=15292, id=2
Data Matched. Golden: 1605098384, Netlist: 1605098384, Time: 2685000000
                2685  Test stimulus is: a=-23741, b=26893, id=2
Data Matched. Golden: 966631671, Netlist: 966631671, Time: 2695000000
                2695  Test stimulus is: a=-20242, b=11608, id=0
Data Matched. Golden: 731662535, Netlist: 731662535, Time: 2705000000
                2705  Test stimulus is: a=21057, b=30495, id=0
Data Matched. Golden: 1373795750, Netlist: 1373795750, Time: 2715000000
                2715  Test stimulus is: a=-17806, b=-2955, id=0
Data Matched. Golden: 1426412480, Netlist: 1426412480, Time: 2725000000
                2725  Test stimulus is: a=17910, b=-17953, id=0
Data Matched. Golden: 1104874250, Netlist: 1104874250, Time: 2735000000
                2735  Test stimulus is: a=-31033, b=-14647, id=0
Data Matched. Golden: 1559414601, Netlist: 1559414601, Time: 2745000000
                2745  Test stimulus is: a=28187, b=-8355, id=0
Data Matched. Golden: 1323912216, Netlist: 1323912216, Time: 2755000000
                2755  Test stimulus is: a=-25502, b=-29285, id=0
Data Matched. Golden: 2070738286, Netlist: 2070738286, Time: 2765000000
                2765  Test stimulus is: a=5143, b=-13202, id=3
Data Matched. Golden: 530810438, Netlist: 530810438, Time: 2775000000
                2775  Test stimulus is: a=-11440, b=27732, id=3
Data Matched. Golden: 213556358, Netlist: 213556358, Time: 2785000000
                2785  Test stimulus is: a=-11459, b=26035, id=2
Data Matched. Golden: 1772403221, Netlist: 1772403221, Time: 2795000000
                2795  Test stimulus is: a=-29017, b=78, id=1
Data Matched. Golden: 211293032, Netlist: 211293032, Time: 2805000000
                2805  Test stimulus is: a=5583, b=-17137, id=1
Data Matched. Golden: 115617161, Netlist: 115617161, Time: 2815000000
                2815  Test stimulus is: a=17353, b=-18860, id=1
Data Matched. Golden: -211660419, Netlist: -211660419, Time: 2825000000
                2825  Test stimulus is: a=8513, b=6613, id=3
Data Matched. Golden: -155363950, Netlist: -155363950, Time: 2835000000
                2835  Test stimulus is: a=9552, b=8176, id=0
Data Matched. Golden: 1850500373, Netlist: 1850500373, Time: 2845000000
                2845  Test stimulus is: a=3087, b=30470, id=3
Data Matched. Golden: -61303060, Netlist: -61303060, Time: 2855000000
                2855  Test stimulus is: a=-6991, b=-617, id=3
Data Matched. Golden: -56989613, Netlist: -56989613, Time: 2865000000
                2865  Test stimulus is: a=-7493, b=-14912, id=0
Data Matched. Golden: 1962235989, Netlist: 1962235989, Time: 2875000000
                2875  Test stimulus is: a=-19477, b=-28520, id=1
Data Matched. Golden: 498494427, Netlist: 498494427, Time: 2885000000
                2885  Test stimulus is: a=-32748, b=27214, id=0
Data Matched. Golden: 1071031917, Netlist: 1071031917, Time: 2895000000
                2895  Test stimulus is: a=-20956, b=-2744, id=2
Data Matched. Golden: 1128535181, Netlist: 1128535181, Time: 2905000000
                2905  Test stimulus is: a=-29874, b=-5857, id=3
Data Matched. Golden: 673466445, Netlist: 673466445, Time: 2915000000
                2915  Test stimulus is: a=16719, b=-18708, id=0
Data Matched. Golden: 815756129, Netlist: 815756129, Time: 2925000000
                2925  Test stimulus is: a=-32739, b=-377, id=0
Data Matched. Golden: 828098732, Netlist: 828098732, Time: 2935000000
                2935  Test stimulus is: a=-4950, b=-13770, id=3
Data Matched. Golden: 741627945, Netlist: 741627945, Time: 2945000000
                2945  Test stimulus is: a=31676, b=-32468, id=0
Data Matched. Golden: -200357636, Netlist: -200357636, Time: 2955000000
                2955  Test stimulus is: a=-14939, b=16506, id=2
Data Matched. Golden: -446940770, Netlist: -446940770, Time: 2965000000
                2965  Test stimulus is: a=-14268, b=-31228, id=1
Data Matched. Golden: 1187189049, Netlist: 1187189049, Time: 2975000000
                2975  Test stimulus is: a=-3593, b=21590, id=1
Data Matched. Golden: 1109616179, Netlist: 1109616179, Time: 2985000000
                2985  Test stimulus is: a=3972, b=-30898, id=2
Data Matched. Golden: -569667626, Netlist: -569667626, Time: 2995000000
                2995  Test stimulus is: a=-23330, b=-8148, id=3
Data Matched. Golden: 1299709019, Netlist: 1299709019, Time: 3005000000
                3005  Test stimulus is: a=28343, b=23790, id=1
Data Matched. Golden: 1973988989, Netlist: 1973988989, Time: 3015000000
                3015  Test stimulus is: a=27182, b=-4251, id=3
Data Matched. Golden: 1858438307, Netlist: 1858438307, Time: 3025000000
                3025  Test stimulus is: a=29358, b=-21525, id=2
Data Matched. Golden: -1201598576, Netlist: -1201598576, Time: 3035000000
                3035  Test stimulus is: a=-8925, b=21412, id=3
Data Matched. Golden: 1667336207, Netlist: 1667336207, Time: 3045000000
                3045  Test stimulus is: a=1172, b=-3524, id=2
Data Matched. Golden: -1205728704, Netlist: -1205728704, Time: 3055000000
                3055  Test stimulus is: a=30608, b=20039, id=1
Data Matched. Golden: -2014277377, Netlist: -2014277377, Time: 3065000000
                3065  Test stimulus is: a=-16300, b=-2301, id=3
Data Matched. Golden: -1976771077, Netlist: -1976771077, Time: 3075000000
                3075  Test stimulus is: a=-1914, b=12116, id=0
Data Matched. Golden: -1228918728, Netlist: -1228918728, Time: 3085000000
                3085  Test stimulus is: a=-10333, b=8011, id=3
Data Matched. Golden: -2059548740, Netlist: -2059548740, Time: 3095000000
                3095  Test stimulus is: a=-18953, b=18342, id=1
Data Matched. Golden: 1887782630, Netlist: 1887782630, Time: 3105000000
                3105  Test stimulus is: a=23098, b=15745, id=2
Data Matched. Golden: -865240718, Netlist: -865240718, Time: 3115000000
                3115  Test stimulus is: a=-6312, b=-25070, id=2
Data Matched. Golden: -706998878, Netlist: -706998878, Time: 3125000000
                3125  Test stimulus is: a=-30351, b=16100, id=1
Data Matched. Golden: 1399131530, Netlist: 1399131530, Time: 3135000000
                3135  Test stimulus is: a=29711, b=-25028, id=3
Data Matched. Golden: 655524622, Netlist: 655524622, Time: 3145000000
                3145  Test stimulus is: a=16017, b=-14001, id=1
Data Matched. Golden: 431270605, Netlist: 431270605, Time: 3155000000
                3155  Test stimulus is: a=1291, b=28688, id=0
Data Matched. Golden: -669962670, Netlist: -669962670, Time: 3165000000
                3165  Test stimulus is: a=32064, b=-18551, id=1
Data Matched. Golden: -163548659, Netlist: -163548659, Time: 3175000000
                3175  Test stimulus is: a=3065, b=24509, id=0
Data Matched. Golden: -594842585, Netlist: -594842585, Time: 3185000000
                3185  Test stimulus is: a=-27780, b=-10368, id=3
Data Matched. Golden: 124474381, Netlist: 124474381, Time: 3195000000
                3195  Test stimulus is: a=25290, b=21836, id=0
Data Matched. Golden: -42610145, Netlist: -42610145, Time: 3205000000
                3205  Test stimulus is: a=7005, b=-22798, id=0
Data Matched. Golden: -202310135, Netlist: -202310135, Time: 3215000000
                3215  Test stimulus is: a=6212, b=21585, id=3
Data Matched. Golden: 258560401, Netlist: 258560401, Time: 3225000000
                3225  Test stimulus is: a=9536, b=-23066, id=1
Data Matched. Golden: 38603025, Netlist: 38603025, Time: 3235000000
                3235  Test stimulus is: a=-16201, b=3928, id=1
Data Matched. Golden: -25034503, Netlist: -25034503, Time: 3245000000
                3245  Test stimulus is: a=-21650, b=8181, id=0
Data Matched. Golden: -379428785, Netlist: -379428785, Time: 3255000000
                3255  Test stimulus is: a=3682, b=-16232, id=1
Data Matched. Golden: -84800727, Netlist: -84800727, Time: 3265000000
                3265  Test stimulus is: a=28696, b=-271, id=0
Data Matched. Golden: -387205401, Netlist: -387205401, Time: 3275000000
                3275  Test stimulus is: a=-8601, b=28828, id=0
Data Matched. Golden: -635155029, Netlist: -635155029, Time: 3285000000
                3285  Test stimulus is: a=26046, b=2329, id=2
Data Matched. Golden: -574493895, Netlist: -574493895, Time: 3295000000
                3295  Test stimulus is: a=-13247, b=-2217, id=3
Data Matched. Golden: -55432128, Netlist: -55432128, Time: 3305000000
                3305  Test stimulus is: a=-17449, b=-29857, id=2
Data Matched. Golden: -53519102, Netlist: -53519102, Time: 3315000000
                3315  Test stimulus is: a=22, b=-5819, id=1
Data Matched. Golden: -55560146, Netlist: -55560146, Time: 3325000000
                3325  Test stimulus is: a=-5023, b=-3108, id=3
Data Matched. Golden: -39948662, Netlist: -39948662, Time: 3335000000
                3335  Test stimulus is: a=-28640, b=-17900, id=0
Data Matched. Golden: 459136898, Netlist: 459136898, Time: 3345000000
                3345  Test stimulus is: a=23243, b=-30815, id=2
Data Matched. Golden: -257096147, Netlist: -257096147, Time: 3355000000
                3355  Test stimulus is: a=-1875, b=-24226, id=2
Data Matched. Golden: -211672397, Netlist: -211672397, Time: 3365000000
                3365  Test stimulus is: a=-4766, b=-22709, id=1
Data Matched. Golden: 68282432, Netlist: 68282432, Time: 3375000000
                3375  Test stimulus is: a=6216, b=-5912, id=0
Data Matched. Golden: -248421389, Netlist: -248421389, Time: 3385000000
                3385  Test stimulus is: a=25351, b=-8637, id=1
Data Matched. Golden: -150674155, Netlist: -150674155, Time: 3395000000
                3395  Test stimulus is: a=-31968, b=-22874, id=0
Data Matched. Golden: 482814643, Netlist: 482814643, Time: 3405000000
                3405  Test stimulus is: a=20674, b=11061, id=0
Data Matched. Golden: 711489757, Netlist: 711489757, Time: 3415000000
                3415  Test stimulus is: a=-7527, b=2840, id=0
Data Matched. Golden: 690113077, Netlist: 690113077, Time: 3425000000
                3425  Test stimulus is: a=-19325, b=8409, id=3
Data Matched. Golden: -313178080, Netlist: -313178080, Time: 3435000000
                3435  Test stimulus is: a=17508, b=7320, id=3
Data Matched. Golden: -185019520, Netlist: -185019520, Time: 3445000000
                3445  Test stimulus is: a=29507, b=3868, id=1
Data Matched. Golden: -70886444, Netlist: -70886444, Time: 3455000000
                3455  Test stimulus is: a=-22958, b=-16529, id=1
Data Matched. Golden: 308586338, Netlist: 308586338, Time: 3465000000
                3465  Test stimulus is: a=-952, b=21559, id=3
Data Matched. Golden: 288062170, Netlist: 288062170, Time: 3475000000
                3475  Test stimulus is: a=-14990, b=5944, id=2
Data Matched. Golden: 601012517, Netlist: 601012517, Time: 3485000000
                3485  Test stimulus is: a=12092, b=26921, id=2
Data Matched. Golden: 926541249, Netlist: 926541249, Time: 3495000000
                3495  Test stimulus is: a=16231, b=22693, id=0
Data Matched. Golden: 1294871332, Netlist: 1294871332, Time: 3505000000
                3505  Test stimulus is: a=-4176, b=-16218, id=0
Data Matched. Golden: 1362597700, Netlist: 1362597700, Time: 3515000000
                3515  Test stimulus is: a=-20986, b=-30914, id=3
Data Matched. Golden: 936823374, Netlist: 936823374, Time: 3525000000
                3525  Test stimulus is: a=8409, b=32215, id=1
Data Matched. Golden: 1207719309, Netlist: 1207719309, Time: 3535000000
                3535  Test stimulus is: a=-13028, b=-25836, id=1
Data Matched. Golden: 1544310717, Netlist: 1544310717, Time: 3545000000
                3545  Test stimulus is: a=1774, b=5434, id=2
Data Matched. Golden: 1372237616, Netlist: 1372237616, Time: 3555000000
                3555  Test stimulus is: a=22382, b=-13340, id=2
Data Matched. Golden: 1073661736, Netlist: 1073661736, Time: 3565000000
                3565  Test stimulus is: a=13915, b=3339, id=3
Data Matched. Golden: 1590772902, Netlist: 1590772902, Time: 3575000000
                3575  Test stimulus is: a=14376, b=16193, id=1
Data Matched. Golden: 1823563470, Netlist: 1823563470, Time: 3585000000
                3585  Test stimulus is: a=12972, b=13590, id=2
Data Matched. Golden: 1249951216, Netlist: 1249951216, Time: 3595000000
                3595  Test stimulus is: a=18814, b=17995, id=0
Data Matched. Golden: 1588509146, Netlist: 1588509146, Time: 3605000000
                3605  Test stimulus is: a=-14035, b=-1836, id=3
Data Matched. Golden: 1849331730, Netlist: 1849331730, Time: 3615000000
                3615  Test stimulus is: a=19739, b=-28397, id=3
Data Matched. Golden: 1288803347, Netlist: 1288803347, Time: 3625000000
                3625  Test stimulus is: a=-25414, b=922, id=1
Data Matched. Golden: 1265371639, Netlist: 1265371639, Time: 3635000000
                3635  Test stimulus is: a=-11169, b=-12452, id=3
Data Matched. Golden: 1404448027, Netlist: 1404448027, Time: 3645000000
                3645  Test stimulus is: a=6296, b=-17729, id=3
Data Matched. Golden: 1292826243, Netlist: 1292826243, Time: 3655000000
                3655  Test stimulus is: a=-23525, b=10219, id=2
Data Matched. Golden: 1348107171, Netlist: 1348107171, Time: 3665000000
                3665  Test stimulus is: a=15238, b=8928, id=1
Data Matched. Golden: 1428871107, Netlist: 1428871107, Time: 3675000000
                3675  Test stimulus is: a=14766, b=25806, id=3
Data Matched. Golden: 1809922503, Netlist: 1809922503, Time: 3685000000
                3685  Test stimulus is: a=9224, b=-11437, id=1
Data Matched. Golden: 1704427615, Netlist: 1704427615, Time: 3695000000
                3695  Test stimulus is: a=19343, b=678, id=0
Data Matched. Golden: 1361221725, Netlist: 1361221725, Time: 3705000000
                3705  Test stimulus is: a=7562, b=25085, id=3
Data Matched. Golden: 1894120385, Netlist: 1894120385, Time: 3715000000
                3715  Test stimulus is: a=20099, b=18818, id=1
Data Matched. Golden: -2022623929, Netlist: -2022623929, Time: 3725000000
                3725  Test stimulus is: a=-15472, b=20904, id=0
Data Matched. Golden: 1037795037, Netlist: 1037795037, Time: 3735000000
                3735  Test stimulus is: a=-8301, b=21540, id=0
Data Matched. Golden: 858991497, Netlist: 858991497, Time: 3745000000
                3745  Test stimulus is: a=-9867, b=22691, id=0
Data Matched. Golden: 635099400, Netlist: 635099400, Time: 3755000000
                3755  Test stimulus is: a=-13738, b=-17553, id=0
Data Matched. Golden: 876242514, Netlist: 876242514, Time: 3765000000
                3765  Test stimulus is: a=4664, b=-23899, id=3
Data Matched. Golden: -2134088865, Netlist: -2134088865, Time: 3775000000
                3775  Test stimulus is: a=8104, b=-10282, id=1
Data Matched. Golden: 2077553103, Netlist: 2077553103, Time: 3785000000
                3785  Test stimulus is: a=-16933, b=-13738, id=2
Data Matched. Golden: 1108868068, Netlist: 1108868068, Time: 3795000000
                3795  Test stimulus is: a=17204, b=-20241, id=0
Data Matched. Golden: 760641904, Netlist: 760641904, Time: 3805000000
                3805  Test stimulus is: a=1851, b=-5509, id=2
Data Matched. Golden: 750444745, Netlist: 750444745, Time: 3815000000
                3815  Test stimulus is: a=-19789, b=-27165, id=2
Data Matched. Golden: 1288012930, Netlist: 1288012930, Time: 3825000000
                3825  Test stimulus is: a=-17392, b=-16545, id=3
Data Matched. Golden: -1929663553, Netlist: -1929663553, Time: 3835000000
                3835  Test stimulus is: a=30669, b=-14144, id=3
Data Matched. Golden: 1931521407, Netlist: 1931521407, Time: 3845000000
                3845  Test stimulus is: a=-11009, b=14747, id=2
Data Matched. Golden: 1125663207, Netlist: 1125663207, Time: 3855000000
                3855  Test stimulus is: a=22625, b=4997, id=3
Data Matched. Golden: 2044578532, Netlist: 2044578532, Time: 3865000000
                3865  Test stimulus is: a=-25222, b=-13323, id=2
Data Matched. Golden: 1461695913, Netlist: 1461695913, Time: 3875000000
                3875  Test stimulus is: a=2669, b=-11113, id=1
Data Matched. Golden: 2014917935, Netlist: 2014917935, Time: 3885000000
                3885  Test stimulus is: a=14114, b=-11666, id=3
Data Matched. Golden: 1850264011, Netlist: 1850264011, Time: 3895000000
                3895  Test stimulus is: a=30591, b=7697, id=0
Data Matched. Golden: 1697154840, Netlist: 1697154840, Time: 3905000000
                3905  Test stimulus is: a=5362, b=24937, id=1
Data Matched. Golden: 1983976205, Netlist: 1983976205, Time: 3915000000
                3915  Test stimulus is: a=30446, b=25464, id=1
Data Matched. Golden: -1535714147, Netlist: -1535714147, Time: 3925000000
                3925  Test stimulus is: a=-21622, b=6896, id=1
Data Matched. Golden: -1684819459, Netlist: -1684819459, Time: 3935000000
                3935  Test stimulus is: a=-26236, b=-16332, id=2
Data Matched. Golden: 2125641192, Netlist: 2125641192, Time: 3945000000
                3945  Test stimulus is: a=-20574, b=-18271, id=1
Data Matched. Golden: -1308911905, Netlist: -1308911905, Time: 3955000000
                3955  Test stimulus is: a=-29185, b=20939, id=3
Data Matched. Golden: -1920016620, Netlist: -1920016620, Time: 3965000000
                3965  Test stimulus is: a=-8449, b=-5871, id=1
Data Matched. Golden: -1870412541, Netlist: -1870412541, Time: 3975000000
                3975  Test stimulus is: a=15332, b=-2346, id=2
Data Matched. Golden: 2089672320, Netlist: 2089672320, Time: 3985000000
                3985  Test stimulus is: a=692, b=-6943, id=2
Data Matched. Golden: 2084867764, Netlist: 2084867764, Time: 3995000000
                3995  Test stimulus is: a=-25437, b=10258, id=3
Data Matched. Golden: -2131345287, Netlist: -2131345287, Time: 4005000000
                4005  Test stimulus is: a=31597, b=20881, id=2
Data Matched. Golden: -1550322575, Netlist: -1550322575, Time: 4015000000
                4015  Test stimulus is: a=-25380, b=-9602, id=0
Data Matched. Golden: -1306623815, Netlist: -1306623815, Time: 4025000000
                4025  Test stimulus is: a=-22452, b=-21339, id=1
Data Matched. Golden: -1652242059, Netlist: -1652242059, Time: 4035000000
                4035  Test stimulus is: a=-12383, b=30426, id=2
Data Matched. Golden: -1683388973, Netlist: -1683388973, Time: 4045000000
                4045  Test stimulus is: a=-28814, b=25583, id=1
Data Matched. Golden: 1905576675, Netlist: 1905576675, Time: 4055000000
                4055  Test stimulus is: a=-9640, b=12388, id=2
Data Matched. Golden: -1802809293, Netlist: -1802809293, Time: 4065000000
                4065  Test stimulus is: a=12141, b=3863, id=3
Data Matched. Golden: 1952477358, Netlist: 1952477358, Time: 4075000000
                4075  Test stimulus is: a=-10491, b=-28126, id=1
Data Matched. Golden: -2047420072, Netlist: -2047420072, Time: 4085000000
                4085  Test stimulus is: a=-6989, b=-1011, id=2
Data Matched. Golden: -1795743414, Netlist: -1795743414, Time: 4095000000
                4095  Test stimulus is: a=-8690, b=7643, id=2
Data Matched. Golden: -1862161084, Netlist: -1862161084, Time: 4105000000
                4105  Test stimulus is: a=4306, b=31781, id=3
Data Matched. Golden: -1910571086, Netlist: -1910571086, Time: 4115000000
                4115  Test stimulus is: a=-12686, b=-5736, id=2
Data Matched. Golden: -1789394188, Netlist: -1789394188, Time: 4125000000
                4125  Test stimulus is: a=-4031, b=24478, id=2
Data Matched. Golden: -1888065006, Netlist: -1888065006, Time: 4135000000
                4135  Test stimulus is: a=4527, b=1223, id=3
Data Matched. Golden: -1905034565, Netlist: -1905034565, Time: 4145000000
                4145  Test stimulus is: a=-21357, b=-4541, id=3
Data Matched. Golden: -1808052428, Netlist: -1808052428, Time: 4155000000
                4155  Test stimulus is: a=22531, b=-24966, id=2
Data Matched. Golden: 1844393344, Netlist: 1844393344, Time: 4165000000
                4165  Test stimulus is: a=-16238, b=-5516, id=1
Data Matched. Golden: -1718483620, Netlist: -1718483620, Time: 4175000000
                4175  Test stimulus is: a=4357, b=14166, id=2
Data Matched. Golden: 1906114606, Netlist: 1906114606, Time: 4185000000
                4185  Test stimulus is: a=27387, b=26471, id=1
Data Matched. Golden: -993522343, Netlist: -993522343, Time: 4195000000
                4195  Test stimulus is: a=-30255, b=19588, id=1
Data Matched. Golden: -1586157283, Netlist: -1586157283, Time: 4205000000
                4205  Test stimulus is: a=-4038, b=9033, id=3
Data Matched. Golden: -1622632537, Netlist: -1622632537, Time: 4215000000
                4215  Test stimulus is: a=15583, b=-25153, id=0
Data Matched. Golden: 1514155407, Netlist: 1514155407, Time: 4225000000
                4225  Test stimulus is: a=6031, b=-30293, id=3
Data Matched. Golden: -1805329620, Netlist: -1805329620, Time: 4235000000
                4235  Test stimulus is: a=-11510, b=1737, id=1
Data Matched. Golden: -1825322490, Netlist: -1825322490, Time: 4245000000
                4245  Test stimulus is: a=-26297, b=12143, id=0
Data Matched. Golden: 1194830936, Netlist: 1194830936, Time: 4255000000
                4255  Test stimulus is: a=-5892, b=3175, id=2
Data Matched. Golden: 1176123836, Netlist: 1176123836, Time: 4265000000
                4265  Test stimulus is: a=-10195, b=31613, id=3
Data Matched. Golden: 2147350271, Netlist: 2147350271, Time: 4275000000
                4275  Test stimulus is: a=-2636, b=7316, id=0
Data Matched. Golden: 1156838860, Netlist: 1156838860, Time: 4285000000
                4285  Test stimulus is: a=-32695, b=-11225, id=0
Data Matched. Golden: 1523840235, Netlist: 1523840235, Time: 4295000000
                4295  Test stimulus is: a=8962, b=30789, id=1
Data Matched. Golden: -1871686007, Netlist: -1871686007, Time: 4305000000
                4305  Test stimulus is: a=11342, b=-24146, id=3
Data Matched. Golden: -2145549939, Netlist: -2145549939, Time: 4315000000
                4315  Test stimulus is: a=13874, b=-2795, id=1
Data Matched. Golden: 2110639527, Netlist: 2110639527, Time: 4325000000
                4325  Test stimulus is: a=2780, b=-13847, id=1
Data Matched. Golden: 2072144867, Netlist: 2072144867, Time: 4335000000
                4335  Test stimulus is: a=29841, b=26720, id=3
Data Matched. Golden: -1425470909, Netlist: -1425470909, Time: 4345000000
                4345  Test stimulus is: a=15672, b=30800, id=0
Data Matched. Golden: 2006537835, Netlist: 2006537835, Time: 4355000000
                4355  Test stimulus is: a=-15862, b=11899, id=0
Data Matched. Golden: 1817795897, Netlist: 1817795897, Time: 4365000000
                4365  Test stimulus is: a=3907, b=29864, id=3
Data Matched. Golden: -1308792261, Netlist: -1308792261, Time: 4375000000
                4375  Test stimulus is: a=27934, b=26011, id=3
Data Matched. Golden: -582200987, Netlist: -582200987, Time: 4385000000
                4385  Test stimulus is: a=15152, b=-10228, id=0
Data Matched. Golden: 1662821241, Netlist: 1662821241, Time: 4395000000
                4395  Test stimulus is: a=-7825, b=19002, id=2
Data Matched. Golden: 1514130591, Netlist: 1514130591, Time: 4405000000
                4405  Test stimulus is: a=-4628, b=11282, id=3
Data Matched. Golden: -634414083, Netlist: -634414083, Time: 4415000000
                4415  Test stimulus is: a=-15998, b=-1028, id=2
Data Matched. Golden: 1530576535, Netlist: 1530576535, Time: 4425000000
                4425  Test stimulus is: a=-18899, b=-124, id=3
Data Matched. Golden: -632070607, Netlist: -632070607, Time: 4435000000
                4435  Test stimulus is: a=21340, b=27788, id=0
Data Matched. Golden: 2123572455, Netlist: 2123572455, Time: 4445000000
                4445  Test stimulus is: a=-11977, b=-5256, id=1
Data Matched. Golden: -569119495, Netlist: -569119495, Time: 4455000000
                4455  Test stimulus is: a=1015, b=-26306, id=2
Data Matched. Golden: 2096871865, Netlist: 2096871865, Time: 4465000000
                4465  Test stimulus is: a=31788, b=-18532, id=0
Data Matched. Golden: 1507776649, Netlist: 1507776649, Time: 4475000000
                4475  Test stimulus is: a=-11809, b=-28388, id=2
Data Matched. Golden: 1843010541, Netlist: 1843010541, Time: 4485000000
                4485  Test stimulus is: a=3933, b=31840, id=2
Data Matched. Golden: 1968237261, Netlist: 1968237261, Time: 4495000000
                4495  Test stimulus is: a=23826, b=24291, id=3
Data Matched. Golden: 9637871, Netlist: 9637871, Time: 4505000000
                4505  Test stimulus is: a=-29918, b=20730, id=1
Data Matched. Golden: -610562269, Netlist: -610562269, Time: 4515000000
                4515  Test stimulus is: a=13911, b=-23939, id=2
Data Matched. Golden: 1635221832, Netlist: 1635221832, Time: 4525000000
                4525  Test stimulus is: a=26909, b=-224, id=2
Data Matched. Golden: 1629194216, Netlist: 1629194216, Time: 4535000000
                4535  Test stimulus is: a=-30371, b=25563, id=1
Data Matched. Golden: -1386936142, Netlist: -1386936142, Time: 4545000000
                4545  Test stimulus is: a=-11756, b=-18963, id=3
Data Matched. Golden: -1164007114, Netlist: -1164007114, Time: 4555000000
                4555  Test stimulus is: a=14171, b=24802, id=1
Data Matched. Golden: -812537972, Netlist: -812537972, Time: 4565000000
                4565  Test stimulus is: a=-22942, b=-1022, id=1
Data Matched. Golden: -789091248, Netlist: -789091248, Time: 4575000000
                4575  Test stimulus is: a=28808, b=30484, id=3
Data Matched. Golden: 89091824, Netlist: 89091824, Time: 4585000000
                4585  Test stimulus is: a=-12379, b=-16766, id=1
Data Matched. Golden: 296638138, Netlist: 296638138, Time: 4595000000
                4595  Test stimulus is: a=-30833, b=-29499, id=1
Data Matched. Golden: 1206180805, Netlist: 1206180805, Time: 4605000000
                4605  Test stimulus is: a=-21176, b=-9888, id=3
Data Matched. Golden: 1415569093, Netlist: 1415569093, Time: 4615000000
                4615  Test stimulus is: a=-11990, b=-1958, id=1
Data Matched. Golden: 1439045513, Netlist: 1439045513, Time: 4625000000
                4625  Test stimulus is: a=20298, b=-32361, id=1
Data Matched. Golden: 782181935, Netlist: 782181935, Time: 4635000000
                4635  Test stimulus is: a=-18213, b=28918, id=1
Data Matched. Golden: 255498401, Netlist: 255498401, Time: 4645000000
                4645  Test stimulus is: a=11092, b=21223, id=1
Data Matched. Golden: 490903917, Netlist: 490903917, Time: 4655000000
                4655  Test stimulus is: a=-12104, b=19993, id=3
Data Matched. Golden: 248908645, Netlist: 248908645, Time: 4665000000
                4665  Test stimulus is: a=618, b=16502, id=2
Data Matched. Golden: 1639392452, Netlist: 1639392452, Time: 4675000000
                4675  Test stimulus is: a=32733, b=11470, id=2
Data Matched. Golden: 2014839962, Netlist: 2014839962, Time: 4685000000
                4685  Test stimulus is: a=2062, b=15302, id=0
Data Matched. Golden: 2046392686, Netlist: 2046392686, Time: 4695000000
                4695  Test stimulus is: a=-27474, b=24120, id=1
Data Matched. Golden: -413764235, Netlist: -413764235, Time: 4705000000
                4705  Test stimulus is: a=21003, b=9431, id=3
Data Matched. Golden: -215684942, Netlist: -215684942, Time: 4715000000
                4715  Test stimulus is: a=312, b=25557, id=1
Data Matched. Golden: -207711158, Netlist: -207711158, Time: 4725000000
                4725  Test stimulus is: a=12118, b=-21390, id=2
Data Matched. Golden: 1787188666, Netlist: 1787188666, Time: 4735000000
                4735  Test stimulus is: a=22864, b=-4887, id=1
Data Matched. Golden: -319447526, Netlist: -319447526, Time: 4745000000
                4745  Test stimulus is: a=-30387, b=-5648, id=0
Data Matched. Golden: 1958814442, Netlist: 1958814442, Time: 4755000000
                4755  Test stimulus is: a=-15110, b=21529, id=0
Data Matched. Golden: 1633511252, Netlist: 1633511252, Time: 4765000000
                4765  Test stimulus is: a=-23402, b=16178, id=0
Data Matched. Golden: 1254913696, Netlist: 1254913696, Time: 4775000000
                4775  Test stimulus is: a=-22022, b=22376, id=2
Data Matched. Golden: 762149424, Netlist: 762149424, Time: 4785000000
                4785  Test stimulus is: a=-5084, b=18016, id=3
Data Matched. Golden: -411040870, Netlist: -411040870, Time: 4795000000
                4795  Test stimulus is: a=-10254, b=-19060, id=2
Data Matched. Golden: 957590664, Netlist: 957590664, Time: 4805000000
                4805  Test stimulus is: a=18646, b=4319, id=0
Data Matched. Golden: 1038122738, Netlist: 1038122738, Time: 4815000000
                4815  Test stimulus is: a=18089, b=-11387, id=0
Data Matched. Golden: 832143295, Netlist: 832143295, Time: 4825000000
                4825  Test stimulus is: a=10837, b=20967, id=1
Data Matched. Golden: -183821491, Netlist: -183821491, Time: 4835000000
                4835  Test stimulus is: a=-5145, b=-20384, id=3
Data Matched. Golden: -78945811, Netlist: -78945811, Time: 4845000000
                4845  Test stimulus is: a=-21271, b=-14659, id=1
Data Matched. Golden: 232865778, Netlist: 232865778, Time: 4855000000
                4855  Test stimulus is: a=-1448, b=-12558, id=1
Data Matched. Golden: 251049762, Netlist: 251049762, Time: 4865000000
                4865  Test stimulus is: a=3833, b=11325, id=1
Data Matched. Golden: 294458487, Netlist: 294458487, Time: 4875000000
                4875  Test stimulus is: a=10592, b=-20386, id=3
Data Matched. Golden: 78529975, Netlist: 78529975, Time: 4885000000
                4885  Test stimulus is: a=-1231, b=6052, id=1
Data Matched. Golden: 71079963, Netlist: 71079963, Time: 4895000000
                4895  Test stimulus is: a=32569, b=-10252, id=3
Data Matched. Golden: -262817425, Netlist: -262817425, Time: 4905000000
                4905  Test stimulus is: a=-9151, b=-3191, id=1
Data Matched. Golden: -233616584, Netlist: -233616584, Time: 4915000000
                4915  Test stimulus is: a=-2572, b=19952, id=1
Data Matched. Golden: -284933128, Netlist: -284933128, Time: 4925000000
                4925  Test stimulus is: a=5242, b=-20834, id=1
Data Matched. Golden: -394144956, Netlist: -394144956, Time: 4935000000
                4935  Test stimulus is: a=7187, b=-71, id=1
Data Matched. Golden: -394655233, Netlist: -394655233, Time: 4945000000
                4945  Test stimulus is: a=17107, b=20871, id=0
Data Matched. Golden: 1189183492, Netlist: 1189183492, Time: 4955000000
                4955  Test stimulus is: a=6138, b=-7064, id=2
Data Matched. Golden: 1145824660, Netlist: 1145824660, Time: 4965000000
                4965  Test stimulus is: a=14227, b=326, id=3
Data Matched. Golden: -390017231, Netlist: -390017231, Time: 4975000000
                4975  Test stimulus is: a=22505, b=16966, id=1
Data Matched. Golden: -8197401, Netlist: -8197401, Time: 4985000000
                4985  Test stimulus is: a=-8557, b=-24813, id=0
Data Matched. Golden: 1358149501, Netlist: 1358149501, Time: 4995000000
                4995  Test stimulus is: a=-545, b=-32387, id=3
Data Matched. Golden: 9453514, Netlist: 9453514, Time: 5005000000
                5005  Test stimulus is: a=3789, b=-4827, id=1
Data Matched. Golden: -8835989, Netlist: -8835989, Time: 5015000000
                5015  Test stimulus is: a=20478, b=-16788, id=1
Data Matched. Golden: -352620653, Netlist: -352620653, Time: 5025000000
                5025  Test stimulus is: a=-23817, b=13476, id=1
Data Matched. Golden: -673578545, Netlist: -673578545, Time: 5035000000
                5035  Test stimulus is: a=26021, b=-16272, id=1
Data Matched. Golden: -1096992257, Netlist: -1096992257, Time: 5045000000
                5045  Test stimulus is: a=8447, b=-16485, id=2
Data Matched. Golden: 1218900706, Netlist: 1218900706, Time: 5055000000
                5055  Test stimulus is: a=-5224, b=8598, id=2
Data Matched. Golden: 1173984754, Netlist: 1173984754, Time: 5065000000
                5065  Test stimulus is: a=-5293, b=14808, id=3
Data Matched. Golden: -1175371001, Netlist: -1175371001, Time: 5075000000
                5075  Test stimulus is: a=23320, b=-1501, id=0
Data Matched. Golden: 1138981434, Netlist: 1138981434, Time: 5085000000
                5085  Test stimulus is: a=1050, b=1212, id=1
Data Matched. Golden: -1174098401, Netlist: -1174098401, Time: 5095000000
                5095  Test stimulus is: a=-25722, b=-14246, id=1
Data Matched. Golden: -807662789, Netlist: -807662789, Time: 5105000000
                5105  Test stimulus is: a=21218, b=15912, id=2
Data Matched. Golden: 1476602250, Netlist: 1476602250, Time: 5115000000
                5115  Test stimulus is: a=7284, b=-21301, id=2
Data Matched. Golden: 1321445766, Netlist: 1321445766, Time: 5125000000
                5125  Test stimulus is: a=5250, b=-9651, id=1
Data Matched. Golden: -858330539, Netlist: -858330539, Time: 5135000000
                5135  Test stimulus is: a=-25142, b=29054, id=1
Data Matched. Golden: -1588806207, Netlist: -1588806207, Time: 5145000000
                5145  Test stimulus is: a=24430, b=4875, id=2
Data Matched. Golden: 1440542016, Netlist: 1440542016, Time: 5155000000
                5155  Test stimulus is: a=-31008, b=-893, id=2
Data Matched. Golden: 1468232160, Netlist: 1468232160, Time: 5165000000
                5165  Test stimulus is: a=22965, b=-8230, id=2
Data Matched. Golden: 1279230210, Netlist: 1279230210, Time: 5175000000
                5175  Test stimulus is: a=748, b=-6303, id=0
Data Matched. Golden: 1274515566, Netlist: 1274515566, Time: 5185000000
                5185  Test stimulus is: a=13299, b=3807, id=0
Data Matched. Golden: 1325144859, Netlist: 1325144859, Time: 5195000000
                5195  Test stimulus is: a=-23221, b=-5935, id=0
Data Matched. Golden: 1462961494, Netlist: 1462961494, Time: 5205000000
                5205  Test stimulus is: a=6828, b=16174, id=0
Data Matched. Golden: 1573397566, Netlist: 1573397566, Time: 5215000000
                5215  Test stimulus is: a=30167, b=-754, id=1
Data Matched. Golden: -1611552125, Netlist: -1611552125, Time: 5225000000
                5225  Test stimulus is: a=-7960, b=-29621, id=2
Data Matched. Golden: 1809180726, Netlist: 1809180726, Time: 5235000000
                5235  Test stimulus is: a=-9949, b=21320, id=3
Data Matched. Golden: -1823664805, Netlist: -1823664805, Time: 5245000000
                5245  Test stimulus is: a=-20405, b=10048, id=3
Data Matched. Golden: -2028694245, Netlist: -2028694245, Time: 5255000000
                5255  Test stimulus is: a=-1733, b=-10016, id=3
Data Matched. Golden: -2011336517, Netlist: -2011336517, Time: 5265000000
                5265  Test stimulus is: a=27072, b=-24732, id=2
Data Matched. Golden: 1139636022, Netlist: 1139636022, Time: 5275000000
                5275  Test stimulus is: a=26868, b=31157, id=3
Data Matched. Golden: -1174210241, Netlist: -1174210241, Time: 5285000000
                5285  Test stimulus is: a=12548, b=31946, id=3
Data Matched. Golden: -773351833, Netlist: -773351833, Time: 5295000000
                5295  Test stimulus is: a=25224, b=27356, id=2
Data Matched. Golden: 1829663766, Netlist: 1829663766, Time: 5305000000
                5305  Test stimulus is: a=32014, b=-30310, id=0
Data Matched. Golden: 859319426, Netlist: 859319426, Time: 5315000000
                5315  Test stimulus is: a=-32433, b=-27932, id=3
Data Matched. Golden: 132566723, Netlist: 132566723, Time: 5325000000
                5325  Test stimulus is: a=30230, b=-3987, id=0
Data Matched. Golden: 738792416, Netlist: 738792416, Time: 5335000000
                5335  Test stimulus is: a=-26955, b=-17301, id=2
Data Matched. Golden: 1205140871, Netlist: 1205140871, Time: 5345000000
                5345  Test stimulus is: a=16621, b=30993, id=3
Data Matched. Golden: 647701376, Netlist: 647701376, Time: 5355000000
                5355  Test stimulus is: a=17903, b=19465, id=3
Data Matched. Golden: 996183271, Netlist: 996183271, Time: 5365000000
                5365  Test stimulus is: a=536, b=27804, id=2
Data Matched. Golden: 1220043815, Netlist: 1220043815, Time: 5375000000
                5375  Test stimulus is: a=-3527, b=4262, id=0
Data Matched. Golden: 1205011741, Netlist: 1205011741, Time: 5385000000
                5385  Test stimulus is: a=-27055, b=14965, id=1
Data Matched. Golden: 591305196, Netlist: 591305196, Time: 5395000000
                5395  Test stimulus is: a=3428, b=24856, id=2
Data Matched. Golden: 1290218109, Netlist: 1290218109, Time: 5405000000
                5405  Test stimulus is: a=-30951, b=-12289, id=1
Data Matched. Golden: 971662035, Netlist: 971662035, Time: 5415000000
                5415  Test stimulus is: a=-25617, b=-2352, id=3
Data Matched. Golden: 1031913219, Netlist: 1031913219, Time: 5425000000
                5425  Test stimulus is: a=27343, b=9946, id=3
Data Matched. Golden: 1303866697, Netlist: 1303866697, Time: 5435000000
                5435  Test stimulus is: a=-25463, b=-4324, id=2
Data Matched. Golden: 1400320121, Netlist: 1400320121, Time: 5445000000
                5445  Test stimulus is: a=18430, b=-3276, id=3
Data Matched. Golden: 1243490017, Netlist: 1243490017, Time: 5455000000
                5455  Test stimulus is: a=-29246, b=-5455, id=1
Data Matched. Golden: 1403026947, Netlist: 1403026947, Time: 5465000000
                5465  Test stimulus is: a=10614, b=-28613, id=1
Data Matched. Golden: 1099328565, Netlist: 1099328565, Time: 5475000000
                5475  Test stimulus is: a=13855, b=-14722, id=2
Data Matched. Golden: 1196346811, Netlist: 1196346811, Time: 5485000000
                5485  Test stimulus is: a=-8406, b=-6063, id=0
Data Matched. Golden: 1247312389, Netlist: 1247312389, Time: 5495000000
                5495  Test stimulus is: a=-30678, b=-8677, id=2
Data Matched. Golden: 1513505395, Netlist: 1513505395, Time: 5505000000
                5505  Test stimulus is: a=3178, b=-7898, id=3
Data Matched. Golden: 1074228721, Netlist: 1074228721, Time: 5515000000
                5515  Test stimulus is: a=18908, b=-29820, id=2
Data Matched. Golden: 949668835, Netlist: 949668835, Time: 5525000000
                5525  Test stimulus is: a=26300, b=28233, id=1
Data Matched. Golden: 1816756621, Netlist: 1816756621, Time: 5535000000
                5535  Test stimulus is: a=22064, b=-6317, id=3
Data Matched. Golden: 1677378333, Netlist: 1677378333, Time: 5545000000
                5545  Test stimulus is: a=-6289, b=-20589, id=2
Data Matched. Golden: 1079153056, Netlist: 1079153056, Time: 5555000000
                5555  Test stimulus is: a=-19200, b=-6218, id=2
Data Matched. Golden: 1198538656, Netlist: 1198538656, Time: 5565000000
                5565  Test stimulus is: a=18329, b=29765, id=0
Data Matched. Golden: 1744101341, Netlist: 1744101341, Time: 5575000000
                5575  Test stimulus is: a=20393, b=5086, id=0
Data Matched. Golden: 1847820139, Netlist: 1847820139, Time: 5585000000
                5585  Test stimulus is: a=-6773, b=18406, id=0
Data Matched. Golden: 1723156301, Netlist: 1723156301, Time: 5595000000
                5595  Test stimulus is: a=-28440, b=-16549, id=3
Data Matched. Golden: -2146935403, Netlist: -2146935403, Time: 5605000000
                5605  Test stimulus is: a=-26992, b=12383, id=1
Data Matched. Golden: 1813789957, Netlist: 1813789957, Time: 5615000000
                5615  Test stimulus is: a=-17985, b=-17712, id=3
Data Matched. Golden: 2132340277, Netlist: 2132340277, Time: 5625000000
                5625  Test stimulus is: a=20550, b=-13323, id=3
Data Matched. Golden: 1858552627, Netlist: 1858552627, Time: 5635000000
                5635  Test stimulus is: a=27297, b=28728, id=3
Data Matched. Golden: -1652226453, Netlist: -1652226453, Time: 5645000000
                5645  Test stimulus is: a=27001, b=5632, id=2
Data Matched. Golden: 1875225933, Netlist: 1875225933, Time: 5655000000
                5655  Test stimulus is: a=17946, b=18614, id=3
Data Matched. Golden: -1318179609, Netlist: -1318179609, Time: 5665000000
                5665  Test stimulus is: a=30718, b=27786, id=3
Data Matched. Golden: -464649261, Netlist: -464649261, Time: 5675000000
                5675  Test stimulus is: a=-24789, b=17505, id=0
Data Matched. Golden: 1441294488, Netlist: 1441294488, Time: 5685000000
                5685  Test stimulus is: a=-25081, b=17221, id=3
Data Matched. Golden: -896569162, Netlist: -896569162, Time: 5695000000
                5695  Test stimulus is: a=-24430, b=-24746, id=3
Data Matched. Golden: -292024382, Netlist: -292024382, Time: 5705000000
                5705  Test stimulus is: a=4124, b=-8507, id=2
Data Matched. Golden: 1406211620, Netlist: 1406211620, Time: 5715000000
                5715  Test stimulus is: a=5036, b=22456, id=3
Data Matched. Golden: -178935966, Netlist: -178935966, Time: 5725000000
                5725  Test stimulus is: a=14744, b=-5978, id=0
Data Matched. Golden: 1318071988, Netlist: 1318071988, Time: 5735000000
                5735  Test stimulus is: a=-25677, b=20575, id=3
Data Matched. Golden: -707240241, Netlist: -707240241, Time: 5745000000
                5745  Test stimulus is: a=-3254, b=15260, id=1
Data Matched. Golden: -756896281, Netlist: -756896281, Time: 5755000000
                5755  Test stimulus is: a=12493, b=16868, id=0
Data Matched. Golden: 1528803912, Netlist: 1528803912, Time: 5765000000
                5765  Test stimulus is: a=-13365, b=-7479, id=0
Data Matched. Golden: 1628760747, Netlist: 1628760747, Time: 5775000000
                5775  Test stimulus is: a=28813, b=4897, id=0
Data Matched. Golden: 1769858008, Netlist: 1769858008, Time: 5785000000
                5785  Test stimulus is: a=8896, b=4483, id=2
Data Matched. Golden: 1809738776, Netlist: 1809738776, Time: 5795000000
                5795  Test stimulus is: a=21861, b=32248, id=1
Data Matched. Golden: -51922753, Netlist: -51922753, Time: 5805000000
                5805  Test stimulus is: a=18810, b=5023, id=0
Data Matched. Golden: 1904221406, Netlist: 1904221406, Time: 5815000000
                5815  Test stimulus is: a=1922, b=19609, id=0
Data Matched. Golden: 1941909904, Netlist: 1941909904, Time: 5825000000
                5825  Test stimulus is: a=16566, b=9715, id=3
Data Matched. Golden: 109015937, Netlist: 109015937, Time: 5835000000
                5835  Test stimulus is: a=22278, b=-28588, id=3
Data Matched. Golden: -527867527, Netlist: -527867527, Time: 5845000000
                5845  Test stimulus is: a=-3455, b=-29779, id=1
Data Matched. Golden: -424981082, Netlist: -424981082, Time: 5855000000
                5855  Test stimulus is: a=7154, b=-31461, id=3
Data Matched. Golden: -650053076, Netlist: -650053076, Time: 5865000000
                5865  Test stimulus is: a=25334, b=-12257, id=3
Data Matched. Golden: -960571914, Netlist: -960571914, Time: 5875000000
                5875  Test stimulus is: a=-27313, b=-26430, id=0
Data Matched. Golden: -1631174802, Netlist: -1631174802, Time: 5885000000
                5885  Test stimulus is: a=-3818, b=10952, id=3
Data Matched. Golden: -1002386650, Netlist: -1002386650, Time: 5895000000
                5895  Test stimulus is: a=-14924, b=-25691, id=3
Data Matched. Golden: -618974166, Netlist: -618974166, Time: 5905000000
                5905  Test stimulus is: a=19308, b=10623, id=3
Data Matched. Golden: -413865282, Netlist: -413865282, Time: 5915000000
                5915  Test stimulus is: a=25683, b=-5688, id=1
Data Matched. Golden: -559950186, Netlist: -559950186, Time: 5925000000
                5925  Test stimulus is: a=-14908, b=19471, id=2
Data Matched. Golden: -1921448470, Netlist: -1921448470, Time: 5935000000
                5935  Test stimulus is: a=20294, b=-22822, id=3
Data Matched. Golden: -1023099854, Netlist: -1023099854, Time: 5945000000
                5945  Test stimulus is: a=-15760, b=8235, id=0
Data Matched. Golden: -2051232070, Netlist: -2051232070, Time: 5955000000
                5955  Test stimulus is: a=-1820, b=16268, id=1
Data Matched. Golden: -1052707614, Netlist: -1052707614, Time: 5965000000
                5965  Test stimulus is: a=12486, b=11285, id=1
Data Matched. Golden: -911803104, Netlist: -911803104, Time: 5975000000
                5975  Test stimulus is: a=21487, b=-22426, id=3
Data Matched. Golden: -1393670566, Netlist: -1393670566, Time: 5985000000
                5985  Test stimulus is: a=-10705, b=-13190, id=1
Data Matched. Golden: -1252471616, Netlist: -1252471616, Time: 5995000000
                5995  Test stimulus is: a=-4188, b=2049, id=0
Data Matched. Golden: -2059813282, Netlist: -2059813282, Time: 6005000000
                6005  Test stimulus is: a=-28310, b=10016, id=3
Data Matched. Golden: -1536024576, Netlist: -1536024576, Time: 6015000000
                6015  Test stimulus is: a=-16148, b=-4926, id=1
Data Matched. Golden: -1456479528, Netlist: -1456479528, Time: 6025000000
                6025  Test stimulus is: a=-5472, b=8890, id=3
Data Matched. Golden: -1505125608, Netlist: -1505125608, Time: 6035000000
                6035  Test stimulus is: a=-4947, b=14543, id=1
Data Matched. Golden: -1577069829, Netlist: -1577069829, Time: 6045000000
                6045  Test stimulus is: a=-4982, b=20704, id=0
Data Matched. Golden: 2132006686, Netlist: 2132006686, Time: 6055000000
                6055  Test stimulus is: a=-14312, b=472, id=0
Data Matched. Golden: 2125251422, Netlist: 2125251422, Time: 6065000000
                6065  Test stimulus is: a=-24366, b=177, id=1
Data Matched. Golden: -1581382611, Netlist: -1581382611, Time: 6075000000
                6075  Test stimulus is: a=-9761, b=16520, id=0
Data Matched. Golden: 1963999702, Netlist: 1963999702, Time: 6085000000
                6085  Test stimulus is: a=20496, b=-32006, id=3
Data Matched. Golden: 2057589709, Netlist: 2057589709, Time: 6095000000
                6095  Test stimulus is: a=5697, b=18912, id=3
Data Matched. Golden: -2129635923, Netlist: -2129635923, Time: 6105000000
                6105  Test stimulus is: a=-20182, b=-21532, id=0
Data Matched. Golden: -1896408770, Netlist: -1896408770, Time: 6115000000
                6115  Test stimulus is: a=17888, b=16021, id=2
Data Matched. Golden: -1609825122, Netlist: -1609825122, Time: 6125000000
                6125  Test stimulus is: a=24099, b=23710, id=1
Data Matched. Golden: -1558248633, Netlist: -1558248633, Time: 6135000000
                6135  Test stimulus is: a=-23812, b=31215, id=3
Data Matched. Golden: 1993427083, Netlist: 1993427083, Time: 6145000000
                6145  Test stimulus is: a=15179, b=18298, id=0
Data Matched. Golden: -1332079780, Netlist: -1332079780, Time: 6155000000
                6155  Test stimulus is: a=6831, b=3388, id=0
Data Matched. Golden: -1308936352, Netlist: -1308936352, Time: 6165000000
                6165  Test stimulus is: a=27686, b=28108, id=2
Data Matched. Golden: -530738264, Netlist: -530738264, Time: 6175000000
                6175  Test stimulus is: a=26876, b=11166, id=1
Data Matched. Golden: -2001442797, Netlist: -2001442797, Time: 6185000000
                6185  Test stimulus is: a=16673, b=1332, id=2
Data Matched. Golden: -508529828, Netlist: -508529828, Time: 6195000000
                6195  Test stimulus is: a=-12198, b=4914, id=1
Data Matched. Golden: -2061383769, Netlist: -2061383769, Time: 6205000000
                6205  Test stimulus is: a=-24470, b=25744, id=0
Data Matched. Golden: -1138485508, Netlist: -1138485508, Time: 6215000000
                6215  Test stimulus is: a=23036, b=16113, id=0
Data Matched. Golden: -767306440, Netlist: -767306440, Time: 6225000000
                6225  Test stimulus is: a=-15593, b=3992, id=0
Data Matched. Golden: -829553696, Netlist: -829553696, Time: 6235000000
                6235  Test stimulus is: a=-28985, b=23056, id=0
Data Matched. Golden: -1497831856, Netlist: -1497831856, Time: 6245000000
                6245  Test stimulus is: a=5326, b=-8552, id=1
Data Matched. Golden: -2106931721, Netlist: -2106931721, Time: 6255000000
                6255  Test stimulus is: a=-8306, b=-1966, id=0
Data Matched. Golden: -1481502260, Netlist: -1481502260, Time: 6265000000
                6265  Test stimulus is: a=-4322, b=21729, id=2
Data Matched. Golden: -1575414998, Netlist: -1575414998, Time: 6275000000
                6275  Test stimulus is: a=29808, b=4990, id=0
Data Matched. Golden: -1426673078, Netlist: -1426673078, Time: 6285000000
                6285  Test stimulus is: a=-189, b=1207, id=0
Data Matched. Golden: -1426901201, Netlist: -1426901201, Time: 6295000000
                6295  Test stimulus is: a=-8159, b=-16008, id=2
Data Matched. Golden: -1296291929, Netlist: -1296291929, Time: 6305000000
                6305  Test stimulus is: a=-15994, b=6312, id=2
Data Matched. Golden: -1397246057, Netlist: -1397246057, Time: 6315000000
                6315  Test stimulus is: a=14658, b=-20432, id=1
Data Matched. Golden: 1888543319, Netlist: 1888543319, Time: 6325000000
                6325  Test stimulus is: a=-14382, b=15617, id=3
Data Matched. Golden: 1663939625, Netlist: 1663939625, Time: 6335000000
                6335  Test stimulus is: a=-14695, b=-25896, id=1
Data Matched. Golden: 2044481345, Netlist: 2044481345, Time: 6345000000
                6345  Test stimulus is: a=-17503, b=-13877, id=3
Data Matched. Golden: -2007596820, Netlist: -2007596820, Time: 6355000000
                6355  Test stimulus is: a=12884, b=12995, id=3
Data Matched. Golden: -1840169240, Netlist: -1840169240, Time: 6365000000
                6365  Test stimulus is: a=-1510, b=10617, id=0
Data Matched. Golden: -1413277727, Netlist: -1413277727, Time: 6375000000
                6375  Test stimulus is: a=-17474, b=-3612, id=1
Data Matched. Golden: -1777053152, Netlist: -1777053152, Time: 6385000000
                6385  Test stimulus is: a=-23631, b=6885, id=2
Data Matched. Golden: -1575977162, Netlist: -1575977162, Time: 6395000000
                6395  Test stimulus is: a=13120, b=11421, id=1
Data Matched. Golden: -1627209632, Netlist: -1627209632, Time: 6405000000
                6405  Test stimulus is: a=-25726, b=-16302, id=1
Data Matched. Golden: -1207824380, Netlist: -1207824380, Time: 6415000000
                6415  Test stimulus is: a=-13682, b=-6237, id=2
Data Matched. Golden: -1490642528, Netlist: -1490642528, Time: 6425000000
                6425  Test stimulus is: a=-22230, b=28379, id=3
Data Matched. Golden: -1838689550, Netlist: -1838689550, Time: 6435000000
                6435  Test stimulus is: a=-5502, b=20560, id=2
Data Matched. Golden: -1603763648, Netlist: -1603763648, Time: 6445000000
                6445  Test stimulus is: a=32079, b=1697, id=1
Data Matched. Golden: -1784251487, Netlist: -1784251487, Time: 6455000000
                6455  Test stimulus is: a=29286, b=26166, id=1
Data Matched. Golden: -1017954011, Netlist: -1017954011, Time: 6465000000
                6465  Test stimulus is: a=30415, b=-241, id=0
Data Matched. Golden: -1611093663, Netlist: -1611093663, Time: 6475000000
                6475  Test stimulus is: a=-32602, b=8280, id=1
Data Matched. Golden: -1287898571, Netlist: -1287898571, Time: 6485000000
                6485  Test stimulus is: a=17071, b=21918, id=0
Data Matched. Golden: -1236931485, Netlist: -1236931485, Time: 6495000000
                6495  Test stimulus is: a=-16029, b=19107, id=3
Data Matched. Golden: -1594164674, Netlist: -1594164674, Time: 6505000000
                6505  Test stimulus is: a=9660, b=-6502, id=0
Data Matched. Golden: -1299740805, Netlist: -1299740805, Time: 6515000000
                6515  Test stimulus is: a=-23942, b=-16597, id=1
Data Matched. Golden: -1196799300, Netlist: -1196799300, Time: 6525000000
                6525  Test stimulus is: a=-7650, b=-18259, id=0
Data Matched. Golden: -1160059455, Netlist: -1160059455, Time: 6535000000
                6535  Test stimulus is: a=-21789, b=21089, id=2
Data Matched. Golden: -1619567676, Netlist: -1619567676, Time: 6545000000
                6545  Test stimulus is: a=-27880, b=23616, id=2
Data Matched. Golden: 2016985540, Netlist: 2016985540, Time: 6555000000
                6555  Test stimulus is: a=27693, b=-8413, id=2
Data Matched. Golden: 1784004331, Netlist: 1784004331, Time: 6565000000
                6565  Test stimulus is: a=-31255, b=-14292, id=1
Data Matched. Golden: -750102840, Netlist: -750102840, Time: 6575000000
                6575  Test stimulus is: a=-4534, b=20469, id=1
Data Matched. Golden: -842909286, Netlist: -842909286, Time: 6585000000
                6585  Test stimulus is: a=-16970, b=19997, id=2
Data Matched. Golden: 1444655241, Netlist: 1444655241, Time: 6595000000
                6595  Test stimulus is: a=-29213, b=-13952, id=3
Data Matched. Golden: -435329510, Netlist: -435329510, Time: 6605000000
                6605  Test stimulus is: a=-24364, b=32687, id=1
Data Matched. Golden: -1231715578, Netlist: -1231715578, Time: 6615000000
                6615  Test stimulus is: a=-13946, b=28706, id=0
Data Matched. Golden: 1044321365, Netlist: 1044321365, Time: 6625000000
                6625  Test stimulus is: a=-1350, b=14752, id=3
Data Matched. Golden: -1251630778, Netlist: -1251630778, Time: 6635000000
                6635  Test stimulus is: a=-19483, b=-26720, id=1
Data Matched. Golden: -731045018, Netlist: -731045018, Time: 6645000000
                6645  Test stimulus is: a=-4873, b=-32463, id=3
Data Matched. Golden: -572852819, Netlist: -572852819, Time: 6655000000
                6655  Test stimulus is: a=21835, b=23184, id=3
Data Matched. Golden: -66630179, Netlist: -66630179, Time: 6665000000
                6665  Test stimulus is: a=6617, b=-3626, id=3
Data Matched. Golden: -90623421, Netlist: -90623421, Time: 6675000000
                6675  Test stimulus is: a=23491, b=-9107, id=2
Data Matched. Golden: 830388828, Netlist: 830388828, Time: 6685000000
                6685  Test stimulus is: a=23697, b=-1856, id=2
Data Matched. Golden: 786407196, Netlist: 786407196, Time: 6695000000
                6695  Test stimulus is: a=29293, b=25996, id=1
Data Matched. Golden: 670877407, Netlist: 670877407, Time: 6705000000
                6705  Test stimulus is: a=-24715, b=2785, id=1
Data Matched. Golden: 602046132, Netlist: 602046132, Time: 6715000000
                6715  Test stimulus is: a=14065, b=-5691, id=0
Data Matched. Golden: 706363281, Netlist: 706363281, Time: 6725000000
                6725  Test stimulus is: a=20062, b=-18402, id=0
Data Matched. Golden: 337182357, Netlist: 337182357, Time: 6735000000
                6735  Test stimulus is: a=20283, b=29992, id=3
Data Matched. Golden: 1210373868, Netlist: 1210373868, Time: 6745000000
                6745  Test stimulus is: a=3747, b=-17142, id=2
Data Matched. Golden: 272951283, Netlist: 272951283, Time: 6755000000
                6755  Test stimulus is: a=3794, b=32653, id=1
Data Matched. Golden: 1334259350, Netlist: 1334259350, Time: 6765000000
                6765  Test stimulus is: a=-30476, b=-14807, id=1
Data Matched. Golden: 1785517482, Netlist: 1785517482, Time: 6775000000
                6775  Test stimulus is: a=4918, b=-28016, id=3
Data Matched. Golden: 1647734794, Netlist: 1647734794, Time: 6785000000
                6785  Test stimulus is: a=-19826, b=4609, id=3
Data Matched. Golden: 1556356760, Netlist: 1556356760, Time: 6795000000
                6795  Test stimulus is: a=23868, b=-3907, id=2
Data Matched. Golden: 179699007, Netlist: 179699007, Time: 6805000000
                6805  Test stimulus is: a=-9491, b=11672, id=0
Data Matched. Golden: 68920055, Netlist: 68920055, Time: 6815000000
                6815  Test stimulus is: a=20716, b=-23505, id=0
Data Matched. Golden: -418009525, Netlist: -418009525, Time: 6825000000
                6825  Test stimulus is: a=-19943, b=16768, id=0
Data Matched. Golden: -752413749, Netlist: -752413749, Time: 6835000000
                6835  Test stimulus is: a=13148, b=-32106, id=3
Data Matched. Golden: 1134227072, Netlist: 1134227072, Time: 6845000000
                6845  Test stimulus is: a=-6903, b=8140, id=0
Data Matched. Golden: -808604169, Netlist: -808604169, Time: 6855000000
                6855  Test stimulus is: a=-791, b=-26981, id=1
Data Matched. Golden: 1155569043, Netlist: 1155569043, Time: 6865000000
                6865  Test stimulus is: a=18024, b=26663, id=2
Data Matched. Golden: -328030257, Netlist: -328030257, Time: 6875000000
                6875  Test stimulus is: a=-13255, b=-26938, id=2
Data Matched. Golden: 29032933, Netlist: 29032933, Time: 6885000000
                6885  Test stimulus is: a=-13014, b=20087, id=3
Data Matched. Golden: 894156825, Netlist: 894156825, Time: 6895000000
                6895  Test stimulus is: a=-2025, b=7511, id=0
Data Matched. Golden: 13823158, Netlist: 13823158, Time: 6905000000
                6905  Test stimulus is: a=-3969, b=-29570, id=2
Data Matched. Golden: 131186488, Netlist: 131186488, Time: 6915000000
                6915  Test stimulus is: a=31521, b=-7965, id=1
Data Matched. Golden: 643092060, Netlist: 643092060, Time: 6925000000
                6925  Test stimulus is: a=14172, b=-30137, id=3
Data Matched. Golden: 215990496, Netlist: 215990496, Time: 6935000000
                6935  Test stimulus is: a=-10363, b=-12499, id=0
Data Matched. Golden: 260713625, Netlist: 260713625, Time: 6945000000
                6945  Test stimulus is: a=-8970, b=26893, id=0
Data Matched. Golden: 19483415, Netlist: 19483415, Time: 6955000000
                6955  Test stimulus is: a=-2297, b=-28619, id=3
Data Matched. Golden: 281728339, Netlist: 281728339, Time: 6965000000
                6965  Test stimulus is: a=16383, b=14108, id=3
Data Matched. Golden: 512859703, Netlist: 512859703, Time: 6975000000
                6975  Test stimulus is: a=-6304, b=26981, id=0
Data Matched. Golden: -150604809, Netlist: -150604809, Time: 6985000000
                6985  Test stimulus is: a=-14916, b=28279, id=3
Data Matched. Golden: 91050139, Netlist: 91050139, Time: 6995000000
                6995  Test stimulus is: a=2596, b=19854, id=2
Data Matched. Golden: -99063825, Netlist: -99063825, Time: 7005000000
                7005  Test stimulus is: a=1160, b=-17776, id=3
Data Matched. Golden: 70429979, Netlist: 70429979, Time: 7015000000
                7015  Test stimulus is: a=-12110, b=-5543, id=0
Data Matched. Golden: -31938095, Netlist: -31938095, Time: 7025000000
                7025  Test stimulus is: a=-18881, b=10573, id=0
Data Matched. Golden: -231566908, Netlist: -231566908, Time: 7035000000
                7035  Test stimulus is: a=-6548, b=-30061, id=3
Data Matched. Golden: 267269407, Netlist: 267269407, Time: 7045000000
                7045  Test stimulus is: a=30808, b=-17594, id=0
Data Matched. Golden: -773602860, Netlist: -773602860, Time: 7055000000
                7055  Test stimulus is: a=17396, b=-22260, id=0
Data Matched. Golden: -1160837820, Netlist: -1160837820, Time: 7065000000
                7065  Test stimulus is: a=23487, b=16899, id=1
Data Matched. Golden: 664176220, Netlist: 664176220, Time: 7075000000
                7075  Test stimulus is: a=-21207, b=-14985, id=2
Data Matched. Golden: -843050925, Netlist: -843050925, Time: 7085000000
                7085  Test stimulus is: a=8191, b=18175, id=1
Data Matched. Golden: 813047645, Netlist: 813047645, Time: 7095000000
                7095  Test stimulus is: a=28370, b=-29450, id=0
Data Matched. Golden: -1678547425, Netlist: -1678547425, Time: 7105000000
                7105  Test stimulus is: a=6335, b=-17, id=2
Data Matched. Golden: -1678655120, Netlist: -1678655120, Time: 7115000000
                7115  Test stimulus is: a=2678, b=-29147, id=2
Data Matched. Golden: -1756710786, Netlist: -1756710786, Time: 7125000000
                7125  Test stimulus is: a=17275, b=17245, id=3
Data Matched. Golden: 1110955020, Netlist: 1110955020, Time: 7135000000
                7135  Test stimulus is: a=-11383, b=17502, id=0
Data Matched. Golden: -1955936052, Netlist: -1955936052, Time: 7145000000
                7145  Test stimulus is: a=-14060, b=-23285, id=3
Data Matched. Golden: 1438342120, Netlist: 1438342120, Time: 7155000000
                7155  Test stimulus is: a=-26427, b=31464, id=1
Data Matched. Golden: 606842992, Netlist: 606842992, Time: 7165000000
                7165  Test stimulus is: a=16404, b=481, id=0
Data Matched. Golden: -1948045728, Netlist: -1948045728, Time: 7175000000
                7175  Test stimulus is: a=-7343, b=-11258, id=2
Data Matched. Golden: -1865378234, Netlist: -1865378234, Time: 7185000000
                7185  Test stimulus is: a=-14266, b=5542, id=1
Data Matched. Golden: 527780820, Netlist: 527780820, Time: 7195000000
                7195  Test stimulus is: a=16305, b=-7627, id=2
Data Matched. Golden: -1989736469, Netlist: -1989736469, Time: 7205000000
                7205  Test stimulus is: a=-11998, b=-14258, id=3
Data Matched. Golden: 698848304, Netlist: 698848304, Time: 7215000000
                7215  Test stimulus is: a=-26036, b=2318, id=3
Data Matched. Golden: 638496856, Netlist: 638496856, Time: 7225000000
                7225  Test stimulus is: a=-18495, b=1476, id=0
Data Matched. Golden: -2017035089, Netlist: -2017035089, Time: 7235000000
                7235  Test stimulus is: a=26008, b=5315, id=2
Data Matched. Golden: -1878802569, Netlist: -1878802569, Time: 7245000000
                7245  Test stimulus is: a=29255, b=-4094, id=3
Data Matched. Golden: 518726886, Netlist: 518726886, Time: 7255000000
                7255  Test stimulus is: a=-8071, b=-32467, id=0
Data Matched. Golden: -1616761412, Netlist: -1616761412, Time: 7265000000
                7265  Test stimulus is: a=-12450, b=-11789, id=3
Data Matched. Golden: 665499936, Netlist: 665499936, Time: 7275000000
                7275  Test stimulus is: a=15839, b=-16809, id=3
Data Matched. Golden: 399262185, Netlist: 399262185, Time: 7285000000
                7285  Test stimulus is: a=-19495, b=2831, id=3
Data Matched. Golden: 344071840, Netlist: 344071840, Time: 7295000000
                7295  Test stimulus is: a=28193, b=10616, id=2
Data Matched. Golden: -1317464524, Netlist: -1317464524, Time: 7305000000
                7305  Test stimulus is: a=13245, b=-15268, id=2
Data Matched. Golden: -1519689184, Netlist: -1519689184, Time: 7315000000
                7315  Test stimulus is: a=-19377, b=25699, id=1
Data Matched. Golden: -153897683, Netlist: -153897683, Time: 7325000000
                7325  Test stimulus is: a=6108, b=-1198, id=1
Data Matched. Golden: -161215067, Netlist: -161215067, Time: 7335000000
                7335  Test stimulus is: a=26150, b=-5453, id=0
Data Matched. Golden: -1662285134, Netlist: -1662285134, Time: 7345000000
                7345  Test stimulus is: a=-10532, b=10727, id=1
Data Matched. Golden: -274191831, Netlist: -274191831, Time: 7355000000
                7355  Test stimulus is: a=-31677, b=-9980, id=1
Data Matched. Golden: 41944629, Netlist: 41944629, Time: 7365000000
                7365  Test stimulus is: a=-21391, b=27582, id=2
Data Matched. Golden: 2042675600, Netlist: 2042675600, Time: 7375000000
                7375  Test stimulus is: a=22929, b=-18110, id=2
Data Matched. Golden: 1627431410, Netlist: 1627431410, Time: 7385000000
                7385  Test stimulus is: a=15961, b=-21675, id=3
Data Matched. Golden: -304010046, Netlist: -304010046, Time: 7395000000
                7395  Test stimulus is: a=28738, b=29515, id=2
Data Matched. Golden: -1819333816, Netlist: -1819333816, Time: 7405000000
                7405  Test stimulus is: a=-1091, b=-24336, id=1
Data Matched. Golden: -277459470, Netlist: -277459470, Time: 7415000000
                7415  Test stimulus is: a=27351, b=-11559, id=2
Data Matched. Golden: -2135484025, Netlist: -2135484025, Time: 7425000000
                7425  Test stimulus is: a=4124, b=12487, id=2
Data Matched. Golden: -2083987637, Netlist: -2083987637, Time: 7435000000
                7435  Test stimulus is: a=-2646, b=5211, id=0
Data Matched. Golden: -2097775943, Netlist: -2097775943, Time: 7445000000
                7445  Test stimulus is: a=20815, b=1058, id=1
Data Matched. Golden: -255437200, Netlist: -255437200, Time: 7455000000
                7455  Test stimulus is: a=22733, b=18622, id=3
Data Matched. Golden: 167896726, Netlist: 167896726, Time: 7465000000
                7465  Test stimulus is: a=27887, b=22442, id=1
Data Matched. Golden: 793736780, Netlist: 793736780, Time: 7475000000
                7475  Test stimulus is: a=-10838, b=9383, id=2
Data Matched. Golden: 2095498399, Netlist: 2095498399, Time: 7485000000
                7485  Test stimulus is: a=-29998, b=23320, id=0
Data Matched. Golden: 1395945039, Netlist: 1395945039, Time: 7495000000
                7495  Test stimulus is: a=13588, b=-19826, id=0
Data Matched. Golden: 1126549351, Netlist: 1126549351, Time: 7505000000
                7505  Test stimulus is: a=-2538, b=26911, id=2
Data Matched. Golden: 1058249233, Netlist: 1058249233, Time: 7515000000
                7515  Test stimulus is: a=4196, b=-24474, id=2
Data Matched. Golden: 955556329, Netlist: 955556329, Time: 7525000000
                7525  Test stimulus is: a=-9923, b=-19127, id=3
Data Matched. Golden: 983534001, Netlist: 983534001, Time: 7535000000
                7535  Test stimulus is: a=20397, b=-14739, id=3
Data Matched. Golden: 682902618, Netlist: 682902618, Time: 7545000000
                7545  Test stimulus is: a=31100, b=-12572, id=0
Data Matched. Golden: 564567129, Netlist: 564567129, Time: 7555000000
                7555  Test stimulus is: a=-21841, b=17217, id=2
Data Matched. Golden: 188530632, Netlist: 188530632, Time: 7565000000
                7565  Test stimulus is: a=-11578, b=-16390, id=2
Data Matched. Golden: 378294052, Netlist: 378294052, Time: 7575000000
                7575  Test stimulus is: a=-15486, b=17297, id=3
Data Matched. Golden: 415041276, Netlist: 415041276, Time: 7585000000
                7585  Test stimulus is: a=924, b=14172, id=3
Data Matched. Golden: 428136204, Netlist: 428136204, Time: 7595000000
                7595  Test stimulus is: a=19196, b=24873, id=2
Data Matched. Golden: 855756160, Netlist: 855756160, Time: 7605000000
                7605  Test stimulus is: a=-13427, b=-418, id=2
Data Matched. Golden: 861368646, Netlist: 861368646, Time: 7615000000
                7615  Test stimulus is: a=-31126, b=-31098, id=2
Data Matched. Golden: 1829324994, Netlist: 1829324994, Time: 7625000000
                7625  Test stimulus is: a=11741, b=-4776, id=0
Data Matched. Golden: 1773249978, Netlist: 1773249978, Time: 7635000000
                7635  Test stimulus is: a=-8494, b=18141, id=2
Data Matched. Golden: 1619160324, Netlist: 1619160324, Time: 7645000000
                7645  Test stimulus is: a=10784, b=-25329, id=0
Data Matched. Golden: 1346012388, Netlist: 1346012388, Time: 7655000000
                7655  Test stimulus is: a=-3438, b=30171, id=2
Data Matched. Golden: 1242284490, Netlist: 1242284490, Time: 7665000000
                7665  Test stimulus is: a=-7618, b=-31646, id=1
Data Matched. Golden: 669215432, Netlist: 669215432, Time: 7675000000
                7675  Test stimulus is: a=14665, b=21689, id=0
Data Matched. Golden: 1560353675, Netlist: 1560353675, Time: 7685000000
                7685  Test stimulus is: a=-11751, b=-1747, id=1
Data Matched. Golden: 689744429, Netlist: 689744429, Time: 7695000000
                7695  Test stimulus is: a=-3165, b=17957, id=3
Data Matched. Golden: 632910524, Netlist: 632910524, Time: 7705000000
                7705  Test stimulus is: a=24666, b=10024, id=1
Data Matched. Golden: 880162508, Netlist: 880162508, Time: 7715000000
                7715  Test stimulus is: a=2749, b=17436, id=2
Data Matched. Golden: 1608285239, Netlist: 1608285239, Time: 7725000000
                7725  Test stimulus is: a=30655, b=-9453, id=3
Data Matched. Golden: 590380793, Netlist: 590380793, Time: 7735000000
                7735  Test stimulus is: a=-643, b=11448, id=0
Data Matched. Golden: 1600924175, Netlist: 1600924175, Time: 7745000000
                7745  Test stimulus is: a=-16291, b=-23868, id=0
Data Matched. Golden: 1989757763, Netlist: 1989757763, Time: 7755000000
                7755  Test stimulus is: a=-32421, b=852, id=0
Data Matched. Golden: 1962135071, Netlist: 1962135071, Time: 7765000000
                7765  Test stimulus is: a=-17788, b=-24694, id=0
Data Matched. Golden: -1893575353, Netlist: -1893575353, Time: 7775000000
                7775  Test stimulus is: a=8565, b=17374, id=3
Data Matched. Golden: 739189103, Netlist: 739189103, Time: 7785000000
                7785  Test stimulus is: a=-29500, b=-19049, id=3
Data Matched. Golden: 1301134603, Netlist: 1301134603, Time: 7795000000
                7795  Test stimulus is: a=23511, b=-3470, id=0
Data Matched. Golden: -1975158523, Netlist: -1975158523, Time: 7805000000
                7805  Test stimulus is: a=25171, b=-26110, id=1
Data Matched. Golden: 643919793, Netlist: 643919793, Time: 7815000000
                7815  Test stimulus is: a=4862, b=599, id=0
Data Matched. Golden: -1972246185, Netlist: -1972246185, Time: 7825000000
                7825  Test stimulus is: a=11836, b=3593, id=1
Data Matched. Golden: 686446541, Netlist: 686446541, Time: 7835000000
                7835  Test stimulus is: a=26604, b=1506, id=3
Data Matched. Golden: 726512165, Netlist: 726512165, Time: 7845000000
                7845  Test stimulus is: a=4133, b=-2535, id=0
Data Matched. Golden: -1982723340, Netlist: -1982723340, Time: 7855000000
                7855  Test stimulus is: a=9060, b=36, id=3
Data Matched. Golden: 726838325, Netlist: 726838325, Time: 7865000000
                7865  Test stimulus is: a=16157, b=-31460, id=1
Data Matched. Golden: 218539105, Netlist: 218539105, Time: 7875000000
                7875  Test stimulus is: a=-25946, b=-12255, id=1
Data Matched. Golden: 536507335, Netlist: 536507335, Time: 7885000000
                7885  Test stimulus is: a=23026, b=1739, id=3
Data Matched. Golden: 576549549, Netlist: 576549549, Time: 7895000000
                7895  Test stimulus is: a=-24308, b=31283, id=2
Data Matched. Golden: 1551816792, Netlist: 1551816792, Time: 7905000000
                7905  Test stimulus is: a=-9292, b=11997, id=3
Data Matched. Golden: 465073425, Netlist: 465073425, Time: 7915000000
                7915  Test stimulus is: a=2832, b=-15360, id=2
Data Matched. Golden: 1508317272, Netlist: 1508317272, Time: 7925000000
                7925  Test stimulus is: a=25175, b=-24616, id=2
Data Matched. Golden: 888609472, Netlist: 888609472, Time: 7935000000
                7935  Test stimulus is: a=-24583, b=-20583, id=2
Data Matched. Golden: 1394601361, Netlist: 1394601361, Time: 7945000000
                7945  Test stimulus is: a=19653, b=-7353, id=3
Data Matched. Golden: 320564916, Netlist: 320564916, Time: 7955000000
                7955  Test stimulus is: a=-16983, b=6438, id=1
Data Matched. Golden: 211228362, Netlist: 211228362, Time: 7965000000
                7965  Test stimulus is: a=-3768, b=-4011, id=2
Data Matched. Golden: 1409714809, Netlist: 1409714809, Time: 7975000000
                7975  Test stimulus is: a=13278, b=-916, id=3
Data Matched. Golden: 199065714, Netlist: 199065714, Time: 7985000000
                7985  Test stimulus is: a=30252, b=-4486, id=3
Data Matched. Golden: 63355242, Netlist: 63355242, Time: 7995000000
                7995  Test stimulus is: a=-9540, b=-3181, id=2
Data Matched. Golden: 1440061549, Netlist: 1440061549, Time: 8005000000
                8005  Test stimulus is: a=12769, b=1777, id=0
Data Matched. Golden: 1462752062, Netlist: 1462752062, Time: 8015000000
                8015  Test stimulus is: a=82, b=-25797, id=0
Data Matched. Golden: 1460636708, Netlist: 1460636708, Time: 8025000000
                8025  Test stimulus is: a=-21089, b=-31468, id=3
Data Matched. Golden: 726983894, Netlist: 726983894, Time: 8035000000
                8035  Test stimulus is: a=14343, b=-234, id=3
Data Matched. Golden: 723627632, Netlist: 723627632, Time: 8045000000
                8045  Test stimulus is: a=18475, b=-67, id=1
Data Matched. Golden: 722389807, Netlist: 722389807, Time: 8055000000
                8055  Test stimulus is: a=-3941, b=-27045, id=2
Data Matched. Golden: 1567221053, Netlist: 1567221053, Time: 8065000000
                8065  Test stimulus is: a=15428, b=3863, id=3
Data Matched. Golden: 781988171, Netlist: 781988171, Time: 8075000000
                8075  Test stimulus is: a=-12827, b=27648, id=3
Data Matched. Golden: 427347275, Netlist: 427347275, Time: 8085000000
                8085  Test stimulus is: a=7963, b=21450, id=3
Data Matched. Golden: 598153625, Netlist: 598153625, Time: 8095000000
                8095  Test stimulus is: a=17919, b=-2796, id=1
Data Matched. Golden: 548052101, Netlist: 548052101, Time: 8105000000
                8105  Test stimulus is: a=26289, b=-21710, id=1
Data Matched. Golden: -22682089, Netlist: -22682089, Time: 8115000000
                8115  Test stimulus is: a=22251, b=-4978, id=2
Data Matched. Golden: 1456455575, Netlist: 1456455575, Time: 8125000000
                8125  Test stimulus is: a=18716, b=14108, id=0
Data Matched. Golden: 1720500903, Netlist: 1720500903, Time: 8135000000
                8135  Test stimulus is: a=30446, b=32376, id=2
Data Matched. Golden: -1588746697, Netlist: -1588746697, Time: 8145000000
                8145  Test stimulus is: a=-32509, b=-2472, id=2
Data Matched. Golden: -1508384449, Netlist: -1508384449, Time: 8155000000
                8155  Test stimulus is: a=-5101, b=-4153, id=0
Data Matched. Golden: -1487199996, Netlist: -1487199996, Time: 8165000000
                8165  Test stimulus is: a=-12, b=12656, id=0
Data Matched. Golden: -1487351868, Netlist: -1487351868, Time: 8175000000
                8175  Test stimulus is: a=-12601, b=30998, id=0
Data Matched. Golden: -1877957666, Netlist: -1877957666, Time: 8185000000
                8185  Test stimulus is: a=-2482, b=-24669, id=2
Data Matched. Golden: -1816729208, Netlist: -1816729208, Time: 8195000000
                8195  Test stimulus is: a=27047, b=-16558, id=3
Data Matched. Golden: -470526315, Netlist: -470526315, Time: 8205000000
                8205  Test stimulus is: a=26283, b=11705, id=0
Data Matched. Golden: -1509086693, Netlist: -1509086693, Time: 8215000000
                8215  Test stimulus is: a=-13579, b=-27620, id=1
Data Matched. Golden: -95474335, Netlist: -95474335, Time: 8225000000
                8225  Test stimulus is: a=-8475, b=536, id=3
Data Matched. Golden: -100016935, Netlist: -100016935, Time: 8235000000
                8235  Test stimulus is: a=26578, b=-20789, id=1
Data Matched. Golden: -652546977, Netlist: -652546977, Time: 8245000000
                8245  Test stimulus is: a=23014, b=-28124, id=1
Data Matched. Golden: -1299792713, Netlist: -1299792713, Time: 8255000000
                8255  Test stimulus is: a=-26352, b=-2300, id=2
Data Matched. Golden: -1448477093, Netlist: -1448477093, Time: 8265000000
                8265  Test stimulus is: a=30326, b=4539, id=2
Data Matched. Golden: -1310827379, Netlist: -1310827379, Time: 8275000000
                8275  Test stimulus is: a=-7033, b=-7089, id=3
Data Matched. Golden: -1249935776, Netlist: -1249935776, Time: 8285000000
                8285  Test stimulus is: a=78, b=-7766, id=3
Data Matched. Golden: -1250541524, Netlist: -1250541524, Time: 8295000000
                8295  Test stimulus is: a=16680, b=-1410, id=0
Data Matched. Golden: -1334346179, Netlist: -1334346179, Time: 8305000000
                8305  Test stimulus is: a=-30379, b=-6185, id=0
Data Matched. Golden: -1146452064, Netlist: -1146452064, Time: 8315000000
                8315  Test stimulus is: a=-13083, b=18853, id=0
Data Matched. Golden: -1393105863, Netlist: -1393105863, Time: 8325000000
                8325  Test stimulus is: a=-31881, b=-7219, id=3
Data Matched. Golden: -1020392585, Netlist: -1020392585, Time: 8335000000
                8335  Test stimulus is: a=-3677, b=-7000, id=3
Data Matched. Golden: -994653585, Netlist: -994653585, Time: 8345000000
                8345  Test stimulus is: a=-11385, b=603, id=0
Data Matched. Golden: -1399971018, Netlist: -1399971018, Time: 8355000000
                8355  Test stimulus is: a=2962, b=24664, id=0
Data Matched. Golden: -1326916250, Netlist: -1326916250, Time: 8365000000
                8365  Test stimulus is: a=-17412, b=-23909, id=0
Data Matched. Golden: -910612742, Netlist: -910612742, Time: 8375000000
                8375  Test stimulus is: a=13240, b=-20907, id=1
Data Matched. Golden: -1271462265, Netlist: -1271462265, Time: 8385000000
                8385  Test stimulus is: a=18656, b=27179, id=0
Data Matched. Golden: -403561318, Netlist: -403561318, Time: 8395000000
                8395  Test stimulus is: a=-9863, b=-6552, id=1
Data Matched. Golden: -1206839889, Netlist: -1206839889, Time: 8405000000
                8405  Test stimulus is: a=2633, b=13260, id=2
Data Matched. Golden: -368647738, Netlist: -368647738, Time: 8415000000
                8415  Test stimulus is: a=22431, b=-23237, id=3
Data Matched. Golden: -1728069036, Netlist: -1728069036, Time: 8425000000
                8425  Test stimulus is: a=-842, b=-5541, id=3
Data Matched. Golden: -1723403514, Netlist: -1723403514, Time: 8435000000
                8435  Test stimulus is: a=6858, b=-1606, id=2
Data Matched. Golden: -379661686, Netlist: -379661686, Time: 8445000000
                8445  Test stimulus is: a=29109, b=9441, id=3
Data Matched. Golden: -1448585445, Netlist: -1448585445, Time: 8455000000
                8455  Test stimulus is: a=-30882, b=-27470, id=0
Data Matched. Golden: 468666854, Netlist: 468666854, Time: 8465000000
                8465  Test stimulus is: a=26793, b=-4147, id=0
Data Matched. Golden: 357556283, Netlist: 357556283, Time: 8475000000
                8475  Test stimulus is: a=-9970, b=-6567, id=1
Data Matched. Golden: -1383112455, Netlist: -1383112455, Time: 8485000000
                8485  Test stimulus is: a=-24072, b=27461, id=2
Data Matched. Golden: -303484909, Netlist: -303484909, Time: 8495000000
                8495  Test stimulus is: a=-3449, b=-13890, id=0
Data Matched. Golden: -255578299, Netlist: -255578299, Time: 8505000000
                8505  Test stimulus is: a=-30574, b=12528, id=3
Data Matched. Golden: -1766143527, Netlist: -1766143527, Time: 8515000000
                8515  Test stimulus is: a=8139, b=-2821, id=2
Data Matched. Golden: -278538418, Netlist: -278538418, Time: 8525000000
                8525  Test stimulus is: a=27826, b=-29470, id=1
Data Matched. Golden: 1708791549, Netlist: 1708791549, Time: 8535000000
                8535  Test stimulus is: a=-28218, b=28155, id=2
Data Matched. Golden: -1073016208, Netlist: -1073016208, Time: 8545000000
                8545  Test stimulus is: a=22695, b=-16404, id=0
Data Matched. Golden: -1445304988, Netlist: -1445304988, Time: 8555000000
                8555  Test stimulus is: a=-31247, b=15530, id=2
Data Matched. Golden: -1930570898, Netlist: -1930570898, Time: 8565000000
                8565  Test stimulus is: a=578, b=25856, id=0
Data Matched. Golden: -1915626130, Netlist: -1915626130, Time: 8575000000
                8575  Test stimulus is: a=-4421, b=16216, id=0
Data Matched. Golden: -1987317066, Netlist: -1987317066, Time: 8585000000
                8585  Test stimulus is: a=-4210, b=27989, id=2
Data Matched. Golden: -2105150756, Netlist: -2105150756, Time: 8595000000
                8595  Test stimulus is: a=13742, b=32175, id=3
Data Matched. Golden: -2144026897, Netlist: -2144026897, Time: 8605000000
                8605  Test stimulus is: a=-768, b=6110, id=3
Data Matched. Golden: 2146247919, Netlist: 2146247919, Time: 8615000000
                8615  Test stimulus is: a=-7402, b=-17055, id=1
Data Matched. Golden: -2022478267, Netlist: -2022478267, Time: 8625000000
                8625  Test stimulus is: a=1100, b=-4613, id=0
Data Matched. Golden: -2110225056, Netlist: -2110225056, Time: 8635000000
                8635  Test stimulus is: a=-21221, b=-26167, id=1
Data Matched. Golden: -1467188360, Netlist: -1467188360, Time: 8645000000
                8645  Test stimulus is: a=3175, b=-31080, id=3
Data Matched. Golden: -1565867360, Netlist: -1565867360, Time: 8655000000
                8655  Test stimulus is: a=-23531, b=-884, id=2
Data Matched. Golden: -2089423652, Netlist: -2089423652, Time: 8665000000
                8665  Test stimulus is: a=15081, b=-2026, id=3
Data Matched. Golden: -1596421466, Netlist: -1596421466, Time: 8675000000
                8675  Test stimulus is: a=3462, b=13581, id=1
Data Matched. Golden: -1549404044, Netlist: -1549404044, Time: 8685000000
                8685  Test stimulus is: a=-640, b=-31818, id=1
Data Matched. Golden: -1529040524, Netlist: -1529040524, Time: 8695000000
                8695  Test stimulus is: a=-22857, b=-15059, id=3
Data Matched. Golden: -1184836961, Netlist: -1184836961, Time: 8705000000
                8705  Test stimulus is: a=13377, b=-27002, id=2
Data Matched. Golden: 1844337890, Netlist: 1844337890, Time: 8715000000
                8715  Test stimulus is: a=-28645, b=-12536, id=1
Data Matched. Golden: -825743241, Netlist: -825743241, Time: 8725000000
                8725  Test stimulus is: a=-30106, b=15032, id=1
Data Matched. Golden: -1278296633, Netlist: -1278296633, Time: 8735000000
                8735  Test stimulus is: a=2554, b=-1495, id=2
Data Matched. Golden: 1840519660, Netlist: 1840519660, Time: 8745000000
                8745  Test stimulus is: a=-21430, b=24692, id=1
Data Matched. Golden: -1807446193, Netlist: -1807446193, Time: 8755000000
                8755  Test stimulus is: a=-12520, b=21298, id=0
Data Matched. Golden: 1573868700, Netlist: 1573868700, Time: 8765000000
                8765  Test stimulus is: a=4997, b=20060, id=3
Data Matched. Golden: -1707206373, Netlist: -1707206373, Time: 8775000000
                8775  Test stimulus is: a=-3639, b=25627, id=3
Data Matched. Golden: -1800463026, Netlist: -1800463026, Time: 8785000000
                8785  Test stimulus is: a=27137, b=-18115, id=2
Data Matched. Golden: 1082281945, Netlist: 1082281945, Time: 8795000000
                8795  Test stimulus is: a=-17680, b=783, id=1
Data Matched. Golden: -1814306466, Netlist: -1814306466, Time: 8805000000
                8805  Test stimulus is: a=-3709, b=-1925, id=2
Data Matched. Golden: 1089421770, Netlist: 1089421770, Time: 8815000000
                8815  Test stimulus is: a=1662, b=-16432, id=3
Data Matched. Golden: -1841616450, Netlist: -1841616450, Time: 8825000000
                8825  Test stimulus is: a=19117, b=11879, id=1
Data Matched. Golden: -1614525607, Netlist: -1614525607, Time: 8835000000
                8835  Test stimulus is: a=-18516, b=-11488, id=1
Data Matched. Golden: -1401813799, Netlist: -1401813799, Time: 8845000000
                8845  Test stimulus is: a=5194, b=-5696, id=1
Data Matched. Golden: -1431398823, Netlist: -1431398823, Time: 8855000000
                8855  Test stimulus is: a=-24265, b=20053, id=0
Data Matched. Golden: 602835725, Netlist: 602835725, Time: 8865000000
                8865  Test stimulus is: a=28828, b=-15155, id=1
Data Matched. Golden: -1868287163, Netlist: -1868287163, Time: 8875000000
                8875  Test stimulus is: a=-6532, b=13088, id=0
Data Matched. Golden: 517344909, Netlist: 517344909, Time: 8885000000
                8885  Test stimulus is: a=11107, b=-9107, id=3
Data Matched. Golden: -1969438612, Netlist: -1969438612, Time: 8895000000
                8895  Test stimulus is: a=25149, b=19525, id=3
Data Matched. Golden: -1478404387, Netlist: -1478404387, Time: 8905000000
                8905  Test stimulus is: a=-23686, b=22908, id=0
Data Matched. Golden: -25253979, Netlist: -25253979, Time: 8915000000
                8915  Test stimulus is: a=-13320, b=12732, id=2
Data Matched. Golden: -194844219, Netlist: -194844219, Time: 8925000000
                8925  Test stimulus is: a=-29661, b=30404, id=1
Data Matched. Golden: 1914749865, Netlist: 1914749865, Time: 8935000000
                8935  Test stimulus is: a=-24749, b=-7973, id=2
Data Matched. Golden: 2479558, Netlist: 2479558, Time: 8945000000
                8945  Test stimulus is: a=3912, b=23223, id=3
Data Matched. Golden: 2005598241, Netlist: 2005598241, Time: 8955000000
                8955  Test stimulus is: a=-1314, b=11978, id=2
Data Matched. Golden: -13259534, Netlist: -13259534, Time: 8965000000
                8965  Test stimulus is: a=-14487, b=-24564, id=3
Data Matched. Golden: -1933510387, Netlist: -1933510387, Time: 8975000000
                8975  Test stimulus is: a=26566, b=-15366, id=0
Data Matched. Golden: -421472690, Netlist: -421472690, Time: 8985000000
                8985  Test stimulus is: a=-23456, b=792, id=1
Data Matched. Golden: -1952087539, Netlist: -1952087539, Time: 8995000000
                8995  Test stimulus is: a=3382, b=-26364, id=3
Data Matched. Golden: -2041250587, Netlist: -2041250587, Time: 9005000000
                9005  Test stimulus is: a=28807, b=24997, id=0
Data Matched. Golden: 298615889, Netlist: 298615889, Time: 9015000000
                9015  Test stimulus is: a=-9742, b=-24188, id=0
Data Matched. Golden: 534255385, Netlist: 534255385, Time: 9025000000
                9025  Test stimulus is: a=-30850, b=-25526, id=0
Data Matched. Golden: 1321732485, Netlist: 1321732485, Time: 9035000000
                9035  Test stimulus is: a=22431, b=23599, id=0
Data Matched. Golden: 1851081654, Netlist: 1851081654, Time: 9045000000
                9045  Test stimulus is: a=7064, b=21417, id=3
Data Matched. Golden: -1889960899, Netlist: -1889960899, Time: 9055000000
                9055  Test stimulus is: a=-32017, b=15882, id=2
Data Matched. Golden: 1342587660, Netlist: 1342587660, Time: 9065000000
                9065  Test stimulus is: a=3018, b=11805, id=0
Data Matched. Golden: 1378215150, Netlist: 1378215150, Time: 9075000000
                9075  Test stimulus is: a=-23728, b=-12822, id=1
Data Matched. Golden: -1585720483, Netlist: -1585720483, Time: 9085000000
                9085  Test stimulus is: a=25264, b=-14614, id=2
Data Matched. Golden: 1009007054, Netlist: 1009007054, Time: 9095000000
                9095  Test stimulus is: a=237, b=-3330, id=1
Data Matched. Golden: -1586509693, Netlist: -1586509693, Time: 9105000000
                9105  Test stimulus is: a=1213, b=-277, id=2
Data Matched. Golden: 1008671053, Netlist: 1008671053, Time: 9115000000
                9115  Test stimulus is: a=-9342, b=28053, id=0
Data Matched. Golden: 746599927, Netlist: 746599927, Time: 9125000000
                9125  Test stimulus is: a=5953, b=-16489, id=3
Data Matched. Golden: -1684668710, Netlist: -1684668710, Time: 9135000000
                9135  Test stimulus is: a=23862, b=-6560, id=0
Data Matched. Golden: 590065207, Netlist: 590065207, Time: 9145000000
                9145  Test stimulus is: a=20908, b=11729, id=3
Data Matched. Golden: -1439438778, Netlist: -1439438778, Time: 9155000000
                9155  Test stimulus is: a=-11563, b=-4529, id=1
Data Matched. Golden: -1387069951, Netlist: -1387069951, Time: 9165000000
                9165  Test stimulus is: a=-4068, b=24413, id=3
Data Matched. Golden: -1486382035, Netlist: -1486382035, Time: 9175000000
                9175  Test stimulus is: a=-3253, b=-11498, id=3
Data Matched. Golden: -1448979041, Netlist: -1448979041, Time: 9185000000
                9185  Test stimulus is: a=30125, b=20236, id=2
Data Matched. Golden: 1199674707, Netlist: 1199674707, Time: 9195000000
                9195  Test stimulus is: a=23555, b=-14998, id=2
Data Matched. Golden: 846396817, Netlist: 846396817, Time: 9205000000
                9205  Test stimulus is: a=27806, b=-17441, id=2
Data Matched. Golden: 361432371, Netlist: 361432371, Time: 9215000000
                9215  Test stimulus is: a=-1991, b=13107, id=0
Data Matched. Golden: 335336334, Netlist: 335336334, Time: 9225000000
                9225  Test stimulus is: a=-19349, b=-6177, id=1
Data Matched. Golden: -1329460268, Netlist: -1329460268, Time: 9235000000
                9235  Test stimulus is: a=27361, b=-26236, id=0
Data Matched. Golden: -382506862, Netlist: -382506862, Time: 9245000000
                9245  Test stimulus is: a=28225, b=31381, id=3
Data Matched. Golden: -443731543, Netlist: -443731543, Time: 9255000000
                9255  Test stimulus is: a=-3758, b=-7690, id=3
Data Matched. Golden: -414832523, Netlist: -414832523, Time: 9265000000
                9265  Test stimulus is: a=-4523, b=-13126, id=1
Data Matched. Golden: -355463625, Netlist: -355463625, Time: 9275000000
                9275  Test stimulus is: a=-3133, b=7568, id=2
Data Matched. Golden: -406217406, Netlist: -406217406, Time: 9285000000
                9285  Test stimulus is: a=-24514, b=28572, id=1
Data Matched. Golden: -1055877633, Netlist: -1055877633, Time: 9295000000
                9295  Test stimulus is: a=24359, b=9140, id=1
Data Matched. Golden: -833236373, Netlist: -833236373, Time: 9305000000
                9305  Test stimulus is: a=32218, b=-5284, id=3
Data Matched. Golden: -1003476285, Netlist: -1003476285, Time: 9315000000
                9315  Test stimulus is: a=28350, b=30956, id=3
Data Matched. Golden: -125873685, Netlist: -125873685, Time: 9325000000
                9325  Test stimulus is: a=19973, b=21564, id=0
Data Matched. Golden: 24480366, Netlist: 24480366, Time: 9335000000
                9335  Test stimulus is: a=-29366, b=1141, id=0
Data Matched. Golden: -9026240, Netlist: -9026240, Time: 9345000000
                9345  Test stimulus is: a=641, b=-4675, id=0
Data Matched. Golden: -12022915, Netlist: -12022915, Time: 9355000000
                9355  Test stimulus is: a=21059, b=-7478, id=2
Data Matched. Golden: -169502117, Netlist: -169502117, Time: 9365000000
                9365  Test stimulus is: a=1748, b=11415, id=0
Data Matched. Golden: -149548697, Netlist: -149548697, Time: 9375000000
                9375  Test stimulus is: a=-12872, b=-28376, id=3
Data Matched. Golden: 239382187, Netlist: 239382187, Time: 9385000000
                9385  Test stimulus is: a=5753, b=8491, id=0
Data Matched. Golden: -100699974, Netlist: -100699974, Time: 9395000000
                9395  Test stimulus is: a=-30502, b=21219, id=3
Data Matched. Golden: -407839751, Netlist: -407839751, Time: 9405000000
                9405  Test stimulus is: a=-19189, b=-11253, id=2
Data Matched. Golden: 115233843, Netlist: 115233843, Time: 9415000000
                9415  Test stimulus is: a=29458, b=3698, id=3
Data Matched. Golden: -298904067, Netlist: -298904067, Time: 9425000000
                9425  Test stimulus is: a=640, b=-22424, id=1
Data Matched. Golden: -313255427, Netlist: -313255427, Time: 9435000000
                9435  Test stimulus is: a=-22318, b=-31281, id=1
Data Matched. Golden: 384873931, Netlist: 384873931, Time: 9445000000
                9445  Test stimulus is: a=-1414, b=-240, id=3
Data Matched. Golden: 385213291, Netlist: 385213291, Time: 9455000000
                9455  Test stimulus is: a=24610, b=-14804, id=2
Data Matched. Golden: -249092597, Netlist: -249092597, Time: 9465000000
                9465  Test stimulus is: a=-25615, b=8789, id=2
Data Matched. Golden: -474222832, Netlist: -474222832, Time: 9475000000
                9475  Test stimulus is: a=-27877, b=17951, id=1
Data Matched. Golden: -115206736, Netlist: -115206736, Time: 9485000000
                9485  Test stimulus is: a=-14442, b=-5879, id=0
Data Matched. Golden: -389318314, Netlist: -389318314, Time: 9495000000
                9495  Test stimulus is: a=-27640, b=-14573, id=1
Data Matched. Golden: 287590984, Netlist: 287590984, Time: 9505000000
                9505  Test stimulus is: a=-2688, b=-23978, id=2
Data Matched. Golden: -324865450, Netlist: -324865450, Time: 9515000000
                9515  Test stimulus is: a=12722, b=-13420, id=0
Data Matched. Golden: -495594690, Netlist: -495594690, Time: 9525000000
                9525  Test stimulus is: a=11242, b=9178, id=3
Data Matched. Golden: 390770060, Netlist: 390770060, Time: 9535000000
                9535  Test stimulus is: a=-3782, b=-3195, id=0
Data Matched. Golden: -483511200, Netlist: -483511200, Time: 9545000000
                9545  Test stimulus is: a=2886, b=-17731, id=3
Data Matched. Golden: 339598394, Netlist: 339598394, Time: 9555000000
                9555  Test stimulus is: a=13499, b=-14244, id=1
Data Matched. Golden: 147318638, Netlist: 147318638, Time: 9565000000
                9565  Test stimulus is: a=-19777, b=-29715, id=2
Data Matched. Golden: 104162355, Netlist: 104162355, Time: 9575000000
                9575  Test stimulus is: a=-4968, b=-27235, id=1
Data Matched. Golden: 282622118, Netlist: 282622118, Time: 9585000000
                9585  Test stimulus is: a=-5561, b=15083, id=1
Data Matched. Golden: 198745555, Netlist: 198745555, Time: 9595000000
                9595  Test stimulus is: a=-4029, b=-16056, id=1
Data Matched. Golden: 263435179, Netlist: 263435179, Time: 9605000000
                9605  Test stimulus is: a=-10855, b=11824, id=0
Data Matched. Golden: -24187165, Netlist: -24187165, Time: 9615000000
                9615  Test stimulus is: a=29331, b=-3120, id=1
Data Matched. Golden: 171922459, Netlist: 171922459, Time: 9625000000
                9625  Test stimulus is: a=-15073, b=-29624, id=0
Data Matched. Golden: 422335387, Netlist: 422335387, Time: 9635000000
                9635  Test stimulus is: a=5522, b=-1208, id=1
Data Matched. Golden: 165251883, Netlist: 165251883, Time: 9645000000
                9645  Test stimulus is: a=27108, b=14746, id=3
Data Matched. Golden: 564986451, Netlist: 564986451, Time: 9655000000
                9655  Test stimulus is: a=21281, b=-19822, id=1
Data Matched. Golden: 143154469, Netlist: 143154469, Time: 9665000000
                9665  Test stimulus is: a=-17659, b=24601, id=0
Data Matched. Golden: -12093672, Netlist: -12093672, Time: 9675000000
                9675  Test stimulus is: a=4055, b=-23379, id=2
Data Matched. Golden: -106895517, Netlist: -106895517, Time: 9685000000
                9685  Test stimulus is: a=-460, b=18589, id=1
Data Matched. Golden: 134603529, Netlist: 134603529, Time: 9695000000
                9695  Test stimulus is: a=-32210, b=27031, id=0
Data Matched. Golden: -977564027, Netlist: -977564027, Time: 9705000000
                9705  Test stimulus is: a=28658, b=9697, id=0
Data Matched. Golden: -699667401, Netlist: -699667401, Time: 9715000000
                9715  Test stimulus is: a=19792, b=2889, id=2
Data Matched. Golden: -642488313, Netlist: -642488313, Time: 9725000000
                9725  Test stimulus is: a=-32073, b=-30119, id=0
Data Matched. Golden: 323518374, Netlist: 323518374, Time: 9735000000
                9735  Test stimulus is: a=-17513, b=-18392, id=3
Data Matched. Golden: 456702625, Netlist: 456702625, Time: 9745000000
                9745  Test stimulus is: a=13828, b=8271, id=2
Data Matched. Golden: 437889762, Netlist: 437889762, Time: 9755000000
                9755  Test stimulus is: a=21294, b=-4151, id=1
Data Matched. Golden: 368311231, Netlist: 368311231, Time: 9765000000
                9765  Test stimulus is: a=21925, b=-22543, id=0
Data Matched. Golden: -56365513, Netlist: -56365513, Time: 9775000000
                9775  Test stimulus is: a=31491, b=19404, id=1
Data Matched. Golden: 979362595, Netlist: 979362595, Time: 9785000000
                9785  Test stimulus is: a=5231, b=-9553, id=3
Data Matched. Golden: 929390852, Netlist: 929390852, Time: 9795000000
                9795  Test stimulus is: a=-1069, b=-10955, id=0
Data Matched. Golden: -44654618, Netlist: -44654618, Time: 9805000000
                9805  Test stimulus is: a=-8985, b=13937, id=0
Data Matched. Golden: -169878563, Netlist: -169878563, Time: 9815000000
                9815  Test stimulus is: a=22173, b=-15820, id=0
Data Matched. Golden: -520655423, Netlist: -520655423, Time: 9825000000
                9825  Test stimulus is: a=2684, b=10673, id=3
Data Matched. Golden: 958037184, Netlist: 958037184, Time: 9835000000
                9835  Test stimulus is: a=-2723, b=-11127, id=1
Data Matched. Golden: 988336005, Netlist: 988336005, Time: 9845000000
                9845  Test stimulus is: a=-31937, b=15065, id=1
Data Matched. Golden: 507205100, Netlist: 507205100, Time: 9855000000
                9855  Test stimulus is: a=5360, b=26066, id=2
Data Matched. Golden: -380941663, Netlist: -380941663, Time: 9865000000
                9865  Test stimulus is: a=-17259, b=-8067, id=2
Data Matched. Golden: -241713310, Netlist: -241713310, Time: 9875000000
                9875  Test stimulus is: a=24856, b=622, id=2
Data Matched. Golden: -226252878, Netlist: -226252878, Time: 9885000000
                9885  Test stimulus is: a=-12056, b=23069, id=3
Data Matched. Golden: 229085236, Netlist: 229085236, Time: 9895000000
                9895  Test stimulus is: a=-29293, b=28851, id=3
Data Matched. Golden: -616047107, Netlist: -616047107, Time: 9905000000
                9905  Test stimulus is: a=-17183, b=1054, id=3
Data Matched. Golden: -634157989, Netlist: -634157989, Time: 9915000000
                9915  Test stimulus is: a=9834, b=19403, id=2
Data Matched. Golden: -35443776, Netlist: -35443776, Time: 9925000000
                9925  Test stimulus is: a=23909, b=7645, id=1
Data Matched. Golden: -451373684, Netlist: -451373684, Time: 9935000000
                9935  Test stimulus is: a=-19682, b=-25503, id=2
Data Matched. Golden: 466506270, Netlist: 466506270, Time: 9945000000
                9945  Test stimulus is: a=31994, b=18105, id=3
Data Matched. Golden: 127877686, Netlist: 127877686, Time: 9955000000
                9955  Test stimulus is: a=3961, b=-8345, id=1
Data Matched. Golden: 94823141, Netlist: 94823141, Time: 9965000000
                9965  Test stimulus is: a=-28333, b=5668, id=2
Data Matched. Golden: 305914826, Netlist: 305914826, Time: 9975000000
                9975  Test stimulus is: a=-18119, b=14143, id=0
Data Matched. Golden: 49657809, Netlist: 49657809, Time: 9985000000
                9985  Test stimulus is: a=29565, b=-6846, id=1
Data Matched. Golden: -107578849, Netlist: -107578849, Time: 9995000000
                9995  Test stimulus is: a=-23444, b=-4056, id=3
Data Matched. Golden: -12489985, Netlist: -12489985, Time: 10005000000
               10005  Test stimulus is: a=8047, b=6424, id=1
Data Matched. Golden: 39203943, Netlist: 39203943, Time: 10015000000
               10015  Test stimulus is: a=26289, b=-1062, id=3
Data Matched. Golden: 11285025, Netlist: 11285025, Time: 10025000000
               10025  Test stimulus is: a=-24511, b=23842, id=3
Data Matched. Golden: -573106237, Netlist: -573106237, Time: 10035000000
               10035  Test stimulus is: a=-7151, b=12047, id=1
Data Matched. Golden: -659254334, Netlist: -659254334, Time: 10045000000
               10045  Test stimulus is: a=22365, b=-8402, id=0
Data Matched. Golden: -138252921, Netlist: -138252921, Time: 10055000000
               10055  Test stimulus is: a=31917, b=6424, id=1
Data Matched. Golden: -454219526, Netlist: -454219526, Time: 10065000000
               10065  Test stimulus is: a=-1515, b=32500, id=2
Data Matched. Golden: -187490421, Netlist: -187490421, Time: 10075000000
               10075  Test stimulus is: a=27811, b=21745, id=3
Data Matched. Golden: 150530669, Netlist: 150530669, Time: 10085000000
               10085  Test stimulus is: a=-22240, b=17714, id=2
Data Matched. Golden: -581449781, Netlist: -581449781, Time: 10095000000
               10095  Test stimulus is: a=719, b=-1070, id=3
Data Matched. Golden: 149761339, Netlist: 149761339, Time: 10105000000
               10105  Test stimulus is: a=2406, b=-10536, id=0
Data Matched. Golden: -606799397, Netlist: -606799397, Time: 10115000000


***Random Functionality Tests are ended***



**** All Comparison Matched ***
Simulation Passed
- /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v:109: Verilog $finish
INFO: SGT: Gate simulation for design: mac_32 had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: mac_32
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_mac_32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 18.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.3 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 20.5 MiB, delta_rss +2.2 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 14
Swept block(s)      : 1
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 419
    .input     :      35
    .output    :      32
    0-LUT      :       2
    6-LUT      :     220
    RS_DSP_MULT:       2
    adder_carry:      64
    dffre      :      64
  Nets  : 509
    Avg Fanout:     2.1
    Max Fanout:   128.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1557
  Timing Graph Edges: 4528
  Timing Graph Levels: 72
# Build Timing Graph took 0.00 seconds (max_rss 20.7 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$4275' Fanout: 64 pins (4.1%), 64 blocks (15.3%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:294:execute$4275'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$4275' Source: '$auto$clkbufmap.cc:294:execute$4275.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.1 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif'.

After removing unused inputs...
	total blocks: 419, total nets: 509, total inputs: 35, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    11/299       3%                            3    64 x 46    
    22/299       7%                            5    64 x 46    
    33/299      11%                            6    64 x 46    
    44/299      14%                            7    64 x 46    
    55/299      18%                            8    64 x 46    
    66/299      22%                           10    64 x 46    
    77/299      25%                           11    64 x 46    
Failed route at end, repack cluster trying detailed routing at each stage.
    88/299      29%                           11    64 x 46    
    99/299      33%                           11    64 x 46    
   110/299      36%                           12    64 x 46    
   121/299      40%                           13    64 x 46    
   132/299      44%                           14    64 x 46    
   143/299      47%                           14    64 x 46    
   154/299      51%                           15    64 x 46    
   165/299      55%                           16    64 x 46    
   176/299      58%                           16    64 x 46    
   187/299      62%                           17    64 x 46    
   198/299      66%                           18    64 x 46    
   209/299      69%                           18    64 x 46    
   220/299      73%                           19    64 x 46    
   231/299      77%                           20    64 x 46    
   242/299      80%                           20    64 x 46    
   253/299      84%                           27    64 x 46    
   264/299      88%                           38    64 x 46    
   275/299      91%                           49    64 x 46    
   286/299      95%                           60    64 x 46    
   297/299      99%                           71    64 x 46    
   308/299     103%                           82    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 142
  LEs used for logic and registers    : 0
  LEs used for logic only             : 142
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.5797e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0856e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.7777e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.01 Type: clb
	Block Utilization: 0.04 Type: dsp

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         67                               0.477612                     0.522388   
       clb         19                                     15                      11.9474   
       dsp          2                                     38                           32   
      bram          0                                      0                            0   
Absorbed logical nets 183 out of 509 nets, 326 nets not absorbed.

Netlist conversion complete.

# Packing took 0.21 seconds (max_rss 23.8 MiB, delta_rss +2.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.09 seconds).
# Load packing took 0.09 seconds (max_rss 62.1 MiB, delta_rss +38.3 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 326
Netlist num_blocks: 88
Netlist EMPTY blocks: 0.
Netlist io blocks: 67.
Netlist clb blocks: 19.
Netlist dsp blocks: 2.
Netlist bram blocks: 0.
Netlist inputs pins: 35
Netlist output pins: 32

Pb types usage...
  io               : 67
   io_output       : 32
    outpad         : 32
   io_input        : 35
    inpad          : 35
  clb              : 19
   clb_lr          : 19
    fle            : 146
     ble6          : 2
      lut6         : 2
       lut         : 2
      ff           : 2
       DFFRE       : 2
     ble5          : 160
      lut5         : 160
       lut         : 160
      ff           : 62
       DFFRE       : 62
     adder         : 64
      lut5         : 60
       lut         : 60
      adder_carry  : 64
  dsp              : 2
   dsp_lr          : 2
    RS_DSP_MULT    : 2

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		67	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		19	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		2	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.04 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 62.2 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.89 seconds (max_rss 479.4 MiB, delta_rss +417.2 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.44 seconds (max_rss 479.4 MiB, delta_rss +417.2 MiB)


Flow timing analysis took 0.00272752 seconds (0.00262834 STA, 9.9178e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 15.19 seconds (max_rss 479.4 MiB)
INFO: PAC: Design mac_32 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: mac_32
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.eblif --output mac_32_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/config.json
	--output	mac_32_pin_loc.place

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : mac_32_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
RapidCsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv )  check:0
CReader::parse()  nr_= 5318  nc_= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 5318  num_cols= 76  start_GBOX_GPIO_row_= 415

  mode_names_.size()= 45
  mode_names_  MODE_GBOX_CC MODE_BP_DIR_A_TX MODE_BP_SDR_A_TX MODE_BP_DDR_A_TX MODE_RATE_3_A_TX MODE_RATE_4_A_TX MODE_RATE_5_A_TX MODE_RATE_6_A_TX MODE_RATE_7_A_TX MODE_RATE_8_A_TX MODE_RATE_9_A_TX MODE_RATE_10_A_TX MODE_BP_DIR_B_TX MODE_BP_SDR_B_TX MODE_BP_DDR_B_TX MODE_RATE_3_B_TX MODE_RATE_4_B_TX MODE_RATE_5_B_TX MODE_BP_DIR_A_RX MODE_BP_SDR_A_RX MODE_BP_DDR_A_RX MODE_RATE_3_A_RX MODE_RATE_4_A_RX MODE_RATE_5_A_RX MODE_RATE_6_A_RX MODE_RATE_7_A_RX MODE_RATE_8_A_RX MODE_RATE_9_A_RX MODE_RATE_10_A_RX MODE_BP_DIR_B_RX MODE_BP_SDR_B_RX MODE_BP_DDR_B_RX MODE_RATE_3_B_RX MODE_RATE_4_B_RX MODE_RATE_5_B_RX MODE_MIPI MODE_GPIO MODE_UART0 MODE_UART1 MODE_I2C MODE_SPI0 MODE_PWM MODE_DDR MODE_USB MODE_ETH

 ==        first row with Customer Internal Name : 2  (bcd-0   grp:System    BOOT_RST_N    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:  fc:  ci:BOOT_RST_N  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:0)
 == first row with unique Customer Internal Name : 15  (bcd-13   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:13)
 ==   first row with only Customer Internal Name : 67  (bcd-65   grp:CPU_IRQ        ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A  fc:fpga_clk_irq_src[0]  ci:cpu_irq_0_o  axi:1  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:65)
 ==         last row with Customer Internal Name : 388  (bcd-386   grp:AHB_S        ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:A2F  fc:fpga_hs_hsel[0]  ci:s0_hsel_i  axi:1  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:386)
  num_rows= 5318  num_cols= 76  start_GBOX_GPIO_row_= 415  start_CustomerInternal_row_= 65  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 4840  bcd_AXI_.size()= 319

	  has_edits : 1
port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.eblif
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored

create_temp_pcf() : 52856.temp_pcf.pcf
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 36  output_idx.size()= 32
--- writing pcf inputs (36)
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
--- writing pcf outputs (32)

pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 52856.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 68  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : mac_32_pin_loc.place
  input pin TRANSLATED: clock0 --> $iopadmap$clock0
  input pin TRANSLATED: reset --> $iopadmap$reset

written 68 pins to mac_32_pin_loc.place
  min_pt_row= 13  max_pt_row= 846

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0
======== stats:
 --> got 36 inputs and 32 outputs
  min_pt_row= 15  max_pt_row= 848
  row0_GBOX_GPIO()= 415  row0_CustomerInternal()= 65

bcd_stats( numRows= 5318 )
              No_dir : 758
           Input_dir : 1992
          Output_dir : 1320
         HasBoth_dir : 840
      AllEnabled_dir : 408
        #AXI = 319
       #GPIO = 98
  #GBOX_GPIO = 4840
   #inp_colm A2F = 1831
   #out_colm F2A = 3387
======== end stats.
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --place --fix_clusters mac_32_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --place --fix_clusters mac_32_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_mac_32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'mac_32_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: mac_32_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.4 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 20.5 MiB, delta_rss +2.1 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 14
Swept block(s)      : 1
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 419
    .input     :      35
    .output    :      32
    0-LUT      :       2
    6-LUT      :     220
    RS_DSP_MULT:       2
    adder_carry:      64
    dffre      :      64
  Nets  : 509
    Avg Fanout:     2.1
    Max Fanout:   128.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1557
  Timing Graph Edges: 4528
  Timing Graph Levels: 72
# Build Timing Graph took 0.00 seconds (max_rss 20.7 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$4275' Fanout: 64 pins (4.1%), 64 blocks (15.3%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:294:execute$4275'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$4275' Source: '$auto$clkbufmap.cc:294:execute$4275.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load packing took 0.09 seconds (max_rss 60.7 MiB, delta_rss +39.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 326
Netlist num_blocks: 88
Netlist EMPTY blocks: 0.
Netlist io blocks: 67.
Netlist clb blocks: 19.
Netlist dsp blocks: 2.
Netlist bram blocks: 0.
Netlist inputs pins: 35
Netlist output pins: 32

Pb types usage...
  io               : 67
   io_output       : 32
    outpad         : 32
   io_input        : 35
    inpad          : 35
  clb              : 19
   clb_lr          : 19
    fle            : 146
     ble6          : 2
      lut6         : 2
       lut         : 2
      ff           : 2
       DFFRE       : 2
     ble5          : 160
      lut5         : 160
       lut         : 160
      ff           : 62
       DFFRE       : 62
     adder         : 64
      lut5         : 60
       lut         : 60
      adder_carry  : 64
  dsp              : 2
   dsp_lr          : 2
    RS_DSP_MULT    : 2

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		67	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		19	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		2	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.04 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.70 seconds (max_rss 478.3 MiB, delta_rss +417.0 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.23 seconds (max_rss 478.3 MiB, delta_rss +417.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 29.88 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.09 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 29.96 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 37.74 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 37.76 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading mac_32_pin_loc.place.

Warning 700: Block id[1] has an invalid name and it is going to be skipped.
Warning 701: Block id[0] has an invalid name and it is going to be skipped.
Warning 702: Block $iopadmap$clock0 has an invalid name and it is going to be skipped.
Warning 703: Block a[0] has an invalid name and it is going to be skipped.
Warning 704: Block a[1] has an invalid name and it is going to be skipped.
Warning 705: Block a[2] has an invalid name and it is going to be skipped.
Warning 706: Block a[3] has an invalid name and it is going to be skipped.
Warning 707: Block a[4] has an invalid name and it is going to be skipped.
Warning 708: Block a[5] has an invalid name and it is going to be skipped.
Warning 709: Block a[6] has an invalid name and it is going to be skipped.
Warning 710: Block a[7] has an invalid name and it is going to be skipped.
Warning 711: Block a[8] has an invalid name and it is going to be skipped.
Warning 712: Block a[9] has an invalid name and it is going to be skipped.
Warning 713: Block a[10] has an invalid name and it is going to be skipped.
Warning 714: Block a[11] has an invalid name and it is going to be skipped.
Warning 715: Block a[12] has an invalid name and it is going to be skipped.
Warning 716: Block a[13] has an invalid name and it is going to be skipped.
Warning 717: Block a[14] has an invalid name and it is going to be skipped.
Warning 718: Block a[15] has an invalid name and it is going to be skipped.
Warning 719: Block b[0] has an invalid name and it is going to be skipped.
Warning 720: Block b[1] has an invalid name and it is going to be skipped.
Warning 721: Block b[2] has an invalid name and it is going to be skipped.
Warning 722: Block b[3] has an invalid name and it is going to be skipped.
Warning 723: Block b[4] has an invalid name and it is going to be skipped.
Warning 724: Block b[5] has an invalid name and it is going to be skipped.
Warning 725: Block b[6] has an invalid name and it is going to be skipped.
Warning 726: Block b[7] has an invalid name and it is going to be skipped.
Warning 727: Block b[8] has an invalid name and it is going to be skipped.
Warning 728: Block b[9] has an invalid name and it is going to be skipped.
Warning 729: Block b[10] has an invalid name and it is going to be skipped.
Warning 730: Block b[11] has an invalid name and it is going to be skipped.
Warning 731: Block b[12] has an invalid name and it is going to be skipped.
Warning 732: Block b[13] has an invalid name and it is going to be skipped.
Warning 733: Block b[14] has an invalid name and it is going to be skipped.
Warning 734: Block b[15] has an invalid name and it is going to be skipped.
Warning 735: Block out:out[0] has an invalid name and it is going to be skipped.
Warning 736: Block out:out[1] has an invalid name and it is going to be skipped.
Warning 737: Block out:out[2] has an invalid name and it is going to be skipped.
Warning 738: Block out:out[3] has an invalid name and it is going to be skipped.
Warning 739: Block out:out[4] has an invalid name and it is going to be skipped.
Warning 740: Block out:out[5] has an invalid name and it is going to be skipped.
Warning 741: Block out:out[6] has an invalid name and it is going to be skipped.
Warning 742: Block out:out[7] has an invalid name and it is going to be skipped.
Warning 743: Block out:out[8] has an invalid name and it is going to be skipped.
Warning 744: Block out:out[9] has an invalid name and it is going to be skipped.
Warning 745: Block out:out[10] has an invalid name and it is going to be skipped.
Warning 746: Block out:out[11] has an invalid name and it is going to be skipped.
Warning 747: Block out:out[12] has an invalid name and it is going to be skipped.
Warning 748: Block out:out[13] has an invalid name and it is going to be skipped.
Warning 749: Block out:out[14] has an invalid name and it is going to be skipped.
Warning 750: Block out:out[15] has an invalid name and it is going to be skipped.
Warning 751: Block out:out[16] has an invalid name and it is going to be skipped.
Warning 752: Block out:out[17] has an invalid name and it is going to be skipped.
Warning 753: Block out:out[18] has an invalid name and it is going to be skipped.
Warning 754: Block out:out[19] has an invalid name and it is going to be skipped.
Warning 755: Block out:out[20] has an invalid name and it is going to be skipped.
Warning 756: Block out:out[21] has an invalid name and it is going to be skipped.
Warning 757: Block out:out[22] has an invalid name and it is going to be skipped.
Warning 758: Block out:out[23] has an invalid name and it is going to be skipped.
Warning 759: Block out:out[24] has an invalid name and it is going to be skipped.
Warning 760: Block out:out[25] has an invalid name and it is going to be skipped.
Warning 761: Block out:out[26] has an invalid name and it is going to be skipped.
Warning 762: Block out:out[27] has an invalid name and it is going to be skipped.
Warning 763: Block out:out[28] has an invalid name and it is going to be skipped.
Warning 764: Block out:out[29] has an invalid name and it is going to be skipped.
Warning 765: Block out:out[30] has an invalid name and it is going to be skipped.
Warning 766: Block out:out[31] has an invalid name and it is going to be skipped.
Successfully read constraints file mac_32_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)

There are 386 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 7836

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 48.9719 td_cost: 2.60298e-07
Initial placement estimated Critical Path Delay (CPD): 8.31439 ns
Initial placement estimated setup Total Negative Slack (sTNS): -604.817 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -8.31439 ns

Initial placement estimated setup slack histogram:
[ -8.3e-09: -7.9e-09) 10 ( 10.4%) |***********************
[ -7.9e-09: -7.4e-09) 19 ( 19.8%) |*******************************************
[ -7.4e-09:   -7e-09) 13 ( 13.5%) |******************************
[   -7e-09: -6.5e-09) 21 ( 21.9%) |************************************************
[ -6.5e-09: -6.1e-09)  1 (  1.0%) |**
[ -6.1e-09: -5.6e-09)  0 (  0.0%) |
[ -5.6e-09: -5.2e-09)  0 (  0.0%) |
[ -5.2e-09: -4.7e-09)  0 (  0.0%) |
[ -4.7e-09: -4.3e-09) 12 ( 12.5%) |***************************
[ -4.3e-09: -3.8e-09) 20 ( 20.8%) |**********************************************
Placement contains 2 placement macros involving 8 blocks (average macro size 4.000000)

Moves per temperature: 195
Warning 767: Starting t: 48 of 88 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 1.0e-03   0.947      31.14 1.8902e-07   7.035       -531   -7.035   0.579  0.0273   63.0     1.00 0.000       195  0.200
   2    0.0 9.9e-04   0.973      27.32 1.7763e-07   6.546       -503   -6.546   0.579  0.0079   63.0     1.00 0.000       390  0.950
   3    0.0 9.4e-04   0.993      26.67 1.753e-07    6.488       -490   -6.488   0.379  0.0045   63.0     1.00 0.000       585  0.950
   4    0.0 9.0e-04   0.997      26.34 1.5903e-07   6.491       -488   -6.491   0.405  0.0039   59.2     1.43 0.000       780  0.950
   5    0.0 8.5e-04   0.987      25.59 1.4122e-07   6.787       -502   -6.787   0.441  0.0073   57.1     1.66 0.000       975  0.950
   6    0.0 8.1e-04   0.941      23.53 1.3192e-07   6.729       -494   -6.729   0.467  0.0205   57.2     1.66 0.000      1170  0.950
   7    0.0 7.7e-04   0.993      22.79 1.4404e-07   6.250       -481   -6.250   0.467  0.0081   58.7     1.48 0.000      1365  0.950
   8    0.0 7.3e-04   0.992      22.12 1.4267e-07   6.377       -488   -6.377   0.410  0.0040   60.3     1.31 0.000      1560  0.950
   9    0.0 6.9e-04   0.989      21.66 1.3898e-07   6.088       -469   -6.088   0.359  0.0056   58.5     1.51 0.000      1755  0.950
  10    0.0 6.6e-04   0.995      21.32 1.2554e-07   6.067       -466   -6.067   0.390  0.0035   53.7     2.05 0.000      1950  0.950
  11    0.0 6.3e-04   1.000      21.14 1.2242e-07   5.910       -457   -5.910   0.349  0.0018   51.0     2.35 0.000      2145  0.950
  12    0.0 6.0e-04   0.996      21.02 1.1604e-07   5.850       -455   -5.850   0.369  0.0013   46.4     2.88 0.000      2340  0.950
  13    0.0 5.7e-04   1.000      20.94 1.1037e-07   5.834       -455   -5.834   0.333  0.0009   43.1     3.25 0.000      2535  0.950
  14    0.0 5.4e-04   1.000      20.97 1.0494e-07   5.834       -456   -5.834   0.354  0.0032   38.5     3.77 0.000      2730  0.950
  15    0.0 5.1e-04   1.000      20.80 9.8603e-08   5.837       -455   -5.837   0.328  0.0021   35.2     4.14 0.000      2925  0.950
  16    0.0 4.9e-04   0.990      20.55 9.1418e-08   5.855       -460   -5.855   0.313  0.0098   31.3     4.58 0.000      3120  0.950
  17    0.0 4.6e-04   0.991      19.98 8.4203e-08   5.779       -450   -5.779   0.272  0.0052   27.3     5.03 0.000      3315  0.950
  18    0.0 4.4e-04   0.993      19.58 8.403e-08    5.658       -444   -5.658   0.328  0.0050   22.7     5.55 0.000      3510  0.950
  19    0.0 4.2e-04   0.997      19.40 7.5779e-08   5.776       -450   -5.776   0.313  0.0033   20.2     5.84 0.000      3705  0.950
  20    0.0 4.0e-04   0.982      18.65 8.0894e-08   5.600       -439   -5.600   0.251  0.0073   17.6     6.13 0.000      3900  0.950
  21    0.0 3.8e-04   0.999      18.56 7.8993e-08   5.539       -436   -5.539   0.251  0.0007   14.3     6.50 0.000      4095  0.950
  22    0.0 3.6e-04   0.995      18.34 7.7315e-08   5.539       -435   -5.539   0.256  0.0057   11.6     6.81 0.000      4290  0.950
  23    0.0 3.4e-04   1.000      18.04 7.7284e-08   5.546       -435   -5.546   0.256  0.0013    9.5     7.05 0.000      4485  0.950
  24    0.0 3.2e-04   0.996      17.92 7.7226e-08   5.546       -436   -5.546   0.390  0.0034    7.7     7.24 0.000      4680  0.950
  25    0.0 3.1e-04   1.001      17.80 7.4499e-08   5.641       -436   -5.641   0.205  0.0005    7.3     7.29 0.000      4875  0.950
  26    0.0 2.9e-04   0.985      17.47 7.2801e-08   5.641       -436   -5.641   0.297  0.0082    5.6     7.48 0.000      5070  0.950
  27    0.0 2.8e-04   0.998      17.27 7.1539e-08   5.594       -435   -5.594   0.221  0.0013    4.8     7.57 0.000      5265  0.950
  28    0.0 2.6e-04   1.000      17.26 7.454e-08    5.542       -436   -5.542   0.262  0.0005    3.8     7.69 0.000      5460  0.950
  29    0.0 2.5e-04   0.998      17.16 7.092e-08    5.594       -436   -5.594   0.313  0.0020    3.1     7.76 0.000      5655  0.950
  30    0.0 2.4e-04   0.999      16.99 7.0006e-08   5.594       -434   -5.594   0.287  0.0007    2.7     7.81 0.000      5850  0.950
  31    0.0 2.2e-04   0.998      16.94 7.0391e-08   5.557       -433   -5.557   0.210  0.0008    2.3     7.86 0.000      6045  0.950
  32    0.0 2.1e-04   0.999      16.86 6.9501e-08   5.557       -432   -5.557   0.174  0.0005    1.8     7.91 0.000      6240  0.950
  33    0.0 2.0e-04   0.999      16.85 6.9055e-08   5.557       -432   -5.557   0.205  0.0005    1.3     7.97 0.000      6435  0.950
  34    0.0 1.9e-04   0.998      16.85 6.8392e-08   5.557       -432   -5.557   0.185  0.0011    1.0     8.00 0.000      6630  0.950
  35    0.0 1.8e-04   0.998      16.81 7.0593e-08   5.536       -434   -5.536   0.128  0.0010    1.0     8.00 0.000      6825  0.950
  36    0.0 1.5e-04   1.000      16.78 6.8373e-08   5.557       -432   -5.557   0.128  0.0004    1.0     8.00 0.000      7020  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=16.7778, TD costs=6.95959e-08, CPD=  5.557 (ns) 
  37    0.0 1.2e-04   0.998      16.78 6.9276e-08   5.557       -434   -5.557   0.062  0.0014    1.0     8.00 0.000      7215  0.800
Checkpoint saved: bb_costs=16.7778, TD costs=7.01822e-08, CPD=  5.536 (ns) 
  38    0.0 9.4e-05   0.998      16.75 7.0048e-08   5.536       -433   -5.536   0.103  0.0012    1.0     8.00 0.000      7410  0.800
Checkpoint saved: bb_costs=16.7127, TD costs=6.9894e-08, CPD=  5.519 (ns) 
  39    0.0 7.5e-05   1.000      16.71 6.9886e-08   5.519       -431   -5.519   0.056  0.0002    1.0     8.00 0.000      7605  0.800
  40    0.0 6.0e-05   1.000      16.70 6.9896e-08   5.519       -431   -5.519   0.036  0.0003    1.0     8.00 0.000      7800  0.800
  41    0.0 4.8e-05   0.999      16.69 6.8547e-08   5.540       -432   -5.540   0.036  0.0012    1.0     8.00 0.000      7995  0.800
  42    0.0 3.8e-05   1.000      16.68 6.9969e-08   5.519       -431   -5.519   0.021  0.0001    1.0     8.00 0.000      8190  0.800
  43    0.0 3.1e-05   0.997      16.69 6.8946e-08   5.540       -433   -5.540   0.031  0.0002    1.0     8.00 0.000      8385  0.800
  44    0.0 2.5e-05   1.000      16.68 6.9842e-08   5.519       -431   -5.519   0.021  0.0004    1.0     8.00 0.000      8580  0.800
  45    0.0 2.0e-05   0.998      16.68 6.8387e-08   5.540       -432   -5.540   0.021  0.0012    1.0     8.00 0.000      8775  0.800
  46    0.0 1.6e-05   0.999      16.66 6.9829e-08   5.519       -431   -5.519   0.021  0.0005    1.0     8.00 0.000      8970  0.800
  47    0.0 0.0e+00   1.000      16.66 6.8531e-08   5.540       -432   -5.540   0.000  0.0000    1.0     8.00 0.000      9165  0.800
## Placement Quench took 0.00 seconds (max_rss 478.3 MiB)
post-quench CPD = 5.53993 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 2674

Completed placement consistency check successfully.

Swaps called: 9253

Aborted Move Reasons:
  macro_from swap to location illegal: 7

Placement estimated critical path delay (least slack): 5.51873 ns, Fmax: 181.201 MHz
Placement estimated setup Worst Negative Slack (sWNS): -5.51873 ns
Placement estimated setup Total Negative Slack (sTNS): -430.993 ns

Placement estimated setup slack histogram:
[ -5.5e-09: -5.3e-09)  8 (  8.3%) |****************
[ -5.3e-09: -5.1e-09)  9 (  9.4%) |******************
[ -5.1e-09:   -5e-09)  8 (  8.3%) |****************
[   -5e-09: -4.8e-09)  8 (  8.3%) |****************
[ -4.8e-09: -4.6e-09)  7 (  7.3%) |**************
[ -4.6e-09: -4.4e-09)  3 (  3.1%) |******
[ -4.4e-09: -4.2e-09)  9 (  9.4%) |******************
[ -4.2e-09:   -4e-09) 24 ( 25.0%) |************************************************
[   -4e-09: -3.9e-09)  5 (  5.2%) |**********
[ -3.9e-09: -3.7e-09) 15 ( 15.6%) |******************************

Placement estimated geomean non-virtual intra-domain period: 5.51873 ns (181.201 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 5.51873 ns (181.201 MHz)

Placement cost: 1, bb_cost: 16.7127, td_cost: 6.9894e-08, 

Placement resource usage:
  io  implemented as io_top   : 47
  io  implemented as io_bottom: 19
  io  implemented as io_left  : 1
  clb implemented as clb      : 19
  dsp implemented as dsp      : 2

Placement number of temperatures: 47
Placement total # of swap attempts: 9253
	Swaps accepted: 2361 (25.5 %)
	Swaps rejected: 6553 (70.8 %)
	Swaps aborted:  339 ( 3.7 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                16.91            18.27           81.73          0.00         
                   Median                 17.24            39.75           54.55          5.71         
                   Centroid               16.66            40.53           56.03          3.44         
                   W. Centroid            16.89            40.88           55.41          3.71         
                   W. Median              2.55             4.66            75.85          19.49        
                   Crit. Uniform          0.91             3.57            96.43          0.00         
                   Feasible Region        0.84             5.13            93.59          1.28         

clb                Uniform                4.53             1.91            96.42          1.67         
                   Median                 5.48             8.68            91.32          0.00         
                   Centroid               5.58             12.79           87.21          0.00         
                   W. Centroid            4.49             6.99            93.01          0.00         
                   W. Median              0.73             5.88            94.12          0.00         
                   Crit. Uniform          2.16             3.00            97.00          0.00         
                   Feasible Region        2.17             0.50            99.50          0.00         

dsp                Uniform                0.63             0.00            100.00         0.00         
                   Median                 0.51             2.13            48.94          48.94        
                   Centroid               0.63             0.00            44.83          55.17        
                   W. Centroid            0.43             0.00            60.00          40.00        
                   W. Median              0.06             0.00            0.00           100.00       
                   Crit. Uniform          0.35             0.00            100.00         0.00         
                   Feasible Region        0.25             0.00            73.91          26.09        


Placement Quench timing analysis took 0.00096499 seconds (0.000863477 STA, 0.000101513 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0557941 seconds (0.0512262 STA, 0.00456799 slack) (50 full updates: 50 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.17 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0557941 seconds (0.0512262 STA, 0.00456799 slack) (50 full updates: 50 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 82.77 seconds (max_rss 478.3 MiB)
Incr Slack updates 50 in 0.00151906 sec
Full Max Req/Worst Slack updates 25 in 0.00016884 sec
Incr Max Req/Worst Slack updates 25 in 0.000218956 sec
Incr Criticality updates 11 in 0.000459294 sec
Full Criticality updates 39 in 0.00170034 sec
INFO: PLC: Design mac_32 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: mac_32
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_mac_32_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: mac_32_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.6 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap52$flatten\genblk1[0].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[11] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap53$flatten\genblk1[1].a0.$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl/mac_32.v:14$3.dly_b[0] in primitive RS_DSP_MULT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 20.5 MiB, delta_rss +1.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 14
Swept block(s)      : 1
Constant Pins Marked: 2
# Clean circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 20.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 419
    .input     :      35
    .output    :      32
    0-LUT      :       2
    6-LUT      :     220
    RS_DSP_MULT:       2
    adder_carry:      64
    dffre      :      64
  Nets  : 509
    Avg Fanout:     2.1
    Max Fanout:   128.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1557
  Timing Graph Edges: 4528
  Timing Graph Levels: 72
# Build Timing Graph took 0.00 seconds (max_rss 20.7 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$4275' Fanout: 64 pins (4.1%), 64 blocks (15.3%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:294:execute$4275'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$4275' Source: '$auto$clkbufmap.cc:294:execute$4275.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.1 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.09 seconds (max_rss 60.7 MiB, delta_rss +39.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 326
Netlist num_blocks: 88
Netlist EMPTY blocks: 0.
Netlist io blocks: 67.
Netlist clb blocks: 19.
Netlist dsp blocks: 2.
Netlist bram blocks: 0.
Netlist inputs pins: 35
Netlist output pins: 32

Pb types usage...
  io               : 67
   io_output       : 32
    outpad         : 32
   io_input        : 35
    inpad          : 35
  clb              : 19
   clb_lr          : 19
    fle            : 146
     ble6          : 2
      lut6         : 2
       lut         : 2
      ff           : 2
       DFFRE       : 2
     ble5          : 160
      lut5         : 160
       lut         : 160
      ff           : 62
       DFFRE       : 62
     adder         : 64
      lut5         : 60
       lut         : 60
      adder_carry  : 64
  dsp              : 2
   dsp_lr          : 2
    RS_DSP_MULT    : 2

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		67	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		19	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		2	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.04 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 61.3 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.61 seconds (max_rss 478.3 MiB, delta_rss +417.0 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.17 seconds (max_rss 478.3 MiB, delta_rss +417.0 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place.

# Load Placement took 0.03 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 29.66 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.10 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 29.76 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  24 (  6.1%) |*****
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   9 (  2.3%) |**
[      0.4:      0.5)  53 ( 13.5%) |***********
[      0.5:      0.6)   8 (  2.0%) |**
[      0.6:      0.7)   2 (  0.5%) |
[      0.7:      0.8)  28 (  7.1%) |******
[      0.8:      0.9)  38 (  9.7%) |********
[      0.9:        1) 231 ( 58.8%) |***********************************************
## Initializing router criticalities took 0.01 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0   60665     325     386     196 ( 0.014%)    4007 ( 0.5%)    5.049     -430.4     -5.049      0.000      0.000      N/A
   2    0.0     0.5    3   29659     183     237     138 ( 0.010%)    4003 ( 0.4%)    5.049     -427.9     -5.049      0.000      0.000      N/A
   3    0.0     0.6    0   25991     146     197     103 ( 0.008%)    4044 ( 0.5%)    5.049     -430.4     -5.049      0.000      0.000      N/A
   4    0.0     0.8    0   23154     123     172      74 ( 0.005%)    4028 ( 0.5%)    5.049     -426.9     -5.049      0.000      0.000      N/A
   5    0.0     1.1    2   17089      95     132      47 ( 0.003%)    4079 ( 0.5%)    5.049     -431.2     -5.049      0.000      0.000      N/A
   6    0.0     1.4    0   13102      70      97      35 ( 0.003%)    4065 ( 0.5%)    5.049     -428.6     -5.049      0.000      0.000      N/A
   7    0.0     1.9    0   12481      66      94      38 ( 0.003%)    4101 ( 0.5%)    5.049     -432.1     -5.049      0.000      0.000      N/A
   8    0.0     2.4    0   12322      58      88      28 ( 0.002%)    4064 ( 0.5%)    5.049     -428.6     -5.049      0.000      0.000      N/A
   9    0.0     3.1    0   11625      44      73      21 ( 0.002%)    4129 ( 0.5%)    5.049     -430.7     -5.049      0.000      0.000      N/A
  10    0.0     4.1    0    8952      29      58      10 ( 0.001%)    4119 ( 0.5%)    5.049     -428.8     -5.049      0.000      0.000       26
  11    0.0     5.3    0    7270      25      41      11 ( 0.001%)    4154 ( 0.5%)    5.049     -430.6     -5.049      0.000      0.000       18
  12    0.0     6.9    0    6182      18      35       7 ( 0.001%)    4131 ( 0.5%)    5.049     -428.8     -5.049      0.000      0.000       19
  13    0.0     9.0    0    2394      11      11       3 ( 0.000%)    4138 ( 0.5%)    5.049     -428.9     -5.049      0.000      0.000       18
  14    0.0    11.6    0    1468       5       5       1 ( 0.000%)    4140 ( 0.5%)    5.049     -428.9     -5.049      0.000      0.000       16
  15    0.0    15.1    0    1181       2       2       1 ( 0.000%)    4140 ( 0.5%)    5.049     -428.9     -5.049      0.000      0.000       15
  16    0.0    19.7    0    1801       1       1       0 ( 0.000%)    4143 ( 0.5%)    5.049     -428.9     -5.049      0.000      0.000       15
Restoring best routing
Critical path: 5.0489 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  24 (  6.1%) |*****
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   8 (  2.0%) |**
[      0.4:      0.5)  54 ( 13.7%) |************
[      0.5:      0.6)   5 (  1.3%) |*
[      0.6:      0.7)   1 (  0.3%) |
[      0.7:      0.8)  26 (  6.6%) |******
[      0.8:      0.9)  61 ( 15.5%) |*************
[      0.9:        1) 214 ( 54.5%) |***********************************************
Router Stats: total_nets_routed: 1201 total_connections_routed: 1629 total_heap_pushes: 235336 total_heap_pops: 66711 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 235336 total_external_heap_pops: 66711 total_external_SOURCE_pushes: 1629 total_external_SOURCE_pops: 1331 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 1629 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 1629 total_external_SINK_pushes: 11749 total_external_SINK_pops: 10721 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 20540 total_external_IPIN_pops: 19434 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 1665 total_external_OPIN_pops: 1394 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 428 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 428 total_external_CHANX_pushes: 99678 total_external_CHANX_pops: 18642 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 3361 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 3361 total_external_CHANY_pushes: 100075 total_external_CHANY_pops: 15189 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 2722 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 2722 total_number_of_adding_all_rt: 12078 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.44 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 828459780
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 88 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
Found 506 mismatches between routing and packing results.
Fixed 308 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 88 blocks
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 478.3 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         67                               0.477612                     0.522388   
       clb         19                                     15                      11.9474   
       dsp          2                                     38                           32   
      bram          0                                      0                            0   
Absorbed logical nets 183 out of 509 nets, 326 nets not absorbed.


Average number of bends per net: 3.18769  Maximum # of bends: 17

Number of global nets: 1
Number of routed nets (nonglobal): 325
Wire length results (in units of 1 clb segments)...
	Total wirelength: 4143, average net length: 12.7477
	Maximum net length: 72

Wire length results in terms of physical segments...
	Total wiring segments used: 1531, average wire segments per net: 4.71077
	Maximum segments used by a net: 28
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 6

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    2 (  0.0%) |
[      0.2:      0.3)   28 (  0.5%) |
[      0.1:      0.2)   28 (  0.5%) |
[        0:      0.1) 5612 ( 99.0%) |**********************************************
Maximum routing channel utilization:      0.34 at (45,23)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.016      160
                         1       5   0.453      160
                         2       1   0.016      160
                         3       2   0.094      160
                         4       4   0.156      160
                         5       2   0.031      160
                         6       1   0.062      160
                         7       4   0.266      160
                         8       5   0.359      160
                         9       1   0.016      160
                        10       1   0.016      160
                        11       2   0.094      160
                        12       2   0.078      160
                        13       0   0.000      160
                        14       1   0.016      160
                        15       2   0.141      160
                        16       2   0.062      160
                        17       1   0.016      160
                        18       3   0.078      160
                        19       3   0.094      160
                        20       1   0.016      160
                        21       6   0.297      160
                        22      41   2.781      160
                        23      54   3.625      160
                        24      31   2.062      160
                        25      46   3.094      160
                        26      46   3.141      160
                        27      34   3.000      160
                        28      18   0.734      160
                        29      10   0.438      160
                        30       5   0.328      160
                        31       0   0.000      160
                        32       4   0.141      160
                        33       7   0.531      160
                        34      10   0.688      160
                        35       1   0.016      160
                        36       2   0.188      160
                        37       8   0.469      160
                        38       4   0.266      160
                        39       2   0.062      160
                        40       3   0.188      160
                        41       5   0.281      160
                        42       2   0.125      160
                        43       2   0.125      160
                        44      14   1.062      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       0   0.000      160
                        24       0   0.000      160
                        25       0   0.000      160
                        26       0   0.000      160
                        27       0   0.000      160
                        28       0   0.000      160
                        29       0   0.000      160
                        30       0   0.000      160
                        31       0   0.000      160
                        32       0   0.000      160
                        33       0   0.000      160
                        34       0   0.000      160
                        35       0   0.000      160
                        36       0   0.000      160
                        37       0   0.000      160
                        38       0   0.000      160
                        39       1   0.152      160
                        40       5   1.217      160
                        41       7   1.587      160
                        42       8   2.717      160
                        43      27   6.609      160
                        44      45  11.196      160
                        45      47  12.413      160
                        46      40   8.304      160
                        47      43   6.478      160
                        48      15   2.370      160
                        49       5   0.891      160
                        50       2   0.261      160
                        51       1   0.087      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 2.11999e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00513
                                             4     0.00317

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00207
                                             4     0.00625

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00361
                             L4         0.00472

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00361
                             L4    1     0.00472

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.6e-10:  4.4e-10)  4 (  4.2%) |*****
[  4.4e-10:  7.2e-10)  0 (  0.0%) |
[  7.2e-10:  9.9e-10) 18 ( 18.8%) |**********************
[  9.9e-10:  1.3e-09) 39 ( 40.6%) |************************************************
[  1.3e-09:  1.5e-09)  3 (  3.1%) |****
[  1.5e-09:  1.8e-09)  0 (  0.0%) |
[  1.8e-09:  2.1e-09)  0 (  0.0%) |
[  2.1e-09:  2.4e-09)  0 (  0.0%) |
[  2.4e-09:  2.7e-09) 11 ( 11.5%) |**************
[  2.7e-09:  2.9e-09) 21 ( 21.9%) |**************************

Final critical path delay (least slack): 5.0489 ns, Fmax: 198.063 MHz
Final setup Worst Negative Slack (sWNS): -5.0489 ns
Final setup Total Negative Slack (sTNS): -428.947 ns

Final setup slack histogram:
[   -5e-09: -4.9e-09)  7 (  7.3%) |****************
[ -4.9e-09: -4.8e-09)  8 (  8.3%) |******************
[ -4.8e-09: -4.7e-09) 13 ( 13.5%) |******************************
[ -4.7e-09: -4.5e-09) 13 ( 13.5%) |******************************
[ -4.5e-09: -4.4e-09) 11 ( 11.5%) |*************************
[ -4.4e-09: -4.3e-09)  9 (  9.4%) |*********************
[ -4.3e-09: -4.2e-09) 21 ( 21.9%) |************************************************
[ -4.2e-09:   -4e-09)  4 (  4.2%) |*********
[   -4e-09: -3.9e-09)  5 (  5.2%) |***********
[ -3.9e-09: -3.8e-09)  5 (  5.2%) |***********

Final geomean non-virtual intra-domain period: 5.0489 ns (198.063 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 5.0489 ns (198.063 MHz)

Writing Implementation Netlist: fabric_mac_32_post_synthesis.v
Writing Implementation Netlist: fabric_mac_32_post_synthesis.blif
Writing Implementation SDF    : fabric_mac_32_post_synthesis.sdf
Incr Slack updates 1 in 3.5105e-05 sec
Full Max Req/Worst Slack updates 1 in 8.658e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.1806e-05 sec
Flow timing analysis took 0.0606692 seconds (0.0564658 STA, 0.0042034 slack) (18 full updates: 0 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 45.28 seconds (max_rss 478.3 MiB)
Incr Slack updates 17 in 0.000522016 sec
Full Max Req/Worst Slack updates 1 in 1.0336e-05 sec
Incr Max Req/Worst Slack updates 16 in 0.000199011 sec
Incr Criticality updates 15 in 0.00100317 sec
Full Criticality updates 2 in 0.000151152 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synthesis.v_
INFO: RTE: Design mac_32 is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: mac_32
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  -DPNR=1 --top-module co_sim_mac_32 -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v --binary  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/post_pnr_wrapper_mac_32_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v:132:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                   : ... Suggest add newline.
  132 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-EOFNEWLINE: ../../../../../.././rtl/mac_32.v:52:10: Missing newline at end of file (POSIX 3.206).
                                                           : ... Suggest add newline.
   52 | endmodule
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_route.v:7311:10: Cell pin connected by name with empty reference: 'COUT'
 7311 |         .COUT(),
      |          ^~~~
%Warning-PINCONNECTEMPTY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_route.v:7849:10: Cell pin connected by name with empty reference: 'COUT'
 7849 |         .COUT(),
      |          ^~~~
%Warning-PINCONNECTEMPTY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_route.v:8227:10: Cell pin connected by name with empty reference: 'O'
 8227 |         .O()
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_route.v:8397:10: Cell pin connected by name with empty reference: 'O'
 8397 |         .O()
      |          ^
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RESET2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_CLK2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_CLK2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_EN2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_EN2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'WR_DATA2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'RD_DATA2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'ALMOST_EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'ALMOST_FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'PROG_EMPTY2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'PROG_FULL2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'OVERFLOW2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:770:19: Cell has missing pin: 'UNDERFLOW2'
  770 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WEN_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WEN_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'REN_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'REN_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'CLK_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'CLK_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'BE_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'BE_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'ADDR_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'ADDR_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WDATA_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WPARITY_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WDATA_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'WPARITY_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RDATA_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RPARITY_A1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RDATA_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:844:17: Cell has missing pin: 'RPARITY_B1'
  844 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WEN_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WEN_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'REN_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'REN_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'CLK_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'CLK_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'BE_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'BE_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'ADDR_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'ADDR_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WDATA_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WPARITY_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WDATA_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'WPARITY_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RDATA_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RPARITY_A2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RDATA_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:980:17: Cell has missing pin: 'RPARITY_B2'
  980 |                 TDP_RAM18KX2_inst (
      |                 ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RESET1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_CLK1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_CLK1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_EN1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_EN1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'WR_DATA1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'RD_DATA1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'ALMOST_EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'ALMOST_FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'PROG_EMPTY1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'PROG_FULL1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'OVERFLOW1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1093:19: Cell has missing pin: 'UNDERFLOW1'
 1093 |                 ) FIFO18KX2 (
      |                   ^~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'ACC_FIR'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'DLY_B'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'CLK'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'RESET'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'LOAD_ACC'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SATURATE'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SHIFT_RIGHT'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'ROUND'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:42:11: Cell has missing pin: 'SUBTRACT'
   42 |         ) DSP38_MULT (
      |           ^~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'DLY_B1'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'DLY_B2'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'CLK'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'RESET'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'ACC_FIR'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'LOAD_ACC'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SATURATE'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SHIFT_RIGHT'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'ROUND'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:63:11: Cell has missing pin: 'SUBTRACT'
   63 |         ) DSP19X2_MULT (
      |           ^~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'ACC_FIR'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'DLY_B'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'LOAD_ACC'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SATURATE'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SHIFT_RIGHT'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'ROUND'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:110:11: Cell has missing pin: 'SUBTRACT'
  110 |         ) DSP38_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'DLY_B1'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'DLY_B2'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'ACC_FIR'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'LOAD_ACC'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SATURATE'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SHIFT_RIGHT'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'ROUND'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:133:11: Cell has missing pin: 'SUBTRACT'
  133 |         ) DSP19X2_MULT_REGIN (
      |           ^~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'ACC_FIR'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'DLY_B'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'LOAD_ACC'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SATURATE'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SHIFT_RIGHT'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'ROUND'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:182:11: Cell has missing pin: 'SUBTRACT'
  182 |         ) DSP38_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'DLY_B1'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'DLY_B2'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'ACC_FIR'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'LOAD_ACC'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SATURATE'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SHIFT_RIGHT'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'ROUND'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:205:11: Cell has missing pin: 'SUBTRACT'
  205 |         ) DSP19X2_MULT_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'ACC_FIR'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'DLY_B'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'LOAD_ACC'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SATURATE'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SHIFT_RIGHT'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'ROUND'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:255:11: Cell has missing pin: 'SUBTRACT'
  255 |         ) DSP38_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'DLY_B1'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'DLY_B2'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'ACC_FIR'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'LOAD_ACC'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SATURATE'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SHIFT_RIGHT'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'ROUND'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:278:11: Cell has missing pin: 'SUBTRACT'
  278 |         ) DSP19X2_MULT_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:713:11: Cell has missing pin: 'ACC_FIR'
  713 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:713:11: Cell has missing pin: 'DLY_B'
  713 |         ) DSP38_MULTACC (
      |           ^~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'DLY_B1'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'DLY_B2'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:741:11: Cell has missing pin: 'ACC_FIR'
  741 |         ) DSP19X2_MULTACC (
      |           ^~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:801:11: Cell has missing pin: 'ACC_FIR'
  801 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:801:11: Cell has missing pin: 'DLY_B'
  801 |         ) DSP38_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'DLY_B1'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'DLY_B2'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:829:11: Cell has missing pin: 'ACC_FIR'
  829 |         ) DSP19X2_MULTACC_REGIN (
      |           ^~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:889:11: Cell has missing pin: 'ACC_FIR'
  889 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:889:11: Cell has missing pin: 'DLY_B'
  889 |         ) DSP38_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'DLY_B1'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'DLY_B2'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:917:11: Cell has missing pin: 'ACC_FIR'
  917 |         ) DSP19X2_MULTACC_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:977:11: Cell has missing pin: 'ACC_FIR'
  977 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:977:11: Cell has missing pin: 'DLY_B'
  977 |         ) DSP38_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'DLY_B1'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'DLY_B2'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-PINMISSING: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:1005:11: Cell has missing pin: 'ACC_FIR'
 1005 |         ) DSP19X2_MULTACC_REGIN_REGOUT (
      |           ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:101:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  101 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:120:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  120 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:173:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  173 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:192:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  192 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:246:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  246 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:265:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  265 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:326:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  326 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:352:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  352 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:421:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  421 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:447:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  447 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:516:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:542:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  542 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:611:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  611 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:637:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  637 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:704:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  704 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:728:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  728 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:792:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  792 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:816:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  816 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:880:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  880 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:904:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  904 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:968:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  968 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:992:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                        : ... Suggest assign a label with 'begin : gen_<label_name>'
  992 |     end else begin
      |              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:153:30: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  153 |         if (SPLIT_i == 1'b0) begin
      |                              ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:154:34: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  154 |             if(FMODE1_i == 1'b1) begin   
      |                                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:177:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  177 |                 if (WMODE_A1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:179:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  179 |                 end else if (WMODE_A1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:181:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  181 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:186:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  186 |                 if (RMODE_B1_i == 3'b110) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:188:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  188 |                 end else if (RMODE_B1_i == 3'b010) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:190:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  190 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:217:22: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  217 |             end else begin
      |                      ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:367:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  367 |         end else begin 
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:368:55: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  368 |             if (FMODE1_i == 1'b1 || FMODE2_i == 1'b1) begin     
      |                                                       ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:399:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  399 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:401:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  401 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:406:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  406 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:408:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  408 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:413:43: Unnamed generate block 'genblk3' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  413 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:415:52: Unnamed generate block 'genblk3' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  415 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:419:43: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  419 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:421:52: Unnamed generate block 'genblk4' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  421 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:470:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  470 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:733:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  733 |             else if (FMODE1_i == 1'b1 || FMODE2_i == 1'b0) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:751:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  751 |                 if (WMODE_A1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:753:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  753 |                 end else if (WMODE_A1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:758:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |                 if (RMODE_B1_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:760:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  760 |                 end else if (RMODE_B1_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:923:60: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                    : ... Suggest assign a label with 'begin : gen_<label_name>'
  923 |             else if (FMODE1_i == 1'b0 || FMODE2_i == 1'b1) begin
      |                                                            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1075:43: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1075 |                 if (WMODE_A2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1077:52: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1077 |                 end else if (WMODE_A2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1081:43: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1081 |                 if (RMODE_B2_i == 3'b010) begin
      |                                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v:1083:52: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                     : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |                 end else if (RMODE_B2_i == 3'b100) begin
      |                                                    ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:33:24: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   33 |     if(frac_i == 1'b0) begin
      |                        ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v:50:14: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                                                                       : ... Suggest assign a label with 'begin : gen_<label_name>'
   50 |     end else begin
      |              ^~~~~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:240:31: Misleading indentation
  240 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:238:7: ... Expected indentation matching this earlier statement's line:
  238 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:437:32: Misleading indentation
  437 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:435:7: ... Expected indentation matching this earlier statement's line:
  435 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:237:29: Misleading indentation
  237 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:235:5: ... Expected indentation matching this earlier statement's line:
  235 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Error-PINNOTFOUND: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/post_pnr_wrapper_mac_32_post_synth.v:697:6: Pin not found: '$iopadmap$id[0]'
  697 |     .\$iopadmap$id[0] (\$iopadmap$id [1]),
      |      ^~~~~~~~~~~~~~~~
%Error: Exiting due to 1 error(s)
ERROR: SPR: Design mac_32 simulation compilation failed!

ERROR: SPR: Design mac_32 Post-PnR simulation failed!

Design mac_32 simulation compilation failed!
Design mac_32 Post-PnR simulation failed!

    while executing
"simulate pnr verilator"
    (file "../raptor_tcl.tcl" line 46)


#########Raptor Performance Data#########
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.20
Hash     : 3b67354
Date     : Mar 26 2024
Type     : Engineering
Log Time   : Tue Mar 26 09:28:39 2024 GMT

[ 14:28:39 ] Analysis has started
[ 14:28:39 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/analysis/mac_32_analyzer.cmd
[ 14:28:39 ] Duration: 78 ms. Max utilization: 43 MB
[ 14:28:39 ] Synthesize has started
[ 14:28:39 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s mac_32.ys -l mac_32_synth.log
[ 14:28:49 ] Duration: 9806 ms. Max utilization: 61 MB
[ 14:28:49 ] Gate Simulation has started
[ 14:28:49 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  --top-module co_sim_mac_32 -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v --binary /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
[ 14:29:20 ] Duration: 31555 ms. Max utilization: 139 MB
[ 14:29:20 ] Command: make -j -C obj_dir/ -f Vco_sim_mac_32.mk Vco_sim_mac_32
[ 14:29:20 ] Duration: 37 ms. Max utilization: 105 MB
[ 14:29:20 ] Command: obj_dir/Vco_sim_mac_32
[ 14:29:20 ] Duration: 109 ms. Max utilization: 468 MB
[ 14:29:20 ] Packing has started
[ 14:29:21 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --pack
[ 14:29:36 ] Duration: 15288 ms. Max utilization: 1159 MB
[ 14:29:36 ] Placement has started
[ 14:29:36 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/mac_32_post_synth.eblif --output mac_32_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/config.json
[ 14:29:36 ] Duration: 247 ms. Max utilization: 74 MB
[ 14:29:36 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --place --fix_clusters mac_32_pin_loc.place
[ 14:30:59 ] Duration: 82878 ms. Max utilization: 1474 MB
[ 14:30:59 ] Route has started
[ 14:30:59 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/fabric_mac_32_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report mac_32_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top mac_32 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/packing/fabric_mac_32_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/placement/fabric_mac_32_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synth.route --route
[ 14:31:44 ] Duration: 45366 ms. Max utilization: 885 MB
[ 14:31:44 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_synthesis.v_
[ 14:31:44 ] Duration: 34 ms. Max utilization: 15 MB
[ 14:31:45 ] Post-PnR Simulation has started
[ 14:31:45 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/verilator/share/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --timing --trace-fst  -DPNR=1 --top-module co_sim_mac_32 -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/.././sim/co_sim_tb/co_sim_mac_32.v --binary  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/synthesis/post_pnr_wrapper_mac_32_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/EDA-/mac_32/results_dir/mac_32/run_1/synth_1_1/impl_1_1_1/routing/fabric_mac_32_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
[ 14:31:45 ] Duration: 383 ms. Max utilization: 139 MB
#############################################


Total RunTime to run raptor_run.sh: 187
Peak Memory Usage: 117360
ExecEndTime: 1711445505
Rapid Silicon Raptor Design Suite
Version  : 2024.03
Build    : 1.0.20
Hash     : 3b67354
Date     : Mar 26 2024
Type     : Engineering
