# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Waveform file 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb'.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Error: Architecture 'tb' of entity 'riscv_core_tb' not found in library 'processor'.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: VSIM: cannot select specified top-level
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6965 kB (elbread=432 elab2=6244 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:15, Monday, 11 December 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 214050 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6965 kB (elbread=432 elab2=6244 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:15, Monday, 11 December 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# KERNEL: stopped at time: 4050 us
# Warning: WAVEFORM: Object matching /riscv_core_tb/rstn not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/imem_en not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/dmem_en not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/dmem_we not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/dmem_addr_div4 not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/tb_decode_instruction not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/tb_decode_jump not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/rstn not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
run
endsim
# KERNEL: stopped at time: 4999850 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6965 kB (elbread=432 elab2=6244 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:16, Monday, 11 December 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 419600 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6965 kB (elbread=432 elab2=6244 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:16, Monday, 11 December 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# KERNEL: stopped at time: 520250 ns
# Warning: WAVEFORM: Object matching /riscv_core_tb/rstn not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/imem_en not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/dmem_en not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/dmem_we not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/dmem_addr_div4 not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/tb_decode_instruction not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/tb_decode_jump not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/tb_decode_jump not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
run
# KERNEL: stopped at time: 1587650 ns
# Warning: WAVEFORM: Object matching /riscv_core_tb/tb_decode_jump not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/signals.asdb.
run
# KERNEL: stopped at time: 3866200 ns
# VSIM: 39 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6965 kB (elbread=432 elab2=6244 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:21, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 3502850 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6965 kB (elbread=432 elab2=6244 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  18:21, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 257750 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6965 kB (elbread=432 elab2=6244 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  19:18, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 210250 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Architecture "tb" of Entity "riscv_core_tb"
# Error: COMP96_0078: riscv_core_tb.vhd : (68, 51): Unknown identifier "XLEN".
# Error: COMP96_0133: riscv_core_tb.vhd : (68, 51): Cannot find object declaration.
# Error: COMP96_0094: riscv_core_tb.vhd : (68, 51): Locally static expression is required in the range definition.
# Error: COMP96_0078: riscv_core_tb.vhd : (69, 52): Unknown identifier "XLEN".
# Error: COMP96_0133: riscv_core_tb.vhd : (69, 52): Cannot find object declaration.
# Error: COMP96_0094: riscv_core_tb.vhd : (69, 52): Locally static expression is required in the range definition.
# Compile failure 6 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6966 kB (elbread=432 elab2=6245 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  19:38, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 259750 ns
# VSIM: Simulation has finished.
# Warning: WAVEFORM: Object matching /riscv_core_tb/tb_write_back_load_data not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
# Warning: WAVEFORM: Object matching /riscv_core_tb/tb_write_back_alu_result not found in C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6966 kB (elbread=432 elab2=6245 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  19:38, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# KERNEL: stopped at time: 127800 ns
# VSIM: 2 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6966 kB (elbread=432 elab2=6245 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  19:38, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 5450 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6966 kB (elbread=432 elab2=6245 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  20:27, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 1298550 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6966 kB (elbread=432 elab2=6245 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  20:27, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 53550 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6966 kB (elbread=432 elab2=6245 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  20:32, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 218450 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6966 kB (elbread=432 elab2=6245 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  20:35, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 53950 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Architecture "beh" of Entity "fetch"
# Error: COMP96_0122: fetch.vhd : (49, 2): Symbol "pc" has already been declared in this scope.
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6965 kB (elbread=432 elab2=6245 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  20:51, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 1609050 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6965 kB (elbread=432 elab2=6245 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  20:51, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 104950 ns
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work processor -2008  $dsn/src/riscv_pkg.vhd $dsn/src/dpm.vhd $dsn/src/riscv_adder.vhd $dsn/src/tb_riscv_adder.vhd $dsn/src/riscv_alu.vhd $dsn/src/tb_riscv_alu.vhd $dsn/src/riscv_pc.vhd $dsn/src/tb_riscv_pc.vhd $dsn/src/riscv_rf.vhd $dsn/src/tb_riscv_rf.vhd $dsn/src/fetch.vhd $dsn/src/decode.vhd $dsn/src/execute.vhd $dsn/src/memory_access.vhd $dsn/src/write_back.vhd $dsn/src/riscv_core.vhd $dsn/src/riscv_core_tb.vhd $dsn/src/compteur.vhd $dsn/src/compteur_tb.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pkg.vhd
# Compile Package "riscv_pkg"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/dpm.vhd
# Compile Entity "dpm"
# Compile Architecture "beh" of Entity "dpm"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_adder.vhd
# Compile Entity "half_adder"
# Compile Architecture "beh" of Entity "half_adder"
# Compile Entity "riscv_adder"
# Compile Architecture "beh" of Entity "riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_adder.vhd
# Compile Entity "tb_riscv_adder"
# Compile Architecture "testbench" of Entity "tb_riscv_adder"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_alu.vhd
# Compile Entity "riscv_alu"
# Compile Architecture "beh" of Entity "riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_alu.vhd
# Compile Entity "tb_riscv_alu"
# Compile Architecture "testbench" of Entity "tb_riscv_alu"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_pc.vhd
# Compile Entity "riscv_pc"
# Compile Architecture "beh" of Entity "riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_pc.vhd
# Compile Entity "tb_riscv_pc"
# Compile Architecture "testbench" of Entity "tb_riscv_pc"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_rf.vhd
# Compile Entity "riscv_rf"
# Compile Architecture "beh" of Entity "riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/tb_riscv_rf.vhd
# Compile Entity "tb_riscv_rf"
# Compile Architecture "testbench" of Entity "tb_riscv_rf"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/fetch.vhd
# Compile Entity "fetch"
# Compile Architecture "beh" of Entity "fetch"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/decode.vhd
# Compile Entity "decode"
# Compile Architecture "beh" of Entity "decode"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/execute.vhd
# Compile Entity "execute"
# Compile Architecture "beh" of Entity "execute"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/memory_access.vhd
# Compile Entity "memory_access"
# Compile Architecture "beh" of Entity "memory_access"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "beh" of Entity "write_back"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core.vhd
# Compile Entity "riscv_core"
# Compile Architecture "beh" of Entity "riscv_core"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/riscv_core_tb.vhd
# Compile Entity "riscv_core_tb"
# Compile Architecture "tb" of Entity "riscv_core_tb"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur.vhd
# Compile Entity "compteur"
# Compile Architecture "beh" of Entity "compteur"
# File: C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/compteur_tb.vhd
# Compile Entity "compteur_tb"
# Compile Architecture "tb" of Entity "compteur_tb"
# Top-level unit(s) detected:
# Entity => tb_riscv_alu
# Entity => tb_riscv_rf
# Entity => tb_riscv_pc
# Entity => tb_riscv_adder
# Entity => riscv_core_tb
# Entity => compteur_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6966 kB (elbread=432 elab2=6245 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  21:35, Monday, 11 December 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
# KERNEL: stopped at time: 518250 ns
# VSIM: 41 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+riscv_core_tb riscv_core_tb tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6966 kB (elbread=432 elab2=6245 kernel=287 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\wave.asdb
#  21:37, Monday, 11 December 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__117.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/MEM0,  Process: line__118.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /riscv_core_tb/DUT/execute_inst/alu,  Process: p_shift.
endsim
# KERNEL: stopped at time: 264250 ns
# VSIM: Simulation has finished.
# Waveform file 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_signals.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_signals.asdb'.
# Adding file C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\core_signals.asdb ... Done
# Adding file C:\Users\ismai\OneDrive\Documents\GitHub\MINIRISCV\processor\.gitignore\src\core_signals.awc ... Done
# Waveform file 'untitled.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.asdb'.
# Waveform file 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.awc' connected to 'C:/Users/ismai/OneDrive/Documents/GitHub/MINIRISCV/processor/.gitignore/src/core_tb_signal.asdb'.
