// Seed: 2593991054
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  reg  id_5;
  always @(posedge ~(id_5) or id_5) begin
    id_5 = #id_6 1;
  end
endmodule
module module_1;
  assign id_1 = 1'h0;
  wor  id_2;
  tri1 id_3;
  assign id_1 = 1;
  wire id_4;
  id_5(
      .id_0(), .id_1(1 ~^ id_2), .id_2(1), .id_3(id_3 & 1), .id_4(1)
  ); module_0(
      id_4, id_4, id_3
  );
endmodule
