# Basic Logic Gates in Verilog

This project implements basic logic gates (NOT, NAND, NOR) in a single Verilog module.  
Includes a testbench and a waveform configuration for simulation in Vivado.

## ğŸ“‚ Files
- `logic_gates.v` â€” Verilog module with three gates
- `logic_gates_test.v` â€” Testbench
- `logic_gates_test_behav.wcfg` â€” Waveform config (Vivado)

## ğŸ› ï¸ How to Run
1. Open `logic_gates.v` and `logic_gates_test.v` in Vivado.
2. Add both files to your simulation sources.
3. Run the behavioral simulation.
4. Use the provided `.wcfg` file to view the waveform setup.
