
library (example) {
	technology (fpga);
	delay_model : table_lookup;
	time_unit : 1ns;
	voltage_unit : 1V;
	slew_upper_threshold_pct_rise : 80.0;
	slew_lower_threshold_pct_rise : 20.0;
	slew_derate_from_library : 1.0;
	slew_lower_threshold_pct_fall : 20.0;
	slew_upper_threshold_pct_fall : 80.0;
	input_threshold_pct_fall : 50.0;
	input_threshold_pct_rise : 50.0;
	output_threshold_pct_rise : 50.0;
	output_threshold_pct_fall : 50.0;
	cell (AN2) {
		area : 2.0;
		pin (A) {
			capacitance : 1.0;
			direction : input;
		}
		pin (B) {
			capacitance : 1.0;
			direction : input;
		}
		pin (Z) {
			direction : output;
			function : "A^B";
			timing () {
				intrinsic_rise : 0.49;
				intrinsic_fall : 0.77;
				related_pin : "A B";
				rise_resistance : 0.1443;
				fall_resistance : 0.0523;
			}
		}
	}
	cell (OR2) {
		area : 2.0;
		pin (A) {
			capacitance : 1.0;
			direction : input;
		}
		pin (B) {
			capacitance : 1.0;
			direction : input;
		}
		pin (Z) {
			direction : output;
			function : "A+B";
			timing () {
				intrinsic_rise : 0.38;
				intrinsic_fall : 0.85;
				related_pin : "A B";
				rise_resistance : 0.1443;
				fall_resistance : 0.0589;
				slope_fall : 0.0; /* user defined attribute */
				slope_rise : 0.0; /* user defined attribute */
			}
		}
	}
}