QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 01:56:18 on Jun 12,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
-- Loading module M
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 3, found 0.
Incremental compilation check found no design-units have changed.
Optimized design name is design_unit
End time: 01:56:18 on Jun 12,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
