$date
	Wed Apr 17 10:42:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module branch_tb $end
$var wire 1 ! predicted_branch $end
$var reg 2 " branch_condition [1:0] $end
$scope module u0 $end
$var wire 2 # branch_condition [1:0] $end
$var reg 2 $ counter_state [1:0] $end
$var reg 1 ! predicted_branch $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
0!
$end
#5
b1 "
b1 #
#10
b0 "
b0 #
#15
b11 "
b11 #
#115
