<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mips.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ATDecoder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ATDecoder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ATDecoder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ATDecoder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ATDecoder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ATDecoder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ATDecoder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ATDecoder.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ATDecoder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Branch_Control.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Branch_Control.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Branch_Control.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Branch_Control.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Branch_Control.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Branch_Control.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Branch_Control.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Branch_Control.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Branch_Control_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Branch_Control_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="controller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="controller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="controller.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="controller.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="controller.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="controller.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="controller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="controller.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="controller_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="controller_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="controller_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cpu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpu.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cpu.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cpu.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cpu_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cpu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="datapath.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="instrmemory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main_controller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main_controller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main_controller.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main_controller.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_controller.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main_controller.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main_controller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main_controller.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_controller_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1543740659" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1543740659">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543822428" xil_pn:in_ck="2139761824973180284" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1543822428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SC_tb.v"/>
      <outfile xil_pn:name="cpu/controller/component/ATDecoder.v"/>
      <outfile xil_pn:name="cpu/controller/component/CTreg.v"/>
      <outfile xil_pn:name="cpu/controller/component/forward_controller.v"/>
      <outfile xil_pn:name="cpu/controller/component/main_controller.v"/>
      <outfile xil_pn:name="cpu/controller/component/stall_controller.v"/>
      <outfile xil_pn:name="cpu/controller/controller.v"/>
      <outfile xil_pn:name="cpu/cpu.v"/>
      <outfile xil_pn:name="cpu/datapath/component/Branch_Control.v"/>
      <outfile xil_pn:name="cpu/datapath/component/DEreg.v"/>
      <outfile xil_pn:name="cpu/datapath/component/EMreg.v"/>
      <outfile xil_pn:name="cpu/datapath/component/FDreg.v"/>
      <outfile xil_pn:name="cpu/datapath/component/MDU_tb.v"/>
      <outfile xil_pn:name="cpu/datapath/component/MWreg.v"/>
      <outfile xil_pn:name="cpu/datapath/component/PCreg.v"/>
      <outfile xil_pn:name="cpu/datapath/component/alu.v"/>
      <outfile xil_pn:name="cpu/datapath/component/ext.v"/>
      <outfile xil_pn:name="cpu/datapath/component/loadcalc.v"/>
      <outfile xil_pn:name="cpu/datapath/component/multiplier.v"/>
      <outfile xil_pn:name="cpu/datapath/component/mux2.v"/>
      <outfile xil_pn:name="cpu/datapath/component/mux4.v"/>
      <outfile xil_pn:name="cpu/datapath/component/nextPC.v"/>
      <outfile xil_pn:name="cpu/datapath/component/regfile.v"/>
      <outfile xil_pn:name="cpu/datapath/component/savecalc.v"/>
      <outfile xil_pn:name="cpu/datapath/datapath.v"/>
      <outfile xil_pn:name="cpu/define.v"/>
      <outfile xil_pn:name="memory/datamemory.v"/>
      <outfile xil_pn:name="memory/instrmemory.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1543813096" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6247470219262508485" xil_pn:start_ts="1543813096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543813096" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5891769492316264291" xil_pn:start_ts="1543813096">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543822428" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4052854707772477665" xil_pn:start_ts="1543822428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543822428" xil_pn:in_ck="2139761824973180284" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1543822428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SC_tb.v"/>
      <outfile xil_pn:name="cpu/controller/component/ATDecoder.v"/>
      <outfile xil_pn:name="cpu/controller/component/CTreg.v"/>
      <outfile xil_pn:name="cpu/controller/component/forward_controller.v"/>
      <outfile xil_pn:name="cpu/controller/component/main_controller.v"/>
      <outfile xil_pn:name="cpu/controller/component/stall_controller.v"/>
      <outfile xil_pn:name="cpu/controller/controller.v"/>
      <outfile xil_pn:name="cpu/cpu.v"/>
      <outfile xil_pn:name="cpu/datapath/component/Branch_Control.v"/>
      <outfile xil_pn:name="cpu/datapath/component/DEreg.v"/>
      <outfile xil_pn:name="cpu/datapath/component/EMreg.v"/>
      <outfile xil_pn:name="cpu/datapath/component/FDreg.v"/>
      <outfile xil_pn:name="cpu/datapath/component/MDU_tb.v"/>
      <outfile xil_pn:name="cpu/datapath/component/MWreg.v"/>
      <outfile xil_pn:name="cpu/datapath/component/PCreg.v"/>
      <outfile xil_pn:name="cpu/datapath/component/alu.v"/>
      <outfile xil_pn:name="cpu/datapath/component/ext.v"/>
      <outfile xil_pn:name="cpu/datapath/component/loadcalc.v"/>
      <outfile xil_pn:name="cpu/datapath/component/multiplier.v"/>
      <outfile xil_pn:name="cpu/datapath/component/mux2.v"/>
      <outfile xil_pn:name="cpu/datapath/component/mux4.v"/>
      <outfile xil_pn:name="cpu/datapath/component/nextPC.v"/>
      <outfile xil_pn:name="cpu/datapath/component/regfile.v"/>
      <outfile xil_pn:name="cpu/datapath/component/savecalc.v"/>
      <outfile xil_pn:name="cpu/datapath/datapath.v"/>
      <outfile xil_pn:name="cpu/define.v"/>
      <outfile xil_pn:name="memory/datamemory.v"/>
      <outfile xil_pn:name="memory/instrmemory.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1543822432" xil_pn:in_ck="2139761824973180284" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1224921198226451161" xil_pn:start_ts="1543822428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1543822432" xil_pn:in_ck="2453343116457396341" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2047243927697981372" xil_pn:start_ts="1543822432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="mips_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1543833776" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1543833776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543833776" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4839524083147438275" xil_pn:start_ts="1543833776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543833776" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4052854707772477665" xil_pn:start_ts="1543833776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543833776" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1543833776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543833776" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2146785481141581855" xil_pn:start_ts="1543833776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543833776" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8680532996107490311" xil_pn:start_ts="1543833776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543833776" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3722959406769161065" xil_pn:start_ts="1543833776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543833865" xil_pn:in_ck="307941485304266957" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3336572113477404290" xil_pn:start_ts="1543833776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ATDecoder.ngr"/>
      <outfile xil_pn:name="Branch_Control.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="controller.ngr"/>
      <outfile xil_pn:name="cpu.lso"/>
      <outfile xil_pn:name="cpu.ngc"/>
      <outfile xil_pn:name="cpu.ngr"/>
      <outfile xil_pn:name="cpu.prj"/>
      <outfile xil_pn:name="cpu.stx"/>
      <outfile xil_pn:name="cpu.syr"/>
      <outfile xil_pn:name="cpu.xst"/>
      <outfile xil_pn:name="cpu_xst.xrpt"/>
      <outfile xil_pn:name="main_controller.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
