#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
<<<<<<< HEAD
# Start of session at: Tue Oct 29 13:56:26 2019
# Process ID: 14844
# Current directory: N:/ECE540/ECE540_Project2/Project2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9596 N:\ECE540\ECE540_Project2\Project2\project_2.xpr
# Log file: N:/ECE540/ECE540_Project2/Project2/vivado.log
# Journal file: N:/ECE540/ECE540_Project2/Project2\vivado.jou
=======
# Start of session at: Tue Oct 29 10:13:09 2019
# Process ID: 4864
# Current directory: N:/Project2/Project2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8224 N:\Project2\Project2\project_2.xpr
# Log file: N:/Project2/Project2/vivado.log
# Journal file: N:/Project2/Project2\vivado.jou
>>>>>>> 4ade2f28a711b5bfb0fe82a58b19ec55d7d98ec0
#-----------------------------------------------------------
start_gui
open_project N:/Project2/Project2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'N:/ECE540/ECE540_Project2/Project2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'n:/Project2/proj2_release_r1_0/ece540_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
<<<<<<< HEAD
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 808.625 ; gain = 163.637
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 17:39:22 2019...
=======
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 833.746 ; gain = 172.629
update_compile_order -fileset sources_1
reset_run synth_1
reset_run blk_mem_gen_0_synth_1
reset_run blk_mem_gen_1_synth_1
reset_run blk_mem_gen_2_synth_1
reset_run blk_mem_gen_3_synth_1
reset_run blk_mem_gen_4_synth_1
reset_run blk_mem_gen_5_synth_1
reset_run blk_mem_gen_7_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_7'...
[Tue Oct 29 11:05:06 2019] Launched blk_mem_gen_0_synth_1, blk_mem_gen_1_synth_1, blk_mem_gen_2_synth_1, blk_mem_gen_3_synth_1, blk_mem_gen_4_synth_1, blk_mem_gen_5_synth_1, blk_mem_gen_7_synth_1, blk_mem_gen_6_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: N:/Project2/Project2/project_2.runs/blk_mem_gen_0_synth_1/runme.log
blk_mem_gen_1_synth_1: N:/Project2/Project2/project_2.runs/blk_mem_gen_1_synth_1/runme.log
blk_mem_gen_2_synth_1: N:/Project2/Project2/project_2.runs/blk_mem_gen_2_synth_1/runme.log
blk_mem_gen_3_synth_1: N:/Project2/Project2/project_2.runs/blk_mem_gen_3_synth_1/runme.log
blk_mem_gen_4_synth_1: N:/Project2/Project2/project_2.runs/blk_mem_gen_4_synth_1/runme.log
blk_mem_gen_5_synth_1: N:/Project2/Project2/project_2.runs/blk_mem_gen_5_synth_1/runme.log
blk_mem_gen_7_synth_1: N:/Project2/Project2/project_2.runs/blk_mem_gen_7_synth_1/runme.log
blk_mem_gen_6_synth_1: N:/Project2/Project2/project_2.runs/blk_mem_gen_6_synth_1/runme.log
synth_1: N:/Project2/Project2/project_2.runs/synth_1/runme.log
[Tue Oct 29 11:05:06 2019] Launched impl_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 986.832 ; gain = 12.152
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1302.141 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B0CDA
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mfp_nexys4_ddr
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce with formal parameter declaration list [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:48]
WARNING: [Synth 8-1083] icon was previously declared without a range [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:76]
WARNING: [Synth 8-976] icon has already been declared [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:76]
WARNING: [Synth 8-2654] second declaration of icon ignored [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:76]
INFO: [Synth 8-994] icon is declared here [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2107.129 ; gain = 130.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:17]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [N:/Project2/Project2/.Xil/Vivado-8468-caplab07/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [N:/Project2/Project2/.Xil/Vivado-8468-caplab07/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'debounce' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26]
	Parameter CLK_FREQUENCY_HZ bound to: 50000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:127]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (4#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26]
INFO: [Synth 8-6157] synthesizing module 'mfp_sys' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:10]
INFO: [Synth 8-6157] synthesizing module 'm14k_top' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_top.v:73]
	Parameter M14K_INSTNUM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'm14k_cpu' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:75]
	Parameter M14K_INSTNUM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'm14k_core' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:75]
INFO: [Synth 8-6157] synthesizing module 'm14k_clock_nogate' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_nogate.v:80]
INFO: [Synth 8-6157] synthesizing module 'm14k_clock_buf' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_buf.v:74]
INFO: [Synth 8-6155] done synthesizing module 'm14k_clock_buf' (5#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_buf.v:74]
INFO: [Synth 8-6155] done synthesizing module 'm14k_clock_nogate' (6#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_nogate.v:80]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76]
	Parameter GW bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister' (7#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc' (8#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized3' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_register' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized4' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67]
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized0' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_antitamper_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_antitamper_stub' (12#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:100]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux8' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized6' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_eicoffset_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_eicoffset_stub.v:73]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_eicoffset_stub' (14#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_eicoffset_stub.v:73]
INFO: [Synth 8-6157] synthesizing module 'm14k_edp_clz_16b' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_16b.v:78]
INFO: [Synth 8-6157] synthesizing module 'm14k_edp_clz_4b' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_4b.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_edp_clz_4b' (15#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_4b.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_edp_clz_16b' (16#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_16b.v:78]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_srs1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_srs1.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_srs1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_srs1.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc' (18#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized2' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized8' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized9' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized3' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4' (20#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_prid' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_prid.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_prid' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_prid.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized10' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized0' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized4' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized5' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized6' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_24' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_24' (23#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_watch_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_watch_stub' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized11' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized9' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized9' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_sps_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_sps_stub.v:73]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_sps_stub' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_sps_stub.v:73]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized12' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized10' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized10' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc_top' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_4' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
	Parameter NXT_COUNTER bound to: 1'b1 
	Parameter ERL bound to: 2 - type: integer 
	Parameter EXL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized13' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized13' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized14' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized14' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized1' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized7' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized8' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized6' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized6' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
	Parameter NXT_COUNTER bound to: 1'b0 
	Parameter ERL bound to: 2 - type: integer 
	Parameter EXL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc__parameterized0' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized15' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc_top' (28#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77]
	Parameter GW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_root_stub' (29#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_root_stub.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_srs1' (30#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_srs1.v:76]
WARNING: [Synth 8-3848] Net cause_s in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:623]
WARNING: [Synth 8-3848] Net cpz in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:354]
WARNING: [Synth 8-3848] Net cpz_mmutype in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:357]
WARNING: [Synth 8-3848] Net cpz_srsctl_pss2css_m in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:358]
WARNING: [Synth 8-3848] Net delay_watch in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:366]
WARNING: [Synth 8-3848] Net eic_present in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:367]
WARNING: [Synth 8-3848] Net eiss in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:368]
WARNING: [Synth 8-3848] Net hot_delay_watch in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:369]
WARNING: [Synth 8-3848] Net mfcp0_m in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:371]
WARNING: [Synth 8-3848] Net mtcp0_m in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:372]
WARNING: [Synth 8-3848] Net srsctl_css2pss_w in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:375]
WARNING: [Synth 8-3848] Net srsctl_ess2css_w in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:376]
WARNING: [Synth 8-3848] Net srsctl_ld in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:377]
WARNING: [Synth 8-3848] Net srsctl_rd in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:378]
WARNING: [Synth 8-3848] Net srsctl_vec2css_w in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:379]
WARNING: [Synth 8-3848] Net srsdisable in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:380]
WARNING: [Synth 8-3848] Net srsmap2_ld in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:383]
WARNING: [Synth 8-3848] Net srsmap2_rd in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:384]
WARNING: [Synth 8-3848] Net srsmap_ld in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:385]
WARNING: [Synth 8-3848] Net srsmap_rd in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:386]
WARNING: [Synth 8-3848] Net vectornumber in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:387]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_stub' (31#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:76]
WARNING: [Synth 8-3848] Net pc0_ctl_ec1 in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:1205]
WARNING: [Synth 8-3848] Net pc1_ctl_ec1 in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:1206]
WARNING: [Synth 8-3848] Net g_eic_mode in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:636]
WARNING: [Synth 8-3848] Net mpc_tlb_i_side in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:652]
WARNING: [Synth 8-3848] Net mpc_tlb_d_side in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:651]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz' (32#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net CP1_gprs_0 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:210]
WARNING: [Synth 8-3848] Net CP1_gpr_0 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:211]
WARNING: [Synth 8-3848] Net CP1_kills_1 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:215]
WARNING: [Synth 8-3848] Net CP1_kill_1 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:216]
WARNING: [Synth 8-3848] Net CP1_fr32_0 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:221]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter SPECIAL bound to: 6'b000000 
	Parameter SPECIAL2 bound to: 6'b011100 
	Parameter MADD bound to: 6'b000000 
	Parameter MADDU bound to: 6'b000001 
	Parameter MUL bound to: 6'b000010 
	Parameter MSUB bound to: 6'b000100 
	Parameter MSUBU bound to: 6'b000101 
	Parameter MFHI bound to: 6'b010000 
	Parameter MTHI bound to: 6'b010001 
	Parameter MFLO bound to: 6'b010010 
	Parameter MTLO bound to: 6'b010011 
	Parameter MULT bound to: 6'b011000 
	Parameter MULTU bound to: 6'b011001 
	Parameter DIV bound to: 6'b011010 
	Parameter DIVU bound to: 6'b011011 
	Parameter IDLE bound to: 4'b0000 
	Parameter MOVE_TO bound to: 4'b0001 
	Parameter DIV_DIVI_SIGN bound to: 4'b0011 
	Parameter DIV_LOOP bound to: 4'b1000 
	Parameter DIV_QUOT_SIGN bound to: 4'b1001 
	Parameter DIV_REM_SIGN bound to: 4'b1010 
	Parameter MULT_LOOP_1ST bound to: 4'b0101 
	Parameter MULT_LOOP bound to: 4'b1011 
	Parameter MULT_ACC1 bound to: 4'b1100 
	Parameter MULT_ACC2 bound to: 4'b1101 
	Parameter WAIT_HILO bound to: 4'b1110 
	Parameter CMD_MUL_DIR bound to: 5 - type: integer 
	Parameter CMD_MUL_ADD bound to: 4 - type: integer 
	Parameter CMD_MUL_SUB bound to: 3 - type: integer 
	Parameter CMD_MOVE_TO_HI bound to: 2 - type: integer 
	Parameter CMD_MOVE_TO_LO bound to: 1 - type: integer 
	Parameter CMD_SIGNED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mdl_ctl.v:539]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-3848] Net mpc_g_exc_e in module/entity m14k_mpc does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc.v:1564]
WARNING: [Synth 8-3848] Net prefx_e in module/entity m14k_mpc does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc.v:873]
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277]
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter JW bound to: 28 - type: integer 
	Parameter M14K_TLB_JTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_JTLB_VPN2 bound to: 29 - type: integer 
	Parameter M14K_TLB_JTLB_CMASK bound to: 39 - type: integer 
	Parameter M14K_TLB_JTLB_CMASKE bound to: 29 - type: integer 
	Parameter M14K_TLB_JTLB_INIT bound to: 39 - type: integer 
	Parameter M14K_TLB_JTLB_G bound to: 40 - type: integer 
	Parameter M14K_TLB_JTLB_GID bound to: 43 - type: integer 
	Parameter M14K_TLB_JTLB_ENHIINV bound to: 44 - type: integer 
	Parameter M14K_TLB_JTLB_MSB bound to: 44 - type: integer 
	Parameter AW bound to: 8 - type: integer 
	Parameter GW bound to: 3 - type: integer 
	Parameter DW bound to: 27 - type: integer 
	Parameter VW bound to: 21 - type: integer 
	Parameter CM bound to: 10 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter PW bound to: 20 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter AW bound to: 3 - type: integer 
	Parameter PAHW bound to: 22 - type: integer 
	Parameter AW bound to: 3 - type: integer 
	Parameter M14K_TLB_UTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_UTLB_VPN bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_PAH bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_PAHE bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_G bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_GRAIN bound to: 53 - type: integer 
	Parameter M14K_TLB_UTLB_IDX bound to: 58 - type: integer 
	Parameter M14K_TLB_UTLB_IDXE bound to: 54 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDX bound to: 63 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDXE bound to: 59 - type: integer 
	Parameter M14K_TLB_UTLB_GID bound to: 66 - type: integer 
	Parameter M14K_TLB_UTLB_GIDE bound to: 64 - type: integer 
	Parameter M14K_TLB_UTLB_MSB bound to: 66 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter PAHW bound to: 22 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter M14K_TLB_UTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_UTLB_VPN bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_PAH bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_PAHE bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_G bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_GRAIN bound to: 53 - type: integer 
	Parameter M14K_TLB_UTLB_IDX bound to: 58 - type: integer 
	Parameter M14K_TLB_UTLB_IDXE bound to: 54 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDX bound to: 63 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDXE bound to: 59 - type: integer 
	Parameter M14K_TLB_UTLB_GID bound to: 66 - type: integer 
	Parameter M14K_TLB_UTLB_GIDE bound to: 64 - type: integer 
	Parameter M14K_TLB_UTLB_MSB bound to: 66 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net guest_mode in module/entity m14k_tlb does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_tlb.v:264]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter WSWIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter MEMIDX bound to: 15 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter MEMIDX bound to: 16 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter DATA_MSB bound to: 31 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LOCK_START bound to: 1 - type: integer 
	Parameter RD_HOLD bound to: 2 - type: integer 
	Parameter FLUSH_SB bound to: 3 - type: integer 
	Parameter UNLOCK bound to: 4 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter dummy_width bound to: 5 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter OLD bound to: 0 - type: integer 
	Parameter NEW bound to: 1 - type: integer 
	Parameter SHIFTING_NEW bound to: 2 - type: integer 
	Parameter CM_OLD bound to: 1 - type: integer 
	Parameter CM_NEW bound to: 2 - type: integer 
	Parameter CM_SHIFTING_NEW bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884]
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240]
	Parameter M14K_FIFO_WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter CHANNEL bound to: 0 - type: integer 
	Parameter CHANNEL bound to: 1 - type: integer 
	Parameter CHANNEL bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net TC_CRMax in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:506]
WARNING: [Synth 8-3848] Net TC_CRMin in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:507]
WARNING: [Synth 8-3848] Net TC_ProbeWidth in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:514]
WARNING: [Synth 8-3848] Net TC_DataBits in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:511]
WARNING: [Synth 8-3848] Net TC_ProbeTrigIn in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:512]
WARNING: [Synth 8-3848] Net TC_ChipTrigIn in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:509]
WARNING: [Synth 8-3848] Net CP1_inst31_0 in module/entity m14k_core does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:1451]
WARNING: [Synth 8-3848] Net cpz_g_iap_um in module/entity m14k_core does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:564]
WARNING: [Synth 8-3848] Net dcc_g_intkill_w in module/entity m14k_core does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:752]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WAYSIZE bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter BITS_PER_BYTE_TAG bound to: 24 - type: integer 
	Parameter BITS_PER_BYTE_DATA bound to: 8 - type: integer 
	Parameter TAG_DEPTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 9 - type: integer 
	Parameter WS_WIDTH bound to: 1 - type: integer 
	Parameter TESTTEST bound to: 1 - type: integer 
	Parameter BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WAYSIZE bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter M14K_MAX_DC_WS bound to: 10 - type: integer 
	Parameter BITS_PER_BYTE_TAG bound to: 24 - type: integer 
	Parameter BITS_PER_BYTE_DATA bound to: 8 - type: integer 
	Parameter TAG_DEPTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 9 - type: integer 
	Parameter WS_WIDTH bound to: 3 - type: integer 
	Parameter TESTTEST bound to: 10 - type: integer 
	Parameter BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_FROM_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net CP1_excs_1 in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:135]
WARNING: [Synth 8-3848] Net CP1_exc_1 in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:136]
WARNING: [Synth 8-3848] Net CP1_exccode_1 in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:137]
WARNING: [Synth 8-3848] Net CP1_ufrpresent in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:140]
WARNING: [Synth 8-3848] Net gscanout in module/entity m14k_cpu does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:586]
WARNING: [Synth 8-3848] Net CP1_inst32_0 in module/entity m14k_cpu does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:282]
	Parameter clock_frequency bound to: 50000000 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter clock_cycles_in_symbol bound to: 434 - type: integer 
WARNING: [Synth 8-5788] Register byte_data_reg in module mfp_uart_receiver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_uart_receiver.v:85]
	Parameter WAITING_S bound to: 5'b00000 
	Parameter GET_TYPE bound to: 5'b00001 
	Parameter GET_COUNT_7_4 bound to: 5'b00010 
	Parameter GET_COUNT_3_0 bound to: 5'b00011 
	Parameter GET_ADDRESS_31_28 bound to: 5'b00100 
	Parameter GET_ADDRESS_27_24 bound to: 5'b00101 
	Parameter GET_ADDRESS_23_20 bound to: 5'b00110 
	Parameter GET_ADDRESS_19_16 bound to: 5'b00111 
	Parameter GET_ADDRESS_15_12 bound to: 5'b01000 
	Parameter GET_ADDRESS_11_08 bound to: 5'b01001 
	Parameter GET_ADDRESS_07_04 bound to: 5'b01010 
	Parameter GET_ADDRESS_03_00 bound to: 5'b01011 
	Parameter GET_BYTE_7_4 bound to: 5'b01100 
	Parameter GET_BYTE_3_0 bound to: 5'b01101 
	Parameter CHECK_SUM_7_4 bound to: 5'b01110 
	Parameter CHECK_SUM_3_0 bound to: 5'b01111 
	Parameter CR bound to: 5'b10000 
	Parameter LF bound to: 5'b10001 
	Parameter CHAR_LF bound to: 8'b00001010 
	Parameter CHAR_CR bound to: 8'b00001101 
	Parameter CHAR_0 bound to: 8'b00110000 
	Parameter CHAR_3 bound to: 8'b00110011 
	Parameter CHAR_7 bound to: 8'b00110111 
	Parameter CHAR_9 bound to: 8'b00111001 
	Parameter CHAR_A bound to: 8'b01000001 
	Parameter CHAR_F bound to: 8'b01000110 
	Parameter CHAR_S bound to: 8'b01010011 
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:217]
WARNING: [Synth 8-5788] Register checksum_reg in module mfp_srec_parser is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:221]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b0.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b1.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b2.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b3.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'HADDR_d_reg' and it is trimmed from '32' to '10' bits. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/mfp_ahb_b_ram.v:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p0.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p1.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p2.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p3.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'HADDR_d_reg' and it is trimmed from '32' to '18' bits. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/mfp_ahb_p_ram.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:52]
WARNING: [Synth 8-5788] Register IO_BotCtrl_reg in module mfp_ahb_gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:54]
WARNING: [Synth 8-5788] Register IO_INT_ACK_reg in module mfp_ahb_gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:55]
	Parameter seg_a bound to: 7'b0111111 
	Parameter seg_b bound to: 7'b1011111 
	Parameter seg_c bound to: 7'b1101111 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1111011 
	Parameter seg_f bound to: 7'b1111101 
	Parameter seg_g bound to: 7'b1111110 
	Parameter upH bound to: 7'b1001000 
	Parameter upL bound to: 7'b1110001 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1111001 
	Parameter lor bound to: 7'b1111010 
	Parameter blank bound to: 7'b1111111 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:56]
WARNING: [Synth 8-5788] Register DE_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-5788] Register DVL_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-5788] Register DVU_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-5788] Register DP_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-689] width (16) of port connection 'IO_7SEGEN_N' does not match port width (8) of module 'mfp_ahb' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_withloader.v:133]
WARNING: [Synth 8-689] width (16) of port connection 'IO_SEG_N' does not match port width (8) of module 'mfp_ahb' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_withloader.v:134]
WARNING: [Synth 8-689] width (8) of port connection 'IO_7SEGEN_N' does not match port width (16) of module 'mfp_ahb_withloader' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:310]
WARNING: [Synth 8-689] width (8) of port connection 'IO_SEG_N' does not match port width (16) of module 'mfp_ahb_withloader' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:311]
WARNING: [Synth 8-3848] Net gscanin in module/entity mfp_sys does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:116]
WARNING: [Synth 8-3848] Net BistIn in module/entity mfp_sys does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:136]
	Parameter HORIZ_PIXELS bound to: 1024 - type: integer 
	Parameter HCNT_MAX bound to: 1327 - type: integer 
	Parameter HSYNC_START bound to: 1053 - type: integer 
	Parameter HSYNC_END bound to: 1189 - type: integer 
	Parameter VERT_PIXELS bound to: 768 - type: integer 
	Parameter VCNT_MAX bound to: 805 - type: integer 
	Parameter VSYNC_START bound to: 773 - type: integer 
	Parameter VSYNC_END bound to: 779 - type: integer 
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:70]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:77]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:84]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (9) of module 'blk_mem_gen_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:90]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (9) of module 'blk_mem_gen_4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:97]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (9) of module 'blk_mem_gen_5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:104]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (9) of module 'blk_mem_gen_6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:111]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (9) of module 'blk_mem_gen_7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:118]
WARNING: [Synth 8-6014] Unused sequential element rowdiff_reg was removed.  [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:42]
WARNING: [Synth 8-6014] Unused sequential element coldiff_reg was removed.  [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:43]
WARNING: [Synth 8-689] width (1) of port connection 'icon' does not match port width (2) of module 'icon' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:174]
WARNING: [Synth 8-689] width (1) of port connection 'icon' does not match port width (2) of module 'colorizer' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:180]
WARNING: [Synth 8-3848] Net CA in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CB in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CC in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CD in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CE in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CF in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CG in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net DP in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3331] design icon has unconnected port reset
WARNING: [Synth 8-3331] design icon has unconnected port LocX_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port LocY_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[6]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[5]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[4]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[3]
WARNING: [Synth 8-3331] design ahb_mux has unconnected port HCLK
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[2]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[63]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[62]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[61]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[55]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[54]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[53]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[47]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[46]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[45]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[39]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[38]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[37]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[31]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[30]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[29]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[23]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[22]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[21]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[15]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[14]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[13]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[7]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[6]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[5]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[31]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[30]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[29]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[28]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[27]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[26]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[25]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[24]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[23]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[22]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[21]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[20]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[19]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[18]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[17]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[16]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HRESETn
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HMASTLOCK
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[3]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[2]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[1]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[0]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HRESETn
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2352.488 ; gain = 375.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:g_eic_mode to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:mpc_tlb_i_side to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:mpc_tlb_d_side to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[2] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[1] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[0] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin tlbarray:guest_mode to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_tlb.v:526]
WARNING: [Synth 8-3295] tying undriven pin mpc:cpz_g_iap_um to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:2963]
WARNING: [Synth 8-3295] tying undriven pin top:gscanin[0] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:185]
WARNING: [Synth 8-3295] tying undriven pin top:BistIn[0] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:185]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2352.488 ; gain = 375.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2352.488 ; gain = 375.395
---------------------------------------------------------------------------------
Release 14.7 - ngc2edif P_INT.20180321 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design world_map.ngc ...
WARNING:NetListWriters:298 - No output is written to world_map.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file world_map.edif ...
ngc2edif: Total memory usage is 4319880 kilobytes

Reading core file 'N:/Project2/Project2/project_2.srcs/sources_1/imports/world_maps_part1/world_map.ngc' for (cell view 'world_map', library 'work')
Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif]
Finished Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif]
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/rojobot31_0/rojobot31_0.dcp' for cell 'rojobot'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'icon1/orientation0'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'icon1/orientation45'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'icon1/orientation90'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.dcp' for cell 'icon1/orientation135'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.dcp' for cell 'icon1/orientation180'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.dcp' for cell 'icon1/orientation225'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.dcp' for cell 'icon1/orientation270'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.dcp' for cell 'icon1/orientation315'
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:265]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:269]
Finished Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 2578.789 ; gain = 601.695
289 Infos, 199 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 2578.789 ; gain = 601.695
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_design
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2}] [get_ips blk_mem_gen_7]
generate_target all [get_files  N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_7'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_7'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_7'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_7'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_7'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_7] }
export_ip_user_files -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_7_synth_1
launch_runs -jobs 4 blk_mem_gen_7_synth_1
[Tue Oct 29 11:37:21 2019] Launched blk_mem_gen_7_synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/blk_mem_gen_7_synth_1/runme.log
export_simulation -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.xci] -directory N:/Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2}] [get_ips blk_mem_gen_6]
generate_target all [get_files  N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_6'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_6'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_6'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_6'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_6'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_6] }
export_ip_user_files -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_6_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory N:/Project2/Project2/project_2.runs/blk_mem_gen_6_synth_1

launch_runs -jobs 4 blk_mem_gen_6_synth_1
[Tue Oct 29 11:38:01 2019] Launched blk_mem_gen_6_synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/blk_mem_gen_6_synth_1/runme.log
export_simulation -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.xci] -directory N:/Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2}] [get_ips blk_mem_gen_5]
generate_target all [get_files  N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_5'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_5'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_5'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_5'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_5'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_5] }
export_ip_user_files -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_5_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory N:/Project2/Project2/project_2.runs/blk_mem_gen_5_synth_1

launch_runs -jobs 4 blk_mem_gen_5_synth_1
[Tue Oct 29 11:38:39 2019] Launched blk_mem_gen_5_synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/blk_mem_gen_5_synth_1/runme.log
export_simulation -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.xci] -directory N:/Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2}] [get_ips blk_mem_gen_4]
generate_target all [get_files  N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_4'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_4] }
export_ip_user_files -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_4_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory N:/Project2/Project2/project_2.runs/blk_mem_gen_4_synth_1

launch_runs -jobs 4 blk_mem_gen_4_synth_1
[Tue Oct 29 11:39:29 2019] Launched blk_mem_gen_4_synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/blk_mem_gen_4_synth_1/runme.log
export_simulation -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.xci] -directory N:/Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {2} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {2} CONFIG.Write_Width_B {2} CONFIG.Read_Width_B {2}] [get_ips blk_mem_gen_3]
generate_target all [get_files  N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_3'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_3] }
export_ip_user_files -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory N:/Project2/Project2/project_2.runs/blk_mem_gen_3_synth_1

launch_runs -jobs 4 blk_mem_gen_3_synth_1
[Tue Oct 29 11:40:39 2019] Launched blk_mem_gen_3_synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/blk_mem_gen_3_synth_1/runme.log
export_simulation -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory N:/Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_2'...
export_ip_user_files -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory N:/Project2/Project2/project_2.runs/blk_mem_gen_2_synth_1

launch_runs -jobs 4 blk_mem_gen_2_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci' is already up-to-date
[Tue Oct 29 11:41:30 2019] Launched blk_mem_gen_2_synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/blk_mem_gen_2_synth_1/runme.log
export_simulation -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.xci] -directory N:/Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
export_ip_user_files -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory N:/Project2/Project2/project_2.runs/blk_mem_gen_1_synth_1

launch_runs -jobs 4 blk_mem_gen_1_synth_1
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci' is already up-to-date
[Tue Oct 29 11:42:04 2019] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/blk_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files N:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory N:/Project2/Project2/project_2.ip_user_files/sim_scripts -ip_user_files_dir N:/Project2/Project2/project_2.ip_user_files -ipstatic_source_dir N:/Project2/Project2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=N:/Project2/Project2/project_2.cache/compile_simlib/modelsim} {questa=N:/Project2/Project2/project_2.cache/compile_simlib/questa} {riviera=N:/Project2/Project2/project_2.cache/compile_simlib/riviera} {activehdl=N:/Project2/Project2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct 29 11:42:53 2019] Launched synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log
[Tue Oct 29 11:42:53 2019] Launched impl_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct 29 11:45:27 2019] Launched synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log
[Tue Oct 29 11:45:27 2019] Launched impl_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2594.387 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B0CDA
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct 29 12:09:45 2019] Launched synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log
[Tue Oct 29 12:09:45 2019] Launched impl_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2594.387 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B0CDA
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct 29 12:44:23 2019] Launched synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log
[Tue Oct 29 12:44:23 2019] Launched impl_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2623.426 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B0CDA
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct 29 13:13:00 2019] Launched synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log
[Tue Oct 29 13:13:00 2019] Launched impl_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 2677.246 ; gain = 3.617
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2678.918 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B0CDA
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct 29 14:21:26 2019] Launched synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log
[Tue Oct 29 14:21:26 2019] Launched impl_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2699.832 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B0CDA
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
import_files -norecurse {N:/Project2/counter_row.v N:/Project2/counter_column.v}
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct 29 16:10:34 2019] Launched synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log
[Tue Oct 29 16:10:34 2019] Launched impl_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2824.250 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.250 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B0CDA
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct 29 16:51:28 2019] Launched synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log
[Tue Oct 29 16:51:28 2019] Launched impl_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.711 ; gain = 1.484
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2998.547 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B0CDA
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mfp_nexys4_ddr
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce with formal parameter declaration list [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:48]
WARNING: [Synth 8-1083] icon was previously declared without a range [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:76]
WARNING: [Synth 8-976] icon has already been declared [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:76]
WARNING: [Synth 8-2654] second declaration of icon ignored [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:76]
INFO: [Synth 8-994] icon is declared here [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3052.129 ; gain = 52.453
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:17]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [N:/Project2/Project2/.Xil/Vivado-8468-caplab07/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [N:/Project2/Project2/.Xil/Vivado-8468-caplab07/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'debounce' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26]
	Parameter CLK_FREQUENCY_HZ bound to: 50000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:127]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (4#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26]
INFO: [Synth 8-6157] synthesizing module 'mfp_sys' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:10]
INFO: [Synth 8-6157] synthesizing module 'm14k_top' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_top.v:73]
	Parameter M14K_INSTNUM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'm14k_cpu' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:75]
	Parameter M14K_INSTNUM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'm14k_core' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:75]
INFO: [Synth 8-6157] synthesizing module 'm14k_clock_nogate' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_nogate.v:80]
INFO: [Synth 8-6157] synthesizing module 'm14k_clock_buf' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_buf.v:74]
INFO: [Synth 8-6155] done synthesizing module 'm14k_clock_buf' (5#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_buf.v:74]
INFO: [Synth 8-6155] done synthesizing module 'm14k_clock_nogate' (6#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_nogate.v:80]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76]
	Parameter GW bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister' (7#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc' (8#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized3' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_register' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized4' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67]
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized0' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_antitamper_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_antitamper_stub' (12#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:100]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux8' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized6' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_eicoffset_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_eicoffset_stub.v:73]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_eicoffset_stub' (14#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_eicoffset_stub.v:73]
INFO: [Synth 8-6157] synthesizing module 'm14k_edp_clz_16b' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_16b.v:78]
INFO: [Synth 8-6157] synthesizing module 'm14k_edp_clz_4b' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_4b.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_edp_clz_4b' (15#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_4b.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_edp_clz_16b' (16#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_16b.v:78]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_srs1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_srs1.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_srs1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_srs1.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc' (18#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized2' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized8' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized9' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized3' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4' (20#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_prid' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_prid.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_prid' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_prid.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized10' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized0' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized4' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized5' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized6' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_24' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_24' (23#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_watch_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_watch_stub' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized11' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized9' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized9' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_sps_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_sps_stub.v:73]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_sps_stub' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_sps_stub.v:73]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized12' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized10' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized10' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc_top' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_4' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
	Parameter NXT_COUNTER bound to: 1'b1 
	Parameter ERL bound to: 2 - type: integer 
	Parameter EXL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized13' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized13' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized14' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized14' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized1' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized7' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized8' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized6' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized6' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
	Parameter NXT_COUNTER bound to: 1'b0 
	Parameter ERL bound to: 2 - type: integer 
	Parameter EXL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc__parameterized0' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized15' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc_top' (28#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77]
	Parameter GW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_root_stub' (29#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_root_stub.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_srs1' (30#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_srs1.v:76]
WARNING: [Synth 8-3848] Net cause_s in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:623]
WARNING: [Synth 8-3848] Net cpz in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:354]
WARNING: [Synth 8-3848] Net cpz_mmutype in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:357]
WARNING: [Synth 8-3848] Net cpz_srsctl_pss2css_m in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:358]
WARNING: [Synth 8-3848] Net delay_watch in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:366]
WARNING: [Synth 8-3848] Net eic_present in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:367]
WARNING: [Synth 8-3848] Net eiss in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:368]
WARNING: [Synth 8-3848] Net hot_delay_watch in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:369]
WARNING: [Synth 8-3848] Net mfcp0_m in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:371]
WARNING: [Synth 8-3848] Net mtcp0_m in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:372]
WARNING: [Synth 8-3848] Net srsctl_css2pss_w in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:375]
WARNING: [Synth 8-3848] Net srsctl_ess2css_w in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:376]
WARNING: [Synth 8-3848] Net srsctl_ld in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:377]
WARNING: [Synth 8-3848] Net srsctl_rd in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:378]
WARNING: [Synth 8-3848] Net srsctl_vec2css_w in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:379]
WARNING: [Synth 8-3848] Net srsdisable in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:380]
WARNING: [Synth 8-3848] Net srsmap2_ld in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:383]
WARNING: [Synth 8-3848] Net srsmap2_rd in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:384]
WARNING: [Synth 8-3848] Net srsmap_ld in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:385]
WARNING: [Synth 8-3848] Net srsmap_rd in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:386]
WARNING: [Synth 8-3848] Net vectornumber in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:387]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_stub' (31#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:76]
WARNING: [Synth 8-3848] Net pc0_ctl_ec1 in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:1205]
WARNING: [Synth 8-3848] Net pc1_ctl_ec1 in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:1206]
WARNING: [Synth 8-3848] Net g_eic_mode in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:636]
WARNING: [Synth 8-3848] Net mpc_tlb_i_side in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:652]
WARNING: [Synth 8-3848] Net mpc_tlb_d_side in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:651]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz' (32#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net CP1_gprs_0 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:210]
WARNING: [Synth 8-3848] Net CP1_gpr_0 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:211]
WARNING: [Synth 8-3848] Net CP1_kills_1 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:215]
WARNING: [Synth 8-3848] Net CP1_kill_1 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:216]
WARNING: [Synth 8-3848] Net CP1_fr32_0 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:221]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter SPECIAL bound to: 6'b000000 
	Parameter SPECIAL2 bound to: 6'b011100 
	Parameter MADD bound to: 6'b000000 
	Parameter MADDU bound to: 6'b000001 
	Parameter MUL bound to: 6'b000010 
	Parameter MSUB bound to: 6'b000100 
	Parameter MSUBU bound to: 6'b000101 
	Parameter MFHI bound to: 6'b010000 
	Parameter MTHI bound to: 6'b010001 
	Parameter MFLO bound to: 6'b010010 
	Parameter MTLO bound to: 6'b010011 
	Parameter MULT bound to: 6'b011000 
	Parameter MULTU bound to: 6'b011001 
	Parameter DIV bound to: 6'b011010 
	Parameter DIVU bound to: 6'b011011 
	Parameter IDLE bound to: 4'b0000 
	Parameter MOVE_TO bound to: 4'b0001 
	Parameter DIV_DIVI_SIGN bound to: 4'b0011 
	Parameter DIV_LOOP bound to: 4'b1000 
	Parameter DIV_QUOT_SIGN bound to: 4'b1001 
	Parameter DIV_REM_SIGN bound to: 4'b1010 
	Parameter MULT_LOOP_1ST bound to: 4'b0101 
	Parameter MULT_LOOP bound to: 4'b1011 
	Parameter MULT_ACC1 bound to: 4'b1100 
	Parameter MULT_ACC2 bound to: 4'b1101 
	Parameter WAIT_HILO bound to: 4'b1110 
	Parameter CMD_MUL_DIR bound to: 5 - type: integer 
	Parameter CMD_MUL_ADD bound to: 4 - type: integer 
	Parameter CMD_MUL_SUB bound to: 3 - type: integer 
	Parameter CMD_MOVE_TO_HI bound to: 2 - type: integer 
	Parameter CMD_MOVE_TO_LO bound to: 1 - type: integer 
	Parameter CMD_SIGNED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mdl_ctl.v:539]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-3848] Net mpc_g_exc_e in module/entity m14k_mpc does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc.v:1564]
WARNING: [Synth 8-3848] Net prefx_e in module/entity m14k_mpc does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc.v:873]
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277]
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter JW bound to: 28 - type: integer 
	Parameter M14K_TLB_JTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_JTLB_VPN2 bound to: 29 - type: integer 
	Parameter M14K_TLB_JTLB_CMASK bound to: 39 - type: integer 
	Parameter M14K_TLB_JTLB_CMASKE bound to: 29 - type: integer 
	Parameter M14K_TLB_JTLB_INIT bound to: 39 - type: integer 
	Parameter M14K_TLB_JTLB_G bound to: 40 - type: integer 
	Parameter M14K_TLB_JTLB_GID bound to: 43 - type: integer 
	Parameter M14K_TLB_JTLB_ENHIINV bound to: 44 - type: integer 
	Parameter M14K_TLB_JTLB_MSB bound to: 44 - type: integer 
	Parameter AW bound to: 8 - type: integer 
	Parameter GW bound to: 3 - type: integer 
	Parameter DW bound to: 27 - type: integer 
	Parameter VW bound to: 21 - type: integer 
	Parameter CM bound to: 10 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter PW bound to: 20 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter AW bound to: 3 - type: integer 
	Parameter PAHW bound to: 22 - type: integer 
	Parameter AW bound to: 3 - type: integer 
	Parameter M14K_TLB_UTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_UTLB_VPN bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_PAH bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_PAHE bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_G bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_GRAIN bound to: 53 - type: integer 
	Parameter M14K_TLB_UTLB_IDX bound to: 58 - type: integer 
	Parameter M14K_TLB_UTLB_IDXE bound to: 54 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDX bound to: 63 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDXE bound to: 59 - type: integer 
	Parameter M14K_TLB_UTLB_GID bound to: 66 - type: integer 
	Parameter M14K_TLB_UTLB_GIDE bound to: 64 - type: integer 
	Parameter M14K_TLB_UTLB_MSB bound to: 66 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter PAHW bound to: 22 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter M14K_TLB_UTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_UTLB_VPN bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_PAH bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_PAHE bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_G bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_GRAIN bound to: 53 - type: integer 
	Parameter M14K_TLB_UTLB_IDX bound to: 58 - type: integer 
	Parameter M14K_TLB_UTLB_IDXE bound to: 54 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDX bound to: 63 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDXE bound to: 59 - type: integer 
	Parameter M14K_TLB_UTLB_GID bound to: 66 - type: integer 
	Parameter M14K_TLB_UTLB_GIDE bound to: 64 - type: integer 
	Parameter M14K_TLB_UTLB_MSB bound to: 66 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net guest_mode in module/entity m14k_tlb does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_tlb.v:264]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter WSWIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter MEMIDX bound to: 15 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter MEMIDX bound to: 16 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter DATA_MSB bound to: 31 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LOCK_START bound to: 1 - type: integer 
	Parameter RD_HOLD bound to: 2 - type: integer 
	Parameter FLUSH_SB bound to: 3 - type: integer 
	Parameter UNLOCK bound to: 4 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter dummy_width bound to: 5 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter OLD bound to: 0 - type: integer 
	Parameter NEW bound to: 1 - type: integer 
	Parameter SHIFTING_NEW bound to: 2 - type: integer 
	Parameter CM_OLD bound to: 1 - type: integer 
	Parameter CM_NEW bound to: 2 - type: integer 
	Parameter CM_SHIFTING_NEW bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884]
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240]
	Parameter M14K_FIFO_WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter CHANNEL bound to: 0 - type: integer 
	Parameter CHANNEL bound to: 1 - type: integer 
	Parameter CHANNEL bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net TC_CRMax in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:506]
WARNING: [Synth 8-3848] Net TC_CRMin in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:507]
WARNING: [Synth 8-3848] Net TC_ProbeWidth in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:514]
WARNING: [Synth 8-3848] Net TC_DataBits in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:511]
WARNING: [Synth 8-3848] Net TC_ProbeTrigIn in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:512]
WARNING: [Synth 8-3848] Net TC_ChipTrigIn in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:509]
WARNING: [Synth 8-3848] Net CP1_inst31_0 in module/entity m14k_core does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:1451]
WARNING: [Synth 8-3848] Net cpz_g_iap_um in module/entity m14k_core does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:564]
WARNING: [Synth 8-3848] Net dcc_g_intkill_w in module/entity m14k_core does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:752]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WAYSIZE bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter BITS_PER_BYTE_TAG bound to: 24 - type: integer 
	Parameter BITS_PER_BYTE_DATA bound to: 8 - type: integer 
	Parameter TAG_DEPTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 9 - type: integer 
	Parameter WS_WIDTH bound to: 1 - type: integer 
	Parameter TESTTEST bound to: 1 - type: integer 
	Parameter BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WAYSIZE bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter M14K_MAX_DC_WS bound to: 10 - type: integer 
	Parameter BITS_PER_BYTE_TAG bound to: 24 - type: integer 
	Parameter BITS_PER_BYTE_DATA bound to: 8 - type: integer 
	Parameter TAG_DEPTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 9 - type: integer 
	Parameter WS_WIDTH bound to: 3 - type: integer 
	Parameter TESTTEST bound to: 10 - type: integer 
	Parameter BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_FROM_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net CP1_excs_1 in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:135]
WARNING: [Synth 8-3848] Net CP1_exc_1 in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:136]
WARNING: [Synth 8-3848] Net CP1_exccode_1 in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:137]
WARNING: [Synth 8-3848] Net CP1_ufrpresent in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:140]
WARNING: [Synth 8-3848] Net gscanout in module/entity m14k_cpu does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:586]
WARNING: [Synth 8-3848] Net CP1_inst32_0 in module/entity m14k_cpu does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:282]
	Parameter clock_frequency bound to: 50000000 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter clock_cycles_in_symbol bound to: 434 - type: integer 
WARNING: [Synth 8-5788] Register byte_data_reg in module mfp_uart_receiver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_uart_receiver.v:85]
	Parameter WAITING_S bound to: 5'b00000 
	Parameter GET_TYPE bound to: 5'b00001 
	Parameter GET_COUNT_7_4 bound to: 5'b00010 
	Parameter GET_COUNT_3_0 bound to: 5'b00011 
	Parameter GET_ADDRESS_31_28 bound to: 5'b00100 
	Parameter GET_ADDRESS_27_24 bound to: 5'b00101 
	Parameter GET_ADDRESS_23_20 bound to: 5'b00110 
	Parameter GET_ADDRESS_19_16 bound to: 5'b00111 
	Parameter GET_ADDRESS_15_12 bound to: 5'b01000 
	Parameter GET_ADDRESS_11_08 bound to: 5'b01001 
	Parameter GET_ADDRESS_07_04 bound to: 5'b01010 
	Parameter GET_ADDRESS_03_00 bound to: 5'b01011 
	Parameter GET_BYTE_7_4 bound to: 5'b01100 
	Parameter GET_BYTE_3_0 bound to: 5'b01101 
	Parameter CHECK_SUM_7_4 bound to: 5'b01110 
	Parameter CHECK_SUM_3_0 bound to: 5'b01111 
	Parameter CR bound to: 5'b10000 
	Parameter LF bound to: 5'b10001 
	Parameter CHAR_LF bound to: 8'b00001010 
	Parameter CHAR_CR bound to: 8'b00001101 
	Parameter CHAR_0 bound to: 8'b00110000 
	Parameter CHAR_3 bound to: 8'b00110011 
	Parameter CHAR_7 bound to: 8'b00110111 
	Parameter CHAR_9 bound to: 8'b00111001 
	Parameter CHAR_A bound to: 8'b01000001 
	Parameter CHAR_F bound to: 8'b01000110 
	Parameter CHAR_S bound to: 8'b01010011 
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:217]
WARNING: [Synth 8-5788] Register checksum_reg in module mfp_srec_parser is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:221]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b0.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b1.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b2.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b3.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'HADDR_d_reg' and it is trimmed from '32' to '10' bits. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/mfp_ahb_b_ram.v:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p0.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p1.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p2.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p3.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'HADDR_d_reg' and it is trimmed from '32' to '18' bits. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/mfp_ahb_p_ram.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:52]
WARNING: [Synth 8-5788] Register IO_BotCtrl_reg in module mfp_ahb_gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:54]
WARNING: [Synth 8-5788] Register IO_INT_ACK_reg in module mfp_ahb_gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:55]
	Parameter seg_a bound to: 7'b0111111 
	Parameter seg_b bound to: 7'b1011111 
	Parameter seg_c bound to: 7'b1101111 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1111011 
	Parameter seg_f bound to: 7'b1111101 
	Parameter seg_g bound to: 7'b1111110 
	Parameter upH bound to: 7'b1001000 
	Parameter upL bound to: 7'b1110001 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1111001 
	Parameter lor bound to: 7'b1111010 
	Parameter blank bound to: 7'b1111111 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:56]
WARNING: [Synth 8-5788] Register DE_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-5788] Register DVL_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-5788] Register DVU_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-5788] Register DP_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-689] width (16) of port connection 'IO_7SEGEN_N' does not match port width (8) of module 'mfp_ahb' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_withloader.v:133]
WARNING: [Synth 8-689] width (16) of port connection 'IO_SEG_N' does not match port width (8) of module 'mfp_ahb' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_withloader.v:134]
WARNING: [Synth 8-689] width (8) of port connection 'IO_7SEGEN_N' does not match port width (16) of module 'mfp_ahb_withloader' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:310]
WARNING: [Synth 8-689] width (8) of port connection 'IO_SEG_N' does not match port width (16) of module 'mfp_ahb_withloader' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:311]
WARNING: [Synth 8-3848] Net gscanin in module/entity mfp_sys does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:116]
WARNING: [Synth 8-3848] Net BistIn in module/entity mfp_sys does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:136]
	Parameter HORIZ_PIXELS bound to: 1024 - type: integer 
	Parameter HCNT_MAX bound to: 1327 - type: integer 
	Parameter HSYNC_START bound to: 1053 - type: integer 
	Parameter HSYNC_END bound to: 1189 - type: integer 
	Parameter VERT_PIXELS bound to: 768 - type: integer 
	Parameter VCNT_MAX bound to: 805 - type: integer 
	Parameter VSYNC_START bound to: 773 - type: integer 
	Parameter VSYNC_END bound to: 779 - type: integer 
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:102]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:109]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:116]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:123]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:130]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:137]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:144]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:151]
WARNING: [Synth 8-6014] Unused sequential element start_count_reg was removed.  [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:71]
WARNING: [Synth 8-689] width (1) of port connection 'icon' does not match port width (2) of module 'icon' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:174]
WARNING: [Synth 8-689] width (1) of port connection 'icon' does not match port width (2) of module 'colorizer' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:180]
WARNING: [Synth 8-3848] Net CA in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CB in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CC in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CD in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CE in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CF in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CG in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net DP in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3331] design icon has unconnected port LocX_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port LocY_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[6]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[5]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[4]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[3]
WARNING: [Synth 8-3331] design ahb_mux has unconnected port HCLK
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[2]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[63]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[62]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[61]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[55]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[54]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[53]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[47]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[46]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[45]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[39]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[38]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[37]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[31]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[30]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[29]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[23]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[22]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[21]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[15]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[14]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[13]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[7]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[6]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[5]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[31]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[30]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[29]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[28]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[27]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[26]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[25]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[24]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[23]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[22]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[21]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[20]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[19]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[18]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[17]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[16]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HRESETn
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HMASTLOCK
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[3]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[2]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[1]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[0]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HRESETn
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3287.121 ; gain = 287.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:g_eic_mode to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:mpc_tlb_i_side to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:mpc_tlb_d_side to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[2] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[1] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[0] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin tlbarray:guest_mode to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_tlb.v:526]
WARNING: [Synth 8-3295] tying undriven pin mpc:cpz_g_iap_um to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:2963]
WARNING: [Synth 8-3295] tying undriven pin top:gscanin[0] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:185]
WARNING: [Synth 8-3295] tying undriven pin top:BistIn[0] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:185]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 3287.121 ; gain = 287.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 3287.121 ; gain = 287.445
---------------------------------------------------------------------------------
Reading core file 'N:/Project2/Project2/project_2.srcs/sources_1/imports/world_maps_part1/world_map.ngc' for (cell view 'world_map', library 'work')
Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif]
Finished Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif]
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/rojobot31_0/rojobot31_0.dcp' for cell 'rojobot'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'icon1/orientation0'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'icon1/orientation45'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'icon1/orientation90'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.dcp' for cell 'icon1/orientation135'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.dcp' for cell 'icon1/orientation180'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.dcp' for cell 'icon1/orientation225'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.dcp' for cell 'icon1/orientation270'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.dcp' for cell 'icon1/orientation315'
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:265]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:269]
Finished Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 3479.102 ; gain = 479.426
289 Infos, 198 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 3479.102 ; gain = 480.555
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Oct 29 17:17:17 2019] Launched synth_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log
[Tue Oct 29 17:17:17 2019] Launched impl_1...
Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3479.102 ; gain = 0.000
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in debounce with formal parameter declaration list [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:48]
WARNING: [Synth 8-1083] icon was previously declared without a range [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:76]
WARNING: [Synth 8-976] icon has already been declared [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:76]
WARNING: [Synth 8-2654] second declaration of icon ignored [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:76]
INFO: [Synth 8-994] icon is declared here [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3479.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:17]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [N:/Project2/Project2/.Xil/Vivado-8468-caplab07/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [N:/Project2/Project2/.Xil/Vivado-8468-caplab07/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'debounce' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26]
	Parameter CLK_FREQUENCY_HZ bound to: 50000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter pb0_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:107]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:109]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:115]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:116]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:118]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:120]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:122]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:127]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (4#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26]
INFO: [Synth 8-6157] synthesizing module 'mfp_sys' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:10]
INFO: [Synth 8-6157] synthesizing module 'm14k_top' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_top.v:73]
	Parameter M14K_INSTNUM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'm14k_cpu' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:75]
	Parameter M14K_INSTNUM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'm14k_core' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:75]
INFO: [Synth 8-6157] synthesizing module 'm14k_clock_nogate' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_nogate.v:80]
INFO: [Synth 8-6157] synthesizing module 'm14k_clock_buf' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_buf.v:74]
INFO: [Synth 8-6155] done synthesizing module 'm14k_clock_buf' (5#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_buf.v:74]
INFO: [Synth 8-6155] done synthesizing module 'm14k_clock_nogate' (6#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_clock_nogate.v:80]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76]
	Parameter GW bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister' (7#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc' (8#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized3' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_register' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized4' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67]
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized0' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_antitamper_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_antitamper_stub' (12#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:100]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux8' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized6' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_eicoffset_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_eicoffset_stub.v:73]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_eicoffset_stub' (14#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_eicoffset_stub.v:73]
INFO: [Synth 8-6157] synthesizing module 'm14k_edp_clz_16b' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_16b.v:78]
INFO: [Synth 8-6157] synthesizing module 'm14k_edp_clz_4b' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_4b.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_edp_clz_4b' (15#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_4b.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_edp_clz_16b' (16#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_edp_clz_16b.v:78]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_srs1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_srs1.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_srs1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_srs1.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc' (18#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized2' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized8' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized9' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized3' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4' (20#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_prid' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_prid.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_prid' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_prid.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized10' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized0' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized4' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized5' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized6' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_24' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_24' (23#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_watch_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_watch_stub' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized11' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized9' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized9' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_sps_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_sps_stub.v:73]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_sps_stub' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_sps_stub.v:73]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized12' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized10' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized10' (25#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc_top' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_4' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
	Parameter NXT_COUNTER bound to: 1'b1 
	Parameter ERL bound to: 2 - type: integer 
	Parameter EXL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized13' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized13' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized14' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized14' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized1' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized7' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized8' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized6' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized6' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
	Parameter NXT_COUNTER bound to: 1'b0 
	Parameter ERL bound to: 2 - type: integer 
	Parameter EXL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc__parameterized0' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized15' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc_top' (28#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77]
	Parameter GW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_root_stub' (29#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_root_stub.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_srs1' (30#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_srs1.v:76]
WARNING: [Synth 8-3848] Net cause_s in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:623]
WARNING: [Synth 8-3848] Net cpz in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:354]
WARNING: [Synth 8-3848] Net cpz_mmutype in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:357]
WARNING: [Synth 8-3848] Net cpz_srsctl_pss2css_m in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:358]
WARNING: [Synth 8-3848] Net delay_watch in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:366]
WARNING: [Synth 8-3848] Net eic_present in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:367]
WARNING: [Synth 8-3848] Net eiss in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:368]
WARNING: [Synth 8-3848] Net hot_delay_watch in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:369]
WARNING: [Synth 8-3848] Net mfcp0_m in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:371]
WARNING: [Synth 8-3848] Net mtcp0_m in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:372]
WARNING: [Synth 8-3848] Net srsctl_css2pss_w in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:375]
WARNING: [Synth 8-3848] Net srsctl_ess2css_w in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:376]
WARNING: [Synth 8-3848] Net srsctl_ld in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:377]
WARNING: [Synth 8-3848] Net srsctl_rd in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:378]
WARNING: [Synth 8-3848] Net srsctl_vec2css_w in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:379]
WARNING: [Synth 8-3848] Net srsdisable in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:380]
WARNING: [Synth 8-3848] Net srsmap2_ld in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:383]
WARNING: [Synth 8-3848] Net srsmap2_rd in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:384]
WARNING: [Synth 8-3848] Net srsmap_ld in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:385]
WARNING: [Synth 8-3848] Net srsmap_rd in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:386]
WARNING: [Synth 8-3848] Net vectornumber in module/entity m14k_cpz_guest_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:387]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_stub' (31#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:76]
WARNING: [Synth 8-3848] Net pc0_ctl_ec1 in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:1205]
WARNING: [Synth 8-3848] Net pc1_ctl_ec1 in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:1206]
WARNING: [Synth 8-3848] Net g_eic_mode in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:636]
WARNING: [Synth 8-3848] Net mpc_tlb_i_side in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:652]
WARNING: [Synth 8-3848] Net mpc_tlb_d_side in module/entity m14k_cpz does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:651]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz' (32#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net CP1_gprs_0 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:210]
WARNING: [Synth 8-3848] Net CP1_gpr_0 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:211]
WARNING: [Synth 8-3848] Net CP1_kills_1 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:215]
WARNING: [Synth 8-3848] Net CP1_kill_1 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:216]
WARNING: [Synth 8-3848] Net CP1_fr32_0 in module/entity m14k_cp1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cp1_stub.v:221]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter SPECIAL bound to: 6'b000000 
	Parameter SPECIAL2 bound to: 6'b011100 
	Parameter MADD bound to: 6'b000000 
	Parameter MADDU bound to: 6'b000001 
	Parameter MUL bound to: 6'b000010 
	Parameter MSUB bound to: 6'b000100 
	Parameter MSUBU bound to: 6'b000101 
	Parameter MFHI bound to: 6'b010000 
	Parameter MTHI bound to: 6'b010001 
	Parameter MFLO bound to: 6'b010010 
	Parameter MTLO bound to: 6'b010011 
	Parameter MULT bound to: 6'b011000 
	Parameter MULTU bound to: 6'b011001 
	Parameter DIV bound to: 6'b011010 
	Parameter DIVU bound to: 6'b011011 
	Parameter IDLE bound to: 4'b0000 
	Parameter MOVE_TO bound to: 4'b0001 
	Parameter DIV_DIVI_SIGN bound to: 4'b0011 
	Parameter DIV_LOOP bound to: 4'b1000 
	Parameter DIV_QUOT_SIGN bound to: 4'b1001 
	Parameter DIV_REM_SIGN bound to: 4'b1010 
	Parameter MULT_LOOP_1ST bound to: 4'b0101 
	Parameter MULT_LOOP bound to: 4'b1011 
	Parameter MULT_ACC1 bound to: 4'b1100 
	Parameter MULT_ACC2 bound to: 4'b1101 
	Parameter WAIT_HILO bound to: 4'b1110 
	Parameter CMD_MUL_DIR bound to: 5 - type: integer 
	Parameter CMD_MUL_ADD bound to: 4 - type: integer 
	Parameter CMD_MUL_SUB bound to: 3 - type: integer 
	Parameter CMD_MOVE_TO_HI bound to: 2 - type: integer 
	Parameter CMD_MOVE_TO_LO bound to: 1 - type: integer 
	Parameter CMD_SIGNED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mdl_ctl.v:539]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-3848] Net mpc_g_exc_e in module/entity m14k_mpc does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc.v:1564]
WARNING: [Synth 8-3848] Net prefx_e in module/entity m14k_mpc does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc.v:873]
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277]
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter JW bound to: 28 - type: integer 
	Parameter M14K_TLB_JTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_JTLB_VPN2 bound to: 29 - type: integer 
	Parameter M14K_TLB_JTLB_CMASK bound to: 39 - type: integer 
	Parameter M14K_TLB_JTLB_CMASKE bound to: 29 - type: integer 
	Parameter M14K_TLB_JTLB_INIT bound to: 39 - type: integer 
	Parameter M14K_TLB_JTLB_G bound to: 40 - type: integer 
	Parameter M14K_TLB_JTLB_GID bound to: 43 - type: integer 
	Parameter M14K_TLB_JTLB_ENHIINV bound to: 44 - type: integer 
	Parameter M14K_TLB_JTLB_MSB bound to: 44 - type: integer 
	Parameter AW bound to: 8 - type: integer 
	Parameter GW bound to: 3 - type: integer 
	Parameter DW bound to: 27 - type: integer 
	Parameter VW bound to: 21 - type: integer 
	Parameter CM bound to: 10 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter PW bound to: 20 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter AW bound to: 3 - type: integer 
	Parameter PAHW bound to: 22 - type: integer 
	Parameter AW bound to: 3 - type: integer 
	Parameter M14K_TLB_UTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_UTLB_VPN bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_PAH bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_PAHE bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_G bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_GRAIN bound to: 53 - type: integer 
	Parameter M14K_TLB_UTLB_IDX bound to: 58 - type: integer 
	Parameter M14K_TLB_UTLB_IDXE bound to: 54 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDX bound to: 63 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDXE bound to: 59 - type: integer 
	Parameter M14K_TLB_UTLB_GID bound to: 66 - type: integer 
	Parameter M14K_TLB_UTLB_GIDE bound to: 64 - type: integer 
	Parameter M14K_TLB_UTLB_MSB bound to: 66 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter PAHW bound to: 22 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter M14K_TLB_UTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_UTLB_VPN bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_PAH bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_PAHE bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_G bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_GRAIN bound to: 53 - type: integer 
	Parameter M14K_TLB_UTLB_IDX bound to: 58 - type: integer 
	Parameter M14K_TLB_UTLB_IDXE bound to: 54 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDX bound to: 63 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDXE bound to: 59 - type: integer 
	Parameter M14K_TLB_UTLB_GID bound to: 66 - type: integer 
	Parameter M14K_TLB_UTLB_GIDE bound to: 64 - type: integer 
	Parameter M14K_TLB_UTLB_MSB bound to: 66 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net guest_mode in module/entity m14k_tlb does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_tlb.v:264]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter WSWIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter MEMIDX bound to: 15 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter MEMIDX bound to: 16 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter DATA_MSB bound to: 31 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LOCK_START bound to: 1 - type: integer 
	Parameter RD_HOLD bound to: 2 - type: integer 
	Parameter FLUSH_SB bound to: 3 - type: integer 
	Parameter UNLOCK bound to: 4 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter dummy_width bound to: 5 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter OLD bound to: 0 - type: integer 
	Parameter NEW bound to: 1 - type: integer 
	Parameter SHIFTING_NEW bound to: 2 - type: integer 
	Parameter CM_OLD bound to: 1 - type: integer 
	Parameter CM_NEW bound to: 2 - type: integer 
	Parameter CM_SHIFTING_NEW bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884]
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240]
	Parameter M14K_FIFO_WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter CHANNEL bound to: 0 - type: integer 
	Parameter CHANNEL bound to: 1 - type: integer 
	Parameter CHANNEL bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net TC_CRMax in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:506]
WARNING: [Synth 8-3848] Net TC_CRMin in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:507]
WARNING: [Synth 8-3848] Net TC_ProbeWidth in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:514]
WARNING: [Synth 8-3848] Net TC_DataBits in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:511]
WARNING: [Synth 8-3848] Net TC_ProbeTrigIn in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:512]
WARNING: [Synth 8-3848] Net TC_ChipTrigIn in module/entity m14k_ejt does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt.v:509]
WARNING: [Synth 8-3848] Net CP1_inst31_0 in module/entity m14k_core does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:1451]
WARNING: [Synth 8-3848] Net cpz_g_iap_um in module/entity m14k_core does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:564]
WARNING: [Synth 8-3848] Net dcc_g_intkill_w in module/entity m14k_core does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:752]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WAYSIZE bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter BITS_PER_BYTE_TAG bound to: 24 - type: integer 
	Parameter BITS_PER_BYTE_DATA bound to: 8 - type: integer 
	Parameter TAG_DEPTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 9 - type: integer 
	Parameter WS_WIDTH bound to: 1 - type: integer 
	Parameter TESTTEST bound to: 1 - type: integer 
	Parameter BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WAYSIZE bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter M14K_MAX_DC_WS bound to: 10 - type: integer 
	Parameter BITS_PER_BYTE_TAG bound to: 24 - type: integer 
	Parameter BITS_PER_BYTE_DATA bound to: 8 - type: integer 
	Parameter TAG_DEPTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 9 - type: integer 
	Parameter WS_WIDTH bound to: 3 - type: integer 
	Parameter TESTTEST bound to: 10 - type: integer 
	Parameter BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_FROM_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net CP1_excs_1 in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:135]
WARNING: [Synth 8-3848] Net CP1_exc_1 in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:136]
WARNING: [Synth 8-3848] Net CP1_exccode_1 in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:137]
WARNING: [Synth 8-3848] Net CP1_ufrpresent in module/entity m14k_cop1_stub does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cop1_stub.v:140]
WARNING: [Synth 8-3848] Net gscanout in module/entity m14k_cpu does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:586]
WARNING: [Synth 8-3848] Net CP1_inst32_0 in module/entity m14k_cpu does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:282]
	Parameter clock_frequency bound to: 50000000 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
	Parameter clock_cycles_in_symbol bound to: 434 - type: integer 
WARNING: [Synth 8-5788] Register byte_data_reg in module mfp_uart_receiver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_uart_receiver.v:85]
	Parameter WAITING_S bound to: 5'b00000 
	Parameter GET_TYPE bound to: 5'b00001 
	Parameter GET_COUNT_7_4 bound to: 5'b00010 
	Parameter GET_COUNT_3_0 bound to: 5'b00011 
	Parameter GET_ADDRESS_31_28 bound to: 5'b00100 
	Parameter GET_ADDRESS_27_24 bound to: 5'b00101 
	Parameter GET_ADDRESS_23_20 bound to: 5'b00110 
	Parameter GET_ADDRESS_19_16 bound to: 5'b00111 
	Parameter GET_ADDRESS_15_12 bound to: 5'b01000 
	Parameter GET_ADDRESS_11_08 bound to: 5'b01001 
	Parameter GET_ADDRESS_07_04 bound to: 5'b01010 
	Parameter GET_ADDRESS_03_00 bound to: 5'b01011 
	Parameter GET_BYTE_7_4 bound to: 5'b01100 
	Parameter GET_BYTE_3_0 bound to: 5'b01101 
	Parameter CHECK_SUM_7_4 bound to: 5'b01110 
	Parameter CHECK_SUM_3_0 bound to: 5'b01111 
	Parameter CR bound to: 5'b10000 
	Parameter LF bound to: 5'b10001 
	Parameter CHAR_LF bound to: 8'b00001010 
	Parameter CHAR_CR bound to: 8'b00001101 
	Parameter CHAR_0 bound to: 8'b00110000 
	Parameter CHAR_3 bound to: 8'b00110011 
	Parameter CHAR_7 bound to: 8'b00110111 
	Parameter CHAR_9 bound to: 8'b00111001 
	Parameter CHAR_A bound to: 8'b01000001 
	Parameter CHAR_F bound to: 8'b01000110 
	Parameter CHAR_S bound to: 8'b01010011 
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:217]
WARNING: [Synth 8-5788] Register checksum_reg in module mfp_srec_parser is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:221]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b0.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b1.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b2.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_b3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b3.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'HADDR_d_reg' and it is trimmed from '32' to '10' bits. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/mfp_ahb_b_ram.v:35]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p0.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p1.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p2.v:19]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram_p3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p3.v:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'HADDR_d_reg' and it is trimmed from '32' to '18' bits. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/mfp_ahb_p_ram.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:52]
WARNING: [Synth 8-5788] Register IO_BotCtrl_reg in module mfp_ahb_gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:54]
WARNING: [Synth 8-5788] Register IO_INT_ACK_reg in module mfp_ahb_gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:55]
	Parameter seg_a bound to: 7'b0111111 
	Parameter seg_b bound to: 7'b1011111 
	Parameter seg_c bound to: 7'b1101111 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1111011 
	Parameter seg_f bound to: 7'b1111101 
	Parameter seg_g bound to: 7'b1111110 
	Parameter upH bound to: 7'b1001000 
	Parameter upL bound to: 7'b1110001 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1111001 
	Parameter lor bound to: 7'b1111010 
	Parameter blank bound to: 7'b1111111 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:56]
WARNING: [Synth 8-5788] Register DE_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-5788] Register DVL_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-5788] Register DVU_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-5788] Register DP_reg in module mfp_ahb_7seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:37]
WARNING: [Synth 8-689] width (16) of port connection 'IO_7SEGEN_N' does not match port width (8) of module 'mfp_ahb' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_withloader.v:133]
WARNING: [Synth 8-689] width (16) of port connection 'IO_SEG_N' does not match port width (8) of module 'mfp_ahb' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_withloader.v:134]
WARNING: [Synth 8-689] width (8) of port connection 'IO_7SEGEN_N' does not match port width (16) of module 'mfp_ahb_withloader' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:310]
WARNING: [Synth 8-689] width (8) of port connection 'IO_SEG_N' does not match port width (16) of module 'mfp_ahb_withloader' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:311]
WARNING: [Synth 8-3848] Net gscanin in module/entity mfp_sys does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:116]
WARNING: [Synth 8-3848] Net BistIn in module/entity mfp_sys does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:136]
	Parameter HORIZ_PIXELS bound to: 1024 - type: integer 
	Parameter HCNT_MAX bound to: 1327 - type: integer 
	Parameter HSYNC_START bound to: 1053 - type: integer 
	Parameter HSYNC_END bound to: 1189 - type: integer 
	Parameter VERT_PIXELS bound to: 768 - type: integer 
	Parameter VCNT_MAX bound to: 805 - type: integer 
	Parameter VSYNC_START bound to: 773 - type: integer 
	Parameter VSYNC_END bound to: 779 - type: integer 
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:102]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:109]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:116]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:123]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:130]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:137]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:144]
WARNING: [Synth 8-689] width (8) of port connection 'douta' does not match port width (2) of module 'blk_mem_gen_7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:151]
WARNING: [Synth 8-6014] Unused sequential element start_count_reg was removed.  [N:/Project2/Project2/project_2.srcs/sources_1/imports/Project2/icon.v:71]
WARNING: [Synth 8-689] width (1) of port connection 'icon' does not match port width (2) of module 'icon' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:174]
WARNING: [Synth 8-689] width (1) of port connection 'icon' does not match port width (2) of module 'colorizer' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:180]
WARNING: [Synth 8-3848] Net CA in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CB in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CC in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CD in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CE in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CF in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net CG in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3848] Net DP in module/entity mfp_nexys4_ddr does not have driver. [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:24]
WARNING: [Synth 8-3331] design icon has unconnected port LocX_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port LocY_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[7]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[6]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[5]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[4]
WARNING: [Synth 8-3331] design icon has unconnected port BotInfo_reg[3]
WARNING: [Synth 8-3331] design ahb_mux has unconnected port HCLK
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[2]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design ahb_decoder has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[63]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[62]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[61]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[55]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[54]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[53]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[47]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[46]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[45]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[39]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[38]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[37]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[31]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[30]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[29]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[23]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[22]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[21]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[15]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[14]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[13]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[7]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[6]
WARNING: [Synth 8-3331] design mfp_ahb_sevensegtimer has unconnected port DIGITS[5]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[31]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[30]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[29]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[28]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[27]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[26]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[25]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[24]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[23]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[22]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[21]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[20]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[19]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[18]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[17]
WARNING: [Synth 8-3331] design mfp_ahb_gpio has unconnected port HWDATA[16]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HRESETn
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HMASTLOCK
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[3]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[2]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[1]
WARNING: [Synth 8-3331] design mfp_ahb_p_ram has unconnected port HPROT[0]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HRESETn
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design mfp_ahb_b_ram has unconnected port HADDR[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 3590.293 ; gain = 111.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:g_eic_mode to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:mpc_tlb_i_side to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:mpc_tlb_d_side to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[2] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[1] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[0] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin tlbarray:guest_mode to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_tlb.v:526]
WARNING: [Synth 8-3295] tying undriven pin mpc:cpz_g_iap_um to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_core.v:2963]
WARNING: [Synth 8-3295] tying undriven pin top:gscanin[0] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:185]
WARNING: [Synth 8-3295] tying undriven pin top:BistIn[0] to constant 0 [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_sys.v:185]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 3590.293 ; gain = 111.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 3590.293 ; gain = 111.191
---------------------------------------------------------------------------------
Reading core file 'N:/Project2/Project2/project_2.srcs/sources_1/imports/world_maps_part1/world_map.ngc' for (cell view 'world_map', library 'work')
Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif]
Finished Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif]
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/rojobot31_0/rojobot31_0.dcp' for cell 'rojobot'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'icon1/orientation0'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'icon1/orientation45'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'icon1/orientation90'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.dcp' for cell 'icon1/orientation135'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.dcp' for cell 'icon1/orientation180'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.dcp' for cell 'icon1/orientation225'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_6/blk_mem_gen_6.dcp' for cell 'icon1/orientation270'
INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/blk_mem_gen_7/blk_mem_gen_7.dcp' for cell 'icon1/orientation315'
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:265]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:269]
Finished Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3678.242 ; gain = 199.141
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3678.242 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B0CDA
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 17:42:03 2019...
>>>>>>> 4ade2f28a711b5bfb0fe82a58b19ec55d7d98ec0
