Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Fri May 01 14:35:46 2015
| Host         : M210-24 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lab1top_control_sets_placed.rpt
| Design       : lab1top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    44 |
| Minimum Number of register sites lost to control set restrictions |    89 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             263 |           88 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           14 |
| Yes          | No                    | No                     |            4241 |          914 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             135 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                                                     Enable Signal                                                                                     |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[3]                                                                  |                                                                                                                                                                     |                1 |              2 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data/CNTRL_IN[0] |                                                                                                                                                                     |                1 |              2 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[3]                                                                  |                                                                                                                                                                     |                1 |              2 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_cntrl_signals[7].g_others.i_delay_cntrl_data/CNTRL_IN[0] |                                                                                                                                                                     |                1 |              2 |
|  clk_IBUF_BUFG |                                                                                                                                                                                       | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.phase_cnt[3]_i_1                     |                1 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                                                                       | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.phase_cnt[3]_i_1                     |                1 |              4 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/SR[0] |                1 |              4 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[8]                                                                  |                                                                                                                                                                     |                1 |              4 |
|  clk_IBUF_BUFG | ModemReceiver/Transmitter/n_0_tx_ctr[3]_i_2                                                                                                                                           | ModemReceiver/Transmitter/n_0_tx_ctr[3]_i_1                                                                                                                         |                1 |              4 |
|  clk_IBUF_BUFG | ModemTransmitter/CharBuffer/n_0_curr_state[3]_i_1                                                                                                                                     |                                                                                                                                                                     |                3 |              4 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    |                                                                                                                                                                     |                3 |              4 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    |                                                                                                                                                                     |                3 |              4 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/E[0]                    | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_opbuff_cntrl/SR[0] |                1 |              4 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/cntrl_data[0]_3[8]                                                                  |                                                                                                                                                                     |                1 |              4 |
|  clk_IBUF_BUFG | ModemTransmitter/Receiver/rx_shift                                                                                                                                                    | ModemTransmitter/Receiver/rx_init                                                                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG | ModemTransmitter/CharBuffer/wr_ctr_enable                                                                                                                                             | ModemTransmitter/CharBuffer/n_0_wr_address[4]_i_1                                                                                                                   |                3 |              5 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_en_cntrl                                                                       | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.gen_coef_addr[6]_i_1                 |                2 |              7 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/base_en_cntrl                                                                       | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_semi_parallel_and_smac.gen_coef_addr[6]_i_1                 |                3 |              7 |
|  clk_IBUF_BUFG | ModemReceiver/MatchedFilter_I/ctr_enable                                                                                                                                              | ModemReceiver/MatchedFilter_I/n_0_clock_cnt[7]_i_1                                                                                                                  |                3 |              8 |
|  clk_IBUF_BUFG | ModemReceiver/IQ_Deserializer/n_0_tx_start_tick_i_1                                                                                                                                   |                                                                                                                                                                     |                2 |              8 |
|  clk_IBUF_BUFG | ModemReceiver/MatchedFilter_Q/ctr_enable                                                                                                                                              | ModemReceiver/MatchedFilter_Q/n_0_clock_cnt[7]_i_1                                                                                                                  |                5 |              8 |
|  clk_IBUF_BUFG | ModemReceiver/Transmitter/n_0_tx_reg[0]_i_1                                                                                                                                           |                                                                                                                                                                     |                2 |              8 |
|  clk_IBUF_BUFG | ModemTransmitter/CharBuffer/ser_start                                                                                                                                                 |                                                                                                                                                                     |                3 |              8 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/opbuff_op_enable                                                                    | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_opbuff.op_rate_cnt[7]_i_1                                   |                2 |              8 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/opbuff_op_enable                                                                    | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/n_0_g_opbuff.op_rate_cnt[7]_i_1                                   |                2 |              8 |
|  clk_IBUF_BUFG | ModemTransmitter/Receiver/rx_output                                                                                                                                                   |                                                                                                                                                                     |                1 |              8 |
|  clk_IBUF_BUFG | ModemTransmitter/Receiver/rx_shift                                                                                                                                                    |                                                                                                                                                                     |                4 |              9 |
|  clk_IBUF_BUFG |                                                                                                                                                                                       | ModemTransmitter/Receiver/rx_init                                                                                                                                   |                4 |             10 |
|  clk_IBUF_BUFG | ModemTransmitter/CharBuffer/rd_ctr_enable                                                                                                                                             | ModemTransmitter/CharBuffer/rd_ctr_clear                                                                                                                            |                3 |             10 |
|  clk_IBUF_BUFG |                                                                                                                                                                                       | SymbolClk/n_0_slow_tick_i_1                                                                                                                                         |                3 |             12 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sel                                                                                 | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/p_33_out                                                          |                4 |             13 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/sel                                                                                 | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/p_33_out                                                          |                4 |             13 |
|  clk_IBUF_BUFG | ModemReceiver/MatchedFilter_I/ctr_enable                                                                                                                                              | ModemReceiver/MatchedFilter_I/MAC_clr                                                                                                                               |               14 |             16 |
|  clk_IBUF_BUFG | ModemReceiver/MatchedFilter_Q/ctr_enable                                                                                                                                              | ModemReceiver/MatchedFilter_Q/MAC_clr                                                                                                                               |               13 |             16 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_latch_op_src_sel/latch_op                                                |                                                                                                                                                                     |                6 |             16 |
|  clk_IBUF_BUFG | ModemTransmitter/CharBuffer/wr_enable                                                                                                                                                 |                                                                                                                                                                     |                2 |             16 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_opbuff.i_latch_op_src_sel/latch_op                                                |                                                                                                                                                                     |                4 |             16 |
|  clk_IBUF_BUFG |                                                                                                                                                                                       | Display/n_0_cdcount[0]_i_1                                                                                                                                          |                5 |             18 |
|  clk_IBUF_BUFG | SymbolClk/slow_tick                                                                                                                                                                   |                                                                                                                                                                     |                6 |             20 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_latch_op/p_2_out                     |                                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/g_semi_parallel_and_smac.g_latch_op_sym_pair.i_latch_op/p_2_out                     |                                                                                                                                                                     |                4 |             32 |
|  clk_IBUF_BUFG |                                                                                                                                                                                       |                                                                                                                                                                     |               94 |            281 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_Q/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/m_axis_data_tvalid                                                                  |                                                                                                                                                                     |              421 |           2064 |
|  clk_IBUF_BUFG | ModemTransmitter/PulseShaper_I/FIR/U0/i_synth/g_polyphase_interpolation.i_polyphase_interpolation/m_axis_data_tvalid                                                                  |                                                                                                                                                                     |              454 |           2064 |
+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


