INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/DenseRelu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DenseRelu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EMB_Layer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxComp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPoolLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxPoolUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Ram2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RamBig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RamBig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RamD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Transpose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transpose
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_emb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/top1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sim_1/new/TestPer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestPer
