#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 29 10:31:02 2019
# Process ID: 1385
# Current directory: /home/alex/GitHub/ZyEthCAP/nicap_extend
# Command line: vivado nicap_test.xpr
# Log file: /home/alex/GitHub/ZyEthCAP/nicap_extend/vivado.log
# Journal file: /home/alex/GitHub/ZyEthCAP/nicap_extend/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/alex/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project nicap_test.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/alex/GitHub/zynq-ip-cores/test_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/alex/GitHub/zynq-ip-cores/chacha_1.0/chacha_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/alex/GitHub/zynq-ip-cores/test_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/zynq-ip-cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.shs:user:zycap:1.0'. The one found in IP location '/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap' will take precedence over the same IP in location /home/alex/GitHub/zynq-ip-cores/zycap
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6174.211 ; gain = 210.277 ; free physical = 588 ; free virtual = 24368
update_compile_order -fileset sources_1
open_project /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/alex/Downloads/vivado-boards-master/new/board_files'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/alex/GitHub/zynq-ip-cores/test_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/alex/GitHub/zynq-ip-cores/chacha_1.0/chacha_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/alex/GitHub/zynq-ip-cores/test_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/zynq-ip-cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.shs:user:zycap:1.0'. The one found in IP location '/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap' will take precedence over the same IP in location /home/alex/GitHub/zynq-ip-cores/zycap
update_compile_order -fileset sources_1
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enc_hdr_start [/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v:150]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dec_hdr_start [/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v:159]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port m_axis_tready [/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6222.656 ; gain = 0.000 ; free physical = 597 ; free virtual = 24385
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "present_tb_behav -key {Behavioral:sim_1:Functional:present_tb} -tclbatch {present_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source present_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'present_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 6315.242 ; gain = 92.586 ; free physical = 572 ; free virtual = 24361
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 6370.723 ; gain = 17.012 ; free physical = 157 ; free virtual = 24389
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 6376.566 ; gain = 0.000 ; free physical = 631 ; free virtual = 24194
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enc_hdr_start [/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v:150]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port dec_hdr_start [/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v:159]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port m_axis_tready [/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v:184]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6376.566 ; gain = 0.000 ; free physical = 626 ; free virtual = 24188
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6376.566 ; gain = 0.000 ; free physical = 626 ; free virtual = 24188
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 6383.508 ; gain = 6.941 ; free physical = 727 ; free virtual = 24163
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 6516.910 ; gain = 7.992 ; free physical = 734 ; free virtual = 24186
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port m_axis_tready [/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6516.910 ; gain = 0.000 ; free physical = 505 ; free virtual = 24073
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6516.910 ; gain = 0.000 ; free physical = 505 ; free virtual = 24073
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 6524.914 ; gain = 8.004 ; free physical = 470 ; free virtual = 24038
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6540.969 ; gain = 0.000 ; free physical = 481 ; free virtual = 24051
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port m_axis_tready [/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v:186]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6540.969 ; gain = 0.000 ; free physical = 591 ; free virtual = 24033
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6540.969 ; gain = 0.000 ; free physical = 591 ; free virtual = 24033
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 6545.926 ; gain = 4.957 ; free physical = 547 ; free virtual = 23968
open_project /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/aes_v1_0_project/aes_v1_0_project.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/alex/Downloads/vivado-boards-master/new/board_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/zynq-ip-cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.shs:user:zycap:1.0'. The one found in IP location '/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/zycap' will take precedence over the same IP in location /home/alex/GitHub/zynq-ip-cores/zycap
update_compile_order -fileset sources_1
current_project present_v1_0_project
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 6638.578 ; gain = 0.000 ; free physical = 504 ; free virtual = 23912
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port m_axis_tready [/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v:186]
ERROR: [VRFC 10-529] concurrent assignment to a non-net S_AXIS_READY is not permitted [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v:91]
ERROR: [VRFC 10-529] concurrent assignment to a non-net M_AXIS_VALID is not permitted [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v:100]
ERROR: [VRFC 10-529] concurrent assignment to a non-net M_AXIS_DATA is not permitted [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v:101]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_AXIS_VALID is not permitted, left-hand side should be reg/integer/time/genvar [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v:130]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_AXIS_VALID is not permitted, left-hand side should be reg/integer/time/genvar [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v:130]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_AXIS_DATA is not permitted, left-hand side should be reg/integer/time/genvar [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v:132]
ERROR: [VRFC 10-1280] procedural assignment to a non-register M_AXIS_DATA is not permitted, left-hand side should be reg/integer/time/genvar [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v:132]
ERROR: [VRFC 10-1040] module present_tb ignored due to previous errors [/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/present_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 29 12:53:38 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 6638.578 ; gain = 0.000 ; free physical = 368 ; free virtual = 23939
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "present_tb_behav -key {Behavioral:sim_1:Functional:present_tb} -tclbatch {present_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source present_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'present_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 6686.367 ; gain = 47.789 ; free physical = 350 ; free virtual = 23921
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1120 ns : File "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" Line 151
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1120 ns : File "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" Line 151
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 6694.383 ; gain = 0.000 ; free physical = 482 ; free virtual = 24026
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6694.383 ; gain = 0.000 ; free physical = 473 ; free virtual = 24017
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6694.383 ; gain = 0.000 ; free physical = 473 ; free virtual = 24017
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 6694.383 ; gain = 0.000 ; free physical = 459 ; free virtual = 24003
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6694.383 ; gain = 0.000 ; free physical = 483 ; free virtual = 24030
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6694.383 ; gain = 0.000 ; free physical = 471 ; free virtual = 24015
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6694.383 ; gain = 0.000 ; free physical = 471 ; free virtual = 24015
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 6694.383 ; gain = 0.000 ; free physical = 452 ; free virtual = 23998
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6734.438 ; gain = 0.000 ; free physical = 783 ; free virtual = 24136
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6734.438 ; gain = 0.000 ; free physical = 820 ; free virtual = 24173
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6734.438 ; gain = 0.000 ; free physical = 820 ; free virtual = 24173
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 6734.438 ; gain = 0.000 ; free physical = 807 ; free virtual = 24159
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6791.105 ; gain = 0.000 ; free physical = 559 ; free virtual = 23275
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 6791.105 ; gain = 0.000 ; free physical = 472 ; free virtual = 23270
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 6791.105 ; gain = 0.000 ; free physical = 472 ; free virtual = 23270
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 6791.105 ; gain = 0.000 ; free physical = 460 ; free virtual = 23258
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 6815.039 ; gain = 12.961 ; free physical = 390 ; free virtual = 23205
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6815.039 ; gain = 0.000 ; free physical = 380 ; free virtual = 23198
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6815.039 ; gain = 0.000 ; free physical = 380 ; free virtual = 23198
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 6818.039 ; gain = 3.000 ; free physical = 369 ; free virtual = 23187
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6834.094 ; gain = 0.000 ; free physical = 832 ; free virtual = 23575
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'present_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj present_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/ip/axis_dwidth_converter_0/sim/axis_dwidth_converter_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/pbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_ENC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/roundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subkey_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/sbox_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module present_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 98cf0f29e3324de08517c1024c921c13 --incr --debug typical --relax --mt 8 -L axis_infrastructure_v1_1_0 -L axis_register_slice_v1_1_15 -L axis_dwidth_converter_v1_1_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot present_tb_behav xil_defaultlib.present_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.present_v1_0_S00_AXI_default
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.pbox
Compiling module xil_defaultlib.present_ENC_default
Compiling module xil_defaultlib.pbox_inv
Compiling module xil_defaultlib.sbox_inv
Compiling module xil_defaultlib.present_DEC_default
Compiling module xil_defaultlib.subkey_gen
Compiling module xil_defaultlib.PRESENT
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_register_slice_v1_1_15.axis_register_slice_v1_1_15_axis...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_0
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module axis_dwidth_converter_v1_1_14.axis_dwidth_converter_v1_1_14_ax...
Compiling module xil_defaultlib.axis_dwidth_converter_1
Compiling module xil_defaultlib.present_v1_0
Compiling module xil_defaultlib.present_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot present_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6834.094 ; gain = 0.000 ; free physical = 818 ; free virtual = 23564
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 6834.094 ; gain = 0.000 ; free physical = 818 ; free virtual = 23564
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 6834.094 ; gain = 0.000 ; free physical = 800 ; free virtual = 23546
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1120 ns : File "/home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sim_1/new/present_tb.v" Line 153
file mkdir /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/new
close [ open /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/new/top.v w ]
add_files /home/alex/GitHub/ZyEthCAP/nicap_extend/nicap_test.tmp/present_v1_0_project/present_v1_0_project.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_M00_AXIS.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXIS.v] -no_script -reset -force -quiet
remove_files  {/home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_M00_AXIS.v /home/alex/GitHub/zynq-ip-cores/present_1.0/present_1.0/hdl/present_v1_0_S00_AXIS.v}
