# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../add_bit.srcs/sources_1/new/add_bit.vhd" \
"../../../../add_bit.srcs/sim_1/new/add_bit_tb.vhd" \

# Do not sort compile order
nosort
