

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_s'
================================================================
* Date:           Fri Sep  6 14:01:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.404 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |       10|   921609|  33.330 ns|  3.072 ms|   10|  921609|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79  |MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol  |        5|   921604|  16.665 ns|  3.072 ms|    5|  921604|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filled_V_1_loc = alloca i64 1"   --->   Operation 7 'alloca' 'filled_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%localbuffer_V_3_loc = alloca i64 1"   --->   Operation 8 'alloca' 'localbuffer_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%cols_bound_per_npc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols_bound_per_npc"   --->   Operation 9 'read' 'cols_bound_per_npc_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%rows_int16 = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %rows"   --->   Operation 10 'read' 'rows_int16' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%strideBased_cols_bound_per_npc_V = trunc i32 %cols_bound_per_npc_read"   --->   Operation 11 'trunc' 'strideBased_cols_bound_per_npc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cast = zext i16 %rows_int16"   --->   Operation 12 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %strideBased_cols_bound_per_npc_V"   --->   Operation 13 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [4/4] (0.53ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 14 'mul' 'bound' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 15 [3/4] (0.53ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 15 'mul' 'bound' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 16 [1/1] (1.21ns)   --->   "%last_blk_width_read = read i4 @_ssdm_op_Read.ap_auto.volatile.i4P0A, i4 %last_blk_width"   --->   Operation 16 'read' 'last_blk_width_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 17 [2/4] (0.53ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 17 'mul' 'bound' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.01>
ST_4 : Operation 18 [1/1] (1.01ns)   --->   "%op2_assign = add i32 %cols_bound_per_npc_read, i32 4294967295"   --->   Operation 18 'add' 'op2_assign' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound = mul i32 %cast, i32 %cast1"   --->   Operation 19 'mul' 'bound' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln214 = call void @MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol, i32 %bound, i16 %strideBased_cols_bound_per_npc_V, i32 %op2_assign, i4 %last_blk_width_read, i32 %cols_bound_per_npc_read, i24 %out_mat_data2, i128 %ldata1, i128 %localbuffer_V_3_loc, i8 %filled_V_1_loc"   --->   Operation 21 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln214 = call void @MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol, i32 %bound, i16 %strideBased_cols_bound_per_npc_V, i32 %op2_assign, i4 %last_blk_width_read, i32 %cols_bound_per_npc_read, i24 %out_mat_data2, i128 %ldata1, i128 %localbuffer_V_3_loc, i8 %filled_V_1_loc"   --->   Operation 22 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.06>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_mat_data2, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ldata1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%localbuffer_V_3_loc_load = load i128 %localbuffer_V_3_loc"   --->   Operation 27 'load' 'localbuffer_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%filled_V_1_loc_load = load i8 %filled_V_1_loc"   --->   Operation 28 'load' 'filled_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_65 = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.84ns)   --->   "%icmp_ln1023 = icmp_eq  i8 %filled_V_1_loc_load, i8 0"   --->   Operation 30 'icmp' 'icmp_ln1023' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln1293 = br i1 %icmp_ln1023, void %if.then40, void %if.end41" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1293]   --->   Operation 31 'br' 'br_ln1293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (1.21ns)   --->   "%write_ln1294 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %ldata1, i128 %localbuffer_V_3_loc_load" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1294]   --->   Operation 32 'write' 'write_ln1294' <Predicate = (!icmp_ln1023)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1295 = br void %if.end41" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1295]   --->   Operation 33 'br' 'br_ln1295' <Predicate = (!icmp_ln1023)> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln1296 = ret" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1296]   --->   Operation 34 'ret' 'ret_ln1296' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_mat_data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_bound_per_npc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ last_blk_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
filled_V_1_loc                   (alloca       ) [ 0011111]
localbuffer_V_3_loc              (alloca       ) [ 0011111]
cols_bound_per_npc_read          (read         ) [ 0011110]
rows_int16                       (read         ) [ 0000000]
strideBased_cols_bound_per_npc_V (trunc        ) [ 0011110]
cast                             (zext         ) [ 0011100]
cast1                            (zext         ) [ 0011100]
last_blk_width_read              (read         ) [ 0000110]
op2_assign                       (add          ) [ 0000010]
bound                            (mul          ) [ 0000010]
empty                            (wait         ) [ 0000000]
call_ln214                       (call         ) [ 0000000]
specinterface_ln0                (specinterface) [ 0000000]
specinterface_ln0                (specinterface) [ 0000000]
specinterface_ln0                (specinterface) [ 0000000]
specinterface_ln0                (specinterface) [ 0000000]
localbuffer_V_3_loc_load         (load         ) [ 0000000]
filled_V_1_loc_load              (load         ) [ 0000000]
empty_65                         (wait         ) [ 0000000]
icmp_ln1023                      (icmp         ) [ 0000001]
br_ln1293                        (br           ) [ 0000000]
write_ln1294                     (write        ) [ 0000000]
br_ln1295                        (br           ) [ 0000000]
ret_ln1296                       (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_mat_data2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_mat_data2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ldata1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols_bound_per_npc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_blk_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="filled_V_1_loc_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filled_V_1_loc/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="localbuffer_V_3_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localbuffer_V_3_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="cols_bound_per_npc_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="rows_int16_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_int16/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="last_blk_width_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="0"/>
<pin id="69" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_read/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln1294_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="128" slack="0"/>
<pin id="75" dir="0" index="2" bw="128" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1294/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="16" slack="3"/>
<pin id="83" dir="0" index="3" bw="32" slack="0"/>
<pin id="84" dir="0" index="4" bw="4" slack="1"/>
<pin id="85" dir="0" index="5" bw="32" slack="3"/>
<pin id="86" dir="0" index="6" bw="24" slack="0"/>
<pin id="87" dir="0" index="7" bw="128" slack="0"/>
<pin id="88" dir="0" index="8" bw="128" slack="3"/>
<pin id="89" dir="0" index="9" bw="8" slack="3"/>
<pin id="90" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="strideBased_cols_bound_per_npc_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="strideBased_cols_bound_per_npc_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="cast1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="op2_assign_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="3"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="localbuffer_V_3_loc_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="5"/>
<pin id="114" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localbuffer_V_3_loc_load/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="filled_V_1_loc_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="5"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filled_V_1_loc_load/6 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln1023_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1023/6 "/>
</bind>
</comp>

<comp id="125" class="1007" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="filled_V_1_loc_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="3"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="filled_V_1_loc "/>
</bind>
</comp>

<comp id="138" class="1005" name="localbuffer_V_3_loc_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="3"/>
<pin id="140" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="localbuffer_V_3_loc "/>
</bind>
</comp>

<comp id="144" class="1005" name="cols_bound_per_npc_read_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="3"/>
<pin id="146" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_read "/>
</bind>
</comp>

<comp id="150" class="1005" name="strideBased_cols_bound_per_npc_V_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="3"/>
<pin id="152" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="strideBased_cols_bound_per_npc_V "/>
</bind>
</comp>

<comp id="155" class="1005" name="cast_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="160" class="1005" name="cast1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="165" class="1005" name="last_blk_width_read_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="last_blk_width_read "/>
</bind>
</comp>

<comp id="170" class="1005" name="op2_assign_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign "/>
</bind>
</comp>

<comp id="175" class="1005" name="bound_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="79" pin=6"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="79" pin=7"/></net>

<net id="97"><net_src comp="54" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="60" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="94" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="111"><net_src comp="106" pin="2"/><net_sink comp="79" pin=3"/></net>

<net id="115"><net_src comp="112" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="98" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="102" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="135"><net_src comp="46" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="79" pin=9"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="141"><net_src comp="50" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="79" pin=8"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="147"><net_src comp="54" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="79" pin=5"/></net>

<net id="153"><net_src comp="94" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="158"><net_src comp="98" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="163"><net_src comp="102" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="168"><net_src comp="66" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="79" pin=4"/></net>

<net id="173"><net_src comp="106" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="79" pin=3"/></net>

<net id="178"><net_src comp="125" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ldata1 | {4 5 6 }
 - Input state : 
	Port: MatStream2AxiStream<2> : out_mat_data2 | {4 5 }
	Port: MatStream2AxiStream<2> : rows | {1 }
	Port: MatStream2AxiStream<2> : cols_bound_per_npc | {1 }
	Port: MatStream2AxiStream<2> : last_blk_width | {3 }
  - Chain level:
	State 1
		cast1 : 1
		bound : 2
	State 2
	State 3
	State 4
		call_ln214 : 1
	State 5
	State 6
		icmp_ln1023 : 1
		br_ln1293 : 2
		write_ln1294 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|
| Operation|                           Functional Unit                          |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 |    0    |   400   |   650   |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|    add   |                          op2_assign_fu_106                         |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                         icmp_ln1023_fu_119                         |    0    |    0    |    11   |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|    mul   |                             grp_fu_125                             |    1    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|          |                 cols_bound_per_npc_read_read_fu_54                 |    0    |    0    |    0    |
|   read   |                        rows_int16_read_fu_60                       |    0    |    0    |    0    |
|          |                   last_blk_width_read_read_fu_66                   |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   write  |                      write_ln1294_write_fu_72                      |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   trunc  |               strideBased_cols_bound_per_npc_V_fu_94               |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   zext   |                             cast_fu_98                             |    0    |    0    |    0    |
|          |                            cast1_fu_102                            |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                    |    1    |   400   |   700   |
|----------|--------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|              bound_reg_175             |   32   |
|              cast1_reg_160             |   32   |
|              cast_reg_155              |   32   |
|     cols_bound_per_npc_read_reg_144    |   32   |
|         filled_V_1_loc_reg_132         |    8   |
|       last_blk_width_read_reg_165      |    4   |
|       localbuffer_V_3_loc_reg_138      |   128  |
|           op2_assign_reg_170           |   32   |
|strideBased_cols_bound_per_npc_V_reg_150|   16   |
+----------------------------------------+--------+
|                  Total                 |   316  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 |  p1  |   2  |  32  |   64   ||    9    |
| grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79 |  p3  |   2  |  32  |   64   ||    9    |
|                             grp_fu_125                             |  p0  |   2  |  16  |   32   ||    9    |
|                             grp_fu_125                             |  p1  |   2  |  16  |   32   ||    9    |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Total                               |      |      |      |   192  ||  1.708  ||    36   |
|--------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   400  |   700  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   316  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   716  |   736  |
+-----------+--------+--------+--------+--------+
