|fpga_top
clk => prescaler:i_prescaler.inclk0
reset_n_i => s_sync_locked[0].ACLR
reset_n_i => s_sync_locked[1].ACLR
reset_n_i => s_sync_locked[2].ACLR
reset_n_i => s_reset_8051.PRESET
reset_n_i => prescaler:i_prescaler.areset
ledg_o[0] <= mc8051_top:i_mc8051_top.p2_o[0]
ledg_o[1] <= <GND>
ledg_o[2] <= <GND>
ledg_o[3] <= <GND>
ledg_o[4] <= <GND>
ledg_o[5] <= <GND>
ledg_o[6] <= <GND>
ledg_o[7] <= <GND>
rx[0] => mc8051_top:i_mc8051_top.all_rxd_i[0]
tx[0] <= mc8051_top:i_mc8051_top.all_txd_o[0]


|fpga_top|prescaler:i_prescaler
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|fpga_top|prescaler:i_prescaler|altpll:altpll_component
inclk[0] => prescaler_altpll:auto_generated.inclk[0]
inclk[1] => prescaler_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => prescaler_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= prescaler_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|fpga_top|prescaler:i_prescaler|altpll:altpll_component|prescaler_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top
clk => mc8051_core:i_mc8051_core.clk
clk => mc8051_rom:i_mc8051_rom.clock
clk => mc8051_ram:i_mc8051_ram.clock
clk => mc8051_ramx:i_mc8051_ramx.clock
reset => mc8051_core:i_mc8051_core.reset
int0_i[0] => mc8051_core:i_mc8051_core.int0_i[0]
int1_i[0] => mc8051_core:i_mc8051_core.int1_i[0]
all_t0_i[0] => mc8051_core:i_mc8051_core.all_t0_i[0]
all_t1_i[0] => mc8051_core:i_mc8051_core.all_t1_i[0]
all_rxd_i[0] => mc8051_core:i_mc8051_core.all_rxd_i[0]
p0_i[0] => mc8051_core:i_mc8051_core.p0_i[0]
p0_i[1] => mc8051_core:i_mc8051_core.p0_i[1]
p0_i[2] => mc8051_core:i_mc8051_core.p0_i[2]
p0_i[3] => mc8051_core:i_mc8051_core.p0_i[3]
p0_i[4] => mc8051_core:i_mc8051_core.p0_i[4]
p0_i[5] => mc8051_core:i_mc8051_core.p0_i[5]
p0_i[6] => mc8051_core:i_mc8051_core.p0_i[6]
p0_i[7] => mc8051_core:i_mc8051_core.p0_i[7]
p1_i[0] => mc8051_core:i_mc8051_core.p1_i[0]
p1_i[1] => mc8051_core:i_mc8051_core.p1_i[1]
p1_i[2] => mc8051_core:i_mc8051_core.p1_i[2]
p1_i[3] => mc8051_core:i_mc8051_core.p1_i[3]
p1_i[4] => mc8051_core:i_mc8051_core.p1_i[4]
p1_i[5] => mc8051_core:i_mc8051_core.p1_i[5]
p1_i[6] => mc8051_core:i_mc8051_core.p1_i[6]
p1_i[7] => mc8051_core:i_mc8051_core.p1_i[7]
p2_i[0] => mc8051_core:i_mc8051_core.p2_i[0]
p2_i[1] => mc8051_core:i_mc8051_core.p2_i[1]
p2_i[2] => mc8051_core:i_mc8051_core.p2_i[2]
p2_i[3] => mc8051_core:i_mc8051_core.p2_i[3]
p2_i[4] => mc8051_core:i_mc8051_core.p2_i[4]
p2_i[5] => mc8051_core:i_mc8051_core.p2_i[5]
p2_i[6] => mc8051_core:i_mc8051_core.p2_i[6]
p2_i[7] => mc8051_core:i_mc8051_core.p2_i[7]
p3_i[0] => mc8051_core:i_mc8051_core.p3_i[0]
p3_i[1] => mc8051_core:i_mc8051_core.p3_i[1]
p3_i[2] => mc8051_core:i_mc8051_core.p3_i[2]
p3_i[3] => mc8051_core:i_mc8051_core.p3_i[3]
p3_i[4] => mc8051_core:i_mc8051_core.p3_i[4]
p3_i[5] => mc8051_core:i_mc8051_core.p3_i[5]
p3_i[6] => mc8051_core:i_mc8051_core.p3_i[6]
p3_i[7] => mc8051_core:i_mc8051_core.p3_i[7]
p0_o[0] <= mc8051_core:i_mc8051_core.p0_o[0]
p0_o[1] <= mc8051_core:i_mc8051_core.p0_o[1]
p0_o[2] <= mc8051_core:i_mc8051_core.p0_o[2]
p0_o[3] <= mc8051_core:i_mc8051_core.p0_o[3]
p0_o[4] <= mc8051_core:i_mc8051_core.p0_o[4]
p0_o[5] <= mc8051_core:i_mc8051_core.p0_o[5]
p0_o[6] <= mc8051_core:i_mc8051_core.p0_o[6]
p0_o[7] <= mc8051_core:i_mc8051_core.p0_o[7]
p1_o[0] <= mc8051_core:i_mc8051_core.p1_o[0]
p1_o[1] <= mc8051_core:i_mc8051_core.p1_o[1]
p1_o[2] <= mc8051_core:i_mc8051_core.p1_o[2]
p1_o[3] <= mc8051_core:i_mc8051_core.p1_o[3]
p1_o[4] <= mc8051_core:i_mc8051_core.p1_o[4]
p1_o[5] <= mc8051_core:i_mc8051_core.p1_o[5]
p1_o[6] <= mc8051_core:i_mc8051_core.p1_o[6]
p1_o[7] <= mc8051_core:i_mc8051_core.p1_o[7]
p2_o[0] <= mc8051_core:i_mc8051_core.p2_o[0]
p2_o[1] <= mc8051_core:i_mc8051_core.p2_o[1]
p2_o[2] <= mc8051_core:i_mc8051_core.p2_o[2]
p2_o[3] <= mc8051_core:i_mc8051_core.p2_o[3]
p2_o[4] <= mc8051_core:i_mc8051_core.p2_o[4]
p2_o[5] <= mc8051_core:i_mc8051_core.p2_o[5]
p2_o[6] <= mc8051_core:i_mc8051_core.p2_o[6]
p2_o[7] <= mc8051_core:i_mc8051_core.p2_o[7]
p3_o[0] <= mc8051_core:i_mc8051_core.p3_o[0]
p3_o[1] <= mc8051_core:i_mc8051_core.p3_o[1]
p3_o[2] <= mc8051_core:i_mc8051_core.p3_o[2]
p3_o[3] <= mc8051_core:i_mc8051_core.p3_o[3]
p3_o[4] <= mc8051_core:i_mc8051_core.p3_o[4]
p3_o[5] <= mc8051_core:i_mc8051_core.p3_o[5]
p3_o[6] <= mc8051_core:i_mc8051_core.p3_o[6]
p3_o[7] <= mc8051_core:i_mc8051_core.p3_o[7]
all_rxd_o[0] <= mc8051_core:i_mc8051_core.all_rxd_o[0]
all_txd_o[0] <= mc8051_core:i_mc8051_core.all_txd_o[0]
all_rxdwr_o[0] <= mc8051_core:i_mc8051_core.all_rxdwr_o[0]
test_o[0] <= <GND>
test_o[1] <= <GND>
test_o[2] <= <GND>
test_o[3] <= <GND>
test_o[4] <= <GND>
test_o[5] <= <GND>
test_o[6] <= <GND>
test_o[7] <= <GND>


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core
clk => mc8051_control:i_mc8051_control.clk
clk => mc8051_siu:gen_mc8051_siu:0:i_mc8051_siu.clk
clk => mc8051_tmrctr:gen_mc8051_tmrctr:0:i_mc8051_tmrctr.clk
reset => mc8051_control:i_mc8051_control.reset
reset => mc8051_siu:gen_mc8051_siu:0:i_mc8051_siu.reset
reset => mc8051_tmrctr:gen_mc8051_tmrctr:0:i_mc8051_tmrctr.reset
rom_data_i[0] => mc8051_control:i_mc8051_control.rom_data_i[0]
rom_data_i[0] => mc8051_alu:i_mc8051_alu.rom_data_i[0]
rom_data_i[1] => mc8051_control:i_mc8051_control.rom_data_i[1]
rom_data_i[1] => mc8051_alu:i_mc8051_alu.rom_data_i[1]
rom_data_i[2] => mc8051_control:i_mc8051_control.rom_data_i[2]
rom_data_i[2] => mc8051_alu:i_mc8051_alu.rom_data_i[2]
rom_data_i[3] => mc8051_control:i_mc8051_control.rom_data_i[3]
rom_data_i[3] => mc8051_alu:i_mc8051_alu.rom_data_i[3]
rom_data_i[4] => mc8051_control:i_mc8051_control.rom_data_i[4]
rom_data_i[4] => mc8051_alu:i_mc8051_alu.rom_data_i[4]
rom_data_i[5] => mc8051_control:i_mc8051_control.rom_data_i[5]
rom_data_i[5] => mc8051_alu:i_mc8051_alu.rom_data_i[5]
rom_data_i[6] => mc8051_control:i_mc8051_control.rom_data_i[6]
rom_data_i[6] => mc8051_alu:i_mc8051_alu.rom_data_i[6]
rom_data_i[7] => mc8051_control:i_mc8051_control.rom_data_i[7]
rom_data_i[7] => mc8051_alu:i_mc8051_alu.rom_data_i[7]
ram_data_i[0] => mc8051_control:i_mc8051_control.ram_data_i[0]
ram_data_i[1] => mc8051_control:i_mc8051_control.ram_data_i[1]
ram_data_i[2] => mc8051_control:i_mc8051_control.ram_data_i[2]
ram_data_i[3] => mc8051_control:i_mc8051_control.ram_data_i[3]
ram_data_i[4] => mc8051_control:i_mc8051_control.ram_data_i[4]
ram_data_i[5] => mc8051_control:i_mc8051_control.ram_data_i[5]
ram_data_i[6] => mc8051_control:i_mc8051_control.ram_data_i[6]
ram_data_i[7] => mc8051_control:i_mc8051_control.ram_data_i[7]
int0_i[0] => mc8051_control:i_mc8051_control.int0_i[0]
int0_i[0] => mc8051_tmrctr:gen_mc8051_tmrctr:0:i_mc8051_tmrctr.int0_i
int1_i[0] => mc8051_control:i_mc8051_control.int1_i[0]
int1_i[0] => mc8051_tmrctr:gen_mc8051_tmrctr:0:i_mc8051_tmrctr.int1_i
all_t0_i[0] => mc8051_tmrctr:gen_mc8051_tmrctr:0:i_mc8051_tmrctr.t0_i
all_t1_i[0] => mc8051_tmrctr:gen_mc8051_tmrctr:0:i_mc8051_tmrctr.t1_i
all_rxd_i[0] => mc8051_siu:gen_mc8051_siu:0:i_mc8051_siu.rxd_i
p0_i[0] => mc8051_control:i_mc8051_control.p0_i[0]
p0_i[1] => mc8051_control:i_mc8051_control.p0_i[1]
p0_i[2] => mc8051_control:i_mc8051_control.p0_i[2]
p0_i[3] => mc8051_control:i_mc8051_control.p0_i[3]
p0_i[4] => mc8051_control:i_mc8051_control.p0_i[4]
p0_i[5] => mc8051_control:i_mc8051_control.p0_i[5]
p0_i[6] => mc8051_control:i_mc8051_control.p0_i[6]
p0_i[7] => mc8051_control:i_mc8051_control.p0_i[7]
p1_i[0] => mc8051_control:i_mc8051_control.p1_i[0]
p1_i[1] => mc8051_control:i_mc8051_control.p1_i[1]
p1_i[2] => mc8051_control:i_mc8051_control.p1_i[2]
p1_i[3] => mc8051_control:i_mc8051_control.p1_i[3]
p1_i[4] => mc8051_control:i_mc8051_control.p1_i[4]
p1_i[5] => mc8051_control:i_mc8051_control.p1_i[5]
p1_i[6] => mc8051_control:i_mc8051_control.p1_i[6]
p1_i[7] => mc8051_control:i_mc8051_control.p1_i[7]
p2_i[0] => mc8051_control:i_mc8051_control.p2_i[0]
p2_i[1] => mc8051_control:i_mc8051_control.p2_i[1]
p2_i[2] => mc8051_control:i_mc8051_control.p2_i[2]
p2_i[3] => mc8051_control:i_mc8051_control.p2_i[3]
p2_i[4] => mc8051_control:i_mc8051_control.p2_i[4]
p2_i[5] => mc8051_control:i_mc8051_control.p2_i[5]
p2_i[6] => mc8051_control:i_mc8051_control.p2_i[6]
p2_i[7] => mc8051_control:i_mc8051_control.p2_i[7]
p3_i[0] => mc8051_control:i_mc8051_control.p3_i[0]
p3_i[1] => mc8051_control:i_mc8051_control.p3_i[1]
p3_i[2] => mc8051_control:i_mc8051_control.p3_i[2]
p3_i[3] => mc8051_control:i_mc8051_control.p3_i[3]
p3_i[4] => mc8051_control:i_mc8051_control.p3_i[4]
p3_i[5] => mc8051_control:i_mc8051_control.p3_i[5]
p3_i[6] => mc8051_control:i_mc8051_control.p3_i[6]
p3_i[7] => mc8051_control:i_mc8051_control.p3_i[7]
p0_o[0] <= mc8051_control:i_mc8051_control.p0_o[0]
p0_o[1] <= mc8051_control:i_mc8051_control.p0_o[1]
p0_o[2] <= mc8051_control:i_mc8051_control.p0_o[2]
p0_o[3] <= mc8051_control:i_mc8051_control.p0_o[3]
p0_o[4] <= mc8051_control:i_mc8051_control.p0_o[4]
p0_o[5] <= mc8051_control:i_mc8051_control.p0_o[5]
p0_o[6] <= mc8051_control:i_mc8051_control.p0_o[6]
p0_o[7] <= mc8051_control:i_mc8051_control.p0_o[7]
p1_o[0] <= mc8051_control:i_mc8051_control.p1_o[0]
p1_o[1] <= mc8051_control:i_mc8051_control.p1_o[1]
p1_o[2] <= mc8051_control:i_mc8051_control.p1_o[2]
p1_o[3] <= mc8051_control:i_mc8051_control.p1_o[3]
p1_o[4] <= mc8051_control:i_mc8051_control.p1_o[4]
p1_o[5] <= mc8051_control:i_mc8051_control.p1_o[5]
p1_o[6] <= mc8051_control:i_mc8051_control.p1_o[6]
p1_o[7] <= mc8051_control:i_mc8051_control.p1_o[7]
p2_o[0] <= mc8051_control:i_mc8051_control.p2_o[0]
p2_o[1] <= mc8051_control:i_mc8051_control.p2_o[1]
p2_o[2] <= mc8051_control:i_mc8051_control.p2_o[2]
p2_o[3] <= mc8051_control:i_mc8051_control.p2_o[3]
p2_o[4] <= mc8051_control:i_mc8051_control.p2_o[4]
p2_o[5] <= mc8051_control:i_mc8051_control.p2_o[5]
p2_o[6] <= mc8051_control:i_mc8051_control.p2_o[6]
p2_o[7] <= mc8051_control:i_mc8051_control.p2_o[7]
p3_o[0] <= mc8051_control:i_mc8051_control.p3_o[0]
p3_o[1] <= mc8051_control:i_mc8051_control.p3_o[1]
p3_o[2] <= mc8051_control:i_mc8051_control.p3_o[2]
p3_o[3] <= mc8051_control:i_mc8051_control.p3_o[3]
p3_o[4] <= mc8051_control:i_mc8051_control.p3_o[4]
p3_o[5] <= mc8051_control:i_mc8051_control.p3_o[5]
p3_o[6] <= mc8051_control:i_mc8051_control.p3_o[6]
p3_o[7] <= mc8051_control:i_mc8051_control.p3_o[7]
all_rxd_o[0] <= mc8051_siu:gen_mc8051_siu:0:i_mc8051_siu.rxd_o
all_txd_o[0] <= mc8051_siu:gen_mc8051_siu:0:i_mc8051_siu.txd_o
all_rxdwr_o[0] <= mc8051_siu:gen_mc8051_siu:0:i_mc8051_siu.rxdwr_o
rom_adr_o[0] <= mc8051_control:i_mc8051_control.pc_o[0]
rom_adr_o[1] <= mc8051_control:i_mc8051_control.pc_o[1]
rom_adr_o[2] <= mc8051_control:i_mc8051_control.pc_o[2]
rom_adr_o[3] <= mc8051_control:i_mc8051_control.pc_o[3]
rom_adr_o[4] <= mc8051_control:i_mc8051_control.pc_o[4]
rom_adr_o[5] <= mc8051_control:i_mc8051_control.pc_o[5]
rom_adr_o[6] <= mc8051_control:i_mc8051_control.pc_o[6]
rom_adr_o[7] <= mc8051_control:i_mc8051_control.pc_o[7]
rom_adr_o[8] <= mc8051_control:i_mc8051_control.pc_o[8]
rom_adr_o[9] <= mc8051_control:i_mc8051_control.pc_o[9]
rom_adr_o[10] <= mc8051_control:i_mc8051_control.pc_o[10]
rom_adr_o[11] <= mc8051_control:i_mc8051_control.pc_o[11]
rom_adr_o[12] <= mc8051_control:i_mc8051_control.pc_o[12]
rom_adr_o[13] <= mc8051_control:i_mc8051_control.pc_o[13]
rom_adr_o[14] <= mc8051_control:i_mc8051_control.pc_o[14]
rom_adr_o[15] <= mc8051_control:i_mc8051_control.pc_o[15]
ram_data_o[0] <= mc8051_control:i_mc8051_control.ram_data_o[0]
ram_data_o[1] <= mc8051_control:i_mc8051_control.ram_data_o[1]
ram_data_o[2] <= mc8051_control:i_mc8051_control.ram_data_o[2]
ram_data_o[3] <= mc8051_control:i_mc8051_control.ram_data_o[3]
ram_data_o[4] <= mc8051_control:i_mc8051_control.ram_data_o[4]
ram_data_o[5] <= mc8051_control:i_mc8051_control.ram_data_o[5]
ram_data_o[6] <= mc8051_control:i_mc8051_control.ram_data_o[6]
ram_data_o[7] <= mc8051_control:i_mc8051_control.ram_data_o[7]
ram_adr_o[0] <= mc8051_control:i_mc8051_control.ram_adr_o[0]
ram_adr_o[1] <= mc8051_control:i_mc8051_control.ram_adr_o[1]
ram_adr_o[2] <= mc8051_control:i_mc8051_control.ram_adr_o[2]
ram_adr_o[3] <= mc8051_control:i_mc8051_control.ram_adr_o[3]
ram_adr_o[4] <= mc8051_control:i_mc8051_control.ram_adr_o[4]
ram_adr_o[5] <= mc8051_control:i_mc8051_control.ram_adr_o[5]
ram_adr_o[6] <= mc8051_control:i_mc8051_control.ram_adr_o[6]
ram_wr_o <= mc8051_control:i_mc8051_control.ram_wr_o
ram_en_o <= mc8051_control:i_mc8051_control.ram_en_o
datax_i[0] => mc8051_control:i_mc8051_control.datax_i[0]
datax_i[1] => mc8051_control:i_mc8051_control.datax_i[1]
datax_i[2] => mc8051_control:i_mc8051_control.datax_i[2]
datax_i[3] => mc8051_control:i_mc8051_control.datax_i[3]
datax_i[4] => mc8051_control:i_mc8051_control.datax_i[4]
datax_i[5] => mc8051_control:i_mc8051_control.datax_i[5]
datax_i[6] => mc8051_control:i_mc8051_control.datax_i[6]
datax_i[7] => mc8051_control:i_mc8051_control.datax_i[7]
datax_o[0] <= mc8051_control:i_mc8051_control.datax_o[0]
datax_o[1] <= mc8051_control:i_mc8051_control.datax_o[1]
datax_o[2] <= mc8051_control:i_mc8051_control.datax_o[2]
datax_o[3] <= mc8051_control:i_mc8051_control.datax_o[3]
datax_o[4] <= mc8051_control:i_mc8051_control.datax_o[4]
datax_o[5] <= mc8051_control:i_mc8051_control.datax_o[5]
datax_o[6] <= mc8051_control:i_mc8051_control.datax_o[6]
datax_o[7] <= mc8051_control:i_mc8051_control.datax_o[7]
adrx_o[0] <= mc8051_control:i_mc8051_control.adrx_o[0]
adrx_o[1] <= mc8051_control:i_mc8051_control.adrx_o[1]
adrx_o[2] <= mc8051_control:i_mc8051_control.adrx_o[2]
adrx_o[3] <= mc8051_control:i_mc8051_control.adrx_o[3]
adrx_o[4] <= mc8051_control:i_mc8051_control.adrx_o[4]
adrx_o[5] <= mc8051_control:i_mc8051_control.adrx_o[5]
adrx_o[6] <= mc8051_control:i_mc8051_control.adrx_o[6]
adrx_o[7] <= mc8051_control:i_mc8051_control.adrx_o[7]
adrx_o[8] <= mc8051_control:i_mc8051_control.adrx_o[8]
adrx_o[9] <= mc8051_control:i_mc8051_control.adrx_o[9]
adrx_o[10] <= mc8051_control:i_mc8051_control.adrx_o[10]
adrx_o[11] <= mc8051_control:i_mc8051_control.adrx_o[11]
adrx_o[12] <= mc8051_control:i_mc8051_control.adrx_o[12]
adrx_o[13] <= mc8051_control:i_mc8051_control.adrx_o[13]
adrx_o[14] <= mc8051_control:i_mc8051_control.adrx_o[14]
adrx_o[15] <= mc8051_control:i_mc8051_control.adrx_o[15]
wrx_o <= mc8051_control:i_mc8051_control.wrx_o


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control
pc_o[0] <= control_mem:i_control_mem.pc_o[0]
pc_o[1] <= control_mem:i_control_mem.pc_o[1]
pc_o[2] <= control_mem:i_control_mem.pc_o[2]
pc_o[3] <= control_mem:i_control_mem.pc_o[3]
pc_o[4] <= control_mem:i_control_mem.pc_o[4]
pc_o[5] <= control_mem:i_control_mem.pc_o[5]
pc_o[6] <= control_mem:i_control_mem.pc_o[6]
pc_o[7] <= control_mem:i_control_mem.pc_o[7]
pc_o[8] <= control_mem:i_control_mem.pc_o[8]
pc_o[9] <= control_mem:i_control_mem.pc_o[9]
pc_o[10] <= control_mem:i_control_mem.pc_o[10]
pc_o[11] <= control_mem:i_control_mem.pc_o[11]
pc_o[12] <= control_mem:i_control_mem.pc_o[12]
pc_o[13] <= control_mem:i_control_mem.pc_o[13]
pc_o[14] <= control_mem:i_control_mem.pc_o[14]
pc_o[15] <= control_mem:i_control_mem.pc_o[15]
rom_data_i[0] => control_mem:i_control_mem.rom_data_i[0]
rom_data_i[1] => control_mem:i_control_mem.rom_data_i[1]
rom_data_i[2] => control_mem:i_control_mem.rom_data_i[2]
rom_data_i[3] => control_mem:i_control_mem.rom_data_i[3]
rom_data_i[4] => control_mem:i_control_mem.rom_data_i[4]
rom_data_i[5] => control_mem:i_control_mem.rom_data_i[5]
rom_data_i[6] => control_mem:i_control_mem.rom_data_i[6]
rom_data_i[7] => control_mem:i_control_mem.rom_data_i[7]
ram_data_o[0] <= control_mem:i_control_mem.ram_data_o[0]
ram_data_o[1] <= control_mem:i_control_mem.ram_data_o[1]
ram_data_o[2] <= control_mem:i_control_mem.ram_data_o[2]
ram_data_o[3] <= control_mem:i_control_mem.ram_data_o[3]
ram_data_o[4] <= control_mem:i_control_mem.ram_data_o[4]
ram_data_o[5] <= control_mem:i_control_mem.ram_data_o[5]
ram_data_o[6] <= control_mem:i_control_mem.ram_data_o[6]
ram_data_o[7] <= control_mem:i_control_mem.ram_data_o[7]
ram_data_i[0] => control_mem:i_control_mem.ram_data_i[0]
ram_data_i[1] => control_mem:i_control_mem.ram_data_i[1]
ram_data_i[2] => control_mem:i_control_mem.ram_data_i[2]
ram_data_i[3] => control_mem:i_control_mem.ram_data_i[3]
ram_data_i[4] => control_mem:i_control_mem.ram_data_i[4]
ram_data_i[5] => control_mem:i_control_mem.ram_data_i[5]
ram_data_i[6] => control_mem:i_control_mem.ram_data_i[6]
ram_data_i[7] => control_mem:i_control_mem.ram_data_i[7]
ram_adr_o[0] <= control_mem:i_control_mem.ram_adr_o[0]
ram_adr_o[1] <= control_mem:i_control_mem.ram_adr_o[1]
ram_adr_o[2] <= control_mem:i_control_mem.ram_adr_o[2]
ram_adr_o[3] <= control_mem:i_control_mem.ram_adr_o[3]
ram_adr_o[4] <= control_mem:i_control_mem.ram_adr_o[4]
ram_adr_o[5] <= control_mem:i_control_mem.ram_adr_o[5]
ram_adr_o[6] <= control_mem:i_control_mem.ram_adr_o[6]
reg_data_o[0] <= control_mem:i_control_mem.reg_data_o[0]
reg_data_o[1] <= control_mem:i_control_mem.reg_data_o[1]
reg_data_o[2] <= control_mem:i_control_mem.reg_data_o[2]
reg_data_o[3] <= control_mem:i_control_mem.reg_data_o[3]
reg_data_o[4] <= control_mem:i_control_mem.reg_data_o[4]
reg_data_o[5] <= control_mem:i_control_mem.reg_data_o[5]
reg_data_o[6] <= control_mem:i_control_mem.reg_data_o[6]
reg_data_o[7] <= control_mem:i_control_mem.reg_data_o[7]
ram_wr_o <= control_mem:i_control_mem.ram_wr_o
cy_o[0] <= control_mem:i_control_mem.cy_o[0]
cy_o[1] <= control_mem:i_control_mem.cy_o[1]
ov_o <= control_mem:i_control_mem.ov_o
ram_en_o <= control_mem:i_control_mem.ram_en_o
alu_cmd_o[0] <= control_fsm:i_control_fsm.alu_cmd_o[0]
alu_cmd_o[1] <= control_fsm:i_control_fsm.alu_cmd_o[1]
alu_cmd_o[2] <= control_fsm:i_control_fsm.alu_cmd_o[2]
alu_cmd_o[3] <= control_fsm:i_control_fsm.alu_cmd_o[3]
alu_cmd_o[4] <= control_fsm:i_control_fsm.alu_cmd_o[4]
alu_cmd_o[5] <= control_fsm:i_control_fsm.alu_cmd_o[5]
aludata_i[0] => control_fsm:i_control_fsm.aludata_i[0]
aludata_i[0] => control_mem:i_control_mem.aludata_i[0]
aludata_i[1] => control_fsm:i_control_fsm.aludata_i[1]
aludata_i[1] => control_mem:i_control_mem.aludata_i[1]
aludata_i[2] => control_fsm:i_control_fsm.aludata_i[2]
aludata_i[2] => control_mem:i_control_mem.aludata_i[2]
aludata_i[3] => control_fsm:i_control_fsm.aludata_i[3]
aludata_i[3] => control_mem:i_control_mem.aludata_i[3]
aludata_i[4] => control_fsm:i_control_fsm.aludata_i[4]
aludata_i[4] => control_mem:i_control_mem.aludata_i[4]
aludata_i[5] => control_fsm:i_control_fsm.aludata_i[5]
aludata_i[5] => control_mem:i_control_mem.aludata_i[5]
aludata_i[6] => control_fsm:i_control_fsm.aludata_i[6]
aludata_i[6] => control_mem:i_control_mem.aludata_i[6]
aludata_i[7] => control_fsm:i_control_fsm.aludata_i[7]
aludata_i[7] => control_mem:i_control_mem.aludata_i[7]
aludatb_i[0] => control_mem:i_control_mem.aludatb_i[0]
aludatb_i[1] => control_mem:i_control_mem.aludatb_i[1]
aludatb_i[2] => control_mem:i_control_mem.aludatb_i[2]
aludatb_i[3] => control_mem:i_control_mem.aludatb_i[3]
aludatb_i[4] => control_mem:i_control_mem.aludatb_i[4]
aludatb_i[5] => control_mem:i_control_mem.aludatb_i[5]
aludatb_i[6] => control_mem:i_control_mem.aludatb_i[6]
aludatb_i[7] => control_mem:i_control_mem.aludatb_i[7]
acc_o[0] <= control_mem:i_control_mem.acc_o[0]
acc_o[1] <= control_mem:i_control_mem.acc_o[1]
acc_o[2] <= control_mem:i_control_mem.acc_o[2]
acc_o[3] <= control_mem:i_control_mem.acc_o[3]
acc_o[4] <= control_mem:i_control_mem.acc_o[4]
acc_o[5] <= control_mem:i_control_mem.acc_o[5]
acc_o[6] <= control_mem:i_control_mem.acc_o[6]
acc_o[7] <= control_mem:i_control_mem.acc_o[7]
new_cy_i[0] => control_mem:i_control_mem.new_cy_i[0]
new_cy_i[1] => control_mem:i_control_mem.new_cy_i[1]
new_ov_i => control_mem:i_control_mem.new_ov_i
reset => control_mem:i_control_mem.reset
clk => control_mem:i_control_mem.clk
int0_i[0] => control_mem:i_control_mem.int0_i[0]
int1_i[0] => control_mem:i_control_mem.int1_i[0]
datax_i[0] => control_mem:i_control_mem.datax_i[0]
datax_i[1] => control_mem:i_control_mem.datax_i[1]
datax_i[2] => control_mem:i_control_mem.datax_i[2]
datax_i[3] => control_mem:i_control_mem.datax_i[3]
datax_i[4] => control_mem:i_control_mem.datax_i[4]
datax_i[5] => control_mem:i_control_mem.datax_i[5]
datax_i[6] => control_mem:i_control_mem.datax_i[6]
datax_i[7] => control_mem:i_control_mem.datax_i[7]
datax_o[0] <= control_mem:i_control_mem.datax_o[0]
datax_o[1] <= control_mem:i_control_mem.datax_o[1]
datax_o[2] <= control_mem:i_control_mem.datax_o[2]
datax_o[3] <= control_mem:i_control_mem.datax_o[3]
datax_o[4] <= control_mem:i_control_mem.datax_o[4]
datax_o[5] <= control_mem:i_control_mem.datax_o[5]
datax_o[6] <= control_mem:i_control_mem.datax_o[6]
datax_o[7] <= control_mem:i_control_mem.datax_o[7]
adrx_o[0] <= control_mem:i_control_mem.adrx_o[0]
adrx_o[1] <= control_mem:i_control_mem.adrx_o[1]
adrx_o[2] <= control_mem:i_control_mem.adrx_o[2]
adrx_o[3] <= control_mem:i_control_mem.adrx_o[3]
adrx_o[4] <= control_mem:i_control_mem.adrx_o[4]
adrx_o[5] <= control_mem:i_control_mem.adrx_o[5]
adrx_o[6] <= control_mem:i_control_mem.adrx_o[6]
adrx_o[7] <= control_mem:i_control_mem.adrx_o[7]
adrx_o[8] <= control_mem:i_control_mem.adrx_o[8]
adrx_o[9] <= control_mem:i_control_mem.adrx_o[9]
adrx_o[10] <= control_mem:i_control_mem.adrx_o[10]
adrx_o[11] <= control_mem:i_control_mem.adrx_o[11]
adrx_o[12] <= control_mem:i_control_mem.adrx_o[12]
adrx_o[13] <= control_mem:i_control_mem.adrx_o[13]
adrx_o[14] <= control_mem:i_control_mem.adrx_o[14]
adrx_o[15] <= control_mem:i_control_mem.adrx_o[15]
wrx_o <= control_mem:i_control_mem.wrx_o
p0_i[0] => control_mem:i_control_mem.p0_i[0]
p0_i[1] => control_mem:i_control_mem.p0_i[1]
p0_i[2] => control_mem:i_control_mem.p0_i[2]
p0_i[3] => control_mem:i_control_mem.p0_i[3]
p0_i[4] => control_mem:i_control_mem.p0_i[4]
p0_i[5] => control_mem:i_control_mem.p0_i[5]
p0_i[6] => control_mem:i_control_mem.p0_i[6]
p0_i[7] => control_mem:i_control_mem.p0_i[7]
p1_i[0] => control_mem:i_control_mem.p1_i[0]
p1_i[1] => control_mem:i_control_mem.p1_i[1]
p1_i[2] => control_mem:i_control_mem.p1_i[2]
p1_i[3] => control_mem:i_control_mem.p1_i[3]
p1_i[4] => control_mem:i_control_mem.p1_i[4]
p1_i[5] => control_mem:i_control_mem.p1_i[5]
p1_i[6] => control_mem:i_control_mem.p1_i[6]
p1_i[7] => control_mem:i_control_mem.p1_i[7]
p2_i[0] => control_mem:i_control_mem.p2_i[0]
p2_i[1] => control_mem:i_control_mem.p2_i[1]
p2_i[2] => control_mem:i_control_mem.p2_i[2]
p2_i[3] => control_mem:i_control_mem.p2_i[3]
p2_i[4] => control_mem:i_control_mem.p2_i[4]
p2_i[5] => control_mem:i_control_mem.p2_i[5]
p2_i[6] => control_mem:i_control_mem.p2_i[6]
p2_i[7] => control_mem:i_control_mem.p2_i[7]
p3_i[0] => control_mem:i_control_mem.p3_i[0]
p3_i[1] => control_mem:i_control_mem.p3_i[1]
p3_i[2] => control_mem:i_control_mem.p3_i[2]
p3_i[3] => control_mem:i_control_mem.p3_i[3]
p3_i[4] => control_mem:i_control_mem.p3_i[4]
p3_i[5] => control_mem:i_control_mem.p3_i[5]
p3_i[6] => control_mem:i_control_mem.p3_i[6]
p3_i[7] => control_mem:i_control_mem.p3_i[7]
p0_o[0] <= control_mem:i_control_mem.p0_o[0]
p0_o[1] <= control_mem:i_control_mem.p0_o[1]
p0_o[2] <= control_mem:i_control_mem.p0_o[2]
p0_o[3] <= control_mem:i_control_mem.p0_o[3]
p0_o[4] <= control_mem:i_control_mem.p0_o[4]
p0_o[5] <= control_mem:i_control_mem.p0_o[5]
p0_o[6] <= control_mem:i_control_mem.p0_o[6]
p0_o[7] <= control_mem:i_control_mem.p0_o[7]
p1_o[0] <= control_mem:i_control_mem.p1_o[0]
p1_o[1] <= control_mem:i_control_mem.p1_o[1]
p1_o[2] <= control_mem:i_control_mem.p1_o[2]
p1_o[3] <= control_mem:i_control_mem.p1_o[3]
p1_o[4] <= control_mem:i_control_mem.p1_o[4]
p1_o[5] <= control_mem:i_control_mem.p1_o[5]
p1_o[6] <= control_mem:i_control_mem.p1_o[6]
p1_o[7] <= control_mem:i_control_mem.p1_o[7]
p2_o[0] <= control_mem:i_control_mem.p2_o[0]
p2_o[1] <= control_mem:i_control_mem.p2_o[1]
p2_o[2] <= control_mem:i_control_mem.p2_o[2]
p2_o[3] <= control_mem:i_control_mem.p2_o[3]
p2_o[4] <= control_mem:i_control_mem.p2_o[4]
p2_o[5] <= control_mem:i_control_mem.p2_o[5]
p2_o[6] <= control_mem:i_control_mem.p2_o[6]
p2_o[7] <= control_mem:i_control_mem.p2_o[7]
p3_o[0] <= control_mem:i_control_mem.p3_o[0]
p3_o[1] <= control_mem:i_control_mem.p3_o[1]
p3_o[2] <= control_mem:i_control_mem.p3_o[2]
p3_o[3] <= control_mem:i_control_mem.p3_o[3]
p3_o[4] <= control_mem:i_control_mem.p3_o[4]
p3_o[5] <= control_mem:i_control_mem.p3_o[5]
p3_o[6] <= control_mem:i_control_mem.p3_o[6]
p3_o[7] <= control_mem:i_control_mem.p3_o[7]
all_trans_o[0] <= control_mem:i_control_mem.all_trans_o[0]
all_scon_o[0] <= control_mem:i_control_mem.all_scon_o[0]
all_scon_o[1] <= control_mem:i_control_mem.all_scon_o[1]
all_scon_o[2] <= control_mem:i_control_mem.all_scon_o[2]
all_scon_o[3] <= control_mem:i_control_mem.all_scon_o[3]
all_scon_o[4] <= control_mem:i_control_mem.all_scon_o[4]
all_scon_o[5] <= control_mem:i_control_mem.all_scon_o[5]
all_sbuf_o[0] <= control_mem:i_control_mem.all_sbuf_o[0]
all_sbuf_o[1] <= control_mem:i_control_mem.all_sbuf_o[1]
all_sbuf_o[2] <= control_mem:i_control_mem.all_sbuf_o[2]
all_sbuf_o[3] <= control_mem:i_control_mem.all_sbuf_o[3]
all_sbuf_o[4] <= control_mem:i_control_mem.all_sbuf_o[4]
all_sbuf_o[5] <= control_mem:i_control_mem.all_sbuf_o[5]
all_sbuf_o[6] <= control_mem:i_control_mem.all_sbuf_o[6]
all_sbuf_o[7] <= control_mem:i_control_mem.all_sbuf_o[7]
all_smod_o[0] <= control_mem:i_control_mem.all_smod_o[0]
all_scon_i[0] => control_mem:i_control_mem.all_scon_i[0]
all_scon_i[1] => control_mem:i_control_mem.all_scon_i[1]
all_scon_i[2] => control_mem:i_control_mem.all_scon_i[2]
all_sbuf_i[0] => control_mem:i_control_mem.all_sbuf_i[0]
all_sbuf_i[1] => control_mem:i_control_mem.all_sbuf_i[1]
all_sbuf_i[2] => control_mem:i_control_mem.all_sbuf_i[2]
all_sbuf_i[3] => control_mem:i_control_mem.all_sbuf_i[3]
all_sbuf_i[4] => control_mem:i_control_mem.all_sbuf_i[4]
all_sbuf_i[5] => control_mem:i_control_mem.all_sbuf_i[5]
all_sbuf_i[6] => control_mem:i_control_mem.all_sbuf_i[6]
all_sbuf_i[7] => control_mem:i_control_mem.all_sbuf_i[7]
all_tcon_tr0_o[0] <= control_mem:i_control_mem.all_tcon_tr0_o[0]
all_tcon_tr1_o[0] <= control_mem:i_control_mem.all_tcon_tr1_o[0]
all_tmod_o[0] <= control_mem:i_control_mem.all_tmod_o[0]
all_tmod_o[1] <= control_mem:i_control_mem.all_tmod_o[1]
all_tmod_o[2] <= control_mem:i_control_mem.all_tmod_o[2]
all_tmod_o[3] <= control_mem:i_control_mem.all_tmod_o[3]
all_tmod_o[4] <= control_mem:i_control_mem.all_tmod_o[4]
all_tmod_o[5] <= control_mem:i_control_mem.all_tmod_o[5]
all_tmod_o[6] <= control_mem:i_control_mem.all_tmod_o[6]
all_tmod_o[7] <= control_mem:i_control_mem.all_tmod_o[7]
all_reload_o[0] <= control_mem:i_control_mem.all_reload_o[0]
all_reload_o[1] <= control_mem:i_control_mem.all_reload_o[1]
all_reload_o[2] <= control_mem:i_control_mem.all_reload_o[2]
all_reload_o[3] <= control_mem:i_control_mem.all_reload_o[3]
all_reload_o[4] <= control_mem:i_control_mem.all_reload_o[4]
all_reload_o[5] <= control_mem:i_control_mem.all_reload_o[5]
all_reload_o[6] <= control_mem:i_control_mem.all_reload_o[6]
all_reload_o[7] <= control_mem:i_control_mem.all_reload_o[7]
all_wt_o[0] <= control_mem:i_control_mem.all_wt_o[0]
all_wt_o[1] <= control_mem:i_control_mem.all_wt_o[1]
all_wt_en_o[0] <= control_mem:i_control_mem.all_wt_en_o[0]
all_tf0_i[0] => control_mem:i_control_mem.all_tf0_i[0]
all_tf1_i[0] => control_mem:i_control_mem.all_tf1_i[0]
all_tl0_i[0] => control_mem:i_control_mem.all_tl0_i[0]
all_tl0_i[1] => control_mem:i_control_mem.all_tl0_i[1]
all_tl0_i[2] => control_mem:i_control_mem.all_tl0_i[2]
all_tl0_i[3] => control_mem:i_control_mem.all_tl0_i[3]
all_tl0_i[4] => control_mem:i_control_mem.all_tl0_i[4]
all_tl0_i[5] => control_mem:i_control_mem.all_tl0_i[5]
all_tl0_i[6] => control_mem:i_control_mem.all_tl0_i[6]
all_tl0_i[7] => control_mem:i_control_mem.all_tl0_i[7]
all_tl1_i[0] => control_mem:i_control_mem.all_tl1_i[0]
all_tl1_i[1] => control_mem:i_control_mem.all_tl1_i[1]
all_tl1_i[2] => control_mem:i_control_mem.all_tl1_i[2]
all_tl1_i[3] => control_mem:i_control_mem.all_tl1_i[3]
all_tl1_i[4] => control_mem:i_control_mem.all_tl1_i[4]
all_tl1_i[5] => control_mem:i_control_mem.all_tl1_i[5]
all_tl1_i[6] => control_mem:i_control_mem.all_tl1_i[6]
all_tl1_i[7] => control_mem:i_control_mem.all_tl1_i[7]
all_th0_i[0] => control_mem:i_control_mem.all_th0_i[0]
all_th0_i[1] => control_mem:i_control_mem.all_th0_i[1]
all_th0_i[2] => control_mem:i_control_mem.all_th0_i[2]
all_th0_i[3] => control_mem:i_control_mem.all_th0_i[3]
all_th0_i[4] => control_mem:i_control_mem.all_th0_i[4]
all_th0_i[5] => control_mem:i_control_mem.all_th0_i[5]
all_th0_i[6] => control_mem:i_control_mem.all_th0_i[6]
all_th0_i[7] => control_mem:i_control_mem.all_th0_i[7]
all_th1_i[0] => control_mem:i_control_mem.all_th1_i[0]
all_th1_i[1] => control_mem:i_control_mem.all_th1_i[1]
all_th1_i[2] => control_mem:i_control_mem.all_th1_i[2]
all_th1_i[3] => control_mem:i_control_mem.all_th1_i[3]
all_th1_i[4] => control_mem:i_control_mem.all_th1_i[4]
all_th1_i[5] => control_mem:i_control_mem.all_th1_i[5]
all_th1_i[6] => control_mem:i_control_mem.all_th1_i[6]
all_th1_i[7] => control_mem:i_control_mem.all_th1_i[7]


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm
state_i.STARTUP => state.STARTUP.IN0
state_i.FETCH => state.FETCH.IN0
state_i.EXEC1 => state.EXEC1.IN0
state_i.EXEC2 => state.EXEC2.IN0
state_i.EXEC3 => state.EXEC3.IN0
help_i[0] => Equal112.IN17
help_i[0] => Equal113.IN15
help_i[1] => Equal112.IN16
help_i[1] => Equal113.IN14
help_i[2] => Equal112.IN15
help_i[2] => Equal113.IN13
help_i[3] => Equal112.IN14
help_i[3] => Equal113.IN12
help_i[4] => Equal112.IN13
help_i[4] => Equal113.IN11
help_i[5] => Equal112.IN12
help_i[5] => Equal113.IN10
help_i[6] => Equal112.IN11
help_i[6] => Equal113.IN9
help_i[7] => Equal112.IN10
help_i[7] => Equal113.IN8
bit_data_i => s_pc_inc_en.DATAB
bit_data_i => s_pc_inc_en.DATAB
aludata_i[0] => Equal111.IN17
aludata_i[1] => Equal111.IN16
aludata_i[2] => Equal111.IN15
aludata_i[3] => Equal111.IN14
aludata_i[4] => Equal111.IN13
aludata_i[5] => Equal111.IN12
aludata_i[6] => Equal111.IN11
aludata_i[7] => Equal111.IN10
command_i[0] => Equal0.IN7
command_i[0] => Equal1.IN4
command_i[0] => Equal2.IN4
command_i[0] => Equal4.IN7
command_i[0] => Equal8.IN7
command_i[0] => Equal10.IN4
command_i[0] => Equal11.IN4
command_i[0] => Equal13.IN7
command_i[0] => Equal15.IN6
command_i[0] => Equal16.IN3
command_i[0] => Equal17.IN7
command_i[0] => Equal18.IN7
command_i[0] => Equal19.IN7
command_i[0] => Equal20.IN7
command_i[0] => Equal21.IN7
command_i[0] => Equal22.IN4
command_i[0] => Equal23.IN5
command_i[0] => Equal24.IN5
command_i[0] => Equal25.IN4
command_i[0] => Equal26.IN5
command_i[0] => Equal27.IN3
command_i[0] => Equal28.IN7
command_i[0] => Equal29.IN5
command_i[0] => Equal30.IN5
command_i[0] => Equal32.IN7
command_i[0] => Equal34.IN7
command_i[0] => Equal35.IN4
command_i[0] => Equal36.IN5
command_i[0] => Equal37.IN4
command_i[0] => Equal38.IN4
command_i[0] => Equal39.IN3
command_i[0] => Equal41.IN4
command_i[0] => Equal43.IN7
command_i[0] => Equal44.IN7
command_i[0] => Equal48.IN7
command_i[0] => Equal50.IN7
command_i[0] => Equal52.IN7
command_i[0] => Equal56.IN3
command_i[0] => Equal58.IN7
command_i[0] => Equal60.IN6
command_i[0] => Equal61.IN5
command_i[0] => Equal62.IN5
command_i[0] => Equal63.IN4
command_i[0] => Equal64.IN5
command_i[0] => Equal65.IN5
command_i[0] => Equal66.IN7
command_i[0] => Equal67.IN6
command_i[0] => Equal68.IN6
command_i[0] => Equal69.IN6
command_i[0] => Equal70.IN7
command_i[0] => Equal72.IN7
command_i[0] => Equal74.IN6
command_i[0] => Equal75.IN7
command_i[0] => Equal77.IN5
command_i[0] => Equal79.IN7
command_i[0] => Equal81.IN5
command_i[0] => Equal82.IN3
command_i[0] => Equal83.IN3
command_i[0] => Equal84.IN7
command_i[0] => Equal85.IN2
command_i[0] => Equal86.IN4
command_i[0] => Equal87.IN7
command_i[0] => Equal88.IN3
command_i[0] => Equal91.IN3
command_i[0] => Equal92.IN7
command_i[0] => Equal93.IN4
command_i[0] => Equal94.IN5
command_i[0] => Equal95.IN7
command_i[0] => Equal96.IN4
command_i[0] => Equal97.IN4
command_i[0] => Equal99.IN7
command_i[0] => Equal101.IN4
command_i[0] => Equal102.IN4
command_i[0] => Equal104.IN7
command_i[0] => Equal106.IN5
command_i[0] => Equal108.IN7
command_i[0] => Equal110.IN4
command_i[1] => Equal0.IN6
command_i[1] => Equal1.IN7
command_i[1] => Equal2.IN3
command_i[1] => Equal3.IN6
command_i[1] => Equal4.IN3
command_i[1] => Equal6.IN6
command_i[1] => Equal7.IN6
command_i[1] => Equal8.IN3
command_i[1] => Equal10.IN3
command_i[1] => Equal11.IN3
command_i[1] => Equal12.IN6
command_i[1] => Equal13.IN3
command_i[1] => Equal15.IN5
command_i[1] => Equal16.IN7
command_i[1] => Equal17.IN6
command_i[1] => Equal18.IN6
command_i[1] => Equal19.IN6
command_i[1] => Equal20.IN6
command_i[1] => Equal21.IN6
command_i[1] => Equal22.IN7
command_i[1] => Equal23.IN7
command_i[1] => Equal24.IN4
command_i[1] => Equal25.IN3
command_i[1] => Equal26.IN4
command_i[1] => Equal27.IN7
command_i[1] => Equal28.IN6
command_i[1] => Equal29.IN7
command_i[1] => Equal30.IN4
command_i[1] => Equal31.IN6
command_i[1] => Equal32.IN4
command_i[1] => Equal34.IN6
command_i[1] => Equal35.IN3
command_i[1] => Equal36.IN4
command_i[1] => Equal37.IN7
command_i[1] => Equal38.IN7
command_i[1] => Equal39.IN2
command_i[1] => Equal40.IN6
command_i[1] => Equal41.IN3
command_i[1] => Equal42.IN6
command_i[1] => Equal43.IN6
command_i[1] => Equal44.IN6
command_i[1] => Equal45.IN6
command_i[1] => Equal46.IN6
command_i[1] => Equal47.IN6
command_i[1] => Equal48.IN2
command_i[1] => Equal49.IN6
command_i[1] => Equal50.IN4
command_i[1] => Equal52.IN1
command_i[1] => Equal56.IN2
command_i[1] => Equal57.IN6
command_i[1] => Equal58.IN2
command_i[1] => Equal60.IN7
command_i[1] => Equal61.IN7
command_i[1] => Equal62.IN4
command_i[1] => Equal63.IN3
command_i[1] => Equal64.IN4
command_i[1] => Equal65.IN4
command_i[1] => Equal66.IN6
command_i[1] => Equal67.IN5
command_i[1] => Equal68.IN5
command_i[1] => Equal69.IN5
command_i[1] => Equal70.IN6
command_i[1] => Equal71.IN6
command_i[1] => Equal72.IN5
command_i[1] => Equal74.IN5
command_i[1] => Equal75.IN2
command_i[1] => Equal77.IN4
command_i[1] => Equal78.IN6
command_i[1] => Equal79.IN4
command_i[1] => Equal81.IN4
command_i[1] => Equal82.IN2
command_i[1] => Equal83.IN7
command_i[1] => Equal84.IN6
command_i[1] => Equal85.IN1
command_i[1] => Equal86.IN7
command_i[1] => Equal87.IN6
command_i[1] => Equal88.IN2
command_i[1] => Equal89.IN6
command_i[1] => Equal91.IN2
command_i[1] => Equal92.IN2
command_i[1] => Equal93.IN3
command_i[1] => Equal94.IN7
command_i[1] => Equal95.IN6
command_i[1] => Equal96.IN7
command_i[1] => Equal97.IN3
command_i[1] => Equal98.IN6
command_i[1] => Equal99.IN3
command_i[1] => Equal101.IN3
command_i[1] => Equal102.IN3
command_i[1] => Equal103.IN6
command_i[1] => Equal104.IN3
command_i[1] => Equal106.IN4
command_i[1] => Equal107.IN6
command_i[1] => Equal108.IN4
command_i[1] => Equal110.IN2
command_i[2] => Equal0.IN3
command_i[2] => Equal1.IN3
command_i[2] => Equal2.IN7
command_i[2] => Equal3.IN5
command_i[2] => Equal4.IN6
command_i[2] => Equal6.IN5
command_i[2] => Equal7.IN5
command_i[2] => Equal8.IN6
command_i[2] => Equal10.IN7
command_i[2] => Equal11.IN7
command_i[2] => Equal12.IN5
command_i[2] => Equal13.IN6
command_i[2] => Equal15.IN4
command_i[2] => Equal16.IN2
command_i[2] => Equal17.IN2
command_i[2] => Equal18.IN4
command_i[2] => Equal19.IN5
command_i[2] => Equal20.IN3
command_i[2] => Equal21.IN4
command_i[2] => Equal22.IN3
command_i[2] => Equal23.IN4
command_i[2] => Equal24.IN3
command_i[2] => Equal25.IN2
command_i[2] => Equal26.IN3
command_i[2] => Equal27.IN2
command_i[2] => Equal28.IN4
command_i[2] => Equal29.IN4
command_i[2] => Equal30.IN7
command_i[2] => Equal31.IN5
command_i[2] => Equal32.IN6
command_i[2] => Equal34.IN5
command_i[2] => Equal35.IN7
command_i[2] => Equal36.IN3
command_i[2] => Equal37.IN3
command_i[2] => Equal38.IN3
command_i[2] => Equal39.IN1
command_i[2] => Equal40.IN1
command_i[2] => Equal41.IN2
command_i[2] => Equal42.IN2
command_i[2] => Equal43.IN4
command_i[2] => Equal44.IN3
command_i[2] => Equal45.IN5
command_i[2] => Equal46.IN5
command_i[2] => Equal47.IN5
command_i[2] => Equal48.IN6
command_i[2] => Equal49.IN5
command_i[2] => Equal50.IN6
command_i[2] => Equal52.IN6
command_i[2] => Equal56.IN7
command_i[2] => Equal57.IN5
command_i[2] => Equal58.IN6
command_i[2] => Equal60.IN5
command_i[2] => Equal61.IN4
command_i[2] => Equal62.IN3
command_i[2] => Equal63.IN2
command_i[2] => Equal64.IN3
command_i[2] => Equal65.IN3
command_i[2] => Equal66.IN2
command_i[2] => Equal67.IN4
command_i[2] => Equal68.IN4
command_i[2] => Equal69.IN4
command_i[2] => Equal70.IN3
command_i[2] => Equal71.IN5
command_i[2] => Equal72.IN6
command_i[2] => Equal74.IN7
command_i[2] => Equal75.IN6
command_i[2] => Equal77.IN7
command_i[2] => Equal78.IN5
command_i[2] => Equal79.IN6
command_i[2] => Equal81.IN7
command_i[2] => Equal82.IN7
command_i[2] => Equal83.IN2
command_i[2] => Equal84.IN2
command_i[2] => Equal85.IN7
command_i[2] => Equal86.IN3
command_i[2] => Equal87.IN3
command_i[2] => Equal88.IN7
command_i[2] => Equal89.IN5
command_i[2] => Equal91.IN7
command_i[2] => Equal92.IN6
command_i[2] => Equal93.IN2
command_i[2] => Equal94.IN4
command_i[2] => Equal95.IN3
command_i[2] => Equal96.IN3
command_i[2] => Equal97.IN7
command_i[2] => Equal98.IN5
command_i[2] => Equal99.IN6
command_i[2] => Equal101.IN2
command_i[2] => Equal102.IN7
command_i[2] => Equal103.IN5
command_i[2] => Equal104.IN6
command_i[2] => Equal106.IN7
command_i[2] => Equal107.IN5
command_i[2] => Equal108.IN6
command_i[2] => Equal110.IN1
command_i[3] => Equal0.IN2
command_i[3] => Equal1.IN2
command_i[3] => Equal2.IN2
command_i[3] => Equal3.IN2
command_i[3] => Equal4.IN2
command_i[3] => Equal5.IN4
command_i[3] => Equal6.IN1
command_i[3] => Equal7.IN2
command_i[3] => Equal8.IN2
command_i[3] => Equal9.IN4
command_i[3] => Equal10.IN2
command_i[3] => Equal11.IN2
command_i[3] => Equal12.IN2
command_i[3] => Equal13.IN2
command_i[3] => Equal14.IN4
command_i[3] => Equal15.IN3
command_i[3] => Equal16.IN1
command_i[3] => Equal17.IN1
command_i[3] => Equal18.IN3
command_i[3] => Equal19.IN4
command_i[3] => Equal20.IN2
command_i[3] => Equal21.IN3
command_i[3] => Equal22.IN2
command_i[3] => Equal23.IN3
command_i[3] => Equal24.IN2
command_i[3] => Equal25.IN1
command_i[3] => Equal26.IN2
command_i[3] => Equal27.IN1
command_i[3] => Equal28.IN3
command_i[3] => Equal29.IN3
command_i[3] => Equal30.IN3
command_i[3] => Equal31.IN3
command_i[3] => Equal32.IN3
command_i[3] => Equal33.IN4
command_i[3] => Equal34.IN4
command_i[3] => Equal35.IN2
command_i[3] => Equal36.IN2
command_i[3] => Equal37.IN2
command_i[3] => Equal38.IN2
command_i[3] => Equal39.IN0
command_i[3] => Equal40.IN0
command_i[3] => Equal41.IN1
command_i[3] => Equal42.IN1
command_i[3] => Equal43.IN3
command_i[3] => Equal44.IN2
command_i[3] => Equal45.IN1
command_i[3] => Equal46.IN2
command_i[3] => Equal47.IN0
command_i[3] => Equal48.IN1
command_i[3] => Equal49.IN3
command_i[3] => Equal50.IN3
command_i[3] => Equal51.IN4
command_i[3] => Equal52.IN0
command_i[3] => Equal53.IN4
command_i[3] => Equal54.IN4
command_i[3] => Equal55.IN4
command_i[3] => Equal56.IN1
command_i[3] => Equal57.IN1
command_i[3] => Equal58.IN1
command_i[3] => Equal59.IN4
command_i[3] => Equal60.IN4
command_i[3] => Equal61.IN3
command_i[3] => Equal62.IN2
command_i[3] => Equal63.IN1
command_i[3] => Equal64.IN2
command_i[3] => Equal65.IN2
command_i[3] => Equal66.IN1
command_i[3] => Equal67.IN3
command_i[3] => Equal68.IN3
command_i[3] => Equal69.IN3
command_i[3] => Equal70.IN2
command_i[3] => Equal71.IN4
command_i[3] => Equal72.IN4
command_i[3] => Equal73.IN4
command_i[3] => Equal74.IN4
command_i[3] => Equal75.IN1
command_i[3] => Equal76.IN4
command_i[3] => Equal77.IN3
command_i[3] => Equal78.IN3
command_i[3] => Equal79.IN3
command_i[3] => Equal80.IN4
command_i[3] => Equal81.IN3
command_i[3] => Equal82.IN1
command_i[3] => Equal83.IN1
command_i[3] => Equal84.IN1
command_i[3] => Equal85.IN0
command_i[3] => Equal86.IN2
command_i[3] => Equal87.IN2
command_i[3] => Equal88.IN1
command_i[3] => Equal89.IN1
command_i[3] => Equal90.IN4
command_i[3] => Equal91.IN1
command_i[3] => Equal92.IN1
command_i[3] => Equal93.IN1
command_i[3] => Equal94.IN3
command_i[3] => Equal95.IN2
command_i[3] => Equal96.IN2
command_i[3] => Equal97.IN2
command_i[3] => Equal98.IN2
command_i[3] => Equal99.IN2
command_i[3] => Equal100.IN4
command_i[3] => Equal101.IN1
command_i[3] => Equal102.IN2
command_i[3] => Equal103.IN2
command_i[3] => Equal104.IN2
command_i[3] => Equal105.IN4
command_i[3] => Equal106.IN3
command_i[3] => Equal107.IN3
command_i[3] => Equal108.IN3
command_i[3] => Equal109.IN4
command_i[3] => Equal110.IN0
command_i[4] => Equal0.IN1
command_i[4] => Equal1.IN1
command_i[4] => Equal2.IN1
command_i[4] => Equal3.IN1
command_i[4] => Equal4.IN1
command_i[4] => Equal5.IN1
command_i[4] => Equal6.IN4
command_i[4] => Equal7.IN1
command_i[4] => Equal8.IN1
command_i[4] => Equal9.IN1
command_i[4] => Equal10.IN1
command_i[4] => Equal11.IN6
command_i[4] => Equal12.IN4
command_i[4] => Equal13.IN5
command_i[4] => Equal14.IN3
command_i[4] => Equal15.IN2
command_i[4] => Equal16.IN6
command_i[4] => Equal17.IN5
command_i[4] => Equal18.IN5
command_i[4] => Equal19.IN3
command_i[4] => Equal20.IN5
command_i[4] => Equal21.IN2
command_i[4] => Equal22.IN6
command_i[4] => Equal23.IN2
command_i[4] => Equal24.IN1
command_i[4] => Equal25.IN7
command_i[4] => Equal26.IN1
command_i[4] => Equal27.IN6
command_i[4] => Equal28.IN2
command_i[4] => Equal29.IN2
command_i[4] => Equal30.IN2
command_i[4] => Equal31.IN2
command_i[4] => Equal32.IN2
command_i[4] => Equal33.IN2
command_i[4] => Equal34.IN3
command_i[4] => Equal35.IN1
command_i[4] => Equal36.IN7
command_i[4] => Equal37.IN6
command_i[4] => Equal38.IN1
command_i[4] => Equal39.IN7
command_i[4] => Equal40.IN5
command_i[4] => Equal41.IN0
command_i[4] => Equal42.IN0
command_i[4] => Equal43.IN2
command_i[4] => Equal44.IN5
command_i[4] => Equal45.IN4
command_i[4] => Equal46.IN1
command_i[4] => Equal47.IN4
command_i[4] => Equal48.IN5
command_i[4] => Equal49.IN2
command_i[4] => Equal50.IN2
command_i[4] => Equal51.IN2
command_i[4] => Equal52.IN5
command_i[4] => Equal53.IN3
command_i[4] => Equal54.IN1
command_i[4] => Equal55.IN3
command_i[4] => Equal56.IN6
command_i[4] => Equal57.IN0
command_i[4] => Equal58.IN0
command_i[4] => Equal59.IN0
command_i[4] => Equal60.IN3
command_i[4] => Equal61.IN6
command_i[4] => Equal62.IN1
command_i[4] => Equal63.IN7
command_i[4] => Equal64.IN7
command_i[4] => Equal65.IN7
command_i[4] => Equal66.IN5
command_i[4] => Equal67.IN2
command_i[4] => Equal68.IN7
command_i[4] => Equal69.IN2
command_i[4] => Equal70.IN1
command_i[4] => Equal71.IN3
command_i[4] => Equal72.IN3
command_i[4] => Equal73.IN3
command_i[4] => Equal74.IN3
command_i[4] => Equal75.IN5
command_i[4] => Equal76.IN3
command_i[4] => Equal77.IN2
command_i[4] => Equal78.IN4
command_i[4] => Equal79.IN5
command_i[4] => Equal80.IN3
command_i[4] => Equal81.IN6
command_i[4] => Equal82.IN6
command_i[4] => Equal83.IN6
command_i[4] => Equal84.IN5
command_i[4] => Equal85.IN6
command_i[4] => Equal86.IN1
command_i[4] => Equal87.IN1
command_i[4] => Equal88.IN0
command_i[4] => Equal89.IN4
command_i[4] => Equal90.IN3
command_i[4] => Equal91.IN6
command_i[4] => Equal92.IN5
command_i[4] => Equal93.IN7
command_i[4] => Equal94.IN2
command_i[4] => Equal95.IN5
command_i[4] => Equal96.IN6
command_i[4] => Equal97.IN6
command_i[4] => Equal98.IN4
command_i[4] => Equal99.IN5
command_i[4] => Equal100.IN3
command_i[4] => Equal101.IN0
command_i[4] => Equal102.IN6
command_i[4] => Equal103.IN4
command_i[4] => Equal104.IN5
command_i[4] => Equal105.IN3
command_i[4] => Equal106.IN2
command_i[4] => Equal107.IN2
command_i[4] => Equal108.IN2
command_i[4] => Equal109.IN2
command_i[4] => Equal110.IN3
command_i[5] => Equal0.IN5
command_i[5] => Equal1.IN6
command_i[5] => Equal2.IN6
command_i[5] => Equal3.IN4
command_i[5] => Equal4.IN5
command_i[5] => Equal5.IN3
command_i[5] => Equal6.IN0
command_i[5] => Equal7.IN0
command_i[5] => Equal8.IN0
command_i[5] => Equal9.IN0
command_i[5] => Equal10.IN0
command_i[5] => Equal11.IN1
command_i[5] => Equal12.IN1
command_i[5] => Equal13.IN1
command_i[5] => Equal14.IN1
command_i[5] => Equal15.IN1
command_i[5] => Equal16.IN0
command_i[5] => Equal17.IN0
command_i[5] => Equal18.IN2
command_i[5] => Equal19.IN2
command_i[5] => Equal20.IN4
command_i[5] => Equal21.IN5
command_i[5] => Equal22.IN5
command_i[5] => Equal23.IN6
command_i[5] => Equal24.IN0
command_i[5] => Equal25.IN0
command_i[5] => Equal26.IN7
command_i[5] => Equal27.IN5
command_i[5] => Equal28.IN1
command_i[5] => Equal29.IN1
command_i[5] => Equal30.IN1
command_i[5] => Equal31.IN1
command_i[5] => Equal32.IN1
command_i[5] => Equal33.IN1
command_i[5] => Equal34.IN2
command_i[5] => Equal35.IN6
command_i[5] => Equal36.IN1
command_i[5] => Equal37.IN1
command_i[5] => Equal38.IN6
command_i[5] => Equal39.IN6
command_i[5] => Equal40.IN4
command_i[5] => Equal41.IN7
command_i[5] => Equal42.IN5
command_i[5] => Equal43.IN1
command_i[5] => Equal44.IN1
command_i[5] => Equal45.IN3
command_i[5] => Equal46.IN4
command_i[5] => Equal47.IN3
command_i[5] => Equal48.IN4
command_i[5] => Equal49.IN1
command_i[5] => Equal50.IN1
command_i[5] => Equal51.IN1
command_i[5] => Equal52.IN4
command_i[5] => Equal53.IN2
command_i[5] => Equal54.IN3
command_i[5] => Equal55.IN2
command_i[5] => Equal56.IN5
command_i[5] => Equal57.IN4
command_i[5] => Equal58.IN5
command_i[5] => Equal59.IN3
command_i[5] => Equal60.IN2
command_i[5] => Equal61.IN2
command_i[5] => Equal62.IN7
command_i[5] => Equal63.IN6
command_i[5] => Equal64.IN1
command_i[5] => Equal65.IN6
command_i[5] => Equal66.IN4
command_i[5] => Equal67.IN1
command_i[5] => Equal68.IN2
command_i[5] => Equal69.IN7
command_i[5] => Equal70.IN5
command_i[5] => Equal71.IN2
command_i[5] => Equal72.IN2
command_i[5] => Equal73.IN2
command_i[5] => Equal74.IN2
command_i[5] => Equal75.IN0
command_i[5] => Equal76.IN0
command_i[5] => Equal77.IN1
command_i[5] => Equal78.IN2
command_i[5] => Equal79.IN2
command_i[5] => Equal80.IN2
command_i[5] => Equal81.IN2
command_i[5] => Equal82.IN0
command_i[5] => Equal83.IN5
command_i[5] => Equal84.IN4
command_i[5] => Equal85.IN5
command_i[5] => Equal86.IN0
command_i[5] => Equal87.IN0
command_i[5] => Equal88.IN6
command_i[5] => Equal89.IN3
command_i[5] => Equal90.IN2
command_i[5] => Equal91.IN5
command_i[5] => Equal92.IN4
command_i[5] => Equal93.IN6
command_i[5] => Equal94.IN1
command_i[5] => Equal95.IN1
command_i[5] => Equal96.IN1
command_i[5] => Equal97.IN1
command_i[5] => Equal98.IN1
command_i[5] => Equal99.IN1
command_i[5] => Equal100.IN1
command_i[5] => Equal102.IN5
command_i[5] => Equal103.IN3
command_i[5] => Equal104.IN4
command_i[5] => Equal105.IN2
command_i[5] => Equal106.IN6
command_i[5] => Equal107.IN4
command_i[5] => Equal108.IN5
command_i[5] => Equal109.IN3
command_i[6] => Equal0.IN4
command_i[6] => Equal1.IN5
command_i[6] => Equal2.IN5
command_i[6] => Equal3.IN3
command_i[6] => Equal4.IN4
command_i[6] => Equal5.IN2
command_i[6] => Equal6.IN3
command_i[6] => Equal7.IN4
command_i[6] => Equal8.IN5
command_i[6] => Equal9.IN3
command_i[6] => Equal10.IN6
command_i[6] => Equal11.IN0
command_i[6] => Equal12.IN0
command_i[6] => Equal13.IN0
command_i[6] => Equal14.IN0
command_i[6] => Equal15.IN0
command_i[6] => Equal16.IN5
command_i[6] => Equal17.IN4
command_i[6] => Equal18.IN1
command_i[6] => Equal19.IN1
command_i[6] => Equal20.IN1
command_i[6] => Equal21.IN1
command_i[6] => Equal22.IN1
command_i[6] => Equal23.IN1
command_i[6] => Equal24.IN7
command_i[6] => Equal25.IN6
command_i[6] => Equal26.IN0
command_i[6] => Equal27.IN4
command_i[6] => Equal28.IN5
command_i[6] => Equal29.IN6
command_i[6] => Equal30.IN6
command_i[6] => Equal31.IN4
command_i[6] => Equal32.IN5
command_i[6] => Equal33.IN3
command_i[6] => Equal34.IN1
command_i[6] => Equal35.IN0
command_i[6] => Equal36.IN0
command_i[6] => Equal37.IN0
command_i[6] => Equal38.IN0
command_i[6] => Equal39.IN5
command_i[6] => Equal40.IN3
command_i[6] => Equal41.IN6
command_i[6] => Equal42.IN4
command_i[6] => Equal43.IN0
command_i[6] => Equal44.IN0
command_i[6] => Equal45.IN2
command_i[6] => Equal46.IN0
command_i[6] => Equal47.IN2
command_i[6] => Equal48.IN3
command_i[6] => Equal49.IN0
command_i[6] => Equal50.IN0
command_i[6] => Equal51.IN0
command_i[6] => Equal52.IN3
command_i[6] => Equal53.IN1
command_i[6] => Equal54.IN0
command_i[6] => Equal55.IN1
command_i[6] => Equal56.IN4
command_i[6] => Equal57.IN3
command_i[6] => Equal58.IN4
command_i[6] => Equal59.IN2
command_i[6] => Equal60.IN1
command_i[6] => Equal61.IN1
command_i[6] => Equal62.IN6
command_i[6] => Equal63.IN5
command_i[6] => Equal64.IN6
command_i[6] => Equal65.IN1
command_i[6] => Equal66.IN3
command_i[6] => Equal67.IN7
command_i[6] => Equal68.IN1
command_i[6] => Equal69.IN1
command_i[6] => Equal70.IN0
command_i[6] => Equal71.IN1
command_i[6] => Equal72.IN1
command_i[6] => Equal73.IN1
command_i[6] => Equal74.IN1
command_i[6] => Equal75.IN4
command_i[6] => Equal76.IN2
command_i[6] => Equal77.IN0
command_i[6] => Equal78.IN1
command_i[6] => Equal79.IN1
command_i[6] => Equal80.IN1
command_i[6] => Equal81.IN1
command_i[6] => Equal82.IN5
command_i[6] => Equal83.IN0
command_i[6] => Equal84.IN0
command_i[6] => Equal85.IN4
command_i[6] => Equal86.IN6
command_i[6] => Equal87.IN5
command_i[6] => Equal88.IN5
command_i[6] => Equal89.IN0
command_i[6] => Equal90.IN0
command_i[6] => Equal91.IN0
command_i[6] => Equal92.IN0
command_i[6] => Equal93.IN0
command_i[6] => Equal94.IN0
command_i[6] => Equal95.IN4
command_i[6] => Equal96.IN5
command_i[6] => Equal97.IN5
command_i[6] => Equal98.IN3
command_i[6] => Equal99.IN4
command_i[6] => Equal100.IN2
command_i[6] => Equal102.IN1
command_i[6] => Equal103.IN1
command_i[6] => Equal104.IN1
command_i[6] => Equal105.IN1
command_i[6] => Equal106.IN1
command_i[6] => Equal107.IN1
command_i[6] => Equal108.IN1
command_i[6] => Equal109.IN1
command_i[7] => Equal0.IN0
command_i[7] => Equal1.IN0
command_i[7] => Equal2.IN0
command_i[7] => Equal3.IN0
command_i[7] => Equal4.IN0
command_i[7] => Equal5.IN0
command_i[7] => Equal6.IN2
command_i[7] => Equal7.IN3
command_i[7] => Equal8.IN4
command_i[7] => Equal9.IN2
command_i[7] => Equal10.IN5
command_i[7] => Equal11.IN5
command_i[7] => Equal12.IN3
command_i[7] => Equal13.IN4
command_i[7] => Equal14.IN2
command_i[7] => Equal15.IN7
command_i[7] => Equal16.IN4
command_i[7] => Equal17.IN3
command_i[7] => Equal18.IN0
command_i[7] => Equal19.IN0
command_i[7] => Equal20.IN0
command_i[7] => Equal21.IN0
command_i[7] => Equal22.IN0
command_i[7] => Equal23.IN0
command_i[7] => Equal24.IN6
command_i[7] => Equal25.IN5
command_i[7] => Equal26.IN6
command_i[7] => Equal27.IN0
command_i[7] => Equal28.IN0
command_i[7] => Equal29.IN0
command_i[7] => Equal30.IN0
command_i[7] => Equal31.IN0
command_i[7] => Equal32.IN0
command_i[7] => Equal33.IN0
command_i[7] => Equal34.IN0
command_i[7] => Equal35.IN5
command_i[7] => Equal36.IN6
command_i[7] => Equal37.IN5
command_i[7] => Equal38.IN5
command_i[7] => Equal39.IN4
command_i[7] => Equal40.IN2
command_i[7] => Equal41.IN5
command_i[7] => Equal42.IN3
command_i[7] => Equal43.IN5
command_i[7] => Equal44.IN4
command_i[7] => Equal45.IN0
command_i[7] => Equal46.IN3
command_i[7] => Equal47.IN1
command_i[7] => Equal48.IN0
command_i[7] => Equal49.IN4
command_i[7] => Equal50.IN5
command_i[7] => Equal51.IN3
command_i[7] => Equal52.IN2
command_i[7] => Equal53.IN0
command_i[7] => Equal54.IN2
command_i[7] => Equal55.IN0
command_i[7] => Equal56.IN0
command_i[7] => Equal57.IN2
command_i[7] => Equal58.IN3
command_i[7] => Equal59.IN1
command_i[7] => Equal60.IN0
command_i[7] => Equal61.IN0
command_i[7] => Equal62.IN0
command_i[7] => Equal63.IN0
command_i[7] => Equal64.IN0
command_i[7] => Equal65.IN0
command_i[7] => Equal66.IN0
command_i[7] => Equal67.IN0
command_i[7] => Equal68.IN0
command_i[7] => Equal69.IN0
command_i[7] => Equal70.IN4
command_i[7] => Equal71.IN0
command_i[7] => Equal72.IN0
command_i[7] => Equal73.IN0
command_i[7] => Equal74.IN0
command_i[7] => Equal75.IN3
command_i[7] => Equal76.IN1
command_i[7] => Equal77.IN6
command_i[7] => Equal78.IN0
command_i[7] => Equal79.IN0
command_i[7] => Equal80.IN0
command_i[7] => Equal81.IN0
command_i[7] => Equal82.IN4
command_i[7] => Equal83.IN4
command_i[7] => Equal84.IN3
command_i[7] => Equal85.IN3
command_i[7] => Equal86.IN5
command_i[7] => Equal87.IN4
command_i[7] => Equal88.IN4
command_i[7] => Equal89.IN2
command_i[7] => Equal90.IN1
command_i[7] => Equal91.IN4
command_i[7] => Equal92.IN3
command_i[7] => Equal93.IN5
command_i[7] => Equal94.IN6
command_i[7] => Equal95.IN0
command_i[7] => Equal96.IN0
command_i[7] => Equal97.IN0
command_i[7] => Equal98.IN0
command_i[7] => Equal99.IN0
command_i[7] => Equal100.IN0
command_i[7] => Equal102.IN0
command_i[7] => Equal103.IN0
command_i[7] => Equal104.IN0
command_i[7] => Equal105.IN0
command_i[7] => Equal106.IN0
command_i[7] => Equal107.IN0
command_i[7] => Equal108.IN0
command_i[7] => Equal109.IN0
inthigh_i => s_intlow_en.OUTPUTSELECT
inthigh_i => s_inthigh_en.DATAB
intlow_i => s_intlow_en.DATAA
intpre_i => p_state.IN1
intpre2_i => p_state.IN1
intblock_i => p_state.IN1
ti_i => p_state.IN0
ri_i => p_state.IN1
ie0_i => p_state.IN1
ie0_i => p_state.IN0
ie1_i => p_state.IN1
ie1_i => p_state.IN0
tf0_i => p_state.IN1
tf0_i => p_state.IN0
tf1_i => p_state.IN1
tf1_i => p_state.IN0
acc[0] => Equal114.IN15
acc[1] => Equal114.IN14
acc[2] => Equal114.IN13
acc[3] => Equal114.IN12
acc[4] => Equal114.IN11
acc[5] => Equal114.IN10
acc[6] => Equal114.IN9
acc[7] => Equal114.IN8
psw[0] => ~NO_FANOUT~
psw[1] => ~NO_FANOUT~
psw[2] => ~NO_FANOUT~
psw[3] => ~NO_FANOUT~
psw[4] => ~NO_FANOUT~
psw[5] => ~NO_FANOUT~
psw[6] => ~NO_FANOUT~
psw[7] => s_pc_inc_en.DATAB
psw[7] => s_pc_inc_en.DATAB
ie[0] => p_state.IN0
ie[0] => p_state.IN1
ie[1] => p_state.IN0
ie[1] => p_state.IN1
ie[2] => p_state.IN0
ie[2] => p_state.IN1
ie[3] => p_state.IN0
ie[3] => p_state.IN1
ie[4] => p_state.IN0
ie[4] => p_state.IN1
ie[5] => ~NO_FANOUT~
ie[6] => ~NO_FANOUT~
ie[7] => ~NO_FANOUT~
ip[0] => p_state.IN1
ip[1] => p_state.IN1
ip[2] => p_state.IN1
ip[3] => p_state.IN1
ip[4] => p_state.IN1
ip[5] => ~NO_FANOUT~
ip[6] => ~NO_FANOUT~
ip[7] => ~NO_FANOUT~
alu_cmd_o[0] <= alu_cmd_o.DB_MAX_OUTPUT_PORT_TYPE
alu_cmd_o[1] <= alu_cmd_o.DB_MAX_OUTPUT_PORT_TYPE
alu_cmd_o[2] <= alu_cmd_o.DB_MAX_OUTPUT_PORT_TYPE
alu_cmd_o[3] <= alu_cmd_o.DB_MAX_OUTPUT_PORT_TYPE
alu_cmd_o[4] <= alu_cmd_o.DB_MAX_OUTPUT_PORT_TYPE
alu_cmd_o[5] <= alu_cmd_o.DB_MAX_OUTPUT_PORT_TYPE
pc_inc_en_o[0] <= s_pc_inc_en.DB_MAX_OUTPUT_PORT_TYPE
pc_inc_en_o[1] <= s_pc_inc_en.DB_MAX_OUTPUT_PORT_TYPE
pc_inc_en_o[2] <= s_pc_inc_en.DB_MAX_OUTPUT_PORT_TYPE
pc_inc_en_o[3] <= s_pc_inc_en.DB_MAX_OUTPUT_PORT_TYPE
nextstate_o.STARTUP <= nextstate_o.STARTUP.DB_MAX_OUTPUT_PORT_TYPE
nextstate_o.FETCH <= nextstate_o.FETCH.DB_MAX_OUTPUT_PORT_TYPE
nextstate_o.EXEC1 <= nextstate_o.EXEC1.DB_MAX_OUTPUT_PORT_TYPE
nextstate_o.EXEC2 <= nextstate_o.EXEC2.DB_MAX_OUTPUT_PORT_TYPE
nextstate_o.EXEC3 <= nextstate_o.EXEC3.DB_MAX_OUTPUT_PORT_TYPE
adr_mux_o[0] <= s_adr_mux.DB_MAX_OUTPUT_PORT_TYPE
adr_mux_o[1] <= s_adr_mux.DB_MAX_OUTPUT_PORT_TYPE
adr_mux_o[2] <= s_adr_mux.DB_MAX_OUTPUT_PORT_TYPE
adr_mux_o[3] <= s_adr_mux.DB_MAX_OUTPUT_PORT_TYPE
adrx_mux_o[0] <= s_adrx_mux.DB_MAX_OUTPUT_PORT_TYPE
adrx_mux_o[1] <= s_adrx_mux.DB_MAX_OUTPUT_PORT_TYPE
wrx_mux_o <= s_wrx_mux.DB_MAX_OUTPUT_PORT_TYPE
data_mux_o[0] <= s_data_mux.DB_MAX_OUTPUT_PORT_TYPE
data_mux_o[1] <= s_data_mux.DB_MAX_OUTPUT_PORT_TYPE
data_mux_o[2] <= s_data_mux.DB_MAX_OUTPUT_PORT_TYPE
data_mux_o[3] <= s_data_mux.DB_MAX_OUTPUT_PORT_TYPE
bdata_mux_o[0] <= s_bdata_mux.DB_MAX_OUTPUT_PORT_TYPE
bdata_mux_o[1] <= s_bdata_mux.DB_MAX_OUTPUT_PORT_TYPE
bdata_mux_o[2] <= s_bdata_mux.DB_MAX_OUTPUT_PORT_TYPE
bdata_mux_o[3] <= s_bdata_mux.DB_MAX_OUTPUT_PORT_TYPE
regs_wr_en_o[0] <= s_regs_wr_en.DB_MAX_OUTPUT_PORT_TYPE
regs_wr_en_o[1] <= s_regs_wr_en.DB_MAX_OUTPUT_PORT_TYPE
regs_wr_en_o[2] <= s_regs_wr_en.DB_MAX_OUTPUT_PORT_TYPE
help_en_o[0] <= s_help_en.DB_MAX_OUTPUT_PORT_TYPE
help_en_o[1] <= s_help_en.DB_MAX_OUTPUT_PORT_TYPE
help_en_o[2] <= s_help_en.DB_MAX_OUTPUT_PORT_TYPE
help_en_o[3] <= s_help_en.DB_MAX_OUTPUT_PORT_TYPE
help16_en_o[0] <= s_help16_en.DB_MAX_OUTPUT_PORT_TYPE
help16_en_o[1] <= s_help16_en.DB_MAX_OUTPUT_PORT_TYPE
helpb_en_o <= s_helpb_en.DB_MAX_OUTPUT_PORT_TYPE
inthigh_en_o <= s_inthigh_en.DB_MAX_OUTPUT_PORT_TYPE
intlow_en_o <= s_intlow_en.DB_MAX_OUTPUT_PORT_TYPE
intpre2_en_o <= s_intpre2_en.DB_MAX_OUTPUT_PORT_TYPE
inthigh_d_o <= s_inthigh_d.DB_MAX_OUTPUT_PORT_TYPE
intlow_d_o <= s_intlow_d.DB_MAX_OUTPUT_PORT_TYPE
intpre2_d_o <= s_intpre2_d.DB_MAX_OUTPUT_PORT_TYPE
ext0isr_d_o <= s_ext0isr_d.DB_MAX_OUTPUT_PORT_TYPE
ext1isr_d_o <= s_ext1isr_d.DB_MAX_OUTPUT_PORT_TYPE
ext0isrh_d_o <= s_ext0isrh_d.DB_MAX_OUTPUT_PORT_TYPE
ext1isrh_d_o <= s_ext1isrh_d.DB_MAX_OUTPUT_PORT_TYPE
ext0isr_en_o <= s_ext0isr_en.DB_MAX_OUTPUT_PORT_TYPE
ext1isr_en_o <= s_ext1isr_en.DB_MAX_OUTPUT_PORT_TYPE
ext0isrh_en_o <= s_ext0isrh_en.DB_MAX_OUTPUT_PORT_TYPE
ext1isrh_en_o <= s_ext1isrh_en.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem
pc_o[0] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
pc_o[1] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
pc_o[2] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
pc_o[3] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
pc_o[4] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
pc_o[5] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
pc_o[6] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
pc_o[7] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
pc_o[8] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
pc_o[9] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
pc_o[10] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
pc_o[11] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
pc_o[12] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
pc_o[13] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
pc_o[14] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
pc_o[15] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
rom_data_i[0] => s_ri_adr[0].DATAB
rom_data_i[0] => Mux53.IN2
rom_data_i[0] => Mux62.IN10
rom_data_i[0] => Mux94.IN5
rom_data_i[0] => Add5.IN18
rom_data_i[0] => Mux126.IN3
rom_data_i[0] => Mux126.IN4
rom_data_i[0] => Mux62.IN11
rom_data_i[0] => Mux94.IN6
rom_data_i[1] => s_command.DATAB
rom_data_i[1] => Mux52.IN2
rom_data_i[1] => Mux61.IN10
rom_data_i[1] => Mux93.IN5
rom_data_i[1] => Add5.IN17
rom_data_i[1] => Mux125.IN3
rom_data_i[1] => Mux125.IN4
rom_data_i[1] => Mux61.IN11
rom_data_i[1] => Mux93.IN6
rom_data_i[2] => s_command.DATAB
rom_data_i[2] => Mux51.IN2
rom_data_i[2] => Mux60.IN10
rom_data_i[2] => Mux92.IN5
rom_data_i[2] => Add5.IN16
rom_data_i[2] => Mux124.IN3
rom_data_i[2] => Mux124.IN4
rom_data_i[2] => Mux60.IN11
rom_data_i[2] => Mux92.IN6
rom_data_i[3] => s_command.DATAB
rom_data_i[3] => Mux50.IN2
rom_data_i[3] => Mux59.IN10
rom_data_i[3] => Mux91.IN5
rom_data_i[3] => Add5.IN15
rom_data_i[3] => Mux123.IN3
rom_data_i[3] => Mux123.IN4
rom_data_i[4] => s_command.DATAB
rom_data_i[4] => Mux49.IN2
rom_data_i[4] => Mux58.IN10
rom_data_i[4] => Mux90.IN5
rom_data_i[4] => Add5.IN14
rom_data_i[4] => Mux122.IN3
rom_data_i[4] => Mux122.IN4
rom_data_i[5] => s_command.DATAB
rom_data_i[5] => Mux48.IN2
rom_data_i[5] => Mux57.IN11
rom_data_i[5] => Mux89.IN6
rom_data_i[5] => Add5.IN13
rom_data_i[5] => Mux121.IN3
rom_data_i[5] => Mux121.IN4
rom_data_i[6] => s_command.DATAB
rom_data_i[6] => Mux47.IN2
rom_data_i[6] => Mux56.IN11
rom_data_i[6] => Mux88.IN6
rom_data_i[6] => Add5.IN12
rom_data_i[6] => Mux120.IN3
rom_data_i[6] => Mux120.IN4
rom_data_i[7] => s_command.DATAB
rom_data_i[7] => Mux46.IN2
rom_data_i[7] => Mux55.IN11
rom_data_i[7] => Mux87.IN6
rom_data_i[7] => Add5.IN2
rom_data_i[7] => Add5.IN3
rom_data_i[7] => Add5.IN4
rom_data_i[7] => Add5.IN5
rom_data_i[7] => Add5.IN6
rom_data_i[7] => Add5.IN7
rom_data_i[7] => Add5.IN8
rom_data_i[7] => Add5.IN9
rom_data_i[7] => Add5.IN10
rom_data_i[7] => Add5.IN11
rom_data_i[7] => Mux119.IN3
rom_data_i[7] => Mux119.IN4
ram_data_o[0] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[1] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[2] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[3] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[4] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[5] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[6] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
ram_data_o[7] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
ram_data_i[0] => s_reg_data.DATAA
ram_data_i[1] => s_reg_data.DATAA
ram_data_i[2] => s_reg_data.DATAA
ram_data_i[3] => s_reg_data.DATAA
ram_data_i[4] => s_reg_data.DATAA
ram_data_i[5] => s_reg_data.DATAA
ram_data_i[6] => s_reg_data.DATAA
ram_data_i[7] => s_reg_data.DATAA
ram_adr_o[0] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
ram_adr_o[1] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
ram_adr_o[2] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
ram_adr_o[3] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
ram_adr_o[4] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
ram_adr_o[5] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
ram_adr_o[6] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
reg_data_o[0] <= s_reg_data.DB_MAX_OUTPUT_PORT_TYPE
reg_data_o[1] <= s_reg_data.DB_MAX_OUTPUT_PORT_TYPE
reg_data_o[2] <= s_reg_data.DB_MAX_OUTPUT_PORT_TYPE
reg_data_o[3] <= s_reg_data.DB_MAX_OUTPUT_PORT_TYPE
reg_data_o[4] <= s_reg_data.DB_MAX_OUTPUT_PORT_TYPE
reg_data_o[5] <= s_reg_data.DB_MAX_OUTPUT_PORT_TYPE
reg_data_o[6] <= s_reg_data.DB_MAX_OUTPUT_PORT_TYPE
reg_data_o[7] <= s_reg_data.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_o <= ram_wr_o.DB_MAX_OUTPUT_PORT_TYPE
cy_o[0] <= psw[6].DB_MAX_OUTPUT_PORT_TYPE
cy_o[1] <= psw[7].DB_MAX_OUTPUT_PORT_TYPE
ov_o <= psw[2].DB_MAX_OUTPUT_PORT_TYPE
ram_en_o <= reset.DB_MAX_OUTPUT_PORT_TYPE
aludata_i[0] => Mux53.IN3
aludata_i[0] => Mux94.IN7
aludata_i[1] => Mux52.IN3
aludata_i[1] => Mux93.IN7
aludata_i[2] => Mux51.IN3
aludata_i[2] => Mux92.IN7
aludata_i[3] => Mux50.IN3
aludata_i[3] => Mux91.IN6
aludata_i[4] => Mux49.IN3
aludata_i[4] => Mux90.IN6
aludata_i[5] => Mux48.IN3
aludata_i[5] => Mux89.IN7
aludata_i[6] => Mux47.IN3
aludata_i[6] => Mux88.IN7
aludata_i[7] => Mux46.IN3
aludata_i[7] => Mux87.IN7
aludatb_i[0] => Mux406.IN0
aludatb_i[1] => Mux405.IN0
aludatb_i[2] => Mux404.IN0
aludatb_i[3] => Mux403.IN0
aludatb_i[4] => Mux402.IN0
aludatb_i[5] => Mux401.IN0
aludatb_i[6] => Mux400.IN0
aludatb_i[7] => Mux399.IN0
acc_o[0] <= acc[0].DB_MAX_OUTPUT_PORT_TYPE
acc_o[1] <= acc[1].DB_MAX_OUTPUT_PORT_TYPE
acc_o[2] <= acc[2].DB_MAX_OUTPUT_PORT_TYPE
acc_o[3] <= acc[3].DB_MAX_OUTPUT_PORT_TYPE
acc_o[4] <= acc[4].DB_MAX_OUTPUT_PORT_TYPE
acc_o[5] <= acc[5].DB_MAX_OUTPUT_PORT_TYPE
acc_o[6] <= acc[6].DB_MAX_OUTPUT_PORT_TYPE
acc_o[7] <= acc[7].DB_MAX_OUTPUT_PORT_TYPE
new_cy_i[0] => Mux424.IN3
new_cy_i[1] => Mux54.IN12
new_cy_i[1] => Mux397.IN2
new_cy_i[1] => Mux397.IN3
new_cy_i[1] => Mux397.IN4
new_cy_i[1] => Mux423.IN4
new_cy_i[1] => s_helpb.DATAIN
new_ov_i => Mux398.IN0
new_ov_i => Mux428.IN4
reset => all_trans_o[0]~reg0.ACLR
reset => s_wt[0][0].ACLR
reset => s_wt[0][1].ACLR
reset => all_wt_en_o[0]~reg0.ACLR
reset => s_reload[0][0].ACLR
reset => s_reload[0][1].ACLR
reset => s_reload[0][2].ACLR
reset => s_reload[0][3].ACLR
reset => s_reload[0][4].ACLR
reset => s_reload[0][5].ACLR
reset => s_reload[0][6].ACLR
reset => s_reload[0][7].ACLR
reset => b[0].ACLR
reset => b[1].ACLR
reset => b[2].ACLR
reset => b[3].ACLR
reset => b[4].ACLR
reset => b[5].ACLR
reset => b[6].ACLR
reset => b[7].ACLR
reset => acc[0].ACLR
reset => acc[1].ACLR
reset => acc[2].ACLR
reset => acc[3].ACLR
reset => acc[4].ACLR
reset => acc[5].ACLR
reset => acc[6].ACLR
reset => acc[7].ACLR
reset => psw[0].ACLR
reset => psw[1].ACLR
reset => psw[2].ACLR
reset => psw[3].ACLR
reset => psw[4].ACLR
reset => psw[5].ACLR
reset => psw[6].ACLR
reset => psw[7].ACLR
reset => ip[0].ACLR
reset => ip[1].ACLR
reset => ip[2].ACLR
reset => ip[3].ACLR
reset => ip[4].ACLR
reset => ip[5].ACLR
reset => ip[6].ACLR
reset => ip[7].ACLR
reset => p3[0].PRESET
reset => p3[1].PRESET
reset => p3[2].PRESET
reset => p3[3].PRESET
reset => p3[4].PRESET
reset => p3[5].PRESET
reset => p3[6].PRESET
reset => p3[7].PRESET
reset => ie[0].ACLR
reset => ie[1].ACLR
reset => ie[2].ACLR
reset => ie[3].ACLR
reset => ie[4].ACLR
reset => ie[5].ACLR
reset => ie[6].ACLR
reset => ie[7].ACLR
reset => p2[0].PRESET
reset => p2[1].PRESET
reset => p2[2].PRESET
reset => p2[3].PRESET
reset => p2[4].PRESET
reset => p2[5].PRESET
reset => p2[6].PRESET
reset => p2[7].PRESET
reset => ssel[0].ACLR
reset => ssel[1].ACLR
reset => ssel[2].ACLR
reset => ssel[3].ACLR
reset => ssel[4].ACLR
reset => ssel[5].ACLR
reset => ssel[6].ACLR
reset => ssel[7].ACLR
reset => sbuf[0][0].ACLR
reset => sbuf[0][1].ACLR
reset => sbuf[0][2].ACLR
reset => sbuf[0][3].ACLR
reset => sbuf[0][4].ACLR
reset => sbuf[0][5].ACLR
reset => sbuf[0][6].ACLR
reset => sbuf[0][7].ACLR
reset => s_smodreg[0].ACLR
reset => scon[0][0].ACLR
reset => scon[0][1].ACLR
reset => scon[0][2].ACLR
reset => scon[0][3].ACLR
reset => scon[0][4].ACLR
reset => scon[0][5].ACLR
reset => scon[0][6].ACLR
reset => scon[0][7].ACLR
reset => p1[0].PRESET
reset => p1[1].PRESET
reset => p1[2].PRESET
reset => p1[3].PRESET
reset => p1[4].PRESET
reset => p1[5].PRESET
reset => p1[6].PRESET
reset => p1[7].PRESET
reset => tsel[0].ACLR
reset => tsel[1].ACLR
reset => tsel[2].ACLR
reset => tsel[3].ACLR
reset => tsel[4].ACLR
reset => tsel[5].ACLR
reset => tsel[6].ACLR
reset => tsel[7].ACLR
reset => tmod[0][0].ACLR
reset => tmod[0][1].ACLR
reset => tmod[0][2].ACLR
reset => tmod[0][3].ACLR
reset => tmod[0][4].ACLR
reset => tmod[0][5].ACLR
reset => tmod[0][6].ACLR
reset => tmod[0][7].ACLR
reset => tcon[0][0].ACLR
reset => tcon[0][1].ACLR
reset => tcon[0][2].ACLR
reset => tcon[0][3].ACLR
reset => tcon[0][4].ACLR
reset => tcon[0][5].ACLR
reset => tcon[0][6].ACLR
reset => tcon[0][7].ACLR
reset => pcon[0].ACLR
reset => pcon[1].ACLR
reset => pcon[2].ACLR
reset => pcon[3].ACLR
reset => dph[0].ACLR
reset => dph[1].ACLR
reset => dph[2].ACLR
reset => dph[3].ACLR
reset => dph[4].ACLR
reset => dph[5].ACLR
reset => dph[6].ACLR
reset => dph[7].ACLR
reset => dpl[0].ACLR
reset => dpl[1].ACLR
reset => dpl[2].ACLR
reset => dpl[3].ACLR
reset => dpl[4].ACLR
reset => dpl[5].ACLR
reset => dpl[6].ACLR
reset => dpl[7].ACLR
reset => sp[0].PRESET
reset => sp[1].PRESET
reset => sp[2].PRESET
reset => sp[3].ACLR
reset => sp[4].ACLR
reset => sp[5].ACLR
reset => sp[6].ACLR
reset => sp[7].ACLR
reset => p0[0].PRESET
reset => p0[1].PRESET
reset => p0[2].PRESET
reset => p0[3].PRESET
reset => p0[4].PRESET
reset => p0[5].PRESET
reset => p0[6].PRESET
reset => p0[7].PRESET
reset => s_r1_b3[0].ACLR
reset => s_r1_b3[1].ACLR
reset => s_r1_b3[2].ACLR
reset => s_r1_b3[3].ACLR
reset => s_r1_b3[4].ACLR
reset => s_r1_b3[5].ACLR
reset => s_r1_b3[6].ACLR
reset => s_r1_b3[7].ACLR
reset => s_r0_b3[0].ACLR
reset => s_r0_b3[1].ACLR
reset => s_r0_b3[2].ACLR
reset => s_r0_b3[3].ACLR
reset => s_r0_b3[4].ACLR
reset => s_r0_b3[5].ACLR
reset => s_r0_b3[6].ACLR
reset => s_r0_b3[7].ACLR
reset => s_r1_b2[0].ACLR
reset => s_r1_b2[1].ACLR
reset => s_r1_b2[2].ACLR
reset => s_r1_b2[3].ACLR
reset => s_r1_b2[4].ACLR
reset => s_r1_b2[5].ACLR
reset => s_r1_b2[6].ACLR
reset => s_r1_b2[7].ACLR
reset => s_r0_b2[0].ACLR
reset => s_r0_b2[1].ACLR
reset => s_r0_b2[2].ACLR
reset => s_r0_b2[3].ACLR
reset => s_r0_b2[4].ACLR
reset => s_r0_b2[5].ACLR
reset => s_r0_b2[6].ACLR
reset => s_r0_b2[7].ACLR
reset => s_r1_b1[0].ACLR
reset => s_r1_b1[1].ACLR
reset => s_r1_b1[2].ACLR
reset => s_r1_b1[3].ACLR
reset => s_r1_b1[4].ACLR
reset => s_r1_b1[5].ACLR
reset => s_r1_b1[6].ACLR
reset => s_r1_b1[7].ACLR
reset => s_r0_b1[0].ACLR
reset => s_r0_b1[1].ACLR
reset => s_r0_b1[2].ACLR
reset => s_r0_b1[3].ACLR
reset => s_r0_b1[4].ACLR
reset => s_r0_b1[5].ACLR
reset => s_r0_b1[6].ACLR
reset => s_r0_b1[7].ACLR
reset => s_r1_b0[0].ACLR
reset => s_r1_b0[1].ACLR
reset => s_r1_b0[2].ACLR
reset => s_r1_b0[3].ACLR
reset => s_r1_b0[4].ACLR
reset => s_r1_b0[5].ACLR
reset => s_r1_b0[6].ACLR
reset => s_r1_b0[7].ACLR
reset => s_r0_b0[0].ACLR
reset => s_r0_b0[1].ACLR
reset => s_r0_b0[2].ACLR
reset => s_r0_b0[3].ACLR
reset => s_r0_b0[4].ACLR
reset => s_r0_b0[5].ACLR
reset => s_r0_b0[6].ACLR
reset => s_r0_b0[7].ACLR
reset => gprbit[0][0].ACLR
reset => gprbit[0][1].ACLR
reset => gprbit[0][2].ACLR
reset => gprbit[0][3].ACLR
reset => gprbit[0][4].ACLR
reset => gprbit[0][5].ACLR
reset => gprbit[0][6].ACLR
reset => gprbit[0][7].ACLR
reset => gprbit[1][0].ACLR
reset => gprbit[1][1].ACLR
reset => gprbit[1][2].ACLR
reset => gprbit[1][3].ACLR
reset => gprbit[1][4].ACLR
reset => gprbit[1][5].ACLR
reset => gprbit[1][6].ACLR
reset => gprbit[1][7].ACLR
reset => gprbit[2][0].ACLR
reset => gprbit[2][1].ACLR
reset => gprbit[2][2].ACLR
reset => gprbit[2][3].ACLR
reset => gprbit[2][4].ACLR
reset => gprbit[2][5].ACLR
reset => gprbit[2][6].ACLR
reset => gprbit[2][7].ACLR
reset => gprbit[3][0].ACLR
reset => gprbit[3][1].ACLR
reset => gprbit[3][2].ACLR
reset => gprbit[3][3].ACLR
reset => gprbit[3][4].ACLR
reset => gprbit[3][5].ACLR
reset => gprbit[3][6].ACLR
reset => gprbit[3][7].ACLR
reset => gprbit[4][0].ACLR
reset => gprbit[4][1].ACLR
reset => gprbit[4][2].ACLR
reset => gprbit[4][3].ACLR
reset => gprbit[4][4].ACLR
reset => gprbit[4][5].ACLR
reset => gprbit[4][6].ACLR
reset => gprbit[4][7].ACLR
reset => gprbit[5][0].ACLR
reset => gprbit[5][1].ACLR
reset => gprbit[5][2].ACLR
reset => gprbit[5][3].ACLR
reset => gprbit[5][4].ACLR
reset => gprbit[5][5].ACLR
reset => gprbit[5][6].ACLR
reset => gprbit[5][7].ACLR
reset => gprbit[6][0].ACLR
reset => gprbit[6][1].ACLR
reset => gprbit[6][2].ACLR
reset => gprbit[6][3].ACLR
reset => gprbit[6][4].ACLR
reset => gprbit[6][5].ACLR
reset => gprbit[6][6].ACLR
reset => gprbit[6][7].ACLR
reset => gprbit[7][0].ACLR
reset => gprbit[7][1].ACLR
reset => gprbit[7][2].ACLR
reset => gprbit[7][3].ACLR
reset => gprbit[7][4].ACLR
reset => gprbit[7][5].ACLR
reset => gprbit[7][6].ACLR
reset => gprbit[7][7].ACLR
reset => gprbit[8][0].ACLR
reset => gprbit[8][1].ACLR
reset => gprbit[8][2].ACLR
reset => gprbit[8][3].ACLR
reset => gprbit[8][4].ACLR
reset => gprbit[8][5].ACLR
reset => gprbit[8][6].ACLR
reset => gprbit[8][7].ACLR
reset => gprbit[9][0].ACLR
reset => gprbit[9][1].ACLR
reset => gprbit[9][2].ACLR
reset => gprbit[9][3].ACLR
reset => gprbit[9][4].ACLR
reset => gprbit[9][5].ACLR
reset => gprbit[9][6].ACLR
reset => gprbit[9][7].ACLR
reset => gprbit[10][0].ACLR
reset => gprbit[10][1].ACLR
reset => gprbit[10][2].ACLR
reset => gprbit[10][3].ACLR
reset => gprbit[10][4].ACLR
reset => gprbit[10][5].ACLR
reset => gprbit[10][6].ACLR
reset => gprbit[10][7].ACLR
reset => gprbit[11][0].ACLR
reset => gprbit[11][1].ACLR
reset => gprbit[11][2].ACLR
reset => gprbit[11][3].ACLR
reset => gprbit[11][4].ACLR
reset => gprbit[11][5].ACLR
reset => gprbit[11][6].ACLR
reset => gprbit[11][7].ACLR
reset => gprbit[12][0].ACLR
reset => gprbit[12][1].ACLR
reset => gprbit[12][2].ACLR
reset => gprbit[12][3].ACLR
reset => gprbit[12][4].ACLR
reset => gprbit[12][5].ACLR
reset => gprbit[12][6].ACLR
reset => gprbit[12][7].ACLR
reset => gprbit[13][0].ACLR
reset => gprbit[13][1].ACLR
reset => gprbit[13][2].ACLR
reset => gprbit[13][3].ACLR
reset => gprbit[13][4].ACLR
reset => gprbit[13][5].ACLR
reset => gprbit[13][6].ACLR
reset => gprbit[13][7].ACLR
reset => gprbit[14][0].ACLR
reset => gprbit[14][1].ACLR
reset => gprbit[14][2].ACLR
reset => gprbit[14][3].ACLR
reset => gprbit[14][4].ACLR
reset => gprbit[14][5].ACLR
reset => gprbit[14][6].ACLR
reset => gprbit[14][7].ACLR
reset => gprbit[15][0].ACLR
reset => gprbit[15][1].ACLR
reset => gprbit[15][2].ACLR
reset => gprbit[15][3].ACLR
reset => gprbit[15][4].ACLR
reset => gprbit[15][5].ACLR
reset => gprbit[15][6].ACLR
reset => gprbit[15][7].ACLR
reset => s_ext1isrh_d.ACLR
reset => s_ext1isr_d.ACLR
reset => s_ext0isrh_d.ACLR
reset => s_ext0isr_d.ACLR
reset => s_p3[0].PRESET
reset => s_p3[1].PRESET
reset => s_p3[2].PRESET
reset => s_p3[3].PRESET
reset => s_p3[4].PRESET
reset => s_p3[5].PRESET
reset => s_p3[6].PRESET
reset => s_p3[7].PRESET
reset => s_p2[0].PRESET
reset => s_p2[1].PRESET
reset => s_p2[2].PRESET
reset => s_p2[3].PRESET
reset => s_p2[4].PRESET
reset => s_p2[5].PRESET
reset => s_p2[6].PRESET
reset => s_p2[7].PRESET
reset => s_p1[0].PRESET
reset => s_p1[1].PRESET
reset => s_p1[2].PRESET
reset => s_p1[3].PRESET
reset => s_p1[4].PRESET
reset => s_p1[5].PRESET
reset => s_p1[6].PRESET
reset => s_p1[7].PRESET
reset => s_p0[0].PRESET
reset => s_p0[1].PRESET
reset => s_p0[2].PRESET
reset => s_p0[3].PRESET
reset => s_p0[4].PRESET
reset => s_p0[5].PRESET
reset => s_p0[6].PRESET
reset => s_p0[7].PRESET
reset => pc[0].ACLR
reset => pc[1].ACLR
reset => pc[2].ACLR
reset => pc[3].ACLR
reset => pc[4].ACLR
reset => pc[5].ACLR
reset => pc[6].ACLR
reset => pc[7].ACLR
reset => pc[8].ACLR
reset => pc[9].ACLR
reset => pc[10].ACLR
reset => pc[11].ACLR
reset => pc[12].ACLR
reset => pc[13].ACLR
reset => pc[14].ACLR
reset => pc[15].ACLR
reset => s_preadr[0].ACLR
reset => s_preadr[1].ACLR
reset => s_preadr[2].ACLR
reset => s_preadr[3].ACLR
reset => s_preadr[4].ACLR
reset => s_preadr[5].ACLR
reset => s_preadr[6].ACLR
reset => s_preadr[7].ACLR
reset => s_inthigh.ACLR
reset => s_intlow.ACLR
reset => s_intpre2.ACLR
reset => s_helpb.ACLR
reset => s_help16[0].ACLR
reset => s_help16[1].ACLR
reset => s_help16[2].ACLR
reset => s_help16[3].ACLR
reset => s_help16[4].ACLR
reset => s_help16[5].ACLR
reset => s_help16[6].ACLR
reset => s_help16[7].ACLR
reset => s_help16[8].ACLR
reset => s_help16[9].ACLR
reset => s_help16[10].ACLR
reset => s_help16[11].ACLR
reset => s_help16[12].ACLR
reset => s_help16[13].ACLR
reset => s_help16[14].ACLR
reset => s_help16[15].ACLR
reset => s_help[0].ACLR
reset => s_help[1].ACLR
reset => s_help[2].ACLR
reset => s_help[3].ACLR
reset => s_help[4].ACLR
reset => s_help[5].ACLR
reset => s_help[6].ACLR
reset => s_help[7].ACLR
reset => s_ir[0].ACLR
reset => s_ir[1].ACLR
reset => s_ir[2].ACLR
reset => s_ir[3].ACLR
reset => s_ir[4].ACLR
reset => s_ir[5].ACLR
reset => s_ir[6].ACLR
reset => s_ir[7].ACLR
reset => s_intblock_o.ACLR
reset => s_ti_h2[0].ACLR
reset => s_ti_h1[0].ACLR
reset => s_ri_h2[0].ACLR
reset => s_ri_h1[0].ACLR
reset => s_tf1_h2[0].ACLR
reset => s_tf1_h1[0].ACLR
reset => s_tf0_h2[0].ACLR
reset => s_tf0_h1[0].ACLR
reset => s_int1_h3[0].PRESET
reset => s_int1_h2[0].PRESET
reset => s_int1_h1[0].PRESET
reset => s_int0_h3[0].PRESET
reset => s_int0_h2[0].PRESET
reset => s_int0_h1[0].PRESET
reset => state~3.DATAIN
reset => ram_en_o.DATAIN
clk => all_trans_o[0]~reg0.CLK
clk => s_wt[0][0].CLK
clk => s_wt[0][1].CLK
clk => all_wt_en_o[0]~reg0.CLK
clk => s_reload[0][0].CLK
clk => s_reload[0][1].CLK
clk => s_reload[0][2].CLK
clk => s_reload[0][3].CLK
clk => s_reload[0][4].CLK
clk => s_reload[0][5].CLK
clk => s_reload[0][6].CLK
clk => s_reload[0][7].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => psw[0].CLK
clk => psw[1].CLK
clk => psw[2].CLK
clk => psw[3].CLK
clk => psw[4].CLK
clk => psw[5].CLK
clk => psw[6].CLK
clk => psw[7].CLK
clk => ip[0].CLK
clk => ip[1].CLK
clk => ip[2].CLK
clk => ip[3].CLK
clk => ip[4].CLK
clk => ip[5].CLK
clk => ip[6].CLK
clk => ip[7].CLK
clk => p3[0].CLK
clk => p3[1].CLK
clk => p3[2].CLK
clk => p3[3].CLK
clk => p3[4].CLK
clk => p3[5].CLK
clk => p3[6].CLK
clk => p3[7].CLK
clk => ie[0].CLK
clk => ie[1].CLK
clk => ie[2].CLK
clk => ie[3].CLK
clk => ie[4].CLK
clk => ie[5].CLK
clk => ie[6].CLK
clk => ie[7].CLK
clk => p2[0].CLK
clk => p2[1].CLK
clk => p2[2].CLK
clk => p2[3].CLK
clk => p2[4].CLK
clk => p2[5].CLK
clk => p2[6].CLK
clk => p2[7].CLK
clk => ssel[0].CLK
clk => ssel[1].CLK
clk => ssel[2].CLK
clk => ssel[3].CLK
clk => ssel[4].CLK
clk => ssel[5].CLK
clk => ssel[6].CLK
clk => ssel[7].CLK
clk => sbuf[0][0].CLK
clk => sbuf[0][1].CLK
clk => sbuf[0][2].CLK
clk => sbuf[0][3].CLK
clk => sbuf[0][4].CLK
clk => sbuf[0][5].CLK
clk => sbuf[0][6].CLK
clk => sbuf[0][7].CLK
clk => s_smodreg[0].CLK
clk => scon[0][0].CLK
clk => scon[0][1].CLK
clk => scon[0][2].CLK
clk => scon[0][3].CLK
clk => scon[0][4].CLK
clk => scon[0][5].CLK
clk => scon[0][6].CLK
clk => scon[0][7].CLK
clk => p1[0].CLK
clk => p1[1].CLK
clk => p1[2].CLK
clk => p1[3].CLK
clk => p1[4].CLK
clk => p1[5].CLK
clk => p1[6].CLK
clk => p1[7].CLK
clk => tsel[0].CLK
clk => tsel[1].CLK
clk => tsel[2].CLK
clk => tsel[3].CLK
clk => tsel[4].CLK
clk => tsel[5].CLK
clk => tsel[6].CLK
clk => tsel[7].CLK
clk => tmod[0][0].CLK
clk => tmod[0][1].CLK
clk => tmod[0][2].CLK
clk => tmod[0][3].CLK
clk => tmod[0][4].CLK
clk => tmod[0][5].CLK
clk => tmod[0][6].CLK
clk => tmod[0][7].CLK
clk => tcon[0][0].CLK
clk => tcon[0][1].CLK
clk => tcon[0][2].CLK
clk => tcon[0][3].CLK
clk => tcon[0][4].CLK
clk => tcon[0][5].CLK
clk => tcon[0][6].CLK
clk => tcon[0][7].CLK
clk => pcon[0].CLK
clk => pcon[1].CLK
clk => pcon[2].CLK
clk => pcon[3].CLK
clk => dph[0].CLK
clk => dph[1].CLK
clk => dph[2].CLK
clk => dph[3].CLK
clk => dph[4].CLK
clk => dph[5].CLK
clk => dph[6].CLK
clk => dph[7].CLK
clk => dpl[0].CLK
clk => dpl[1].CLK
clk => dpl[2].CLK
clk => dpl[3].CLK
clk => dpl[4].CLK
clk => dpl[5].CLK
clk => dpl[6].CLK
clk => dpl[7].CLK
clk => sp[0].CLK
clk => sp[1].CLK
clk => sp[2].CLK
clk => sp[3].CLK
clk => sp[4].CLK
clk => sp[5].CLK
clk => sp[6].CLK
clk => sp[7].CLK
clk => p0[0].CLK
clk => p0[1].CLK
clk => p0[2].CLK
clk => p0[3].CLK
clk => p0[4].CLK
clk => p0[5].CLK
clk => p0[6].CLK
clk => p0[7].CLK
clk => s_r1_b3[0].CLK
clk => s_r1_b3[1].CLK
clk => s_r1_b3[2].CLK
clk => s_r1_b3[3].CLK
clk => s_r1_b3[4].CLK
clk => s_r1_b3[5].CLK
clk => s_r1_b3[6].CLK
clk => s_r1_b3[7].CLK
clk => s_r0_b3[0].CLK
clk => s_r0_b3[1].CLK
clk => s_r0_b3[2].CLK
clk => s_r0_b3[3].CLK
clk => s_r0_b3[4].CLK
clk => s_r0_b3[5].CLK
clk => s_r0_b3[6].CLK
clk => s_r0_b3[7].CLK
clk => s_r1_b2[0].CLK
clk => s_r1_b2[1].CLK
clk => s_r1_b2[2].CLK
clk => s_r1_b2[3].CLK
clk => s_r1_b2[4].CLK
clk => s_r1_b2[5].CLK
clk => s_r1_b2[6].CLK
clk => s_r1_b2[7].CLK
clk => s_r0_b2[0].CLK
clk => s_r0_b2[1].CLK
clk => s_r0_b2[2].CLK
clk => s_r0_b2[3].CLK
clk => s_r0_b2[4].CLK
clk => s_r0_b2[5].CLK
clk => s_r0_b2[6].CLK
clk => s_r0_b2[7].CLK
clk => s_r1_b1[0].CLK
clk => s_r1_b1[1].CLK
clk => s_r1_b1[2].CLK
clk => s_r1_b1[3].CLK
clk => s_r1_b1[4].CLK
clk => s_r1_b1[5].CLK
clk => s_r1_b1[6].CLK
clk => s_r1_b1[7].CLK
clk => s_r0_b1[0].CLK
clk => s_r0_b1[1].CLK
clk => s_r0_b1[2].CLK
clk => s_r0_b1[3].CLK
clk => s_r0_b1[4].CLK
clk => s_r0_b1[5].CLK
clk => s_r0_b1[6].CLK
clk => s_r0_b1[7].CLK
clk => s_r1_b0[0].CLK
clk => s_r1_b0[1].CLK
clk => s_r1_b0[2].CLK
clk => s_r1_b0[3].CLK
clk => s_r1_b0[4].CLK
clk => s_r1_b0[5].CLK
clk => s_r1_b0[6].CLK
clk => s_r1_b0[7].CLK
clk => s_r0_b0[0].CLK
clk => s_r0_b0[1].CLK
clk => s_r0_b0[2].CLK
clk => s_r0_b0[3].CLK
clk => s_r0_b0[4].CLK
clk => s_r0_b0[5].CLK
clk => s_r0_b0[6].CLK
clk => s_r0_b0[7].CLK
clk => gprbit[0][0].CLK
clk => gprbit[0][1].CLK
clk => gprbit[0][2].CLK
clk => gprbit[0][3].CLK
clk => gprbit[0][4].CLK
clk => gprbit[0][5].CLK
clk => gprbit[0][6].CLK
clk => gprbit[0][7].CLK
clk => gprbit[1][0].CLK
clk => gprbit[1][1].CLK
clk => gprbit[1][2].CLK
clk => gprbit[1][3].CLK
clk => gprbit[1][4].CLK
clk => gprbit[1][5].CLK
clk => gprbit[1][6].CLK
clk => gprbit[1][7].CLK
clk => gprbit[2][0].CLK
clk => gprbit[2][1].CLK
clk => gprbit[2][2].CLK
clk => gprbit[2][3].CLK
clk => gprbit[2][4].CLK
clk => gprbit[2][5].CLK
clk => gprbit[2][6].CLK
clk => gprbit[2][7].CLK
clk => gprbit[3][0].CLK
clk => gprbit[3][1].CLK
clk => gprbit[3][2].CLK
clk => gprbit[3][3].CLK
clk => gprbit[3][4].CLK
clk => gprbit[3][5].CLK
clk => gprbit[3][6].CLK
clk => gprbit[3][7].CLK
clk => gprbit[4][0].CLK
clk => gprbit[4][1].CLK
clk => gprbit[4][2].CLK
clk => gprbit[4][3].CLK
clk => gprbit[4][4].CLK
clk => gprbit[4][5].CLK
clk => gprbit[4][6].CLK
clk => gprbit[4][7].CLK
clk => gprbit[5][0].CLK
clk => gprbit[5][1].CLK
clk => gprbit[5][2].CLK
clk => gprbit[5][3].CLK
clk => gprbit[5][4].CLK
clk => gprbit[5][5].CLK
clk => gprbit[5][6].CLK
clk => gprbit[5][7].CLK
clk => gprbit[6][0].CLK
clk => gprbit[6][1].CLK
clk => gprbit[6][2].CLK
clk => gprbit[6][3].CLK
clk => gprbit[6][4].CLK
clk => gprbit[6][5].CLK
clk => gprbit[6][6].CLK
clk => gprbit[6][7].CLK
clk => gprbit[7][0].CLK
clk => gprbit[7][1].CLK
clk => gprbit[7][2].CLK
clk => gprbit[7][3].CLK
clk => gprbit[7][4].CLK
clk => gprbit[7][5].CLK
clk => gprbit[7][6].CLK
clk => gprbit[7][7].CLK
clk => gprbit[8][0].CLK
clk => gprbit[8][1].CLK
clk => gprbit[8][2].CLK
clk => gprbit[8][3].CLK
clk => gprbit[8][4].CLK
clk => gprbit[8][5].CLK
clk => gprbit[8][6].CLK
clk => gprbit[8][7].CLK
clk => gprbit[9][0].CLK
clk => gprbit[9][1].CLK
clk => gprbit[9][2].CLK
clk => gprbit[9][3].CLK
clk => gprbit[9][4].CLK
clk => gprbit[9][5].CLK
clk => gprbit[9][6].CLK
clk => gprbit[9][7].CLK
clk => gprbit[10][0].CLK
clk => gprbit[10][1].CLK
clk => gprbit[10][2].CLK
clk => gprbit[10][3].CLK
clk => gprbit[10][4].CLK
clk => gprbit[10][5].CLK
clk => gprbit[10][6].CLK
clk => gprbit[10][7].CLK
clk => gprbit[11][0].CLK
clk => gprbit[11][1].CLK
clk => gprbit[11][2].CLK
clk => gprbit[11][3].CLK
clk => gprbit[11][4].CLK
clk => gprbit[11][5].CLK
clk => gprbit[11][6].CLK
clk => gprbit[11][7].CLK
clk => gprbit[12][0].CLK
clk => gprbit[12][1].CLK
clk => gprbit[12][2].CLK
clk => gprbit[12][3].CLK
clk => gprbit[12][4].CLK
clk => gprbit[12][5].CLK
clk => gprbit[12][6].CLK
clk => gprbit[12][7].CLK
clk => gprbit[13][0].CLK
clk => gprbit[13][1].CLK
clk => gprbit[13][2].CLK
clk => gprbit[13][3].CLK
clk => gprbit[13][4].CLK
clk => gprbit[13][5].CLK
clk => gprbit[13][6].CLK
clk => gprbit[13][7].CLK
clk => gprbit[14][0].CLK
clk => gprbit[14][1].CLK
clk => gprbit[14][2].CLK
clk => gprbit[14][3].CLK
clk => gprbit[14][4].CLK
clk => gprbit[14][5].CLK
clk => gprbit[14][6].CLK
clk => gprbit[14][7].CLK
clk => gprbit[15][0].CLK
clk => gprbit[15][1].CLK
clk => gprbit[15][2].CLK
clk => gprbit[15][3].CLK
clk => gprbit[15][4].CLK
clk => gprbit[15][5].CLK
clk => gprbit[15][6].CLK
clk => gprbit[15][7].CLK
clk => s_ext1isrh_d.CLK
clk => s_ext1isr_d.CLK
clk => s_ext0isrh_d.CLK
clk => s_ext0isr_d.CLK
clk => s_p3[0].CLK
clk => s_p3[1].CLK
clk => s_p3[2].CLK
clk => s_p3[3].CLK
clk => s_p3[4].CLK
clk => s_p3[5].CLK
clk => s_p3[6].CLK
clk => s_p3[7].CLK
clk => s_p2[0].CLK
clk => s_p2[1].CLK
clk => s_p2[2].CLK
clk => s_p2[3].CLK
clk => s_p2[4].CLK
clk => s_p2[5].CLK
clk => s_p2[6].CLK
clk => s_p2[7].CLK
clk => s_p1[0].CLK
clk => s_p1[1].CLK
clk => s_p1[2].CLK
clk => s_p1[3].CLK
clk => s_p1[4].CLK
clk => s_p1[5].CLK
clk => s_p1[6].CLK
clk => s_p1[7].CLK
clk => s_p0[0].CLK
clk => s_p0[1].CLK
clk => s_p0[2].CLK
clk => s_p0[3].CLK
clk => s_p0[4].CLK
clk => s_p0[5].CLK
clk => s_p0[6].CLK
clk => s_p0[7].CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => s_preadr[0].CLK
clk => s_preadr[1].CLK
clk => s_preadr[2].CLK
clk => s_preadr[3].CLK
clk => s_preadr[4].CLK
clk => s_preadr[5].CLK
clk => s_preadr[6].CLK
clk => s_preadr[7].CLK
clk => s_inthigh.CLK
clk => s_intlow.CLK
clk => s_intpre2.CLK
clk => s_helpb.CLK
clk => s_help16[0].CLK
clk => s_help16[1].CLK
clk => s_help16[2].CLK
clk => s_help16[3].CLK
clk => s_help16[4].CLK
clk => s_help16[5].CLK
clk => s_help16[6].CLK
clk => s_help16[7].CLK
clk => s_help16[8].CLK
clk => s_help16[9].CLK
clk => s_help16[10].CLK
clk => s_help16[11].CLK
clk => s_help16[12].CLK
clk => s_help16[13].CLK
clk => s_help16[14].CLK
clk => s_help16[15].CLK
clk => s_help[0].CLK
clk => s_help[1].CLK
clk => s_help[2].CLK
clk => s_help[3].CLK
clk => s_help[4].CLK
clk => s_help[5].CLK
clk => s_help[6].CLK
clk => s_help[7].CLK
clk => s_ir[0].CLK
clk => s_ir[1].CLK
clk => s_ir[2].CLK
clk => s_ir[3].CLK
clk => s_ir[4].CLK
clk => s_ir[5].CLK
clk => s_ir[6].CLK
clk => s_ir[7].CLK
clk => s_intblock_o.CLK
clk => s_ti_h2[0].CLK
clk => s_ti_h1[0].CLK
clk => s_ri_h2[0].CLK
clk => s_ri_h1[0].CLK
clk => s_tf1_h2[0].CLK
clk => s_tf1_h1[0].CLK
clk => s_tf0_h2[0].CLK
clk => s_tf0_h1[0].CLK
clk => s_int1_h3[0].CLK
clk => s_int1_h2[0].CLK
clk => s_int1_h1[0].CLK
clk => s_int0_h3[0].CLK
clk => s_int0_h2[0].CLK
clk => s_int0_h1[0].CLK
clk => state~1.DATAIN
int0_i[0] => s_int0_h1[0].DATAIN
int1_i[0] => s_int1_h1[0].DATAIN
p0_i[0] => s_p0[0].DATAIN
p0_i[1] => s_p0[1].DATAIN
p0_i[2] => s_p0[2].DATAIN
p0_i[3] => s_p0[3].DATAIN
p0_i[4] => s_p0[4].DATAIN
p0_i[5] => s_p0[5].DATAIN
p0_i[6] => s_p0[6].DATAIN
p0_i[7] => s_p0[7].DATAIN
p1_i[0] => s_p1[0].DATAIN
p1_i[1] => s_p1[1].DATAIN
p1_i[2] => s_p1[2].DATAIN
p1_i[3] => s_p1[3].DATAIN
p1_i[4] => s_p1[4].DATAIN
p1_i[5] => s_p1[5].DATAIN
p1_i[6] => s_p1[6].DATAIN
p1_i[7] => s_p1[7].DATAIN
p2_i[0] => s_p2[0].DATAIN
p2_i[1] => s_p2[1].DATAIN
p2_i[2] => s_p2[2].DATAIN
p2_i[3] => s_p2[3].DATAIN
p2_i[4] => s_p2[4].DATAIN
p2_i[5] => s_p2[5].DATAIN
p2_i[6] => s_p2[6].DATAIN
p2_i[7] => s_p2[7].DATAIN
p3_i[0] => s_p3[0].DATAIN
p3_i[1] => s_p3[1].DATAIN
p3_i[2] => s_p3[2].DATAIN
p3_i[3] => s_p3[3].DATAIN
p3_i[4] => s_p3[4].DATAIN
p3_i[5] => s_p3[5].DATAIN
p3_i[6] => s_p3[6].DATAIN
p3_i[7] => s_p3[7].DATAIN
p0_o[0] <= p0[0].DB_MAX_OUTPUT_PORT_TYPE
p0_o[1] <= p0[1].DB_MAX_OUTPUT_PORT_TYPE
p0_o[2] <= p0[2].DB_MAX_OUTPUT_PORT_TYPE
p0_o[3] <= p0[3].DB_MAX_OUTPUT_PORT_TYPE
p0_o[4] <= p0[4].DB_MAX_OUTPUT_PORT_TYPE
p0_o[5] <= p0[5].DB_MAX_OUTPUT_PORT_TYPE
p0_o[6] <= p0[6].DB_MAX_OUTPUT_PORT_TYPE
p0_o[7] <= p0[7].DB_MAX_OUTPUT_PORT_TYPE
p1_o[0] <= p1[0].DB_MAX_OUTPUT_PORT_TYPE
p1_o[1] <= p1[1].DB_MAX_OUTPUT_PORT_TYPE
p1_o[2] <= p1[2].DB_MAX_OUTPUT_PORT_TYPE
p1_o[3] <= p1[3].DB_MAX_OUTPUT_PORT_TYPE
p1_o[4] <= p1[4].DB_MAX_OUTPUT_PORT_TYPE
p1_o[5] <= p1[5].DB_MAX_OUTPUT_PORT_TYPE
p1_o[6] <= p1[6].DB_MAX_OUTPUT_PORT_TYPE
p1_o[7] <= p1[7].DB_MAX_OUTPUT_PORT_TYPE
p2_o[0] <= p2[0].DB_MAX_OUTPUT_PORT_TYPE
p2_o[1] <= p2[1].DB_MAX_OUTPUT_PORT_TYPE
p2_o[2] <= p2[2].DB_MAX_OUTPUT_PORT_TYPE
p2_o[3] <= p2[3].DB_MAX_OUTPUT_PORT_TYPE
p2_o[4] <= p2[4].DB_MAX_OUTPUT_PORT_TYPE
p2_o[5] <= p2[5].DB_MAX_OUTPUT_PORT_TYPE
p2_o[6] <= p2[6].DB_MAX_OUTPUT_PORT_TYPE
p2_o[7] <= p2[7].DB_MAX_OUTPUT_PORT_TYPE
p3_o[0] <= p3[0].DB_MAX_OUTPUT_PORT_TYPE
p3_o[1] <= p3[1].DB_MAX_OUTPUT_PORT_TYPE
p3_o[2] <= p3[2].DB_MAX_OUTPUT_PORT_TYPE
p3_o[3] <= p3[3].DB_MAX_OUTPUT_PORT_TYPE
p3_o[4] <= p3[4].DB_MAX_OUTPUT_PORT_TYPE
p3_o[5] <= p3[5].DB_MAX_OUTPUT_PORT_TYPE
p3_o[6] <= p3[6].DB_MAX_OUTPUT_PORT_TYPE
p3_o[7] <= p3[7].DB_MAX_OUTPUT_PORT_TYPE
all_trans_o[0] <= all_trans_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_scon_o[0] <= scon[0][3].DB_MAX_OUTPUT_PORT_TYPE
all_scon_o[1] <= scon[0][4].DB_MAX_OUTPUT_PORT_TYPE
all_scon_o[2] <= scon[0][5].DB_MAX_OUTPUT_PORT_TYPE
all_scon_o[3] <= scon[0][6].DB_MAX_OUTPUT_PORT_TYPE
all_scon_o[4] <= scon[0][7].DB_MAX_OUTPUT_PORT_TYPE
all_scon_o[5] <= scon[0][0].DB_MAX_OUTPUT_PORT_TYPE
all_sbuf_o[0] <= sbuf[0][0].DB_MAX_OUTPUT_PORT_TYPE
all_sbuf_o[1] <= sbuf[0][1].DB_MAX_OUTPUT_PORT_TYPE
all_sbuf_o[2] <= sbuf[0][2].DB_MAX_OUTPUT_PORT_TYPE
all_sbuf_o[3] <= sbuf[0][3].DB_MAX_OUTPUT_PORT_TYPE
all_sbuf_o[4] <= sbuf[0][4].DB_MAX_OUTPUT_PORT_TYPE
all_sbuf_o[5] <= sbuf[0][5].DB_MAX_OUTPUT_PORT_TYPE
all_sbuf_o[6] <= sbuf[0][6].DB_MAX_OUTPUT_PORT_TYPE
all_sbuf_o[7] <= sbuf[0][7].DB_MAX_OUTPUT_PORT_TYPE
all_smod_o[0] <= s_smodreg[0].DB_MAX_OUTPUT_PORT_TYPE
all_scon_i[0] => Mux0.IN4
all_scon_i[0] => s_ri_h1[0].DATAIN
all_scon_i[1] => Mux0.IN3
all_scon_i[1] => s_ti_h1[0].DATAIN
all_scon_i[2] => Mux0.IN2
all_sbuf_i[0] => Mux8.IN237
all_sbuf_i[1] => Mux7.IN237
all_sbuf_i[2] => Mux6.IN237
all_sbuf_i[3] => Mux5.IN237
all_sbuf_i[4] => Mux4.IN238
all_sbuf_i[5] => Mux3.IN238
all_sbuf_i[6] => Mux2.IN238
all_sbuf_i[7] => Mux1.IN238
all_tcon_tr0_o[0] <= tcon[0][4].DB_MAX_OUTPUT_PORT_TYPE
all_tcon_tr1_o[0] <= tcon[0][6].DB_MAX_OUTPUT_PORT_TYPE
all_tmod_o[0] <= tmod[0][0].DB_MAX_OUTPUT_PORT_TYPE
all_tmod_o[1] <= tmod[0][1].DB_MAX_OUTPUT_PORT_TYPE
all_tmod_o[2] <= tmod[0][2].DB_MAX_OUTPUT_PORT_TYPE
all_tmod_o[3] <= tmod[0][3].DB_MAX_OUTPUT_PORT_TYPE
all_tmod_o[4] <= tmod[0][4].DB_MAX_OUTPUT_PORT_TYPE
all_tmod_o[5] <= tmod[0][5].DB_MAX_OUTPUT_PORT_TYPE
all_tmod_o[6] <= tmod[0][6].DB_MAX_OUTPUT_PORT_TYPE
all_tmod_o[7] <= tmod[0][7].DB_MAX_OUTPUT_PORT_TYPE
all_reload_o[0] <= s_reload[0][0].DB_MAX_OUTPUT_PORT_TYPE
all_reload_o[1] <= s_reload[0][1].DB_MAX_OUTPUT_PORT_TYPE
all_reload_o[2] <= s_reload[0][2].DB_MAX_OUTPUT_PORT_TYPE
all_reload_o[3] <= s_reload[0][3].DB_MAX_OUTPUT_PORT_TYPE
all_reload_o[4] <= s_reload[0][4].DB_MAX_OUTPUT_PORT_TYPE
all_reload_o[5] <= s_reload[0][5].DB_MAX_OUTPUT_PORT_TYPE
all_reload_o[6] <= s_reload[0][6].DB_MAX_OUTPUT_PORT_TYPE
all_reload_o[7] <= s_reload[0][7].DB_MAX_OUTPUT_PORT_TYPE
all_wt_o[0] <= s_wt[0][0].DB_MAX_OUTPUT_PORT_TYPE
all_wt_o[1] <= s_wt[0][1].DB_MAX_OUTPUT_PORT_TYPE
all_wt_en_o[0] <= all_wt_en_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_tf0_i[0] => s_tf0_h1[0].DATAIN
all_tf1_i[0] => s_tf1_h1[0].DATAIN
all_tl0_i[0] => Mux8.IN233
all_tl0_i[1] => Mux7.IN233
all_tl0_i[2] => Mux6.IN233
all_tl0_i[3] => Mux5.IN233
all_tl0_i[4] => Mux4.IN234
all_tl0_i[5] => Mux3.IN234
all_tl0_i[6] => Mux2.IN234
all_tl0_i[7] => Mux1.IN234
all_tl1_i[0] => Mux8.IN234
all_tl1_i[1] => Mux7.IN234
all_tl1_i[2] => Mux6.IN234
all_tl1_i[3] => Mux5.IN234
all_tl1_i[4] => Mux4.IN235
all_tl1_i[5] => Mux3.IN235
all_tl1_i[6] => Mux2.IN235
all_tl1_i[7] => Mux1.IN235
all_th0_i[0] => Mux8.IN235
all_th0_i[1] => Mux7.IN235
all_th0_i[2] => Mux6.IN235
all_th0_i[3] => Mux5.IN235
all_th0_i[4] => Mux4.IN236
all_th0_i[5] => Mux3.IN236
all_th0_i[6] => Mux2.IN236
all_th0_i[7] => Mux1.IN236
all_th1_i[0] => Mux8.IN236
all_th1_i[1] => Mux7.IN236
all_th1_i[2] => Mux6.IN236
all_th1_i[3] => Mux5.IN236
all_th1_i[4] => Mux4.IN237
all_th1_i[5] => Mux3.IN237
all_th1_i[6] => Mux2.IN237
all_th1_i[7] => Mux1.IN237
state_o.STARTUP <= state_o.STARTUP.DB_MAX_OUTPUT_PORT_TYPE
state_o.FETCH <= state_o.FETCH.DB_MAX_OUTPUT_PORT_TYPE
state_o.EXEC1 <= state_o.EXEC1.DB_MAX_OUTPUT_PORT_TYPE
state_o.EXEC2 <= state_o.EXEC2.DB_MAX_OUTPUT_PORT_TYPE
state_o.EXEC3 <= state_o.EXEC3.DB_MAX_OUTPUT_PORT_TYPE
help_o[0] <= s_help[0].DB_MAX_OUTPUT_PORT_TYPE
help_o[1] <= s_help[1].DB_MAX_OUTPUT_PORT_TYPE
help_o[2] <= s_help[2].DB_MAX_OUTPUT_PORT_TYPE
help_o[3] <= s_help[3].DB_MAX_OUTPUT_PORT_TYPE
help_o[4] <= s_help[4].DB_MAX_OUTPUT_PORT_TYPE
help_o[5] <= s_help[5].DB_MAX_OUTPUT_PORT_TYPE
help_o[6] <= s_help[6].DB_MAX_OUTPUT_PORT_TYPE
help_o[7] <= s_help[7].DB_MAX_OUTPUT_PORT_TYPE
bit_data_o <= s_bit_data.DB_MAX_OUTPUT_PORT_TYPE
command_o[0] <= s_ri_adr[0].DB_MAX_OUTPUT_PORT_TYPE
command_o[1] <= s_command.DB_MAX_OUTPUT_PORT_TYPE
command_o[2] <= s_command.DB_MAX_OUTPUT_PORT_TYPE
command_o[3] <= s_command.DB_MAX_OUTPUT_PORT_TYPE
command_o[4] <= s_command.DB_MAX_OUTPUT_PORT_TYPE
command_o[5] <= s_command.DB_MAX_OUTPUT_PORT_TYPE
command_o[6] <= s_command.DB_MAX_OUTPUT_PORT_TYPE
command_o[7] <= s_command.DB_MAX_OUTPUT_PORT_TYPE
inthigh_o <= s_inthigh.DB_MAX_OUTPUT_PORT_TYPE
intlow_o <= s_intlow.DB_MAX_OUTPUT_PORT_TYPE
intpre_o <= s_intpre.DB_MAX_OUTPUT_PORT_TYPE
intpre2_o <= s_intpre2.DB_MAX_OUTPUT_PORT_TYPE
intblock_o <= s_intblock_o.DB_MAX_OUTPUT_PORT_TYPE
ti_o <= scon[0][1].DB_MAX_OUTPUT_PORT_TYPE
ri_o <= scon[0][0].DB_MAX_OUTPUT_PORT_TYPE
ie0_o <= tcon[0][1].DB_MAX_OUTPUT_PORT_TYPE
ie1_o <= tcon[0][3].DB_MAX_OUTPUT_PORT_TYPE
tf0_o <= tcon[0][5].DB_MAX_OUTPUT_PORT_TYPE
tf1_o <= tcon[0][7].DB_MAX_OUTPUT_PORT_TYPE
psw_o[0] <= psw[0].DB_MAX_OUTPUT_PORT_TYPE
psw_o[1] <= psw[1].DB_MAX_OUTPUT_PORT_TYPE
psw_o[2] <= psw[2].DB_MAX_OUTPUT_PORT_TYPE
psw_o[3] <= psw[3].DB_MAX_OUTPUT_PORT_TYPE
psw_o[4] <= psw[4].DB_MAX_OUTPUT_PORT_TYPE
psw_o[5] <= psw[5].DB_MAX_OUTPUT_PORT_TYPE
psw_o[6] <= psw[6].DB_MAX_OUTPUT_PORT_TYPE
psw_o[7] <= psw[7].DB_MAX_OUTPUT_PORT_TYPE
ie_o[0] <= ie[0].DB_MAX_OUTPUT_PORT_TYPE
ie_o[1] <= ie[1].DB_MAX_OUTPUT_PORT_TYPE
ie_o[2] <= ie[2].DB_MAX_OUTPUT_PORT_TYPE
ie_o[3] <= ie[3].DB_MAX_OUTPUT_PORT_TYPE
ie_o[4] <= ie[4].DB_MAX_OUTPUT_PORT_TYPE
ie_o[5] <= ie[5].DB_MAX_OUTPUT_PORT_TYPE
ie_o[6] <= ie[6].DB_MAX_OUTPUT_PORT_TYPE
ie_o[7] <= ie[7].DB_MAX_OUTPUT_PORT_TYPE
ip_o[0] <= ip[0].DB_MAX_OUTPUT_PORT_TYPE
ip_o[1] <= ip[1].DB_MAX_OUTPUT_PORT_TYPE
ip_o[2] <= ip[2].DB_MAX_OUTPUT_PORT_TYPE
ip_o[3] <= ip[3].DB_MAX_OUTPUT_PORT_TYPE
ip_o[4] <= ip[4].DB_MAX_OUTPUT_PORT_TYPE
ip_o[5] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
ip_o[6] <= ip[6].DB_MAX_OUTPUT_PORT_TYPE
ip_o[7] <= ip[7].DB_MAX_OUTPUT_PORT_TYPE
adrx_o[0] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[1] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[2] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[3] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[4] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[5] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[6] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[7] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[8] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[9] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[10] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[11] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[12] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[13] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[14] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
adrx_o[15] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
datax_o[0] <= acc[0].DB_MAX_OUTPUT_PORT_TYPE
datax_o[1] <= acc[1].DB_MAX_OUTPUT_PORT_TYPE
datax_o[2] <= acc[2].DB_MAX_OUTPUT_PORT_TYPE
datax_o[3] <= acc[3].DB_MAX_OUTPUT_PORT_TYPE
datax_o[4] <= acc[4].DB_MAX_OUTPUT_PORT_TYPE
datax_o[5] <= acc[5].DB_MAX_OUTPUT_PORT_TYPE
datax_o[6] <= acc[6].DB_MAX_OUTPUT_PORT_TYPE
datax_o[7] <= acc[7].DB_MAX_OUTPUT_PORT_TYPE
wrx_o <= wrx_mux_i.DB_MAX_OUTPUT_PORT_TYPE
datax_i[0] => Mux53.IN4
datax_i[1] => Mux52.IN4
datax_i[2] => Mux51.IN4
datax_i[3] => Mux50.IN4
datax_i[4] => Mux49.IN4
datax_i[5] => Mux48.IN4
datax_i[6] => Mux47.IN4
datax_i[7] => Mux46.IN4
pc_inc_en_i[0] => Mux111.IN11
pc_inc_en_i[0] => Mux112.IN11
pc_inc_en_i[0] => Mux113.IN11
pc_inc_en_i[0] => Mux114.IN11
pc_inc_en_i[0] => Mux115.IN11
pc_inc_en_i[0] => Mux116.IN11
pc_inc_en_i[0] => Mux117.IN11
pc_inc_en_i[0] => Mux118.IN11
pc_inc_en_i[0] => Mux119.IN11
pc_inc_en_i[0] => Mux120.IN11
pc_inc_en_i[0] => Mux121.IN11
pc_inc_en_i[0] => Mux122.IN11
pc_inc_en_i[0] => Mux123.IN11
pc_inc_en_i[0] => Mux124.IN11
pc_inc_en_i[0] => Mux125.IN11
pc_inc_en_i[0] => Mux126.IN11
pc_inc_en_i[1] => Mux111.IN10
pc_inc_en_i[1] => Mux112.IN10
pc_inc_en_i[1] => Mux113.IN10
pc_inc_en_i[1] => Mux114.IN10
pc_inc_en_i[1] => Mux115.IN10
pc_inc_en_i[1] => Mux116.IN10
pc_inc_en_i[1] => Mux117.IN10
pc_inc_en_i[1] => Mux118.IN10
pc_inc_en_i[1] => Mux119.IN10
pc_inc_en_i[1] => Mux120.IN10
pc_inc_en_i[1] => Mux121.IN10
pc_inc_en_i[1] => Mux122.IN10
pc_inc_en_i[1] => Mux123.IN10
pc_inc_en_i[1] => Mux124.IN10
pc_inc_en_i[1] => Mux125.IN10
pc_inc_en_i[1] => Mux126.IN10
pc_inc_en_i[2] => Mux111.IN9
pc_inc_en_i[2] => Mux112.IN9
pc_inc_en_i[2] => Mux113.IN9
pc_inc_en_i[2] => Mux114.IN9
pc_inc_en_i[2] => Mux115.IN9
pc_inc_en_i[2] => Mux116.IN9
pc_inc_en_i[2] => Mux117.IN9
pc_inc_en_i[2] => Mux118.IN9
pc_inc_en_i[2] => Mux119.IN9
pc_inc_en_i[2] => Mux120.IN9
pc_inc_en_i[2] => Mux121.IN9
pc_inc_en_i[2] => Mux122.IN9
pc_inc_en_i[2] => Mux123.IN9
pc_inc_en_i[2] => Mux124.IN9
pc_inc_en_i[2] => Mux125.IN9
pc_inc_en_i[2] => Mux126.IN9
pc_inc_en_i[3] => Mux111.IN8
pc_inc_en_i[3] => Mux112.IN8
pc_inc_en_i[3] => Mux113.IN8
pc_inc_en_i[3] => Mux114.IN8
pc_inc_en_i[3] => Mux115.IN8
pc_inc_en_i[3] => Mux116.IN8
pc_inc_en_i[3] => Mux117.IN8
pc_inc_en_i[3] => Mux118.IN8
pc_inc_en_i[3] => Mux119.IN8
pc_inc_en_i[3] => Mux120.IN8
pc_inc_en_i[3] => Mux121.IN8
pc_inc_en_i[3] => Mux122.IN8
pc_inc_en_i[3] => Mux123.IN8
pc_inc_en_i[3] => Mux124.IN8
pc_inc_en_i[3] => Mux125.IN8
pc_inc_en_i[3] => Mux126.IN8
nextstate_i.STARTUP => s_nextstate.STARTUP.IN0
nextstate_i.FETCH => s_nextstate.FETCH.IN0
nextstate_i.EXEC1 => s_nextstate.EXEC1.IN0
nextstate_i.EXEC2 => s_nextstate.EXEC2.IN0
nextstate_i.EXEC3 => s_nextstate.EXEC3.IN0
adr_mux_i[0] => Mux55.IN17
adr_mux_i[0] => Mux56.IN17
adr_mux_i[0] => Mux57.IN17
adr_mux_i[0] => Mux58.IN16
adr_mux_i[0] => Mux59.IN16
adr_mux_i[0] => Mux60.IN17
adr_mux_i[0] => Mux61.IN17
adr_mux_i[0] => Mux62.IN17
adr_mux_i[1] => Mux55.IN16
adr_mux_i[1] => Mux56.IN16
adr_mux_i[1] => Mux57.IN16
adr_mux_i[1] => Mux58.IN15
adr_mux_i[1] => Mux59.IN15
adr_mux_i[1] => Mux60.IN16
adr_mux_i[1] => Mux61.IN16
adr_mux_i[1] => Mux62.IN16
adr_mux_i[2] => Mux55.IN15
adr_mux_i[2] => Mux56.IN15
adr_mux_i[2] => Mux57.IN15
adr_mux_i[2] => Mux58.IN14
adr_mux_i[2] => Mux59.IN14
adr_mux_i[2] => Mux60.IN15
adr_mux_i[2] => Mux61.IN15
adr_mux_i[2] => Mux62.IN15
adr_mux_i[3] => Mux55.IN14
adr_mux_i[3] => Mux56.IN14
adr_mux_i[3] => Mux57.IN14
adr_mux_i[3] => Mux58.IN13
adr_mux_i[3] => Mux59.IN13
adr_mux_i[3] => Mux60.IN14
adr_mux_i[3] => Mux61.IN14
adr_mux_i[3] => Mux62.IN14
adrx_mux_i[0] => Mux63.IN4
adrx_mux_i[0] => Mux64.IN4
adrx_mux_i[0] => Mux65.IN4
adrx_mux_i[0] => Mux66.IN4
adrx_mux_i[0] => Mux67.IN4
adrx_mux_i[0] => Mux68.IN4
adrx_mux_i[0] => Mux69.IN4
adrx_mux_i[0] => Mux70.IN4
adrx_mux_i[0] => Mux71.IN3
adrx_mux_i[0] => Mux72.IN3
adrx_mux_i[0] => Mux73.IN3
adrx_mux_i[0] => Mux74.IN3
adrx_mux_i[0] => Mux75.IN3
adrx_mux_i[0] => Mux76.IN3
adrx_mux_i[0] => Mux77.IN3
adrx_mux_i[0] => Mux78.IN3
adrx_mux_i[1] => Mux63.IN3
adrx_mux_i[1] => Mux64.IN3
adrx_mux_i[1] => Mux65.IN3
adrx_mux_i[1] => Mux66.IN3
adrx_mux_i[1] => Mux67.IN3
adrx_mux_i[1] => Mux68.IN3
adrx_mux_i[1] => Mux69.IN3
adrx_mux_i[1] => Mux70.IN3
adrx_mux_i[1] => Mux71.IN2
adrx_mux_i[1] => Mux72.IN2
adrx_mux_i[1] => Mux73.IN2
adrx_mux_i[1] => Mux74.IN2
adrx_mux_i[1] => Mux75.IN2
adrx_mux_i[1] => Mux76.IN2
adrx_mux_i[1] => Mux77.IN2
adrx_mux_i[1] => Mux78.IN2
wrx_mux_i => wrx_o.DATAIN
data_mux_i[0] => Mux46.IN13
data_mux_i[0] => Mux47.IN13
data_mux_i[0] => Mux48.IN13
data_mux_i[0] => Mux49.IN13
data_mux_i[0] => Mux50.IN14
data_mux_i[0] => Mux51.IN14
data_mux_i[0] => Mux52.IN14
data_mux_i[0] => Mux53.IN14
data_mux_i[1] => Mux46.IN12
data_mux_i[1] => Mux47.IN12
data_mux_i[1] => Mux48.IN12
data_mux_i[1] => Mux49.IN12
data_mux_i[1] => Mux50.IN13
data_mux_i[1] => Mux51.IN13
data_mux_i[1] => Mux52.IN13
data_mux_i[1] => Mux53.IN13
data_mux_i[2] => Mux46.IN11
data_mux_i[2] => Mux47.IN11
data_mux_i[2] => Mux48.IN11
data_mux_i[2] => Mux49.IN11
data_mux_i[2] => Mux50.IN12
data_mux_i[2] => Mux51.IN12
data_mux_i[2] => Mux52.IN12
data_mux_i[2] => Mux53.IN12
data_mux_i[3] => Mux46.IN10
data_mux_i[3] => Mux47.IN10
data_mux_i[3] => Mux48.IN10
data_mux_i[3] => Mux49.IN10
data_mux_i[3] => Mux50.IN11
data_mux_i[3] => Mux51.IN11
data_mux_i[3] => Mux52.IN11
data_mux_i[3] => Mux53.IN11
bdata_mux_i[0] => Mux54.IN17
bdata_mux_i[1] => Mux54.IN16
bdata_mux_i[2] => Mux54.IN15
bdata_mux_i[3] => Mux54.IN14
regs_wr_en_i[0] => Mux135.IN4
regs_wr_en_i[0] => Mux136.IN4
regs_wr_en_i[0] => Mux137.IN4
regs_wr_en_i[0] => Mux138.IN4
regs_wr_en_i[0] => Mux139.IN4
regs_wr_en_i[0] => Mux140.IN4
regs_wr_en_i[0] => Mux141.IN4
regs_wr_en_i[0] => Mux142.IN4
regs_wr_en_i[0] => Mux407.IN5
regs_wr_en_i[0] => Mux408.IN5
regs_wr_en_i[0] => Mux409.IN5
regs_wr_en_i[0] => Mux410.IN5
regs_wr_en_i[0] => Mux411.IN5
regs_wr_en_i[0] => Mux412.IN5
regs_wr_en_i[0] => Mux413.IN5
regs_wr_en_i[0] => Mux414.IN5
regs_wr_en_i[0] => Mux415.IN6
regs_wr_en_i[0] => Mux416.IN6
regs_wr_en_i[0] => Mux417.IN6
regs_wr_en_i[0] => Mux418.IN6
regs_wr_en_i[0] => Mux419.IN6
regs_wr_en_i[0] => Mux420.IN6
regs_wr_en_i[0] => Mux421.IN6
regs_wr_en_i[0] => Mux422.IN6
regs_wr_en_i[0] => Mux423.IN7
regs_wr_en_i[0] => Mux424.IN6
regs_wr_en_i[0] => Mux425.IN5
regs_wr_en_i[0] => Mux426.IN5
regs_wr_en_i[0] => Mux427.IN5
regs_wr_en_i[0] => Mux428.IN7
regs_wr_en_i[0] => Mux429.IN5
regs_wr_en_i[0] => Mux430.IN5
regs_wr_en_i[0] => Mux431.IN5
regs_wr_en_i[0] => Mux432.IN5
regs_wr_en_i[0] => Mux433.IN5
regs_wr_en_i[0] => Mux434.IN5
regs_wr_en_i[0] => Mux435.IN5
regs_wr_en_i[0] => Mux436.IN5
regs_wr_en_i[0] => Mux437.IN5
regs_wr_en_i[0] => Mux459.IN10
regs_wr_en_i[0] => Mux460.IN5
regs_wr_en_i[0] => Mux461.IN10
regs_wr_en_i[0] => Mux462.IN5
regs_wr_en_i[0] => Mux463.IN10
regs_wr_en_i[0] => Mux464.IN5
regs_wr_en_i[0] => Mux465.IN10
regs_wr_en_i[0] => Mux466.IN5
regs_wr_en_i[0] => Mux494.IN5
regs_wr_en_i[0] => Mux495.IN5
regs_wr_en_i[0] => Mux496.IN5
regs_wr_en_i[0] => Mux497.IN5
regs_wr_en_i[0] => Mux498.IN5
regs_wr_en_i[0] => Mux499.IN5
regs_wr_en_i[0] => Mux500.IN5
regs_wr_en_i[0] => Mux501.IN5
regs_wr_en_i[0] => Mux502.IN5
regs_wr_en_i[0] => Mux503.IN5
regs_wr_en_i[0] => Mux504.IN5
regs_wr_en_i[0] => Mux505.IN5
regs_wr_en_i[0] => Mux506.IN5
regs_wr_en_i[0] => Mux507.IN5
regs_wr_en_i[0] => Mux508.IN10
regs_wr_en_i[0] => Mux509.IN10
regs_wr_en_i[0] => Mux527.IN5
regs_wr_en_i[0] => Mux528.IN5
regs_wr_en_i[0] => Mux529.IN5
regs_wr_en_i[0] => Mux530.IN5
regs_wr_en_i[0] => Mux531.IN5
regs_wr_en_i[0] => Mux532.IN5
regs_wr_en_i[0] => Mux533.IN5
regs_wr_en_i[0] => Mux534.IN5
regs_wr_en_i[0] => Mux535.IN5
regs_wr_en_i[0] => Mux536.IN5
regs_wr_en_i[0] => Mux537.IN5
regs_wr_en_i[0] => Mux538.IN5
regs_wr_en_i[0] => Mux539.IN5
regs_wr_en_i[0] => Mux540.IN5
regs_wr_en_i[0] => Mux541.IN5
regs_wr_en_i[0] => Mux542.IN5
regs_wr_en_i[0] => Mux543.IN5
regs_wr_en_i[0] => Mux544.IN5
regs_wr_en_i[0] => Mux545.IN5
regs_wr_en_i[0] => Mux546.IN5
regs_wr_en_i[0] => Mux547.IN5
regs_wr_en_i[0] => Mux548.IN5
regs_wr_en_i[0] => Mux549.IN5
regs_wr_en_i[0] => Mux550.IN5
regs_wr_en_i[0] => Mux551.IN5
regs_wr_en_i[0] => Mux552.IN5
regs_wr_en_i[0] => Mux553.IN5
regs_wr_en_i[0] => Mux554.IN5
regs_wr_en_i[0] => Mux555.IN5
regs_wr_en_i[0] => Mux556.IN5
regs_wr_en_i[0] => Mux557.IN5
regs_wr_en_i[0] => Mux558.IN5
regs_wr_en_i[0] => Mux559.IN6
regs_wr_en_i[0] => Mux560.IN6
regs_wr_en_i[0] => Mux561.IN6
regs_wr_en_i[0] => Mux562.IN6
regs_wr_en_i[0] => Mux563.IN6
regs_wr_en_i[0] => Mux564.IN6
regs_wr_en_i[0] => Mux565.IN6
regs_wr_en_i[0] => Mux566.IN6
regs_wr_en_i[0] => Mux567.IN10
regs_wr_en_i[0] => Mux568.IN10
regs_wr_en_i[0] => Mux569.IN10
regs_wr_en_i[0] => Mux570.IN10
regs_wr_en_i[0] => Mux571.IN10
regs_wr_en_i[0] => Mux572.IN10
regs_wr_en_i[0] => Mux573.IN10
regs_wr_en_i[0] => Mux574.IN10
regs_wr_en_i[0] => Mux575.IN10
regs_wr_en_i[0] => Mux576.IN10
regs_wr_en_i[0] => Mux577.IN10
regs_wr_en_i[0] => Mux578.IN10
regs_wr_en_i[0] => Mux579.IN10
regs_wr_en_i[0] => Mux580.IN10
regs_wr_en_i[0] => Mux581.IN10
regs_wr_en_i[0] => Mux582.IN10
regs_wr_en_i[0] => Mux583.IN10
regs_wr_en_i[0] => Mux584.IN10
regs_wr_en_i[0] => Mux585.IN10
regs_wr_en_i[0] => Mux586.IN10
regs_wr_en_i[0] => Mux587.IN10
regs_wr_en_i[0] => Mux588.IN10
regs_wr_en_i[0] => Mux589.IN10
regs_wr_en_i[0] => Mux590.IN10
regs_wr_en_i[0] => Mux591.IN10
regs_wr_en_i[0] => Mux592.IN10
regs_wr_en_i[0] => Mux593.IN10
regs_wr_en_i[0] => Mux594.IN10
regs_wr_en_i[0] => Mux595.IN10
regs_wr_en_i[0] => Mux596.IN10
regs_wr_en_i[0] => Mux597.IN10
regs_wr_en_i[0] => Mux598.IN10
regs_wr_en_i[0] => Mux599.IN10
regs_wr_en_i[0] => Mux600.IN10
regs_wr_en_i[0] => Mux601.IN10
regs_wr_en_i[0] => Mux602.IN10
regs_wr_en_i[0] => Mux603.IN10
regs_wr_en_i[0] => Mux604.IN10
regs_wr_en_i[0] => Mux605.IN10
regs_wr_en_i[0] => Mux606.IN10
regs_wr_en_i[0] => Mux607.IN10
regs_wr_en_i[0] => Mux608.IN10
regs_wr_en_i[0] => Mux609.IN10
regs_wr_en_i[0] => Mux610.IN10
regs_wr_en_i[0] => Mux611.IN10
regs_wr_en_i[0] => Mux612.IN10
regs_wr_en_i[0] => Mux613.IN10
regs_wr_en_i[0] => Mux614.IN10
regs_wr_en_i[0] => Mux615.IN10
regs_wr_en_i[0] => Mux616.IN10
regs_wr_en_i[0] => Mux617.IN10
regs_wr_en_i[0] => Mux618.IN10
regs_wr_en_i[0] => Mux619.IN10
regs_wr_en_i[0] => Mux620.IN10
regs_wr_en_i[0] => Mux621.IN10
regs_wr_en_i[0] => Mux622.IN10
regs_wr_en_i[0] => Mux623.IN10
regs_wr_en_i[0] => Mux624.IN10
regs_wr_en_i[0] => Mux625.IN10
regs_wr_en_i[0] => Mux626.IN10
regs_wr_en_i[0] => Mux627.IN10
regs_wr_en_i[0] => Mux628.IN10
regs_wr_en_i[0] => Mux629.IN10
regs_wr_en_i[0] => Mux630.IN10
regs_wr_en_i[0] => Mux631.IN10
regs_wr_en_i[0] => Mux632.IN10
regs_wr_en_i[0] => Mux633.IN10
regs_wr_en_i[0] => Mux634.IN10
regs_wr_en_i[0] => Mux635.IN10
regs_wr_en_i[0] => Mux636.IN10
regs_wr_en_i[0] => Mux637.IN10
regs_wr_en_i[0] => Mux638.IN10
regs_wr_en_i[0] => Mux639.IN10
regs_wr_en_i[0] => Mux640.IN10
regs_wr_en_i[0] => Mux641.IN10
regs_wr_en_i[0] => Mux642.IN10
regs_wr_en_i[0] => Mux643.IN10
regs_wr_en_i[0] => Mux644.IN10
regs_wr_en_i[0] => Mux645.IN10
regs_wr_en_i[0] => Mux646.IN10
regs_wr_en_i[0] => Mux647.IN10
regs_wr_en_i[0] => Mux648.IN10
regs_wr_en_i[0] => Mux649.IN10
regs_wr_en_i[0] => Mux650.IN10
regs_wr_en_i[0] => Mux651.IN10
regs_wr_en_i[0] => Mux652.IN10
regs_wr_en_i[0] => Mux653.IN10
regs_wr_en_i[0] => Mux654.IN10
regs_wr_en_i[0] => Mux655.IN10
regs_wr_en_i[0] => Mux656.IN10
regs_wr_en_i[0] => Mux657.IN10
regs_wr_en_i[0] => Mux658.IN10
regs_wr_en_i[0] => Mux659.IN10
regs_wr_en_i[0] => Mux660.IN10
regs_wr_en_i[0] => Mux661.IN10
regs_wr_en_i[0] => Mux662.IN10
regs_wr_en_i[0] => Mux663.IN10
regs_wr_en_i[0] => Mux664.IN10
regs_wr_en_i[0] => Mux665.IN10
regs_wr_en_i[0] => Mux666.IN10
regs_wr_en_i[0] => Mux667.IN10
regs_wr_en_i[0] => Mux668.IN10
regs_wr_en_i[0] => Mux669.IN10
regs_wr_en_i[0] => Mux670.IN10
regs_wr_en_i[0] => Mux671.IN10
regs_wr_en_i[0] => Mux672.IN10
regs_wr_en_i[0] => Mux673.IN10
regs_wr_en_i[0] => Mux674.IN10
regs_wr_en_i[0] => Mux675.IN10
regs_wr_en_i[0] => Mux676.IN10
regs_wr_en_i[0] => Mux677.IN10
regs_wr_en_i[0] => Mux678.IN10
regs_wr_en_i[0] => Mux679.IN10
regs_wr_en_i[0] => Mux680.IN10
regs_wr_en_i[0] => Mux681.IN10
regs_wr_en_i[0] => Mux682.IN10
regs_wr_en_i[0] => Mux683.IN10
regs_wr_en_i[0] => Mux684.IN10
regs_wr_en_i[0] => Mux685.IN10
regs_wr_en_i[0] => Mux686.IN10
regs_wr_en_i[0] => Mux687.IN10
regs_wr_en_i[0] => Mux688.IN10
regs_wr_en_i[0] => Mux689.IN10
regs_wr_en_i[0] => Mux690.IN10
regs_wr_en_i[0] => Mux691.IN10
regs_wr_en_i[0] => Mux692.IN10
regs_wr_en_i[0] => Mux693.IN10
regs_wr_en_i[0] => Mux694.IN10
regs_wr_en_i[0] => Equal2.IN2
regs_wr_en_i[0] => Equal16.IN2
regs_wr_en_i[0] => Equal17.IN1
regs_wr_en_i[1] => Mux135.IN3
regs_wr_en_i[1] => Mux136.IN3
regs_wr_en_i[1] => Mux137.IN3
regs_wr_en_i[1] => Mux138.IN3
regs_wr_en_i[1] => Mux139.IN3
regs_wr_en_i[1] => Mux140.IN3
regs_wr_en_i[1] => Mux141.IN3
regs_wr_en_i[1] => Mux142.IN3
regs_wr_en_i[1] => Mux407.IN4
regs_wr_en_i[1] => Mux408.IN4
regs_wr_en_i[1] => Mux409.IN4
regs_wr_en_i[1] => Mux410.IN4
regs_wr_en_i[1] => Mux411.IN4
regs_wr_en_i[1] => Mux412.IN4
regs_wr_en_i[1] => Mux413.IN4
regs_wr_en_i[1] => Mux414.IN4
regs_wr_en_i[1] => Mux415.IN5
regs_wr_en_i[1] => Mux416.IN5
regs_wr_en_i[1] => Mux417.IN5
regs_wr_en_i[1] => Mux418.IN5
regs_wr_en_i[1] => Mux419.IN5
regs_wr_en_i[1] => Mux420.IN5
regs_wr_en_i[1] => Mux421.IN5
regs_wr_en_i[1] => Mux422.IN5
regs_wr_en_i[1] => Mux423.IN6
regs_wr_en_i[1] => Mux424.IN5
regs_wr_en_i[1] => Mux425.IN4
regs_wr_en_i[1] => Mux426.IN4
regs_wr_en_i[1] => Mux427.IN4
regs_wr_en_i[1] => Mux428.IN6
regs_wr_en_i[1] => Mux429.IN4
regs_wr_en_i[1] => Mux430.IN4
regs_wr_en_i[1] => Mux431.IN4
regs_wr_en_i[1] => Mux432.IN4
regs_wr_en_i[1] => Mux433.IN4
regs_wr_en_i[1] => Mux434.IN4
regs_wr_en_i[1] => Mux435.IN4
regs_wr_en_i[1] => Mux436.IN4
regs_wr_en_i[1] => Mux437.IN4
regs_wr_en_i[1] => Mux438.IN2
regs_wr_en_i[1] => Mux439.IN2
regs_wr_en_i[1] => Mux440.IN2
regs_wr_en_i[1] => Mux441.IN2
regs_wr_en_i[1] => Mux442.IN2
regs_wr_en_i[1] => Mux443.IN2
regs_wr_en_i[1] => Mux444.IN2
regs_wr_en_i[1] => Mux445.IN2
regs_wr_en_i[1] => Mux446.IN2
regs_wr_en_i[1] => Mux447.IN2
regs_wr_en_i[1] => Mux448.IN2
regs_wr_en_i[1] => Mux449.IN2
regs_wr_en_i[1] => Mux450.IN2
regs_wr_en_i[1] => Mux451.IN2
regs_wr_en_i[1] => Mux452.IN2
regs_wr_en_i[1] => Mux453.IN2
regs_wr_en_i[1] => Mux454.IN2
regs_wr_en_i[1] => Mux455.IN2
regs_wr_en_i[1] => Mux456.IN2
regs_wr_en_i[1] => Mux457.IN2
regs_wr_en_i[1] => Mux458.IN2
regs_wr_en_i[1] => Mux459.IN9
regs_wr_en_i[1] => Mux460.IN4
regs_wr_en_i[1] => Mux461.IN9
regs_wr_en_i[1] => Mux462.IN4
regs_wr_en_i[1] => Mux463.IN9
regs_wr_en_i[1] => Mux464.IN4
regs_wr_en_i[1] => Mux465.IN9
regs_wr_en_i[1] => Mux466.IN4
regs_wr_en_i[1] => Mux467.IN2
regs_wr_en_i[1] => Mux468.IN2
regs_wr_en_i[1] => Mux469.IN2
regs_wr_en_i[1] => Mux470.IN2
regs_wr_en_i[1] => Mux471.IN2
regs_wr_en_i[1] => Mux472.IN2
regs_wr_en_i[1] => Mux473.IN2
regs_wr_en_i[1] => Mux474.IN2
regs_wr_en_i[1] => Mux475.IN2
regs_wr_en_i[1] => Mux476.IN2
regs_wr_en_i[1] => Mux477.IN2
regs_wr_en_i[1] => Mux478.IN2
regs_wr_en_i[1] => Mux479.IN2
regs_wr_en_i[1] => Mux480.IN2
regs_wr_en_i[1] => Mux481.IN2
regs_wr_en_i[1] => Mux482.IN2
regs_wr_en_i[1] => Mux483.IN2
regs_wr_en_i[1] => Mux484.IN2
regs_wr_en_i[1] => Mux485.IN5
regs_wr_en_i[1] => Mux486.IN2
regs_wr_en_i[1] => Mux487.IN2
regs_wr_en_i[1] => Mux488.IN2
regs_wr_en_i[1] => Mux489.IN2
regs_wr_en_i[1] => Mux490.IN2
regs_wr_en_i[1] => Mux491.IN2
regs_wr_en_i[1] => Mux492.IN2
regs_wr_en_i[1] => Mux493.IN2
regs_wr_en_i[1] => Mux494.IN4
regs_wr_en_i[1] => Mux495.IN4
regs_wr_en_i[1] => Mux496.IN4
regs_wr_en_i[1] => Mux497.IN4
regs_wr_en_i[1] => Mux498.IN4
regs_wr_en_i[1] => Mux499.IN4
regs_wr_en_i[1] => Mux500.IN4
regs_wr_en_i[1] => Mux501.IN4
regs_wr_en_i[1] => Mux502.IN4
regs_wr_en_i[1] => Mux503.IN4
regs_wr_en_i[1] => Mux504.IN4
regs_wr_en_i[1] => Mux505.IN4
regs_wr_en_i[1] => Mux506.IN4
regs_wr_en_i[1] => Mux507.IN4
regs_wr_en_i[1] => Mux508.IN9
regs_wr_en_i[1] => Mux509.IN9
regs_wr_en_i[1] => Mux510.IN2
regs_wr_en_i[1] => Mux511.IN2
regs_wr_en_i[1] => Mux512.IN2
regs_wr_en_i[1] => Mux513.IN2
regs_wr_en_i[1] => Mux514.IN2
regs_wr_en_i[1] => Mux515.IN2
regs_wr_en_i[1] => Mux516.IN2
regs_wr_en_i[1] => Mux517.IN2
regs_wr_en_i[1] => Mux518.IN5
regs_wr_en_i[1] => Mux519.IN2
regs_wr_en_i[1] => Mux520.IN2
regs_wr_en_i[1] => Mux521.IN2
regs_wr_en_i[1] => Mux522.IN2
regs_wr_en_i[1] => Mux523.IN2
regs_wr_en_i[1] => Mux524.IN2
regs_wr_en_i[1] => Mux525.IN2
regs_wr_en_i[1] => Mux526.IN2
regs_wr_en_i[1] => Mux527.IN4
regs_wr_en_i[1] => Mux528.IN4
regs_wr_en_i[1] => Mux529.IN4
regs_wr_en_i[1] => Mux530.IN4
regs_wr_en_i[1] => Mux531.IN4
regs_wr_en_i[1] => Mux532.IN4
regs_wr_en_i[1] => Mux533.IN4
regs_wr_en_i[1] => Mux534.IN4
regs_wr_en_i[1] => Mux535.IN4
regs_wr_en_i[1] => Mux536.IN4
regs_wr_en_i[1] => Mux537.IN4
regs_wr_en_i[1] => Mux538.IN4
regs_wr_en_i[1] => Mux539.IN4
regs_wr_en_i[1] => Mux540.IN4
regs_wr_en_i[1] => Mux541.IN4
regs_wr_en_i[1] => Mux542.IN4
regs_wr_en_i[1] => Mux543.IN4
regs_wr_en_i[1] => Mux544.IN4
regs_wr_en_i[1] => Mux545.IN4
regs_wr_en_i[1] => Mux546.IN4
regs_wr_en_i[1] => Mux547.IN4
regs_wr_en_i[1] => Mux548.IN4
regs_wr_en_i[1] => Mux549.IN4
regs_wr_en_i[1] => Mux550.IN4
regs_wr_en_i[1] => Mux551.IN4
regs_wr_en_i[1] => Mux552.IN4
regs_wr_en_i[1] => Mux553.IN4
regs_wr_en_i[1] => Mux554.IN4
regs_wr_en_i[1] => Mux555.IN4
regs_wr_en_i[1] => Mux556.IN4
regs_wr_en_i[1] => Mux557.IN4
regs_wr_en_i[1] => Mux558.IN4
regs_wr_en_i[1] => Mux559.IN5
regs_wr_en_i[1] => Mux560.IN5
regs_wr_en_i[1] => Mux561.IN5
regs_wr_en_i[1] => Mux562.IN5
regs_wr_en_i[1] => Mux563.IN5
regs_wr_en_i[1] => Mux564.IN5
regs_wr_en_i[1] => Mux565.IN5
regs_wr_en_i[1] => Mux566.IN5
regs_wr_en_i[1] => Mux567.IN9
regs_wr_en_i[1] => Mux568.IN9
regs_wr_en_i[1] => Mux569.IN9
regs_wr_en_i[1] => Mux570.IN9
regs_wr_en_i[1] => Mux571.IN9
regs_wr_en_i[1] => Mux572.IN9
regs_wr_en_i[1] => Mux573.IN9
regs_wr_en_i[1] => Mux574.IN9
regs_wr_en_i[1] => Mux575.IN9
regs_wr_en_i[1] => Mux576.IN9
regs_wr_en_i[1] => Mux577.IN9
regs_wr_en_i[1] => Mux578.IN9
regs_wr_en_i[1] => Mux579.IN9
regs_wr_en_i[1] => Mux580.IN9
regs_wr_en_i[1] => Mux581.IN9
regs_wr_en_i[1] => Mux582.IN9
regs_wr_en_i[1] => Mux583.IN9
regs_wr_en_i[1] => Mux584.IN9
regs_wr_en_i[1] => Mux585.IN9
regs_wr_en_i[1] => Mux586.IN9
regs_wr_en_i[1] => Mux587.IN9
regs_wr_en_i[1] => Mux588.IN9
regs_wr_en_i[1] => Mux589.IN9
regs_wr_en_i[1] => Mux590.IN9
regs_wr_en_i[1] => Mux591.IN9
regs_wr_en_i[1] => Mux592.IN9
regs_wr_en_i[1] => Mux593.IN9
regs_wr_en_i[1] => Mux594.IN9
regs_wr_en_i[1] => Mux595.IN9
regs_wr_en_i[1] => Mux596.IN9
regs_wr_en_i[1] => Mux597.IN9
regs_wr_en_i[1] => Mux598.IN9
regs_wr_en_i[1] => Mux599.IN9
regs_wr_en_i[1] => Mux600.IN9
regs_wr_en_i[1] => Mux601.IN9
regs_wr_en_i[1] => Mux602.IN9
regs_wr_en_i[1] => Mux603.IN9
regs_wr_en_i[1] => Mux604.IN9
regs_wr_en_i[1] => Mux605.IN9
regs_wr_en_i[1] => Mux606.IN9
regs_wr_en_i[1] => Mux607.IN9
regs_wr_en_i[1] => Mux608.IN9
regs_wr_en_i[1] => Mux609.IN9
regs_wr_en_i[1] => Mux610.IN9
regs_wr_en_i[1] => Mux611.IN9
regs_wr_en_i[1] => Mux612.IN9
regs_wr_en_i[1] => Mux613.IN9
regs_wr_en_i[1] => Mux614.IN9
regs_wr_en_i[1] => Mux615.IN9
regs_wr_en_i[1] => Mux616.IN9
regs_wr_en_i[1] => Mux617.IN9
regs_wr_en_i[1] => Mux618.IN9
regs_wr_en_i[1] => Mux619.IN9
regs_wr_en_i[1] => Mux620.IN9
regs_wr_en_i[1] => Mux621.IN9
regs_wr_en_i[1] => Mux622.IN9
regs_wr_en_i[1] => Mux623.IN9
regs_wr_en_i[1] => Mux624.IN9
regs_wr_en_i[1] => Mux625.IN9
regs_wr_en_i[1] => Mux626.IN9
regs_wr_en_i[1] => Mux627.IN9
regs_wr_en_i[1] => Mux628.IN9
regs_wr_en_i[1] => Mux629.IN9
regs_wr_en_i[1] => Mux630.IN9
regs_wr_en_i[1] => Mux631.IN9
regs_wr_en_i[1] => Mux632.IN9
regs_wr_en_i[1] => Mux633.IN9
regs_wr_en_i[1] => Mux634.IN9
regs_wr_en_i[1] => Mux635.IN9
regs_wr_en_i[1] => Mux636.IN9
regs_wr_en_i[1] => Mux637.IN9
regs_wr_en_i[1] => Mux638.IN9
regs_wr_en_i[1] => Mux639.IN9
regs_wr_en_i[1] => Mux640.IN9
regs_wr_en_i[1] => Mux641.IN9
regs_wr_en_i[1] => Mux642.IN9
regs_wr_en_i[1] => Mux643.IN9
regs_wr_en_i[1] => Mux644.IN9
regs_wr_en_i[1] => Mux645.IN9
regs_wr_en_i[1] => Mux646.IN9
regs_wr_en_i[1] => Mux647.IN9
regs_wr_en_i[1] => Mux648.IN9
regs_wr_en_i[1] => Mux649.IN9
regs_wr_en_i[1] => Mux650.IN9
regs_wr_en_i[1] => Mux651.IN9
regs_wr_en_i[1] => Mux652.IN9
regs_wr_en_i[1] => Mux653.IN9
regs_wr_en_i[1] => Mux654.IN9
regs_wr_en_i[1] => Mux655.IN9
regs_wr_en_i[1] => Mux656.IN9
regs_wr_en_i[1] => Mux657.IN9
regs_wr_en_i[1] => Mux658.IN9
regs_wr_en_i[1] => Mux659.IN9
regs_wr_en_i[1] => Mux660.IN9
regs_wr_en_i[1] => Mux661.IN9
regs_wr_en_i[1] => Mux662.IN9
regs_wr_en_i[1] => Mux663.IN9
regs_wr_en_i[1] => Mux664.IN9
regs_wr_en_i[1] => Mux665.IN9
regs_wr_en_i[1] => Mux666.IN9
regs_wr_en_i[1] => Mux667.IN9
regs_wr_en_i[1] => Mux668.IN9
regs_wr_en_i[1] => Mux669.IN9
regs_wr_en_i[1] => Mux670.IN9
regs_wr_en_i[1] => Mux671.IN9
regs_wr_en_i[1] => Mux672.IN9
regs_wr_en_i[1] => Mux673.IN9
regs_wr_en_i[1] => Mux674.IN9
regs_wr_en_i[1] => Mux675.IN9
regs_wr_en_i[1] => Mux676.IN9
regs_wr_en_i[1] => Mux677.IN9
regs_wr_en_i[1] => Mux678.IN9
regs_wr_en_i[1] => Mux679.IN9
regs_wr_en_i[1] => Mux680.IN9
regs_wr_en_i[1] => Mux681.IN9
regs_wr_en_i[1] => Mux682.IN9
regs_wr_en_i[1] => Mux683.IN9
regs_wr_en_i[1] => Mux684.IN9
regs_wr_en_i[1] => Mux685.IN9
regs_wr_en_i[1] => Mux686.IN9
regs_wr_en_i[1] => Mux687.IN9
regs_wr_en_i[1] => Mux688.IN9
regs_wr_en_i[1] => Mux689.IN9
regs_wr_en_i[1] => Mux690.IN9
regs_wr_en_i[1] => Mux691.IN9
regs_wr_en_i[1] => Mux692.IN9
regs_wr_en_i[1] => Mux693.IN9
regs_wr_en_i[1] => Mux694.IN9
regs_wr_en_i[1] => Mux695.IN5
regs_wr_en_i[1] => Mux696.IN5
regs_wr_en_i[1] => Mux697.IN5
regs_wr_en_i[1] => Mux698.IN5
regs_wr_en_i[1] => Mux699.IN5
regs_wr_en_i[1] => Mux700.IN5
regs_wr_en_i[1] => Mux701.IN5
regs_wr_en_i[1] => Mux702.IN5
regs_wr_en_i[1] => Mux703.IN5
regs_wr_en_i[1] => Mux704.IN5
regs_wr_en_i[1] => Mux705.IN5
regs_wr_en_i[1] => Mux706.IN5
regs_wr_en_i[1] => Mux707.IN5
regs_wr_en_i[1] => Mux708.IN5
regs_wr_en_i[1] => Mux709.IN5
regs_wr_en_i[1] => Mux710.IN5
regs_wr_en_i[1] => Mux711.IN5
regs_wr_en_i[1] => Mux712.IN5
regs_wr_en_i[1] => Mux713.IN5
regs_wr_en_i[1] => Mux714.IN5
regs_wr_en_i[1] => Mux715.IN5
regs_wr_en_i[1] => Mux716.IN5
regs_wr_en_i[1] => Mux717.IN5
regs_wr_en_i[1] => Mux718.IN5
regs_wr_en_i[1] => Mux719.IN5
regs_wr_en_i[1] => Mux720.IN5
regs_wr_en_i[1] => Mux721.IN5
regs_wr_en_i[1] => Mux722.IN5
regs_wr_en_i[1] => Mux723.IN5
regs_wr_en_i[1] => Mux724.IN5
regs_wr_en_i[1] => Mux725.IN5
regs_wr_en_i[1] => Mux726.IN5
regs_wr_en_i[1] => Mux727.IN5
regs_wr_en_i[1] => Mux728.IN5
regs_wr_en_i[1] => Mux729.IN5
regs_wr_en_i[1] => Mux730.IN5
regs_wr_en_i[1] => Mux731.IN5
regs_wr_en_i[1] => Mux732.IN5
regs_wr_en_i[1] => Mux733.IN5
regs_wr_en_i[1] => Mux734.IN5
regs_wr_en_i[1] => Mux735.IN5
regs_wr_en_i[1] => Mux736.IN5
regs_wr_en_i[1] => Mux737.IN5
regs_wr_en_i[1] => Mux738.IN5
regs_wr_en_i[1] => Mux739.IN5
regs_wr_en_i[1] => Mux740.IN5
regs_wr_en_i[1] => Mux741.IN5
regs_wr_en_i[1] => Mux742.IN5
regs_wr_en_i[1] => Mux743.IN5
regs_wr_en_i[1] => Mux744.IN5
regs_wr_en_i[1] => Mux745.IN5
regs_wr_en_i[1] => Mux746.IN5
regs_wr_en_i[1] => Mux747.IN5
regs_wr_en_i[1] => Mux748.IN5
regs_wr_en_i[1] => Mux749.IN5
regs_wr_en_i[1] => Mux750.IN5
regs_wr_en_i[1] => Mux751.IN5
regs_wr_en_i[1] => Mux752.IN5
regs_wr_en_i[1] => Mux753.IN5
regs_wr_en_i[1] => Mux754.IN5
regs_wr_en_i[1] => Mux755.IN5
regs_wr_en_i[1] => Mux756.IN5
regs_wr_en_i[1] => Mux757.IN5
regs_wr_en_i[1] => Mux758.IN5
regs_wr_en_i[1] => Equal2.IN1
regs_wr_en_i[1] => Equal16.IN1
regs_wr_en_i[1] => Equal17.IN2
regs_wr_en_i[2] => Mux135.IN2
regs_wr_en_i[2] => Mux136.IN2
regs_wr_en_i[2] => Mux137.IN2
regs_wr_en_i[2] => Mux138.IN2
regs_wr_en_i[2] => Mux139.IN2
regs_wr_en_i[2] => Mux140.IN2
regs_wr_en_i[2] => Mux141.IN2
regs_wr_en_i[2] => Mux142.IN2
regs_wr_en_i[2] => Mux407.IN3
regs_wr_en_i[2] => Mux408.IN3
regs_wr_en_i[2] => Mux409.IN3
regs_wr_en_i[2] => Mux410.IN3
regs_wr_en_i[2] => Mux411.IN3
regs_wr_en_i[2] => Mux412.IN3
regs_wr_en_i[2] => Mux413.IN3
regs_wr_en_i[2] => Mux414.IN3
regs_wr_en_i[2] => Mux415.IN4
regs_wr_en_i[2] => Mux416.IN4
regs_wr_en_i[2] => Mux417.IN4
regs_wr_en_i[2] => Mux418.IN4
regs_wr_en_i[2] => Mux419.IN4
regs_wr_en_i[2] => Mux420.IN4
regs_wr_en_i[2] => Mux421.IN4
regs_wr_en_i[2] => Mux422.IN4
regs_wr_en_i[2] => Mux423.IN5
regs_wr_en_i[2] => Mux424.IN4
regs_wr_en_i[2] => Mux425.IN3
regs_wr_en_i[2] => Mux426.IN3
regs_wr_en_i[2] => Mux427.IN3
regs_wr_en_i[2] => Mux428.IN5
regs_wr_en_i[2] => Mux429.IN3
regs_wr_en_i[2] => Mux430.IN3
regs_wr_en_i[2] => Mux431.IN3
regs_wr_en_i[2] => Mux432.IN3
regs_wr_en_i[2] => Mux433.IN3
regs_wr_en_i[2] => Mux434.IN3
regs_wr_en_i[2] => Mux435.IN3
regs_wr_en_i[2] => Mux436.IN3
regs_wr_en_i[2] => Mux437.IN3
regs_wr_en_i[2] => Mux438.IN1
regs_wr_en_i[2] => Mux439.IN1
regs_wr_en_i[2] => Mux440.IN1
regs_wr_en_i[2] => Mux441.IN1
regs_wr_en_i[2] => Mux442.IN1
regs_wr_en_i[2] => Mux443.IN1
regs_wr_en_i[2] => Mux444.IN1
regs_wr_en_i[2] => Mux445.IN1
regs_wr_en_i[2] => Mux446.IN1
regs_wr_en_i[2] => Mux447.IN1
regs_wr_en_i[2] => Mux448.IN1
regs_wr_en_i[2] => Mux449.IN1
regs_wr_en_i[2] => Mux450.IN1
regs_wr_en_i[2] => Mux451.IN1
regs_wr_en_i[2] => Mux452.IN1
regs_wr_en_i[2] => Mux453.IN1
regs_wr_en_i[2] => Mux454.IN1
regs_wr_en_i[2] => Mux455.IN1
regs_wr_en_i[2] => Mux456.IN1
regs_wr_en_i[2] => Mux457.IN1
regs_wr_en_i[2] => Mux458.IN1
regs_wr_en_i[2] => Mux459.IN8
regs_wr_en_i[2] => Mux460.IN3
regs_wr_en_i[2] => Mux461.IN8
regs_wr_en_i[2] => Mux462.IN3
regs_wr_en_i[2] => Mux463.IN8
regs_wr_en_i[2] => Mux464.IN3
regs_wr_en_i[2] => Mux465.IN8
regs_wr_en_i[2] => Mux466.IN3
regs_wr_en_i[2] => Mux467.IN1
regs_wr_en_i[2] => Mux468.IN1
regs_wr_en_i[2] => Mux469.IN1
regs_wr_en_i[2] => Mux470.IN1
regs_wr_en_i[2] => Mux471.IN1
regs_wr_en_i[2] => Mux472.IN1
regs_wr_en_i[2] => Mux473.IN1
regs_wr_en_i[2] => Mux474.IN1
regs_wr_en_i[2] => Mux475.IN1
regs_wr_en_i[2] => Mux476.IN1
regs_wr_en_i[2] => Mux477.IN1
regs_wr_en_i[2] => Mux478.IN1
regs_wr_en_i[2] => Mux479.IN1
regs_wr_en_i[2] => Mux480.IN1
regs_wr_en_i[2] => Mux481.IN1
regs_wr_en_i[2] => Mux482.IN1
regs_wr_en_i[2] => Mux483.IN1
regs_wr_en_i[2] => Mux484.IN1
regs_wr_en_i[2] => Mux485.IN4
regs_wr_en_i[2] => Mux486.IN1
regs_wr_en_i[2] => Mux487.IN1
regs_wr_en_i[2] => Mux488.IN1
regs_wr_en_i[2] => Mux489.IN1
regs_wr_en_i[2] => Mux490.IN1
regs_wr_en_i[2] => Mux491.IN1
regs_wr_en_i[2] => Mux492.IN1
regs_wr_en_i[2] => Mux493.IN1
regs_wr_en_i[2] => Mux494.IN3
regs_wr_en_i[2] => Mux495.IN3
regs_wr_en_i[2] => Mux496.IN3
regs_wr_en_i[2] => Mux497.IN3
regs_wr_en_i[2] => Mux498.IN3
regs_wr_en_i[2] => Mux499.IN3
regs_wr_en_i[2] => Mux500.IN3
regs_wr_en_i[2] => Mux501.IN3
regs_wr_en_i[2] => Mux502.IN3
regs_wr_en_i[2] => Mux503.IN3
regs_wr_en_i[2] => Mux504.IN3
regs_wr_en_i[2] => Mux505.IN3
regs_wr_en_i[2] => Mux506.IN3
regs_wr_en_i[2] => Mux507.IN3
regs_wr_en_i[2] => Mux508.IN8
regs_wr_en_i[2] => Mux509.IN8
regs_wr_en_i[2] => Mux510.IN1
regs_wr_en_i[2] => Mux511.IN1
regs_wr_en_i[2] => Mux512.IN1
regs_wr_en_i[2] => Mux513.IN1
regs_wr_en_i[2] => Mux514.IN1
regs_wr_en_i[2] => Mux515.IN1
regs_wr_en_i[2] => Mux516.IN1
regs_wr_en_i[2] => Mux517.IN1
regs_wr_en_i[2] => Mux518.IN4
regs_wr_en_i[2] => Mux519.IN1
regs_wr_en_i[2] => Mux520.IN1
regs_wr_en_i[2] => Mux521.IN1
regs_wr_en_i[2] => Mux522.IN1
regs_wr_en_i[2] => Mux523.IN1
regs_wr_en_i[2] => Mux524.IN1
regs_wr_en_i[2] => Mux525.IN1
regs_wr_en_i[2] => Mux526.IN1
regs_wr_en_i[2] => Mux527.IN3
regs_wr_en_i[2] => Mux528.IN3
regs_wr_en_i[2] => Mux529.IN3
regs_wr_en_i[2] => Mux530.IN3
regs_wr_en_i[2] => Mux531.IN3
regs_wr_en_i[2] => Mux532.IN3
regs_wr_en_i[2] => Mux533.IN3
regs_wr_en_i[2] => Mux534.IN3
regs_wr_en_i[2] => Mux535.IN3
regs_wr_en_i[2] => Mux536.IN3
regs_wr_en_i[2] => Mux537.IN3
regs_wr_en_i[2] => Mux538.IN3
regs_wr_en_i[2] => Mux539.IN3
regs_wr_en_i[2] => Mux540.IN3
regs_wr_en_i[2] => Mux541.IN3
regs_wr_en_i[2] => Mux542.IN3
regs_wr_en_i[2] => Mux543.IN3
regs_wr_en_i[2] => Mux544.IN3
regs_wr_en_i[2] => Mux545.IN3
regs_wr_en_i[2] => Mux546.IN3
regs_wr_en_i[2] => Mux547.IN3
regs_wr_en_i[2] => Mux548.IN3
regs_wr_en_i[2] => Mux549.IN3
regs_wr_en_i[2] => Mux550.IN3
regs_wr_en_i[2] => Mux551.IN3
regs_wr_en_i[2] => Mux552.IN3
regs_wr_en_i[2] => Mux553.IN3
regs_wr_en_i[2] => Mux554.IN3
regs_wr_en_i[2] => Mux555.IN3
regs_wr_en_i[2] => Mux556.IN3
regs_wr_en_i[2] => Mux557.IN3
regs_wr_en_i[2] => Mux558.IN3
regs_wr_en_i[2] => Mux559.IN4
regs_wr_en_i[2] => Mux560.IN4
regs_wr_en_i[2] => Mux561.IN4
regs_wr_en_i[2] => Mux562.IN4
regs_wr_en_i[2] => Mux563.IN4
regs_wr_en_i[2] => Mux564.IN4
regs_wr_en_i[2] => Mux565.IN4
regs_wr_en_i[2] => Mux566.IN4
regs_wr_en_i[2] => Mux567.IN8
regs_wr_en_i[2] => Mux568.IN8
regs_wr_en_i[2] => Mux569.IN8
regs_wr_en_i[2] => Mux570.IN8
regs_wr_en_i[2] => Mux571.IN8
regs_wr_en_i[2] => Mux572.IN8
regs_wr_en_i[2] => Mux573.IN8
regs_wr_en_i[2] => Mux574.IN8
regs_wr_en_i[2] => Mux575.IN8
regs_wr_en_i[2] => Mux576.IN8
regs_wr_en_i[2] => Mux577.IN8
regs_wr_en_i[2] => Mux578.IN8
regs_wr_en_i[2] => Mux579.IN8
regs_wr_en_i[2] => Mux580.IN8
regs_wr_en_i[2] => Mux581.IN8
regs_wr_en_i[2] => Mux582.IN8
regs_wr_en_i[2] => Mux583.IN8
regs_wr_en_i[2] => Mux584.IN8
regs_wr_en_i[2] => Mux585.IN8
regs_wr_en_i[2] => Mux586.IN8
regs_wr_en_i[2] => Mux587.IN8
regs_wr_en_i[2] => Mux588.IN8
regs_wr_en_i[2] => Mux589.IN8
regs_wr_en_i[2] => Mux590.IN8
regs_wr_en_i[2] => Mux591.IN8
regs_wr_en_i[2] => Mux592.IN8
regs_wr_en_i[2] => Mux593.IN8
regs_wr_en_i[2] => Mux594.IN8
regs_wr_en_i[2] => Mux595.IN8
regs_wr_en_i[2] => Mux596.IN8
regs_wr_en_i[2] => Mux597.IN8
regs_wr_en_i[2] => Mux598.IN8
regs_wr_en_i[2] => Mux599.IN8
regs_wr_en_i[2] => Mux600.IN8
regs_wr_en_i[2] => Mux601.IN8
regs_wr_en_i[2] => Mux602.IN8
regs_wr_en_i[2] => Mux603.IN8
regs_wr_en_i[2] => Mux604.IN8
regs_wr_en_i[2] => Mux605.IN8
regs_wr_en_i[2] => Mux606.IN8
regs_wr_en_i[2] => Mux607.IN8
regs_wr_en_i[2] => Mux608.IN8
regs_wr_en_i[2] => Mux609.IN8
regs_wr_en_i[2] => Mux610.IN8
regs_wr_en_i[2] => Mux611.IN8
regs_wr_en_i[2] => Mux612.IN8
regs_wr_en_i[2] => Mux613.IN8
regs_wr_en_i[2] => Mux614.IN8
regs_wr_en_i[2] => Mux615.IN8
regs_wr_en_i[2] => Mux616.IN8
regs_wr_en_i[2] => Mux617.IN8
regs_wr_en_i[2] => Mux618.IN8
regs_wr_en_i[2] => Mux619.IN8
regs_wr_en_i[2] => Mux620.IN8
regs_wr_en_i[2] => Mux621.IN8
regs_wr_en_i[2] => Mux622.IN8
regs_wr_en_i[2] => Mux623.IN8
regs_wr_en_i[2] => Mux624.IN8
regs_wr_en_i[2] => Mux625.IN8
regs_wr_en_i[2] => Mux626.IN8
regs_wr_en_i[2] => Mux627.IN8
regs_wr_en_i[2] => Mux628.IN8
regs_wr_en_i[2] => Mux629.IN8
regs_wr_en_i[2] => Mux630.IN8
regs_wr_en_i[2] => Mux631.IN8
regs_wr_en_i[2] => Mux632.IN8
regs_wr_en_i[2] => Mux633.IN8
regs_wr_en_i[2] => Mux634.IN8
regs_wr_en_i[2] => Mux635.IN8
regs_wr_en_i[2] => Mux636.IN8
regs_wr_en_i[2] => Mux637.IN8
regs_wr_en_i[2] => Mux638.IN8
regs_wr_en_i[2] => Mux639.IN8
regs_wr_en_i[2] => Mux640.IN8
regs_wr_en_i[2] => Mux641.IN8
regs_wr_en_i[2] => Mux642.IN8
regs_wr_en_i[2] => Mux643.IN8
regs_wr_en_i[2] => Mux644.IN8
regs_wr_en_i[2] => Mux645.IN8
regs_wr_en_i[2] => Mux646.IN8
regs_wr_en_i[2] => Mux647.IN8
regs_wr_en_i[2] => Mux648.IN8
regs_wr_en_i[2] => Mux649.IN8
regs_wr_en_i[2] => Mux650.IN8
regs_wr_en_i[2] => Mux651.IN8
regs_wr_en_i[2] => Mux652.IN8
regs_wr_en_i[2] => Mux653.IN8
regs_wr_en_i[2] => Mux654.IN8
regs_wr_en_i[2] => Mux655.IN8
regs_wr_en_i[2] => Mux656.IN8
regs_wr_en_i[2] => Mux657.IN8
regs_wr_en_i[2] => Mux658.IN8
regs_wr_en_i[2] => Mux659.IN8
regs_wr_en_i[2] => Mux660.IN8
regs_wr_en_i[2] => Mux661.IN8
regs_wr_en_i[2] => Mux662.IN8
regs_wr_en_i[2] => Mux663.IN8
regs_wr_en_i[2] => Mux664.IN8
regs_wr_en_i[2] => Mux665.IN8
regs_wr_en_i[2] => Mux666.IN8
regs_wr_en_i[2] => Mux667.IN8
regs_wr_en_i[2] => Mux668.IN8
regs_wr_en_i[2] => Mux669.IN8
regs_wr_en_i[2] => Mux670.IN8
regs_wr_en_i[2] => Mux671.IN8
regs_wr_en_i[2] => Mux672.IN8
regs_wr_en_i[2] => Mux673.IN8
regs_wr_en_i[2] => Mux674.IN8
regs_wr_en_i[2] => Mux675.IN8
regs_wr_en_i[2] => Mux676.IN8
regs_wr_en_i[2] => Mux677.IN8
regs_wr_en_i[2] => Mux678.IN8
regs_wr_en_i[2] => Mux679.IN8
regs_wr_en_i[2] => Mux680.IN8
regs_wr_en_i[2] => Mux681.IN8
regs_wr_en_i[2] => Mux682.IN8
regs_wr_en_i[2] => Mux683.IN8
regs_wr_en_i[2] => Mux684.IN8
regs_wr_en_i[2] => Mux685.IN8
regs_wr_en_i[2] => Mux686.IN8
regs_wr_en_i[2] => Mux687.IN8
regs_wr_en_i[2] => Mux688.IN8
regs_wr_en_i[2] => Mux689.IN8
regs_wr_en_i[2] => Mux690.IN8
regs_wr_en_i[2] => Mux691.IN8
regs_wr_en_i[2] => Mux692.IN8
regs_wr_en_i[2] => Mux693.IN8
regs_wr_en_i[2] => Mux694.IN8
regs_wr_en_i[2] => Mux695.IN4
regs_wr_en_i[2] => Mux696.IN4
regs_wr_en_i[2] => Mux697.IN4
regs_wr_en_i[2] => Mux698.IN4
regs_wr_en_i[2] => Mux699.IN4
regs_wr_en_i[2] => Mux700.IN4
regs_wr_en_i[2] => Mux701.IN4
regs_wr_en_i[2] => Mux702.IN4
regs_wr_en_i[2] => Mux703.IN4
regs_wr_en_i[2] => Mux704.IN4
regs_wr_en_i[2] => Mux705.IN4
regs_wr_en_i[2] => Mux706.IN4
regs_wr_en_i[2] => Mux707.IN4
regs_wr_en_i[2] => Mux708.IN4
regs_wr_en_i[2] => Mux709.IN4
regs_wr_en_i[2] => Mux710.IN4
regs_wr_en_i[2] => Mux711.IN4
regs_wr_en_i[2] => Mux712.IN4
regs_wr_en_i[2] => Mux713.IN4
regs_wr_en_i[2] => Mux714.IN4
regs_wr_en_i[2] => Mux715.IN4
regs_wr_en_i[2] => Mux716.IN4
regs_wr_en_i[2] => Mux717.IN4
regs_wr_en_i[2] => Mux718.IN4
regs_wr_en_i[2] => Mux719.IN4
regs_wr_en_i[2] => Mux720.IN4
regs_wr_en_i[2] => Mux721.IN4
regs_wr_en_i[2] => Mux722.IN4
regs_wr_en_i[2] => Mux723.IN4
regs_wr_en_i[2] => Mux724.IN4
regs_wr_en_i[2] => Mux725.IN4
regs_wr_en_i[2] => Mux726.IN4
regs_wr_en_i[2] => Mux727.IN4
regs_wr_en_i[2] => Mux728.IN4
regs_wr_en_i[2] => Mux729.IN4
regs_wr_en_i[2] => Mux730.IN4
regs_wr_en_i[2] => Mux731.IN4
regs_wr_en_i[2] => Mux732.IN4
regs_wr_en_i[2] => Mux733.IN4
regs_wr_en_i[2] => Mux734.IN4
regs_wr_en_i[2] => Mux735.IN4
regs_wr_en_i[2] => Mux736.IN4
regs_wr_en_i[2] => Mux737.IN4
regs_wr_en_i[2] => Mux738.IN4
regs_wr_en_i[2] => Mux739.IN4
regs_wr_en_i[2] => Mux740.IN4
regs_wr_en_i[2] => Mux741.IN4
regs_wr_en_i[2] => Mux742.IN4
regs_wr_en_i[2] => Mux743.IN4
regs_wr_en_i[2] => Mux744.IN4
regs_wr_en_i[2] => Mux745.IN4
regs_wr_en_i[2] => Mux746.IN4
regs_wr_en_i[2] => Mux747.IN4
regs_wr_en_i[2] => Mux748.IN4
regs_wr_en_i[2] => Mux749.IN4
regs_wr_en_i[2] => Mux750.IN4
regs_wr_en_i[2] => Mux751.IN4
regs_wr_en_i[2] => Mux752.IN4
regs_wr_en_i[2] => Mux753.IN4
regs_wr_en_i[2] => Mux754.IN4
regs_wr_en_i[2] => Mux755.IN4
regs_wr_en_i[2] => Mux756.IN4
regs_wr_en_i[2] => Mux757.IN4
regs_wr_en_i[2] => Mux758.IN4
regs_wr_en_i[2] => Equal2.IN0
regs_wr_en_i[2] => Equal16.IN0
regs_wr_en_i[2] => Equal17.IN0
help_en_i[0] => Mux87.IN18
help_en_i[0] => Mux88.IN18
help_en_i[0] => Mux89.IN18
help_en_i[0] => Mux90.IN17
help_en_i[0] => Mux91.IN17
help_en_i[0] => Mux92.IN18
help_en_i[0] => Mux93.IN18
help_en_i[0] => Mux94.IN18
help_en_i[1] => Mux87.IN17
help_en_i[1] => Mux88.IN17
help_en_i[1] => Mux89.IN17
help_en_i[1] => Mux90.IN16
help_en_i[1] => Mux91.IN16
help_en_i[1] => Mux92.IN17
help_en_i[1] => Mux93.IN17
help_en_i[1] => Mux94.IN17
help_en_i[2] => Mux87.IN16
help_en_i[2] => Mux88.IN16
help_en_i[2] => Mux89.IN16
help_en_i[2] => Mux90.IN15
help_en_i[2] => Mux91.IN15
help_en_i[2] => Mux92.IN16
help_en_i[2] => Mux93.IN16
help_en_i[2] => Mux94.IN16
help_en_i[3] => Mux87.IN15
help_en_i[3] => Mux88.IN15
help_en_i[3] => Mux89.IN15
help_en_i[3] => Mux90.IN14
help_en_i[3] => Mux91.IN14
help_en_i[3] => Mux92.IN15
help_en_i[3] => Mux93.IN15
help_en_i[3] => Mux94.IN15
help16_en_i[0] => Mux95.IN3
help16_en_i[0] => Mux96.IN3
help16_en_i[0] => Mux97.IN3
help16_en_i[0] => Mux98.IN3
help16_en_i[0] => Mux99.IN3
help16_en_i[0] => Mux100.IN3
help16_en_i[0] => Mux101.IN3
help16_en_i[0] => Mux102.IN3
help16_en_i[0] => Mux103.IN3
help16_en_i[0] => Mux104.IN3
help16_en_i[0] => Mux105.IN3
help16_en_i[0] => Mux106.IN3
help16_en_i[0] => Mux107.IN3
help16_en_i[0] => Mux108.IN3
help16_en_i[0] => Mux109.IN3
help16_en_i[0] => Mux110.IN3
help16_en_i[1] => Mux95.IN2
help16_en_i[1] => Mux96.IN2
help16_en_i[1] => Mux97.IN2
help16_en_i[1] => Mux98.IN2
help16_en_i[1] => Mux99.IN2
help16_en_i[1] => Mux100.IN2
help16_en_i[1] => Mux101.IN2
help16_en_i[1] => Mux102.IN2
help16_en_i[1] => Mux103.IN2
help16_en_i[1] => Mux104.IN2
help16_en_i[1] => Mux105.IN2
help16_en_i[1] => Mux106.IN2
help16_en_i[1] => Mux107.IN2
help16_en_i[1] => Mux108.IN2
help16_en_i[1] => Mux109.IN2
help16_en_i[1] => Mux110.IN2
helpb_en_i => s_helpb.ENA
inthigh_en_i => s_inthigh.ENA
intlow_en_i => s_intlow.ENA
intpre2_en_i => s_intpre2.ENA
inthigh_d_i => s_inthigh.DATAIN
intlow_d_i => s_intlow.DATAIN
intpre2_d_i => s_intpre2.DATAIN
ext0isr_d_i => s_ext0isr_d.DATAIN
ext1isr_d_i => s_ext1isr_d.DATAIN
ext0isrh_d_i => s_ext0isrh_d.DATAIN
ext1isrh_d_i => s_ext1isrh_d.DATAIN
ext0isr_en_i => s_ext0isr_d.ENA
ext1isr_en_i => s_ext1isr_d.ENA
ext0isrh_en_i => s_ext0isrh_d.ENA
ext1isrh_en_i => s_ext1isrh_d.ENA


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu
rom_data_i[0] => alumux:i_alumux.rom_data_i[0]
rom_data_i[1] => alumux:i_alumux.rom_data_i[1]
rom_data_i[2] => alumux:i_alumux.rom_data_i[2]
rom_data_i[3] => alumux:i_alumux.rom_data_i[3]
rom_data_i[4] => alumux:i_alumux.rom_data_i[4]
rom_data_i[5] => alumux:i_alumux.rom_data_i[5]
rom_data_i[6] => alumux:i_alumux.rom_data_i[6]
rom_data_i[7] => alumux:i_alumux.rom_data_i[7]
ram_data_i[0] => alumux:i_alumux.ram_data_i[0]
ram_data_i[1] => alumux:i_alumux.ram_data_i[1]
ram_data_i[2] => alumux:i_alumux.ram_data_i[2]
ram_data_i[3] => alumux:i_alumux.ram_data_i[3]
ram_data_i[4] => alumux:i_alumux.ram_data_i[4]
ram_data_i[5] => alumux:i_alumux.ram_data_i[5]
ram_data_i[6] => alumux:i_alumux.ram_data_i[6]
ram_data_i[7] => alumux:i_alumux.ram_data_i[7]
acc_i[0] => alumux:i_alumux.acc_i[0]
acc_i[1] => alumux:i_alumux.acc_i[1]
acc_i[2] => alumux:i_alumux.acc_i[2]
acc_i[3] => alumux:i_alumux.acc_i[3]
acc_i[4] => alumux:i_alumux.acc_i[4]
acc_i[5] => alumux:i_alumux.acc_i[5]
acc_i[6] => alumux:i_alumux.acc_i[6]
acc_i[7] => alumux:i_alumux.acc_i[7]
cmd_i[0] => alumux:i_alumux.cmd_i[0]
cmd_i[1] => alumux:i_alumux.cmd_i[1]
cmd_i[2] => alumux:i_alumux.cmd_i[2]
cmd_i[3] => alumux:i_alumux.cmd_i[3]
cmd_i[4] => alumux:i_alumux.cmd_i[4]
cmd_i[5] => alumux:i_alumux.cmd_i[5]
cy_i[0] => alumux:i_alumux.cy_i[0]
cy_i[0] => alucore:i_alucore.cy_i[0]
cy_i[0] => dcml_adjust:gen_dcml_adj1:i_dcml_adjust.cy_i[0]
cy_i[1] => alumux:i_alumux.cy_i[1]
cy_i[1] => alucore:i_alucore.cy_i[1]
cy_i[1] => dcml_adjust:gen_dcml_adj1:i_dcml_adjust.cy_i[1]
ov_i => alumux:i_alumux.ov_i
new_cy_o[0] <= alumux:i_alumux.cy_o[0]
new_cy_o[1] <= alumux:i_alumux.cy_o[1]
new_ov_o <= alumux:i_alumux.ov_o
result_a_o[0] <= alumux:i_alumux.result_a_o[0]
result_a_o[1] <= alumux:i_alumux.result_a_o[1]
result_a_o[2] <= alumux:i_alumux.result_a_o[2]
result_a_o[3] <= alumux:i_alumux.result_a_o[3]
result_a_o[4] <= alumux:i_alumux.result_a_o[4]
result_a_o[5] <= alumux:i_alumux.result_a_o[5]
result_a_o[6] <= alumux:i_alumux.result_a_o[6]
result_a_o[7] <= alumux:i_alumux.result_a_o[7]
result_b_o[0] <= alumux:i_alumux.result_b_o[0]
result_b_o[1] <= alumux:i_alumux.result_b_o[1]
result_b_o[2] <= alumux:i_alumux.result_b_o[2]
result_b_o[3] <= alumux:i_alumux.result_b_o[3]
result_b_o[4] <= alumux:i_alumux.result_b_o[4]
result_b_o[5] <= alumux:i_alumux.result_b_o[5]
result_b_o[6] <= alumux:i_alumux.result_b_o[6]
result_b_o[7] <= alumux:i_alumux.result_b_o[7]


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux
rom_data_i[0] => Mux11.IN46
rom_data_i[0] => Mux11.IN47
rom_data_i[0] => Mux19.IN52
rom_data_i[0] => Mux19.IN53
rom_data_i[0] => Mux19.IN54
rom_data_i[0] => Mux19.IN55
rom_data_i[0] => Mux19.IN56
rom_data_i[0] => Mux19.IN57
rom_data_i[0] => Mux77.IN58
rom_data_i[0] => Mux77.IN59
rom_data_i[0] => Mux77.IN60
rom_data_i[1] => Mux10.IN46
rom_data_i[1] => Mux10.IN47
rom_data_i[1] => Mux18.IN52
rom_data_i[1] => Mux18.IN53
rom_data_i[1] => Mux18.IN54
rom_data_i[1] => Mux18.IN55
rom_data_i[1] => Mux18.IN56
rom_data_i[1] => Mux18.IN57
rom_data_i[1] => Mux76.IN58
rom_data_i[1] => Mux76.IN59
rom_data_i[1] => Mux76.IN60
rom_data_i[2] => Mux9.IN46
rom_data_i[2] => Mux9.IN47
rom_data_i[2] => Mux17.IN52
rom_data_i[2] => Mux17.IN53
rom_data_i[2] => Mux17.IN54
rom_data_i[2] => Mux17.IN55
rom_data_i[2] => Mux17.IN56
rom_data_i[2] => Mux17.IN57
rom_data_i[2] => Mux75.IN58
rom_data_i[2] => Mux75.IN59
rom_data_i[2] => Mux75.IN60
rom_data_i[3] => Mux8.IN46
rom_data_i[3] => Mux8.IN47
rom_data_i[3] => Mux16.IN52
rom_data_i[3] => Mux16.IN53
rom_data_i[3] => Mux16.IN54
rom_data_i[3] => Mux16.IN55
rom_data_i[3] => Mux16.IN56
rom_data_i[3] => Mux16.IN57
rom_data_i[3] => Mux74.IN58
rom_data_i[3] => Mux74.IN59
rom_data_i[3] => Mux74.IN60
rom_data_i[4] => Mux7.IN46
rom_data_i[4] => Mux7.IN47
rom_data_i[4] => Mux15.IN52
rom_data_i[4] => Mux15.IN53
rom_data_i[4] => Mux15.IN54
rom_data_i[4] => Mux15.IN55
rom_data_i[4] => Mux15.IN56
rom_data_i[4] => Mux15.IN57
rom_data_i[4] => Mux73.IN58
rom_data_i[4] => Mux73.IN59
rom_data_i[4] => Mux73.IN60
rom_data_i[5] => Mux6.IN46
rom_data_i[5] => Mux6.IN47
rom_data_i[5] => Mux14.IN52
rom_data_i[5] => Mux14.IN53
rom_data_i[5] => Mux14.IN54
rom_data_i[5] => Mux14.IN55
rom_data_i[5] => Mux14.IN56
rom_data_i[5] => Mux14.IN57
rom_data_i[5] => Mux72.IN58
rom_data_i[5] => Mux72.IN59
rom_data_i[5] => Mux72.IN60
rom_data_i[6] => Mux5.IN46
rom_data_i[6] => Mux5.IN47
rom_data_i[6] => Mux13.IN52
rom_data_i[6] => Mux13.IN53
rom_data_i[6] => Mux13.IN54
rom_data_i[6] => Mux13.IN55
rom_data_i[6] => Mux13.IN56
rom_data_i[6] => Mux13.IN57
rom_data_i[6] => Mux71.IN58
rom_data_i[6] => Mux71.IN59
rom_data_i[6] => Mux71.IN60
rom_data_i[7] => Mux4.IN46
rom_data_i[7] => Mux4.IN47
rom_data_i[7] => Mux12.IN52
rom_data_i[7] => Mux12.IN53
rom_data_i[7] => Mux12.IN54
rom_data_i[7] => Mux12.IN55
rom_data_i[7] => Mux12.IN56
rom_data_i[7] => Mux12.IN57
rom_data_i[7] => Mux70.IN58
rom_data_i[7] => Mux70.IN59
rom_data_i[7] => Mux70.IN60
ram_data_i[0] => Mux11.IN48
ram_data_i[0] => Mux11.IN49
ram_data_i[0] => Mux11.IN50
ram_data_i[0] => Mux19.IN58
ram_data_i[0] => Mux19.IN59
ram_data_i[0] => Mux19.IN60
ram_data_i[0] => Mux19.IN61
ram_data_i[0] => Mux19.IN62
ram_data_i[0] => Mux19.IN63
ram_data_i[0] => Mux43.IN63
ram_data_i[0] => Mux59.IN63
ram_data_i[0] => Mux69.IN54
ram_data_i[0] => Mux69.IN55
ram_data_i[0] => Mux77.IN61
ram_data_i[0] => Mux77.IN62
ram_data_i[0] => Mux77.IN63
ram_data_i[0] => Equal0.IN7
ram_data_i[1] => Mux10.IN48
ram_data_i[1] => Mux10.IN49
ram_data_i[1] => Mux10.IN50
ram_data_i[1] => Mux18.IN58
ram_data_i[1] => Mux18.IN59
ram_data_i[1] => Mux18.IN60
ram_data_i[1] => Mux18.IN61
ram_data_i[1] => Mux18.IN62
ram_data_i[1] => Mux18.IN63
ram_data_i[1] => Mux42.IN63
ram_data_i[1] => Mux58.IN63
ram_data_i[1] => Mux68.IN54
ram_data_i[1] => Mux68.IN55
ram_data_i[1] => Mux76.IN61
ram_data_i[1] => Mux76.IN62
ram_data_i[1] => Mux76.IN63
ram_data_i[1] => Equal0.IN6
ram_data_i[2] => Mux9.IN48
ram_data_i[2] => Mux9.IN49
ram_data_i[2] => Mux9.IN50
ram_data_i[2] => Mux17.IN58
ram_data_i[2] => Mux17.IN59
ram_data_i[2] => Mux17.IN60
ram_data_i[2] => Mux17.IN61
ram_data_i[2] => Mux17.IN62
ram_data_i[2] => Mux17.IN63
ram_data_i[2] => Mux41.IN63
ram_data_i[2] => Mux57.IN63
ram_data_i[2] => Mux67.IN54
ram_data_i[2] => Mux67.IN55
ram_data_i[2] => Mux75.IN61
ram_data_i[2] => Mux75.IN62
ram_data_i[2] => Mux75.IN63
ram_data_i[2] => Equal0.IN5
ram_data_i[3] => Mux8.IN48
ram_data_i[3] => Mux8.IN49
ram_data_i[3] => Mux8.IN50
ram_data_i[3] => Mux16.IN58
ram_data_i[3] => Mux16.IN59
ram_data_i[3] => Mux16.IN60
ram_data_i[3] => Mux16.IN61
ram_data_i[3] => Mux16.IN62
ram_data_i[3] => Mux16.IN63
ram_data_i[3] => Mux40.IN63
ram_data_i[3] => Mux56.IN63
ram_data_i[3] => Mux66.IN54
ram_data_i[3] => Mux66.IN55
ram_data_i[3] => Mux74.IN61
ram_data_i[3] => Mux74.IN62
ram_data_i[3] => Mux74.IN63
ram_data_i[3] => Equal0.IN4
ram_data_i[4] => Mux7.IN48
ram_data_i[4] => Mux7.IN49
ram_data_i[4] => Mux7.IN50
ram_data_i[4] => Mux15.IN58
ram_data_i[4] => Mux15.IN59
ram_data_i[4] => Mux15.IN60
ram_data_i[4] => Mux15.IN61
ram_data_i[4] => Mux15.IN62
ram_data_i[4] => Mux15.IN63
ram_data_i[4] => Mux39.IN63
ram_data_i[4] => Mux55.IN63
ram_data_i[4] => Mux65.IN54
ram_data_i[4] => Mux65.IN55
ram_data_i[4] => Mux73.IN61
ram_data_i[4] => Mux73.IN62
ram_data_i[4] => Mux73.IN63
ram_data_i[4] => Equal0.IN3
ram_data_i[5] => Mux6.IN48
ram_data_i[5] => Mux6.IN49
ram_data_i[5] => Mux6.IN50
ram_data_i[5] => Mux14.IN58
ram_data_i[5] => Mux14.IN59
ram_data_i[5] => Mux14.IN60
ram_data_i[5] => Mux14.IN61
ram_data_i[5] => Mux14.IN62
ram_data_i[5] => Mux14.IN63
ram_data_i[5] => Mux38.IN63
ram_data_i[5] => Mux54.IN63
ram_data_i[5] => Mux64.IN54
ram_data_i[5] => Mux64.IN55
ram_data_i[5] => Mux72.IN61
ram_data_i[5] => Mux72.IN62
ram_data_i[5] => Mux72.IN63
ram_data_i[5] => Equal0.IN2
ram_data_i[6] => Mux5.IN48
ram_data_i[6] => Mux5.IN49
ram_data_i[6] => Mux5.IN50
ram_data_i[6] => Mux13.IN58
ram_data_i[6] => Mux13.IN59
ram_data_i[6] => Mux13.IN60
ram_data_i[6] => Mux13.IN61
ram_data_i[6] => Mux13.IN62
ram_data_i[6] => Mux13.IN63
ram_data_i[6] => Mux37.IN63
ram_data_i[6] => Mux53.IN63
ram_data_i[6] => Mux63.IN54
ram_data_i[6] => Mux63.IN55
ram_data_i[6] => Mux71.IN61
ram_data_i[6] => Mux71.IN62
ram_data_i[6] => Mux71.IN63
ram_data_i[6] => Equal0.IN1
ram_data_i[7] => Mux4.IN48
ram_data_i[7] => Mux4.IN49
ram_data_i[7] => Mux4.IN50
ram_data_i[7] => Mux12.IN58
ram_data_i[7] => Mux12.IN59
ram_data_i[7] => Mux12.IN60
ram_data_i[7] => Mux12.IN61
ram_data_i[7] => Mux12.IN62
ram_data_i[7] => Mux12.IN63
ram_data_i[7] => Mux36.IN63
ram_data_i[7] => Mux52.IN63
ram_data_i[7] => Mux62.IN54
ram_data_i[7] => Mux62.IN55
ram_data_i[7] => Mux70.IN61
ram_data_i[7] => Mux70.IN62
ram_data_i[7] => Mux70.IN63
ram_data_i[7] => Equal0.IN0
acc_i[0] => Mux11.IN51
acc_i[0] => Mux11.IN52
acc_i[0] => Mux11.IN53
acc_i[0] => Mux11.IN54
acc_i[0] => Mux11.IN55
acc_i[0] => Mux11.IN56
acc_i[0] => Mux11.IN57
acc_i[0] => Mux11.IN58
acc_i[0] => Mux11.IN59
acc_i[0] => Mux11.IN60
acc_i[0] => Mux11.IN61
acc_i[0] => Mux11.IN62
acc_i[0] => Mux11.IN63
acc_i[0] => Mux27.IN63
acc_i[0] => Mux35.IN63
acc_i[0] => Mux51.IN63
acc_i[0] => Mux69.IN56
acc_i[0] => Mux69.IN57
acc_i[0] => Mux69.IN58
acc_i[0] => Mux69.IN59
acc_i[0] => Mux69.IN60
acc_i[0] => Mux69.IN61
acc_i[0] => Mux69.IN62
acc_i[0] => Mux69.IN63
acc_i[1] => Mux10.IN51
acc_i[1] => Mux10.IN52
acc_i[1] => Mux10.IN53
acc_i[1] => Mux10.IN54
acc_i[1] => Mux10.IN55
acc_i[1] => Mux10.IN56
acc_i[1] => Mux10.IN57
acc_i[1] => Mux10.IN58
acc_i[1] => Mux10.IN59
acc_i[1] => Mux10.IN60
acc_i[1] => Mux10.IN61
acc_i[1] => Mux10.IN62
acc_i[1] => Mux10.IN63
acc_i[1] => Mux26.IN63
acc_i[1] => Mux34.IN63
acc_i[1] => Mux50.IN63
acc_i[1] => Mux68.IN56
acc_i[1] => Mux68.IN57
acc_i[1] => Mux68.IN58
acc_i[1] => Mux68.IN59
acc_i[1] => Mux68.IN60
acc_i[1] => Mux68.IN61
acc_i[1] => Mux68.IN62
acc_i[1] => Mux68.IN63
acc_i[2] => Mux9.IN51
acc_i[2] => Mux9.IN52
acc_i[2] => Mux9.IN53
acc_i[2] => Mux9.IN54
acc_i[2] => Mux9.IN55
acc_i[2] => Mux9.IN56
acc_i[2] => Mux9.IN57
acc_i[2] => Mux9.IN58
acc_i[2] => Mux9.IN59
acc_i[2] => Mux9.IN60
acc_i[2] => Mux9.IN61
acc_i[2] => Mux9.IN62
acc_i[2] => Mux9.IN63
acc_i[2] => Mux25.IN63
acc_i[2] => Mux33.IN63
acc_i[2] => Mux49.IN63
acc_i[2] => Mux67.IN56
acc_i[2] => Mux67.IN57
acc_i[2] => Mux67.IN58
acc_i[2] => Mux67.IN59
acc_i[2] => Mux67.IN60
acc_i[2] => Mux67.IN61
acc_i[2] => Mux67.IN62
acc_i[2] => Mux67.IN63
acc_i[3] => Mux8.IN51
acc_i[3] => Mux8.IN52
acc_i[3] => Mux8.IN53
acc_i[3] => Mux8.IN54
acc_i[3] => Mux8.IN55
acc_i[3] => Mux8.IN56
acc_i[3] => Mux8.IN57
acc_i[3] => Mux8.IN58
acc_i[3] => Mux8.IN59
acc_i[3] => Mux8.IN60
acc_i[3] => Mux8.IN61
acc_i[3] => Mux8.IN62
acc_i[3] => Mux8.IN63
acc_i[3] => Mux24.IN63
acc_i[3] => Mux32.IN63
acc_i[3] => Mux48.IN63
acc_i[3] => Mux66.IN56
acc_i[3] => Mux66.IN57
acc_i[3] => Mux66.IN58
acc_i[3] => Mux66.IN59
acc_i[3] => Mux66.IN60
acc_i[3] => Mux66.IN61
acc_i[3] => Mux66.IN62
acc_i[3] => Mux66.IN63
acc_i[4] => Mux7.IN51
acc_i[4] => Mux7.IN52
acc_i[4] => Mux7.IN53
acc_i[4] => Mux7.IN54
acc_i[4] => Mux7.IN55
acc_i[4] => Mux7.IN56
acc_i[4] => Mux7.IN57
acc_i[4] => Mux7.IN58
acc_i[4] => Mux7.IN59
acc_i[4] => Mux7.IN60
acc_i[4] => Mux7.IN61
acc_i[4] => Mux7.IN62
acc_i[4] => Mux7.IN63
acc_i[4] => Mux23.IN63
acc_i[4] => Mux31.IN63
acc_i[4] => Mux47.IN63
acc_i[4] => Mux65.IN56
acc_i[4] => Mux65.IN57
acc_i[4] => Mux65.IN58
acc_i[4] => Mux65.IN59
acc_i[4] => Mux65.IN60
acc_i[4] => Mux65.IN61
acc_i[4] => Mux65.IN62
acc_i[4] => Mux65.IN63
acc_i[5] => Mux6.IN51
acc_i[5] => Mux6.IN52
acc_i[5] => Mux6.IN53
acc_i[5] => Mux6.IN54
acc_i[5] => Mux6.IN55
acc_i[5] => Mux6.IN56
acc_i[5] => Mux6.IN57
acc_i[5] => Mux6.IN58
acc_i[5] => Mux6.IN59
acc_i[5] => Mux6.IN60
acc_i[5] => Mux6.IN61
acc_i[5] => Mux6.IN62
acc_i[5] => Mux6.IN63
acc_i[5] => Mux22.IN63
acc_i[5] => Mux30.IN63
acc_i[5] => Mux46.IN63
acc_i[5] => Mux64.IN56
acc_i[5] => Mux64.IN57
acc_i[5] => Mux64.IN58
acc_i[5] => Mux64.IN59
acc_i[5] => Mux64.IN60
acc_i[5] => Mux64.IN61
acc_i[5] => Mux64.IN62
acc_i[5] => Mux64.IN63
acc_i[6] => Mux5.IN51
acc_i[6] => Mux5.IN52
acc_i[6] => Mux5.IN53
acc_i[6] => Mux5.IN54
acc_i[6] => Mux5.IN55
acc_i[6] => Mux5.IN56
acc_i[6] => Mux5.IN57
acc_i[6] => Mux5.IN58
acc_i[6] => Mux5.IN59
acc_i[6] => Mux5.IN60
acc_i[6] => Mux5.IN61
acc_i[6] => Mux5.IN62
acc_i[6] => Mux5.IN63
acc_i[6] => Mux21.IN63
acc_i[6] => Mux29.IN63
acc_i[6] => Mux45.IN63
acc_i[6] => Mux63.IN56
acc_i[6] => Mux63.IN57
acc_i[6] => Mux63.IN58
acc_i[6] => Mux63.IN59
acc_i[6] => Mux63.IN60
acc_i[6] => Mux63.IN61
acc_i[6] => Mux63.IN62
acc_i[6] => Mux63.IN63
acc_i[7] => Mux4.IN51
acc_i[7] => Mux4.IN52
acc_i[7] => Mux4.IN53
acc_i[7] => Mux4.IN54
acc_i[7] => Mux4.IN55
acc_i[7] => Mux4.IN56
acc_i[7] => Mux4.IN57
acc_i[7] => Mux4.IN58
acc_i[7] => Mux4.IN59
acc_i[7] => Mux4.IN60
acc_i[7] => Mux4.IN61
acc_i[7] => Mux4.IN62
acc_i[7] => Mux4.IN63
acc_i[7] => Mux20.IN63
acc_i[7] => Mux28.IN63
acc_i[7] => Mux44.IN63
acc_i[7] => Mux62.IN56
acc_i[7] => Mux62.IN57
acc_i[7] => Mux62.IN58
acc_i[7] => Mux62.IN59
acc_i[7] => Mux62.IN60
acc_i[7] => Mux62.IN61
acc_i[7] => Mux62.IN62
acc_i[7] => Mux62.IN63
cmd_i[0] => Mux0.IN69
cmd_i[0] => Mux1.IN69
cmd_i[0] => Mux2.IN69
cmd_i[0] => Mux3.IN69
cmd_i[0] => Mux4.IN69
cmd_i[0] => Mux5.IN69
cmd_i[0] => Mux6.IN69
cmd_i[0] => Mux7.IN69
cmd_i[0] => Mux8.IN69
cmd_i[0] => Mux9.IN69
cmd_i[0] => Mux10.IN69
cmd_i[0] => Mux11.IN69
cmd_i[0] => Mux12.IN69
cmd_i[0] => Mux13.IN69
cmd_i[0] => Mux14.IN69
cmd_i[0] => Mux15.IN69
cmd_i[0] => Mux16.IN69
cmd_i[0] => Mux17.IN69
cmd_i[0] => Mux18.IN69
cmd_i[0] => Mux19.IN69
cmd_i[0] => Mux20.IN69
cmd_i[0] => Mux21.IN69
cmd_i[0] => Mux22.IN69
cmd_i[0] => Mux23.IN69
cmd_i[0] => Mux24.IN69
cmd_i[0] => Mux25.IN69
cmd_i[0] => Mux26.IN69
cmd_i[0] => Mux27.IN69
cmd_i[0] => Mux28.IN69
cmd_i[0] => Mux29.IN69
cmd_i[0] => Mux30.IN69
cmd_i[0] => Mux31.IN69
cmd_i[0] => Mux32.IN69
cmd_i[0] => Mux33.IN69
cmd_i[0] => Mux34.IN69
cmd_i[0] => Mux35.IN69
cmd_i[0] => Mux36.IN69
cmd_i[0] => Mux37.IN69
cmd_i[0] => Mux38.IN69
cmd_i[0] => Mux39.IN69
cmd_i[0] => Mux40.IN69
cmd_i[0] => Mux41.IN69
cmd_i[0] => Mux42.IN69
cmd_i[0] => Mux43.IN69
cmd_i[0] => Mux44.IN69
cmd_i[0] => Mux45.IN69
cmd_i[0] => Mux46.IN69
cmd_i[0] => Mux47.IN69
cmd_i[0] => Mux48.IN69
cmd_i[0] => Mux49.IN69
cmd_i[0] => Mux50.IN69
cmd_i[0] => Mux51.IN69
cmd_i[0] => Mux52.IN69
cmd_i[0] => Mux53.IN69
cmd_i[0] => Mux54.IN69
cmd_i[0] => Mux55.IN69
cmd_i[0] => Mux56.IN69
cmd_i[0] => Mux57.IN69
cmd_i[0] => Mux58.IN69
cmd_i[0] => Mux59.IN69
cmd_i[0] => Mux60.IN69
cmd_i[0] => Mux61.IN65
cmd_i[0] => Mux62.IN69
cmd_i[0] => Mux63.IN69
cmd_i[0] => Mux64.IN69
cmd_i[0] => Mux65.IN69
cmd_i[0] => Mux66.IN69
cmd_i[0] => Mux67.IN69
cmd_i[0] => Mux68.IN69
cmd_i[0] => Mux69.IN69
cmd_i[0] => Mux70.IN69
cmd_i[0] => Mux71.IN69
cmd_i[0] => Mux72.IN69
cmd_i[0] => Mux73.IN69
cmd_i[0] => Mux74.IN69
cmd_i[0] => Mux75.IN69
cmd_i[0] => Mux76.IN69
cmd_i[0] => Mux77.IN69
cmd_i[0] => Mux78.IN5
cmd_i[0] => Mux79.IN5
cmd_i[0] => Mux80.IN5
cmd_i[0] => Mux81.IN5
cmd_i[0] => Mux82.IN5
cmd_i[0] => Mux83.IN5
cmd_i[0] => Mux84.IN5
cmd_i[0] => Mux85.IN5
cmd_i[0] => Mux86.IN67
cmd_i[0] => Mux87.IN67
cmd_i[0] => Mux88.IN67
cmd_i[0] => Mux89.IN67
cmd_i[0] => Mux90.IN67
cmd_i[0] => Mux91.IN67
cmd_i[0] => Mux92.IN67
cmd_i[0] => Mux93.IN67
cmd_i[0] => Mux94.IN7
cmd_i[0] => Mux95.IN7
cmd_i[0] => Mux96.IN7
cmd_i[1] => Mux0.IN68
cmd_i[1] => Mux1.IN68
cmd_i[1] => Mux2.IN68
cmd_i[1] => Mux3.IN68
cmd_i[1] => Mux4.IN68
cmd_i[1] => Mux5.IN68
cmd_i[1] => Mux6.IN68
cmd_i[1] => Mux7.IN68
cmd_i[1] => Mux8.IN68
cmd_i[1] => Mux9.IN68
cmd_i[1] => Mux10.IN68
cmd_i[1] => Mux11.IN68
cmd_i[1] => Mux12.IN68
cmd_i[1] => Mux13.IN68
cmd_i[1] => Mux14.IN68
cmd_i[1] => Mux15.IN68
cmd_i[1] => Mux16.IN68
cmd_i[1] => Mux17.IN68
cmd_i[1] => Mux18.IN68
cmd_i[1] => Mux19.IN68
cmd_i[1] => Mux20.IN68
cmd_i[1] => Mux21.IN68
cmd_i[1] => Mux22.IN68
cmd_i[1] => Mux23.IN68
cmd_i[1] => Mux24.IN68
cmd_i[1] => Mux25.IN68
cmd_i[1] => Mux26.IN68
cmd_i[1] => Mux27.IN68
cmd_i[1] => Mux28.IN68
cmd_i[1] => Mux29.IN68
cmd_i[1] => Mux30.IN68
cmd_i[1] => Mux31.IN68
cmd_i[1] => Mux32.IN68
cmd_i[1] => Mux33.IN68
cmd_i[1] => Mux34.IN68
cmd_i[1] => Mux35.IN68
cmd_i[1] => Mux36.IN68
cmd_i[1] => Mux37.IN68
cmd_i[1] => Mux38.IN68
cmd_i[1] => Mux39.IN68
cmd_i[1] => Mux40.IN68
cmd_i[1] => Mux41.IN68
cmd_i[1] => Mux42.IN68
cmd_i[1] => Mux43.IN68
cmd_i[1] => Mux44.IN68
cmd_i[1] => Mux45.IN68
cmd_i[1] => Mux46.IN68
cmd_i[1] => Mux47.IN68
cmd_i[1] => Mux48.IN68
cmd_i[1] => Mux49.IN68
cmd_i[1] => Mux50.IN68
cmd_i[1] => Mux51.IN68
cmd_i[1] => Mux52.IN68
cmd_i[1] => Mux53.IN68
cmd_i[1] => Mux54.IN68
cmd_i[1] => Mux55.IN68
cmd_i[1] => Mux56.IN68
cmd_i[1] => Mux57.IN68
cmd_i[1] => Mux58.IN68
cmd_i[1] => Mux59.IN68
cmd_i[1] => Mux60.IN68
cmd_i[1] => Mux61.IN64
cmd_i[1] => Mux62.IN68
cmd_i[1] => Mux63.IN68
cmd_i[1] => Mux64.IN68
cmd_i[1] => Mux65.IN68
cmd_i[1] => Mux66.IN68
cmd_i[1] => Mux67.IN68
cmd_i[1] => Mux68.IN68
cmd_i[1] => Mux69.IN68
cmd_i[1] => Mux70.IN68
cmd_i[1] => Mux71.IN68
cmd_i[1] => Mux72.IN68
cmd_i[1] => Mux73.IN68
cmd_i[1] => Mux74.IN68
cmd_i[1] => Mux75.IN68
cmd_i[1] => Mux76.IN68
cmd_i[1] => Mux77.IN68
cmd_i[1] => Mux78.IN4
cmd_i[1] => Mux79.IN4
cmd_i[1] => Mux80.IN4
cmd_i[1] => Mux81.IN4
cmd_i[1] => Mux82.IN4
cmd_i[1] => Mux83.IN4
cmd_i[1] => Mux84.IN4
cmd_i[1] => Mux85.IN4
cmd_i[1] => Mux86.IN66
cmd_i[1] => Mux87.IN66
cmd_i[1] => Mux88.IN66
cmd_i[1] => Mux89.IN66
cmd_i[1] => Mux90.IN66
cmd_i[1] => Mux91.IN66
cmd_i[1] => Mux92.IN66
cmd_i[1] => Mux93.IN66
cmd_i[1] => Mux94.IN6
cmd_i[1] => Mux95.IN6
cmd_i[1] => Mux96.IN6
cmd_i[2] => Mux0.IN67
cmd_i[2] => Mux1.IN67
cmd_i[2] => Mux2.IN67
cmd_i[2] => Mux3.IN67
cmd_i[2] => Mux4.IN67
cmd_i[2] => Mux5.IN67
cmd_i[2] => Mux6.IN67
cmd_i[2] => Mux7.IN67
cmd_i[2] => Mux8.IN67
cmd_i[2] => Mux9.IN67
cmd_i[2] => Mux10.IN67
cmd_i[2] => Mux11.IN67
cmd_i[2] => Mux12.IN67
cmd_i[2] => Mux13.IN67
cmd_i[2] => Mux14.IN67
cmd_i[2] => Mux15.IN67
cmd_i[2] => Mux16.IN67
cmd_i[2] => Mux17.IN67
cmd_i[2] => Mux18.IN67
cmd_i[2] => Mux19.IN67
cmd_i[2] => Mux20.IN67
cmd_i[2] => Mux21.IN67
cmd_i[2] => Mux22.IN67
cmd_i[2] => Mux23.IN67
cmd_i[2] => Mux24.IN67
cmd_i[2] => Mux25.IN67
cmd_i[2] => Mux26.IN67
cmd_i[2] => Mux27.IN67
cmd_i[2] => Mux28.IN67
cmd_i[2] => Mux29.IN67
cmd_i[2] => Mux30.IN67
cmd_i[2] => Mux31.IN67
cmd_i[2] => Mux32.IN67
cmd_i[2] => Mux33.IN67
cmd_i[2] => Mux34.IN67
cmd_i[2] => Mux35.IN67
cmd_i[2] => Mux36.IN67
cmd_i[2] => Mux37.IN67
cmd_i[2] => Mux38.IN67
cmd_i[2] => Mux39.IN67
cmd_i[2] => Mux40.IN67
cmd_i[2] => Mux41.IN67
cmd_i[2] => Mux42.IN67
cmd_i[2] => Mux43.IN67
cmd_i[2] => Mux44.IN67
cmd_i[2] => Mux45.IN67
cmd_i[2] => Mux46.IN67
cmd_i[2] => Mux47.IN67
cmd_i[2] => Mux48.IN67
cmd_i[2] => Mux49.IN67
cmd_i[2] => Mux50.IN67
cmd_i[2] => Mux51.IN67
cmd_i[2] => Mux52.IN67
cmd_i[2] => Mux53.IN67
cmd_i[2] => Mux54.IN67
cmd_i[2] => Mux55.IN67
cmd_i[2] => Mux56.IN67
cmd_i[2] => Mux57.IN67
cmd_i[2] => Mux58.IN67
cmd_i[2] => Mux59.IN67
cmd_i[2] => Mux60.IN67
cmd_i[2] => Mux61.IN63
cmd_i[2] => Mux62.IN67
cmd_i[2] => Mux63.IN67
cmd_i[2] => Mux64.IN67
cmd_i[2] => Mux65.IN67
cmd_i[2] => Mux66.IN67
cmd_i[2] => Mux67.IN67
cmd_i[2] => Mux68.IN67
cmd_i[2] => Mux69.IN67
cmd_i[2] => Mux70.IN67
cmd_i[2] => Mux71.IN67
cmd_i[2] => Mux72.IN67
cmd_i[2] => Mux73.IN67
cmd_i[2] => Mux74.IN67
cmd_i[2] => Mux75.IN67
cmd_i[2] => Mux76.IN67
cmd_i[2] => Mux77.IN67
cmd_i[2] => Mux78.IN3
cmd_i[2] => Mux79.IN3
cmd_i[2] => Mux80.IN3
cmd_i[2] => Mux81.IN3
cmd_i[2] => Mux82.IN3
cmd_i[2] => Mux83.IN3
cmd_i[2] => Mux84.IN3
cmd_i[2] => Mux85.IN3
cmd_i[2] => Mux86.IN65
cmd_i[2] => Mux87.IN65
cmd_i[2] => Mux88.IN65
cmd_i[2] => Mux89.IN65
cmd_i[2] => Mux90.IN65
cmd_i[2] => Mux91.IN65
cmd_i[2] => Mux92.IN65
cmd_i[2] => Mux93.IN65
cmd_i[2] => Mux94.IN5
cmd_i[2] => Mux95.IN5
cmd_i[2] => Mux96.IN5
cmd_i[3] => Mux0.IN66
cmd_i[3] => Mux1.IN66
cmd_i[3] => Mux2.IN66
cmd_i[3] => Mux3.IN66
cmd_i[3] => Mux4.IN66
cmd_i[3] => Mux5.IN66
cmd_i[3] => Mux6.IN66
cmd_i[3] => Mux7.IN66
cmd_i[3] => Mux8.IN66
cmd_i[3] => Mux9.IN66
cmd_i[3] => Mux10.IN66
cmd_i[3] => Mux11.IN66
cmd_i[3] => Mux12.IN66
cmd_i[3] => Mux13.IN66
cmd_i[3] => Mux14.IN66
cmd_i[3] => Mux15.IN66
cmd_i[3] => Mux16.IN66
cmd_i[3] => Mux17.IN66
cmd_i[3] => Mux18.IN66
cmd_i[3] => Mux19.IN66
cmd_i[3] => Mux20.IN66
cmd_i[3] => Mux21.IN66
cmd_i[3] => Mux22.IN66
cmd_i[3] => Mux23.IN66
cmd_i[3] => Mux24.IN66
cmd_i[3] => Mux25.IN66
cmd_i[3] => Mux26.IN66
cmd_i[3] => Mux27.IN66
cmd_i[3] => Mux28.IN66
cmd_i[3] => Mux29.IN66
cmd_i[3] => Mux30.IN66
cmd_i[3] => Mux31.IN66
cmd_i[3] => Mux32.IN66
cmd_i[3] => Mux33.IN66
cmd_i[3] => Mux34.IN66
cmd_i[3] => Mux35.IN66
cmd_i[3] => Mux36.IN66
cmd_i[3] => Mux37.IN66
cmd_i[3] => Mux38.IN66
cmd_i[3] => Mux39.IN66
cmd_i[3] => Mux40.IN66
cmd_i[3] => Mux41.IN66
cmd_i[3] => Mux42.IN66
cmd_i[3] => Mux43.IN66
cmd_i[3] => Mux44.IN66
cmd_i[3] => Mux45.IN66
cmd_i[3] => Mux46.IN66
cmd_i[3] => Mux47.IN66
cmd_i[3] => Mux48.IN66
cmd_i[3] => Mux49.IN66
cmd_i[3] => Mux50.IN66
cmd_i[3] => Mux51.IN66
cmd_i[3] => Mux52.IN66
cmd_i[3] => Mux53.IN66
cmd_i[3] => Mux54.IN66
cmd_i[3] => Mux55.IN66
cmd_i[3] => Mux56.IN66
cmd_i[3] => Mux57.IN66
cmd_i[3] => Mux58.IN66
cmd_i[3] => Mux59.IN66
cmd_i[3] => Mux60.IN66
cmd_i[3] => Mux61.IN62
cmd_i[3] => Mux62.IN66
cmd_i[3] => Mux63.IN66
cmd_i[3] => Mux64.IN66
cmd_i[3] => Mux65.IN66
cmd_i[3] => Mux66.IN66
cmd_i[3] => Mux67.IN66
cmd_i[3] => Mux68.IN66
cmd_i[3] => Mux69.IN66
cmd_i[3] => Mux70.IN66
cmd_i[3] => Mux71.IN66
cmd_i[3] => Mux72.IN66
cmd_i[3] => Mux73.IN66
cmd_i[3] => Mux74.IN66
cmd_i[3] => Mux75.IN66
cmd_i[3] => Mux76.IN66
cmd_i[3] => Mux77.IN66
cmd_i[3] => Mux78.IN2
cmd_i[3] => Mux79.IN2
cmd_i[3] => Mux80.IN2
cmd_i[3] => Mux81.IN2
cmd_i[3] => Mux82.IN2
cmd_i[3] => Mux83.IN2
cmd_i[3] => Mux84.IN2
cmd_i[3] => Mux85.IN2
cmd_i[3] => Mux86.IN64
cmd_i[3] => Mux87.IN64
cmd_i[3] => Mux88.IN64
cmd_i[3] => Mux89.IN64
cmd_i[3] => Mux90.IN64
cmd_i[3] => Mux91.IN64
cmd_i[3] => Mux92.IN64
cmd_i[3] => Mux93.IN64
cmd_i[3] => Mux94.IN4
cmd_i[3] => Mux95.IN4
cmd_i[3] => Mux96.IN4
cmd_i[4] => Mux0.IN65
cmd_i[4] => Mux1.IN65
cmd_i[4] => Mux2.IN65
cmd_i[4] => Mux3.IN65
cmd_i[4] => Mux4.IN65
cmd_i[4] => Mux5.IN65
cmd_i[4] => Mux6.IN65
cmd_i[4] => Mux7.IN65
cmd_i[4] => Mux8.IN65
cmd_i[4] => Mux9.IN65
cmd_i[4] => Mux10.IN65
cmd_i[4] => Mux11.IN65
cmd_i[4] => Mux12.IN65
cmd_i[4] => Mux13.IN65
cmd_i[4] => Mux14.IN65
cmd_i[4] => Mux15.IN65
cmd_i[4] => Mux16.IN65
cmd_i[4] => Mux17.IN65
cmd_i[4] => Mux18.IN65
cmd_i[4] => Mux19.IN65
cmd_i[4] => Mux20.IN65
cmd_i[4] => Mux21.IN65
cmd_i[4] => Mux22.IN65
cmd_i[4] => Mux23.IN65
cmd_i[4] => Mux24.IN65
cmd_i[4] => Mux25.IN65
cmd_i[4] => Mux26.IN65
cmd_i[4] => Mux27.IN65
cmd_i[4] => Mux28.IN65
cmd_i[4] => Mux29.IN65
cmd_i[4] => Mux30.IN65
cmd_i[4] => Mux31.IN65
cmd_i[4] => Mux32.IN65
cmd_i[4] => Mux33.IN65
cmd_i[4] => Mux34.IN65
cmd_i[4] => Mux35.IN65
cmd_i[4] => Mux36.IN65
cmd_i[4] => Mux37.IN65
cmd_i[4] => Mux38.IN65
cmd_i[4] => Mux39.IN65
cmd_i[4] => Mux40.IN65
cmd_i[4] => Mux41.IN65
cmd_i[4] => Mux42.IN65
cmd_i[4] => Mux43.IN65
cmd_i[4] => Mux44.IN65
cmd_i[4] => Mux45.IN65
cmd_i[4] => Mux46.IN65
cmd_i[4] => Mux47.IN65
cmd_i[4] => Mux48.IN65
cmd_i[4] => Mux49.IN65
cmd_i[4] => Mux50.IN65
cmd_i[4] => Mux51.IN65
cmd_i[4] => Mux52.IN65
cmd_i[4] => Mux53.IN65
cmd_i[4] => Mux54.IN65
cmd_i[4] => Mux55.IN65
cmd_i[4] => Mux56.IN65
cmd_i[4] => Mux57.IN65
cmd_i[4] => Mux58.IN65
cmd_i[4] => Mux59.IN65
cmd_i[4] => Mux60.IN65
cmd_i[4] => Mux61.IN61
cmd_i[4] => Mux62.IN65
cmd_i[4] => Mux63.IN65
cmd_i[4] => Mux64.IN65
cmd_i[4] => Mux65.IN65
cmd_i[4] => Mux66.IN65
cmd_i[4] => Mux67.IN65
cmd_i[4] => Mux68.IN65
cmd_i[4] => Mux69.IN65
cmd_i[4] => Mux70.IN65
cmd_i[4] => Mux71.IN65
cmd_i[4] => Mux72.IN65
cmd_i[4] => Mux73.IN65
cmd_i[4] => Mux74.IN65
cmd_i[4] => Mux75.IN65
cmd_i[4] => Mux76.IN65
cmd_i[4] => Mux77.IN65
cmd_i[4] => Mux78.IN1
cmd_i[4] => Mux79.IN1
cmd_i[4] => Mux80.IN1
cmd_i[4] => Mux81.IN1
cmd_i[4] => Mux82.IN1
cmd_i[4] => Mux83.IN1
cmd_i[4] => Mux84.IN1
cmd_i[4] => Mux85.IN1
cmd_i[4] => Mux86.IN63
cmd_i[4] => Mux87.IN63
cmd_i[4] => Mux88.IN63
cmd_i[4] => Mux89.IN63
cmd_i[4] => Mux90.IN63
cmd_i[4] => Mux91.IN63
cmd_i[4] => Mux92.IN63
cmd_i[4] => Mux93.IN63
cmd_i[4] => Mux94.IN3
cmd_i[4] => Mux95.IN3
cmd_i[4] => Mux96.IN3
cmd_i[5] => Mux0.IN64
cmd_i[5] => Mux1.IN64
cmd_i[5] => Mux2.IN64
cmd_i[5] => Mux3.IN64
cmd_i[5] => Mux4.IN64
cmd_i[5] => Mux5.IN64
cmd_i[5] => Mux6.IN64
cmd_i[5] => Mux7.IN64
cmd_i[5] => Mux8.IN64
cmd_i[5] => Mux9.IN64
cmd_i[5] => Mux10.IN64
cmd_i[5] => Mux11.IN64
cmd_i[5] => Mux12.IN64
cmd_i[5] => Mux13.IN64
cmd_i[5] => Mux14.IN64
cmd_i[5] => Mux15.IN64
cmd_i[5] => Mux16.IN64
cmd_i[5] => Mux17.IN64
cmd_i[5] => Mux18.IN64
cmd_i[5] => Mux19.IN64
cmd_i[5] => Mux20.IN64
cmd_i[5] => Mux21.IN64
cmd_i[5] => Mux22.IN64
cmd_i[5] => Mux23.IN64
cmd_i[5] => Mux24.IN64
cmd_i[5] => Mux25.IN64
cmd_i[5] => Mux26.IN64
cmd_i[5] => Mux27.IN64
cmd_i[5] => Mux28.IN64
cmd_i[5] => Mux29.IN64
cmd_i[5] => Mux30.IN64
cmd_i[5] => Mux31.IN64
cmd_i[5] => Mux32.IN64
cmd_i[5] => Mux33.IN64
cmd_i[5] => Mux34.IN64
cmd_i[5] => Mux35.IN64
cmd_i[5] => Mux36.IN64
cmd_i[5] => Mux37.IN64
cmd_i[5] => Mux38.IN64
cmd_i[5] => Mux39.IN64
cmd_i[5] => Mux40.IN64
cmd_i[5] => Mux41.IN64
cmd_i[5] => Mux42.IN64
cmd_i[5] => Mux43.IN64
cmd_i[5] => Mux44.IN64
cmd_i[5] => Mux45.IN64
cmd_i[5] => Mux46.IN64
cmd_i[5] => Mux47.IN64
cmd_i[5] => Mux48.IN64
cmd_i[5] => Mux49.IN64
cmd_i[5] => Mux50.IN64
cmd_i[5] => Mux51.IN64
cmd_i[5] => Mux52.IN64
cmd_i[5] => Mux53.IN64
cmd_i[5] => Mux54.IN64
cmd_i[5] => Mux55.IN64
cmd_i[5] => Mux56.IN64
cmd_i[5] => Mux57.IN64
cmd_i[5] => Mux58.IN64
cmd_i[5] => Mux59.IN64
cmd_i[5] => Mux60.IN64
cmd_i[5] => Mux61.IN60
cmd_i[5] => Mux62.IN64
cmd_i[5] => Mux63.IN64
cmd_i[5] => Mux64.IN64
cmd_i[5] => Mux65.IN64
cmd_i[5] => Mux66.IN64
cmd_i[5] => Mux67.IN64
cmd_i[5] => Mux68.IN64
cmd_i[5] => Mux69.IN64
cmd_i[5] => Mux70.IN64
cmd_i[5] => Mux71.IN64
cmd_i[5] => Mux72.IN64
cmd_i[5] => Mux73.IN64
cmd_i[5] => Mux74.IN64
cmd_i[5] => Mux75.IN64
cmd_i[5] => Mux76.IN64
cmd_i[5] => Mux77.IN64
cmd_i[5] => Mux78.IN0
cmd_i[5] => Mux79.IN0
cmd_i[5] => Mux80.IN0
cmd_i[5] => Mux81.IN0
cmd_i[5] => Mux82.IN0
cmd_i[5] => Mux83.IN0
cmd_i[5] => Mux84.IN0
cmd_i[5] => Mux85.IN0
cmd_i[5] => Mux86.IN62
cmd_i[5] => Mux87.IN62
cmd_i[5] => Mux88.IN62
cmd_i[5] => Mux89.IN62
cmd_i[5] => Mux90.IN62
cmd_i[5] => Mux91.IN62
cmd_i[5] => Mux92.IN62
cmd_i[5] => Mux93.IN62
cmd_i[5] => Mux94.IN2
cmd_i[5] => Mux95.IN2
cmd_i[5] => Mux96.IN2
cy_i[0] => Mux95.IN8
cy_i[0] => Mux95.IN9
cy_i[0] => Mux95.IN10
cy_i[0] => Mux95.IN11
cy_i[0] => Mux95.IN12
cy_i[1] => Mux61.IN66
cy_i[1] => Mux61.IN67
cy_i[1] => Mux61.IN68
cy_i[1] => Mux61.IN69
cy_i[1] => Mux94.IN8
cy_i[1] => Mux94.IN9
cy_i[1] => Mux94.IN10
cy_i[1] => Mux94.IN11
ov_i => Mux96.IN8
ov_i => Mux96.IN9
ov_i => Mux96.IN10
ov_i => Mux96.IN11
ov_i => Mux96.IN12
ov_i => Mux96.IN13
ov_i => Mux96.IN14
ov_i => Mux96.IN15
ov_i => Mux96.IN16
ov_i => Mux96.IN17
ov_i => Mux96.IN18
ov_i => Mux96.IN19
ov_i => Mux96.IN20
ov_i => Mux96.IN21
ov_i => Mux96.IN22
ov_i => Mux96.IN23
ov_i => Mux96.IN24
ov_i => Mux96.IN25
ov_i => Mux96.IN26
ov_i => Mux96.IN27
ov_i => Mux96.IN28
ov_i => Mux96.IN29
ov_i => Mux96.IN30
ov_i => Mux96.IN31
ov_i => Mux96.IN32
ov_i => Mux96.IN33
ov_i => Mux96.IN34
ov_i => Mux96.IN35
ov_i => Mux96.IN36
ov_i => Mux96.IN37
ov_i => Mux96.IN38
ov_i => Mux96.IN39
ov_i => Mux96.IN40
ov_i => Mux96.IN41
ov_i => Mux96.IN42
ov_i => Mux96.IN43
ov_i => Mux96.IN44
ov_i => Mux96.IN45
ov_i => Mux96.IN46
ov_i => Mux96.IN47
ov_i => Mux96.IN48
ov_i => Mux96.IN49
ov_i => Mux96.IN50
ov_i => Mux96.IN51
ov_i => Mux96.IN52
ov_i => Mux96.IN53
ov_i => Mux96.IN54
ov_i => Mux96.IN55
ov_i => Mux96.IN56
ov_i => Mux96.IN57
ov_i => Mux96.IN58
ov_i => Mux96.IN59
cy_o[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
cy_o[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
ov_o <= Mux96.DB_MAX_OUTPUT_PORT_TYPE
result_a_o[0] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
result_a_o[1] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
result_a_o[2] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
result_a_o[3] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
result_a_o[4] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
result_a_o[5] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
result_a_o[6] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
result_a_o[7] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
result_b_o[0] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
result_b_o[1] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
result_b_o[2] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
result_b_o[3] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
result_b_o[4] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
result_b_o[5] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
result_b_o[6] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
result_b_o[7] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
result_i[0] => Mux85.IN6
result_i[0] => Mux85.IN7
result_i[0] => Mux85.IN8
result_i[0] => Mux85.IN9
result_i[0] => Mux85.IN10
result_i[0] => Mux85.IN11
result_i[0] => Mux85.IN12
result_i[0] => Mux85.IN13
result_i[0] => Mux85.IN14
result_i[0] => Mux85.IN15
result_i[0] => Mux85.IN16
result_i[0] => Mux85.IN17
result_i[0] => Mux85.IN18
result_i[0] => Mux85.IN19
result_i[0] => Mux85.IN20
result_i[0] => Mux85.IN21
result_i[0] => Mux85.IN22
result_i[0] => Mux85.IN23
result_i[0] => Mux85.IN24
result_i[0] => Mux85.IN25
result_i[0] => Mux85.IN26
result_i[0] => Mux85.IN27
result_i[0] => Mux85.IN28
result_i[0] => Mux85.IN29
result_i[0] => Mux85.IN30
result_i[0] => Mux85.IN31
result_i[0] => Mux85.IN32
result_i[0] => Mux85.IN33
result_i[0] => Mux85.IN34
result_i[0] => Mux85.IN35
result_i[0] => Mux85.IN36
result_i[0] => Mux85.IN37
result_i[0] => Mux85.IN38
result_i[0] => Mux85.IN39
result_i[0] => Mux85.IN40
result_i[0] => Mux85.IN41
result_i[0] => Mux85.IN42
result_i[0] => Mux85.IN43
result_i[0] => Mux85.IN44
result_i[0] => Mux85.IN45
result_i[0] => Mux85.IN46
result_i[0] => Mux85.IN47
result_i[0] => Mux85.IN48
result_i[0] => Mux85.IN49
result_i[0] => Mux85.IN50
result_i[0] => Mux85.IN51
result_i[0] => Mux85.IN52
result_i[0] => Mux85.IN53
result_i[0] => Mux85.IN54
result_i[0] => Mux85.IN55
result_i[0] => Mux85.IN56
result_i[1] => Mux84.IN6
result_i[1] => Mux84.IN7
result_i[1] => Mux84.IN8
result_i[1] => Mux84.IN9
result_i[1] => Mux84.IN10
result_i[1] => Mux84.IN11
result_i[1] => Mux84.IN12
result_i[1] => Mux84.IN13
result_i[1] => Mux84.IN14
result_i[1] => Mux84.IN15
result_i[1] => Mux84.IN16
result_i[1] => Mux84.IN17
result_i[1] => Mux84.IN18
result_i[1] => Mux84.IN19
result_i[1] => Mux84.IN20
result_i[1] => Mux84.IN21
result_i[1] => Mux84.IN22
result_i[1] => Mux84.IN23
result_i[1] => Mux84.IN24
result_i[1] => Mux84.IN25
result_i[1] => Mux84.IN26
result_i[1] => Mux84.IN27
result_i[1] => Mux84.IN28
result_i[1] => Mux84.IN29
result_i[1] => Mux84.IN30
result_i[1] => Mux84.IN31
result_i[1] => Mux84.IN32
result_i[1] => Mux84.IN33
result_i[1] => Mux84.IN34
result_i[1] => Mux84.IN35
result_i[1] => Mux84.IN36
result_i[1] => Mux84.IN37
result_i[1] => Mux84.IN38
result_i[1] => Mux84.IN39
result_i[1] => Mux84.IN40
result_i[1] => Mux84.IN41
result_i[1] => Mux84.IN42
result_i[1] => Mux84.IN43
result_i[1] => Mux84.IN44
result_i[1] => Mux84.IN45
result_i[1] => Mux84.IN46
result_i[1] => Mux84.IN47
result_i[1] => Mux84.IN48
result_i[1] => Mux84.IN49
result_i[1] => Mux84.IN50
result_i[1] => Mux84.IN51
result_i[1] => Mux84.IN52
result_i[1] => Mux84.IN53
result_i[1] => Mux84.IN54
result_i[1] => Mux84.IN55
result_i[1] => Mux84.IN56
result_i[2] => Mux83.IN6
result_i[2] => Mux83.IN7
result_i[2] => Mux83.IN8
result_i[2] => Mux83.IN9
result_i[2] => Mux83.IN10
result_i[2] => Mux83.IN11
result_i[2] => Mux83.IN12
result_i[2] => Mux83.IN13
result_i[2] => Mux83.IN14
result_i[2] => Mux83.IN15
result_i[2] => Mux83.IN16
result_i[2] => Mux83.IN17
result_i[2] => Mux83.IN18
result_i[2] => Mux83.IN19
result_i[2] => Mux83.IN20
result_i[2] => Mux83.IN21
result_i[2] => Mux83.IN22
result_i[2] => Mux83.IN23
result_i[2] => Mux83.IN24
result_i[2] => Mux83.IN25
result_i[2] => Mux83.IN26
result_i[2] => Mux83.IN27
result_i[2] => Mux83.IN28
result_i[2] => Mux83.IN29
result_i[2] => Mux83.IN30
result_i[2] => Mux83.IN31
result_i[2] => Mux83.IN32
result_i[2] => Mux83.IN33
result_i[2] => Mux83.IN34
result_i[2] => Mux83.IN35
result_i[2] => Mux83.IN36
result_i[2] => Mux83.IN37
result_i[2] => Mux83.IN38
result_i[2] => Mux83.IN39
result_i[2] => Mux83.IN40
result_i[2] => Mux83.IN41
result_i[2] => Mux83.IN42
result_i[2] => Mux83.IN43
result_i[2] => Mux83.IN44
result_i[2] => Mux83.IN45
result_i[2] => Mux83.IN46
result_i[2] => Mux83.IN47
result_i[2] => Mux83.IN48
result_i[2] => Mux83.IN49
result_i[2] => Mux83.IN50
result_i[2] => Mux83.IN51
result_i[2] => Mux83.IN52
result_i[2] => Mux83.IN53
result_i[2] => Mux83.IN54
result_i[2] => Mux83.IN55
result_i[2] => Mux83.IN56
result_i[3] => Mux82.IN6
result_i[3] => Mux82.IN7
result_i[3] => Mux82.IN8
result_i[3] => Mux82.IN9
result_i[3] => Mux82.IN10
result_i[3] => Mux82.IN11
result_i[3] => Mux82.IN12
result_i[3] => Mux82.IN13
result_i[3] => Mux82.IN14
result_i[3] => Mux82.IN15
result_i[3] => Mux82.IN16
result_i[3] => Mux82.IN17
result_i[3] => Mux82.IN18
result_i[3] => Mux82.IN19
result_i[3] => Mux82.IN20
result_i[3] => Mux82.IN21
result_i[3] => Mux82.IN22
result_i[3] => Mux82.IN23
result_i[3] => Mux82.IN24
result_i[3] => Mux82.IN25
result_i[3] => Mux82.IN26
result_i[3] => Mux82.IN27
result_i[3] => Mux82.IN28
result_i[3] => Mux82.IN29
result_i[3] => Mux82.IN30
result_i[3] => Mux82.IN31
result_i[3] => Mux82.IN32
result_i[3] => Mux82.IN33
result_i[3] => Mux82.IN34
result_i[3] => Mux82.IN35
result_i[3] => Mux82.IN36
result_i[3] => Mux82.IN37
result_i[3] => Mux82.IN38
result_i[3] => Mux82.IN39
result_i[3] => Mux82.IN40
result_i[3] => Mux82.IN41
result_i[3] => Mux82.IN42
result_i[3] => Mux82.IN43
result_i[3] => Mux82.IN44
result_i[3] => Mux82.IN45
result_i[3] => Mux82.IN46
result_i[3] => Mux82.IN47
result_i[3] => Mux82.IN48
result_i[3] => Mux82.IN49
result_i[3] => Mux82.IN50
result_i[3] => Mux82.IN51
result_i[3] => Mux82.IN52
result_i[3] => Mux82.IN53
result_i[3] => Mux82.IN54
result_i[3] => Mux82.IN55
result_i[3] => Mux82.IN56
result_i[4] => Mux81.IN6
result_i[4] => Mux81.IN7
result_i[4] => Mux81.IN8
result_i[4] => Mux81.IN9
result_i[4] => Mux81.IN10
result_i[4] => Mux81.IN11
result_i[4] => Mux81.IN12
result_i[4] => Mux81.IN13
result_i[4] => Mux81.IN14
result_i[4] => Mux81.IN15
result_i[4] => Mux81.IN16
result_i[4] => Mux81.IN17
result_i[4] => Mux81.IN18
result_i[4] => Mux81.IN19
result_i[4] => Mux81.IN20
result_i[4] => Mux81.IN21
result_i[4] => Mux81.IN22
result_i[4] => Mux81.IN23
result_i[4] => Mux81.IN24
result_i[4] => Mux81.IN25
result_i[4] => Mux81.IN26
result_i[4] => Mux81.IN27
result_i[4] => Mux81.IN28
result_i[4] => Mux81.IN29
result_i[4] => Mux81.IN30
result_i[4] => Mux81.IN31
result_i[4] => Mux81.IN32
result_i[4] => Mux81.IN33
result_i[4] => Mux81.IN34
result_i[4] => Mux81.IN35
result_i[4] => Mux81.IN36
result_i[4] => Mux81.IN37
result_i[4] => Mux81.IN38
result_i[4] => Mux81.IN39
result_i[4] => Mux81.IN40
result_i[4] => Mux81.IN41
result_i[4] => Mux81.IN42
result_i[4] => Mux81.IN43
result_i[4] => Mux81.IN44
result_i[4] => Mux81.IN45
result_i[4] => Mux81.IN46
result_i[4] => Mux81.IN47
result_i[4] => Mux81.IN48
result_i[4] => Mux81.IN49
result_i[4] => Mux81.IN50
result_i[4] => Mux81.IN51
result_i[4] => Mux81.IN52
result_i[4] => Mux81.IN53
result_i[4] => Mux81.IN54
result_i[4] => Mux81.IN55
result_i[4] => Mux81.IN56
result_i[5] => Mux80.IN6
result_i[5] => Mux80.IN7
result_i[5] => Mux80.IN8
result_i[5] => Mux80.IN9
result_i[5] => Mux80.IN10
result_i[5] => Mux80.IN11
result_i[5] => Mux80.IN12
result_i[5] => Mux80.IN13
result_i[5] => Mux80.IN14
result_i[5] => Mux80.IN15
result_i[5] => Mux80.IN16
result_i[5] => Mux80.IN17
result_i[5] => Mux80.IN18
result_i[5] => Mux80.IN19
result_i[5] => Mux80.IN20
result_i[5] => Mux80.IN21
result_i[5] => Mux80.IN22
result_i[5] => Mux80.IN23
result_i[5] => Mux80.IN24
result_i[5] => Mux80.IN25
result_i[5] => Mux80.IN26
result_i[5] => Mux80.IN27
result_i[5] => Mux80.IN28
result_i[5] => Mux80.IN29
result_i[5] => Mux80.IN30
result_i[5] => Mux80.IN31
result_i[5] => Mux80.IN32
result_i[5] => Mux80.IN33
result_i[5] => Mux80.IN34
result_i[5] => Mux80.IN35
result_i[5] => Mux80.IN36
result_i[5] => Mux80.IN37
result_i[5] => Mux80.IN38
result_i[5] => Mux80.IN39
result_i[5] => Mux80.IN40
result_i[5] => Mux80.IN41
result_i[5] => Mux80.IN42
result_i[5] => Mux80.IN43
result_i[5] => Mux80.IN44
result_i[5] => Mux80.IN45
result_i[5] => Mux80.IN46
result_i[5] => Mux80.IN47
result_i[5] => Mux80.IN48
result_i[5] => Mux80.IN49
result_i[5] => Mux80.IN50
result_i[5] => Mux80.IN51
result_i[5] => Mux80.IN52
result_i[5] => Mux80.IN53
result_i[5] => Mux80.IN54
result_i[5] => Mux80.IN55
result_i[5] => Mux80.IN56
result_i[6] => Mux79.IN6
result_i[6] => Mux79.IN7
result_i[6] => Mux79.IN8
result_i[6] => Mux79.IN9
result_i[6] => Mux79.IN10
result_i[6] => Mux79.IN11
result_i[6] => Mux79.IN12
result_i[6] => Mux79.IN13
result_i[6] => Mux79.IN14
result_i[6] => Mux79.IN15
result_i[6] => Mux79.IN16
result_i[6] => Mux79.IN17
result_i[6] => Mux79.IN18
result_i[6] => Mux79.IN19
result_i[6] => Mux79.IN20
result_i[6] => Mux79.IN21
result_i[6] => Mux79.IN22
result_i[6] => Mux79.IN23
result_i[6] => Mux79.IN24
result_i[6] => Mux79.IN25
result_i[6] => Mux79.IN26
result_i[6] => Mux79.IN27
result_i[6] => Mux79.IN28
result_i[6] => Mux79.IN29
result_i[6] => Mux79.IN30
result_i[6] => Mux79.IN31
result_i[6] => Mux79.IN32
result_i[6] => Mux79.IN33
result_i[6] => Mux79.IN34
result_i[6] => Mux79.IN35
result_i[6] => Mux79.IN36
result_i[6] => Mux79.IN37
result_i[6] => Mux79.IN38
result_i[6] => Mux79.IN39
result_i[6] => Mux79.IN40
result_i[6] => Mux79.IN41
result_i[6] => Mux79.IN42
result_i[6] => Mux79.IN43
result_i[6] => Mux79.IN44
result_i[6] => Mux79.IN45
result_i[6] => Mux79.IN46
result_i[6] => Mux79.IN47
result_i[6] => Mux79.IN48
result_i[6] => Mux79.IN49
result_i[6] => Mux79.IN50
result_i[6] => Mux79.IN51
result_i[6] => Mux79.IN52
result_i[6] => Mux79.IN53
result_i[6] => Mux79.IN54
result_i[6] => Mux79.IN55
result_i[6] => Mux79.IN56
result_i[7] => Mux78.IN6
result_i[7] => Mux78.IN7
result_i[7] => Mux78.IN8
result_i[7] => Mux78.IN9
result_i[7] => Mux78.IN10
result_i[7] => Mux78.IN11
result_i[7] => Mux78.IN12
result_i[7] => Mux78.IN13
result_i[7] => Mux78.IN14
result_i[7] => Mux78.IN15
result_i[7] => Mux78.IN16
result_i[7] => Mux78.IN17
result_i[7] => Mux78.IN18
result_i[7] => Mux78.IN19
result_i[7] => Mux78.IN20
result_i[7] => Mux78.IN21
result_i[7] => Mux78.IN22
result_i[7] => Mux78.IN23
result_i[7] => Mux78.IN24
result_i[7] => Mux78.IN25
result_i[7] => Mux78.IN26
result_i[7] => Mux78.IN27
result_i[7] => Mux78.IN28
result_i[7] => Mux78.IN29
result_i[7] => Mux78.IN30
result_i[7] => Mux78.IN31
result_i[7] => Mux78.IN32
result_i[7] => Mux78.IN33
result_i[7] => Mux78.IN34
result_i[7] => Mux78.IN35
result_i[7] => Mux78.IN36
result_i[7] => Mux78.IN37
result_i[7] => Mux78.IN38
result_i[7] => Mux78.IN39
result_i[7] => Mux78.IN40
result_i[7] => Mux78.IN41
result_i[7] => Mux78.IN42
result_i[7] => Mux78.IN43
result_i[7] => Mux78.IN44
result_i[7] => Mux78.IN45
result_i[7] => Mux78.IN46
result_i[7] => Mux78.IN47
result_i[7] => Mux78.IN48
result_i[7] => Mux78.IN49
result_i[7] => Mux78.IN50
result_i[7] => Mux78.IN51
result_i[7] => Mux78.IN52
result_i[7] => Mux78.IN53
result_i[7] => Mux78.IN54
result_i[7] => Mux78.IN55
result_i[7] => Mux78.IN56
new_cy_i[0] => Mux95.IN13
new_cy_i[0] => Mux95.IN14
new_cy_i[0] => Mux95.IN15
new_cy_i[0] => Mux95.IN16
new_cy_i[0] => Mux95.IN17
new_cy_i[0] => Mux95.IN18
new_cy_i[0] => Mux95.IN19
new_cy_i[0] => Mux95.IN20
new_cy_i[0] => Mux95.IN21
new_cy_i[0] => Mux95.IN22
new_cy_i[0] => Mux95.IN23
new_cy_i[0] => Mux95.IN24
new_cy_i[0] => Mux95.IN25
new_cy_i[0] => Mux95.IN26
new_cy_i[0] => Mux95.IN27
new_cy_i[0] => Mux95.IN28
new_cy_i[0] => Mux95.IN29
new_cy_i[0] => Mux95.IN30
new_cy_i[0] => Mux95.IN31
new_cy_i[0] => Mux95.IN32
new_cy_i[0] => Mux95.IN33
new_cy_i[0] => Mux95.IN34
new_cy_i[0] => Mux95.IN35
new_cy_i[0] => Mux95.IN36
new_cy_i[0] => Mux95.IN37
new_cy_i[0] => Mux95.IN38
new_cy_i[0] => Mux95.IN39
new_cy_i[0] => Mux95.IN40
new_cy_i[0] => Mux95.IN41
new_cy_i[0] => Mux95.IN42
new_cy_i[0] => Mux95.IN43
new_cy_i[0] => Mux95.IN44
new_cy_i[0] => Mux95.IN45
new_cy_i[0] => Mux95.IN46
new_cy_i[0] => Mux95.IN47
new_cy_i[0] => Mux95.IN48
new_cy_i[0] => Mux95.IN49
new_cy_i[0] => Mux95.IN50
new_cy_i[0] => Mux95.IN51
new_cy_i[0] => Mux95.IN52
new_cy_i[0] => Mux95.IN53
new_cy_i[0] => Mux95.IN54
new_cy_i[0] => Mux95.IN55
new_cy_i[0] => Mux95.IN56
new_cy_i[0] => Mux95.IN57
new_cy_i[0] => Mux95.IN58
new_cy_i[0] => Mux95.IN59
new_cy_i[0] => Mux95.IN60
new_cy_i[0] => Mux95.IN61
new_cy_i[0] => Mux95.IN62
new_cy_i[0] => Mux95.IN63
new_cy_i[1] => Mux94.IN12
new_cy_i[1] => Mux94.IN13
new_cy_i[1] => Mux94.IN14
new_cy_i[1] => Mux94.IN15
new_cy_i[1] => Mux94.IN16
new_cy_i[1] => Mux94.IN17
new_cy_i[1] => Mux94.IN18
new_cy_i[1] => Mux94.IN19
new_cy_i[1] => Mux94.IN20
new_cy_i[1] => Mux94.IN21
new_cy_i[1] => Mux94.IN22
new_cy_i[1] => Mux94.IN23
new_cy_i[1] => Mux94.IN24
new_cy_i[1] => Mux94.IN25
new_cy_i[1] => Mux94.IN26
new_cy_i[1] => Mux94.IN27
new_cy_i[1] => Mux94.IN28
new_cy_i[1] => Mux94.IN29
new_cy_i[1] => Mux94.IN30
new_cy_i[1] => Mux94.IN31
new_cy_i[1] => Mux94.IN32
new_cy_i[1] => Mux94.IN33
new_cy_i[1] => Mux94.IN34
new_cy_i[1] => Mux94.IN35
new_cy_i[1] => Mux94.IN36
new_cy_i[1] => Mux94.IN37
new_cy_i[1] => Mux94.IN38
new_cy_i[1] => Mux94.IN39
new_cy_i[1] => Mux94.IN40
new_cy_i[1] => Mux94.IN41
new_cy_i[1] => Mux94.IN42
new_cy_i[1] => Mux94.IN43
new_cy_i[1] => Mux94.IN44
new_cy_i[1] => Mux94.IN45
new_cy_i[1] => Mux94.IN46
new_cy_i[1] => Mux94.IN47
new_cy_i[1] => Mux94.IN48
new_cy_i[1] => Mux94.IN49
new_cy_i[1] => Mux94.IN50
new_cy_i[1] => Mux94.IN51
new_cy_i[1] => Mux94.IN52
new_cy_i[1] => Mux94.IN53
new_cy_i[1] => Mux94.IN54
new_cy_i[1] => Mux94.IN55
new_cy_i[1] => Mux94.IN56
new_cy_i[1] => Mux94.IN57
new_cy_i[1] => Mux94.IN58
new_cy_i[1] => Mux94.IN59
new_cy_i[1] => Mux94.IN60
new_cy_i[1] => Mux94.IN61
new_cy_i[1] => Mux94.IN62
addsub_rslt_i[0] => Mux85.IN57
addsub_rslt_i[0] => Mux85.IN58
addsub_rslt_i[0] => Mux85.IN59
addsub_rslt_i[0] => Mux85.IN60
addsub_rslt_i[0] => Mux85.IN61
addsub_rslt_i[0] => Mux85.IN62
addsub_rslt_i[0] => Mux85.IN63
addsub_rslt_i[0] => Mux85.IN64
addsub_rslt_i[0] => Mux85.IN65
addsub_rslt_i[0] => Mux85.IN66
addsub_rslt_i[1] => Mux84.IN57
addsub_rslt_i[1] => Mux84.IN58
addsub_rslt_i[1] => Mux84.IN59
addsub_rslt_i[1] => Mux84.IN60
addsub_rslt_i[1] => Mux84.IN61
addsub_rslt_i[1] => Mux84.IN62
addsub_rslt_i[1] => Mux84.IN63
addsub_rslt_i[1] => Mux84.IN64
addsub_rslt_i[1] => Mux84.IN65
addsub_rslt_i[1] => Mux84.IN66
addsub_rslt_i[2] => Mux83.IN57
addsub_rslt_i[2] => Mux83.IN58
addsub_rslt_i[2] => Mux83.IN59
addsub_rslt_i[2] => Mux83.IN60
addsub_rslt_i[2] => Mux83.IN61
addsub_rslt_i[2] => Mux83.IN62
addsub_rslt_i[2] => Mux83.IN63
addsub_rslt_i[2] => Mux83.IN64
addsub_rslt_i[2] => Mux83.IN65
addsub_rslt_i[2] => Mux83.IN66
addsub_rslt_i[3] => Mux82.IN57
addsub_rslt_i[3] => Mux82.IN58
addsub_rslt_i[3] => Mux82.IN59
addsub_rslt_i[3] => Mux82.IN60
addsub_rslt_i[3] => Mux82.IN61
addsub_rslt_i[3] => Mux82.IN62
addsub_rslt_i[3] => Mux82.IN63
addsub_rslt_i[3] => Mux82.IN64
addsub_rslt_i[3] => Mux82.IN65
addsub_rslt_i[3] => Mux82.IN66
addsub_rslt_i[4] => Mux81.IN57
addsub_rslt_i[4] => Mux81.IN58
addsub_rslt_i[4] => Mux81.IN59
addsub_rslt_i[4] => Mux81.IN60
addsub_rslt_i[4] => Mux81.IN61
addsub_rslt_i[4] => Mux81.IN62
addsub_rslt_i[4] => Mux81.IN63
addsub_rslt_i[4] => Mux81.IN64
addsub_rslt_i[4] => Mux81.IN65
addsub_rslt_i[4] => Mux81.IN66
addsub_rslt_i[5] => Mux80.IN57
addsub_rslt_i[5] => Mux80.IN58
addsub_rslt_i[5] => Mux80.IN59
addsub_rslt_i[5] => Mux80.IN60
addsub_rslt_i[5] => Mux80.IN61
addsub_rslt_i[5] => Mux80.IN62
addsub_rslt_i[5] => Mux80.IN63
addsub_rslt_i[5] => Mux80.IN64
addsub_rslt_i[5] => Mux80.IN65
addsub_rslt_i[5] => Mux80.IN66
addsub_rslt_i[6] => Mux79.IN57
addsub_rslt_i[6] => Mux79.IN58
addsub_rslt_i[6] => Mux79.IN59
addsub_rslt_i[6] => Mux79.IN60
addsub_rslt_i[6] => Mux79.IN61
addsub_rslt_i[6] => Mux79.IN62
addsub_rslt_i[6] => Mux79.IN63
addsub_rslt_i[6] => Mux79.IN64
addsub_rslt_i[6] => Mux79.IN65
addsub_rslt_i[6] => Mux79.IN66
addsub_rslt_i[7] => Mux78.IN57
addsub_rslt_i[7] => Mux78.IN58
addsub_rslt_i[7] => Mux78.IN59
addsub_rslt_i[7] => Mux78.IN60
addsub_rslt_i[7] => Mux78.IN61
addsub_rslt_i[7] => Mux78.IN62
addsub_rslt_i[7] => Mux78.IN63
addsub_rslt_i[7] => Mux78.IN64
addsub_rslt_i[7] => Mux78.IN65
addsub_rslt_i[7] => Mux78.IN66
addsub_cy_i[0] => Mux95.IN64
addsub_cy_i[0] => Mux95.IN65
addsub_cy_i[0] => Mux95.IN66
addsub_cy_i[0] => Mux95.IN67
addsub_cy_i[0] => Mux95.IN68
addsub_cy_i[0] => Mux95.IN69
addsub_cy_i[1] => Mux94.IN63
addsub_cy_i[1] => Mux94.IN64
addsub_cy_i[1] => Mux94.IN65
addsub_cy_i[1] => Mux94.IN66
addsub_cy_i[1] => Mux94.IN67
addsub_cy_i[1] => Mux94.IN68
addsub_ov_i => Mux96.IN60
addsub_ov_i => Mux96.IN61
addsub_ov_i => Mux96.IN62
addsub_ov_i => Mux96.IN63
addsub_ov_i => Mux96.IN64
addsub_ov_i => Mux96.IN65
addsub_ov_i => Mux96.IN66
addsub_ov_i => Mux96.IN67
addsub_ov_i => Mux96.IN68
addsub_ov_i => Mux96.IN69
op_a_o[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
op_a_o[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
op_a_o[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
op_a_o[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
op_a_o[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
op_a_o[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
op_a_o[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
op_a_o[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
op_b_o[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
op_b_o[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
op_b_o[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
op_b_o[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
op_b_o[4] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
op_b_o[5] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
op_b_o[6] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
op_b_o[7] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
alu_cmd_o[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alu_cmd_o[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alu_cmd_o[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alu_cmd_o[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
opa_o[0] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
opa_o[1] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
opa_o[2] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
opa_o[3] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
opa_o[4] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
opa_o[5] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
opa_o[6] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
opa_o[7] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
opb_o[0] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
opb_o[1] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
opb_o[2] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
opb_o[3] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
opb_o[4] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
opb_o[5] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
opb_o[6] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
opb_o[7] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
addsub_o <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
addsub_cy_o <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
dvdnd_o[0] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
dvdnd_o[1] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
dvdnd_o[2] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
dvdnd_o[3] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
dvdnd_o[4] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
dvdnd_o[5] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
dvdnd_o[6] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
dvdnd_o[7] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
dvsor_o[0] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
dvsor_o[1] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
dvsor_o[2] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
dvsor_o[3] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
dvsor_o[4] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
dvsor_o[5] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
dvsor_o[6] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
dvsor_o[7] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
qutnt_i[0] => Mux85.IN67
qutnt_i[1] => Mux84.IN67
qutnt_i[2] => Mux83.IN67
qutnt_i[3] => Mux82.IN67
qutnt_i[4] => Mux81.IN67
qutnt_i[5] => Mux80.IN67
qutnt_i[6] => Mux79.IN67
qutnt_i[7] => Mux78.IN67
rmndr_i[0] => Mux93.IN68
rmndr_i[1] => Mux92.IN68
rmndr_i[2] => Mux91.IN68
rmndr_i[3] => Mux90.IN68
rmndr_i[4] => Mux89.IN68
rmndr_i[5] => Mux88.IN68
rmndr_i[6] => Mux87.IN68
rmndr_i[7] => Mux86.IN68
mltplcnd_o[0] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
mltplcnd_o[1] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
mltplcnd_o[2] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
mltplcnd_o[3] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
mltplcnd_o[4] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
mltplcnd_o[5] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
mltplcnd_o[6] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
mltplcnd_o[7] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
mltplctr_o[0] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
mltplctr_o[1] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
mltplctr_o[2] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
mltplctr_o[3] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
mltplctr_o[4] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
mltplctr_o[5] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
mltplctr_o[6] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
mltplctr_o[7] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
product_i[0] => Mux85.IN68
product_i[1] => Mux84.IN68
product_i[2] => Mux83.IN68
product_i[3] => Mux82.IN68
product_i[4] => Mux81.IN68
product_i[5] => Mux80.IN68
product_i[6] => Mux79.IN68
product_i[7] => Mux78.IN68
product_i[8] => Mux93.IN69
product_i[8] => Equal1.IN7
product_i[9] => Mux92.IN69
product_i[9] => Equal1.IN6
product_i[10] => Mux91.IN69
product_i[10] => Equal1.IN5
product_i[11] => Mux90.IN69
product_i[11] => Equal1.IN4
product_i[12] => Mux89.IN69
product_i[12] => Equal1.IN3
product_i[13] => Mux88.IN69
product_i[13] => Equal1.IN2
product_i[14] => Mux87.IN69
product_i[14] => Equal1.IN1
product_i[15] => Mux86.IN69
product_i[15] => Equal1.IN0
dcml_data_o[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
dcml_data_o[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
dcml_data_o[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
dcml_data_o[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
dcml_data_o[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
dcml_data_o[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
dcml_data_o[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
dcml_data_o[7] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
dcml_data_i[0] => Mux85.IN69
dcml_data_i[1] => Mux84.IN69
dcml_data_i[2] => Mux83.IN69
dcml_data_i[3] => Mux82.IN69
dcml_data_i[4] => Mux81.IN69
dcml_data_i[5] => Mux80.IN69
dcml_data_i[6] => Mux79.IN69
dcml_data_i[7] => Mux78.IN69
dcml_cy_i => Mux94.IN69


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore
op_a_i[0] => result_o.IN0
op_a_i[0] => result_o.IN0
op_a_i[0] => result_o.IN0
op_a_i[0] => Equal0.IN7
op_a_i[0] => LessThan0.IN8
op_a_i[0] => Mux0.IN14
op_a_i[0] => Mux6.IN14
op_a_i[0] => Mux6.IN15
op_a_i[0] => Mux8.IN9
op_a_i[0] => Mux7.IN11
op_a_i[1] => result_o.IN0
op_a_i[1] => result_o.IN0
op_a_i[1] => result_o.IN0
op_a_i[1] => Equal0.IN6
op_a_i[1] => LessThan0.IN7
op_a_i[1] => Mux5.IN14
op_a_i[1] => Mux5.IN15
op_a_i[1] => Mux7.IN13
op_a_i[1] => Mux7.IN14
op_a_i[1] => Mux6.IN11
op_a_i[2] => result_o.IN0
op_a_i[2] => result_o.IN0
op_a_i[2] => result_o.IN0
op_a_i[2] => Equal0.IN5
op_a_i[2] => LessThan0.IN6
op_a_i[2] => Mux4.IN14
op_a_i[2] => Mux4.IN15
op_a_i[2] => Mux6.IN12
op_a_i[2] => Mux6.IN13
op_a_i[2] => Mux5.IN11
op_a_i[3] => result_o.IN0
op_a_i[3] => result_o.IN0
op_a_i[3] => result_o.IN0
op_a_i[3] => Equal0.IN4
op_a_i[3] => LessThan0.IN5
op_a_i[3] => Mux3.IN14
op_a_i[3] => Mux3.IN15
op_a_i[3] => Mux5.IN12
op_a_i[3] => Mux5.IN13
op_a_i[3] => Mux4.IN11
op_a_i[4] => result_o.IN0
op_a_i[4] => result_o.IN0
op_a_i[4] => result_o.IN0
op_a_i[4] => Equal0.IN3
op_a_i[4] => LessThan0.IN4
op_a_i[4] => Mux2.IN14
op_a_i[4] => Mux2.IN15
op_a_i[4] => Mux4.IN12
op_a_i[4] => Mux4.IN13
op_a_i[4] => Mux3.IN11
op_a_i[5] => result_o.IN0
op_a_i[5] => result_o.IN0
op_a_i[5] => result_o.IN0
op_a_i[5] => Equal0.IN2
op_a_i[5] => LessThan0.IN3
op_a_i[5] => Mux1.IN14
op_a_i[5] => Mux1.IN15
op_a_i[5] => Mux3.IN12
op_a_i[5] => Mux3.IN13
op_a_i[5] => Mux2.IN11
op_a_i[6] => result_o.IN0
op_a_i[6] => result_o.IN0
op_a_i[6] => result_o.IN0
op_a_i[6] => Equal0.IN1
op_a_i[6] => LessThan0.IN2
op_a_i[6] => Mux0.IN12
op_a_i[6] => Mux0.IN13
op_a_i[6] => Mux2.IN12
op_a_i[6] => Mux2.IN13
op_a_i[6] => Mux1.IN11
op_a_i[7] => result_o.IN0
op_a_i[7] => result_o.IN0
op_a_i[7] => result_o.IN0
op_a_i[7] => Equal0.IN0
op_a_i[7] => LessThan0.IN1
op_a_i[7] => Mux1.IN12
op_a_i[7] => Mux1.IN13
op_a_i[7] => Mux7.IN12
op_a_i[7] => Mux8.IN8
op_a_i[7] => Mux0.IN11
op_b_i[0] => result_o.IN1
op_b_i[0] => result_o.IN1
op_b_i[0] => result_o.IN1
op_b_i[0] => Equal0.IN15
op_b_i[0] => LessThan0.IN16
op_b_i[1] => result_o.IN1
op_b_i[1] => result_o.IN1
op_b_i[1] => result_o.IN1
op_b_i[1] => Equal0.IN14
op_b_i[1] => LessThan0.IN15
op_b_i[2] => result_o.IN1
op_b_i[2] => result_o.IN1
op_b_i[2] => result_o.IN1
op_b_i[2] => Equal0.IN13
op_b_i[2] => LessThan0.IN14
op_b_i[3] => result_o.IN1
op_b_i[3] => result_o.IN1
op_b_i[3] => result_o.IN1
op_b_i[3] => Equal0.IN12
op_b_i[3] => LessThan0.IN13
op_b_i[4] => result_o.IN1
op_b_i[4] => result_o.IN1
op_b_i[4] => result_o.IN1
op_b_i[4] => Equal0.IN11
op_b_i[4] => LessThan0.IN12
op_b_i[5] => result_o.IN1
op_b_i[5] => result_o.IN1
op_b_i[5] => result_o.IN1
op_b_i[5] => Equal0.IN10
op_b_i[5] => LessThan0.IN11
op_b_i[6] => result_o.IN1
op_b_i[6] => result_o.IN1
op_b_i[6] => result_o.IN1
op_b_i[6] => Equal0.IN9
op_b_i[6] => LessThan0.IN10
op_b_i[7] => result_o.IN1
op_b_i[7] => result_o.IN1
op_b_i[7] => result_o.IN1
op_b_i[7] => Equal0.IN8
op_b_i[7] => LessThan0.IN9
alu_cmd_i[0] => Mux0.IN18
alu_cmd_i[0] => Mux1.IN19
alu_cmd_i[0] => Mux2.IN19
alu_cmd_i[0] => Mux3.IN19
alu_cmd_i[0] => Mux4.IN19
alu_cmd_i[0] => Mux5.IN19
alu_cmd_i[0] => Mux6.IN19
alu_cmd_i[0] => Mux7.IN18
alu_cmd_i[0] => Mux8.IN13
alu_cmd_i[0] => Mux9.IN10
alu_cmd_i[1] => Mux0.IN17
alu_cmd_i[1] => Mux1.IN18
alu_cmd_i[1] => Mux2.IN18
alu_cmd_i[1] => Mux3.IN18
alu_cmd_i[1] => Mux4.IN18
alu_cmd_i[1] => Mux5.IN18
alu_cmd_i[1] => Mux6.IN18
alu_cmd_i[1] => Mux7.IN17
alu_cmd_i[1] => Mux8.IN12
alu_cmd_i[1] => Mux9.IN9
alu_cmd_i[2] => Mux0.IN16
alu_cmd_i[2] => Mux1.IN17
alu_cmd_i[2] => Mux2.IN17
alu_cmd_i[2] => Mux3.IN17
alu_cmd_i[2] => Mux4.IN17
alu_cmd_i[2] => Mux5.IN17
alu_cmd_i[2] => Mux6.IN17
alu_cmd_i[2] => Mux7.IN16
alu_cmd_i[2] => Mux8.IN11
alu_cmd_i[2] => Mux9.IN8
alu_cmd_i[3] => Mux0.IN15
alu_cmd_i[3] => Mux1.IN16
alu_cmd_i[3] => Mux2.IN16
alu_cmd_i[3] => Mux3.IN16
alu_cmd_i[3] => Mux4.IN16
alu_cmd_i[3] => Mux5.IN16
alu_cmd_i[3] => Mux6.IN16
alu_cmd_i[3] => Mux7.IN15
alu_cmd_i[3] => Mux8.IN10
alu_cmd_i[3] => Mux9.IN7
cy_i[0] => Mux9.IN11
cy_i[0] => Mux9.IN12
cy_i[0] => Mux9.IN13
cy_i[0] => Mux9.IN14
cy_i[0] => Mux9.IN15
cy_i[0] => Mux9.IN16
cy_i[0] => Mux9.IN17
cy_i[0] => Mux9.IN18
cy_i[0] => Mux9.IN19
cy_i[1] => Mux0.IN19
cy_i[1] => Mux7.IN19
cy_i[1] => Mux8.IN14
cy_i[1] => Mux8.IN15
cy_i[1] => Mux8.IN16
cy_i[1] => Mux8.IN17
cy_i[1] => Mux8.IN18
cy_i[1] => Mux8.IN19
cy_o[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
cy_o[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result_o[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core
opa_i[0] => addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.opa_i[0]
opa_i[1] => addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.opa_i[1]
opa_i[2] => addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.opa_i[2]
opa_i[3] => addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.opa_i[3]
opa_i[4] => addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.opa_i[0]
opa_i[5] => addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.opa_i[1]
opa_i[6] => addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.opa_i[2]
opa_i[7] => addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.opa_i[3]
opb_i[0] => addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.opb_i[0]
opb_i[1] => addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.opb_i[1]
opb_i[2] => addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.opb_i[2]
opb_i[3] => addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.opb_i[3]
opb_i[4] => addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.opb_i[0]
opb_i[5] => addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.opb_i[1]
opb_i[6] => addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.opb_i[2]
opb_i[7] => addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.opb_i[3]
addsub_i => addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.addsub_i
addsub_i => addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.addsub_i
cy_i => addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.cy_i
cy_o[0] <= addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.cy_o
cy_o[1] <= addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.cy_o
ov_o <= addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.ov_o
rslt_o[0] <= addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.rslt_o[0]
rslt_o[1] <= addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.rslt_o[1]
rslt_o[2] <= addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.rslt_o[2]
rslt_o[3] <= addsub_cy:gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy.rslt_o[3]
rslt_o[4] <= addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.rslt_o[0]
rslt_o[5] <= addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.rslt_o[1]
rslt_o[6] <= addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.rslt_o[2]
rslt_o[7] <= addsub_ovcy:gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy.rslt_o[3]


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:\gen_greater_four:gen_addsub:4:gen_nibble_addsub:i_addsub_cy
opa_i[0] => Add0.IN5
opa_i[0] => Add1.IN10
opa_i[1] => Add0.IN4
opa_i[1] => Add1.IN9
opa_i[2] => Add0.IN3
opa_i[2] => Add1.IN8
opa_i[3] => Add0.IN2
opa_i[3] => Add1.IN7
opb_i[0] => Add0.IN9
opb_i[0] => Add1.IN5
opb_i[1] => Add0.IN8
opb_i[1] => Add1.IN4
opb_i[2] => Add0.IN7
opb_i[2] => Add1.IN3
opb_i[3] => Add0.IN6
opb_i[3] => Add1.IN2
addsub_i => v_result.OUTPUTSELECT
addsub_i => v_result.OUTPUTSELECT
addsub_i => v_result.OUTPUTSELECT
addsub_i => v_result.OUTPUTSELECT
addsub_i => v_result.OUTPUTSELECT
cy_i => Add0.IN10
cy_i => Add1.IN6
cy_o <= v_result.DB_MAX_OUTPUT_PORT_TYPE
rslt_o[0] <= v_result.DB_MAX_OUTPUT_PORT_TYPE
rslt_o[1] <= v_result.DB_MAX_OUTPUT_PORT_TYPE
rslt_o[2] <= v_result.DB_MAX_OUTPUT_PORT_TYPE
rslt_o[3] <= v_result.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:\gen_greater_four:gen_addsub:5:gen_last_addsub:i_addsub_ovcy
opa_i[0] => Add0.IN4
opa_i[0] => Add2.IN8
opa_i[1] => Add0.IN3
opa_i[1] => Add2.IN7
opa_i[2] => Add0.IN2
opa_i[2] => Add2.IN6
opa_i[3] => Add1.IN3
opa_i[3] => Add3.IN4
opb_i[0] => Add0.IN7
opb_i[0] => Add2.IN4
opb_i[1] => Add0.IN6
opb_i[1] => Add2.IN3
opb_i[2] => Add0.IN5
opb_i[2] => Add2.IN2
opb_i[3] => Add1.IN4
opb_i[3] => Add3.IN3
addsub_i => \gen_greater_one:p_addsub_ov:v_result[4].OUTPUTSELECT
addsub_i => v_result.OUTPUTSELECT
addsub_i => v_result.OUTPUTSELECT
addsub_i => v_result.OUTPUTSELECT
addsub_i => v_lresult.OUTPUTSELECT
addsub_i => v_lresult.OUTPUTSELECT
cy_i => Add0.IN8
cy_i => Add2.IN5
cy_o <= v_lresult.DB_MAX_OUTPUT_PORT_TYPE
ov_o <= ov_o.DB_MAX_OUTPUT_PORT_TYPE
rslt_o[0] <= v_result.DB_MAX_OUTPUT_PORT_TYPE
rslt_o[1] <= v_result.DB_MAX_OUTPUT_PORT_TYPE
rslt_o[2] <= v_result.DB_MAX_OUTPUT_PORT_TYPE
rslt_o[3] <= v_lresult.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|comb_mltplr:\gen_multiplier1:i_comb_mltplr
mltplcnd_i[0] => Mult0.IN7
mltplcnd_i[1] => Mult0.IN6
mltplcnd_i[2] => Mult0.IN5
mltplcnd_i[3] => Mult0.IN4
mltplcnd_i[4] => Mult0.IN3
mltplcnd_i[5] => Mult0.IN2
mltplcnd_i[6] => Mult0.IN1
mltplcnd_i[7] => Mult0.IN0
mltplctr_i[0] => Mult0.IN15
mltplctr_i[1] => Mult0.IN14
mltplctr_i[2] => Mult0.IN13
mltplctr_i[3] => Mult0.IN12
mltplctr_i[4] => Mult0.IN11
mltplctr_i[5] => Mult0.IN10
mltplctr_i[6] => Mult0.IN9
mltplctr_i[7] => Mult0.IN8
product_o[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
product_o[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|comb_divider:\gen_divider1:i_comb_divider
dvdnd_i[0] => LessThan7.IN1
dvdnd_i[0] => Add7.IN9
dvdnd_i[0] => v_dffrnc.DATAA
dvdnd_i[1] => LessThan6.IN8
dvdnd_i[1] => Add6.IN16
dvdnd_i[1] => \p_divide:v_actl_dvdnd[1].DATAA
dvdnd_i[2] => LessThan5.IN8
dvdnd_i[2] => Add5.IN16
dvdnd_i[2] => v_actl_dvdnd.DATAA
dvdnd_i[3] => LessThan4.IN8
dvdnd_i[3] => Add4.IN16
dvdnd_i[3] => v_actl_dvdnd.DATAA
dvdnd_i[4] => LessThan3.IN8
dvdnd_i[4] => Add3.IN16
dvdnd_i[4] => v_actl_dvdnd.DATAA
dvdnd_i[5] => LessThan2.IN8
dvdnd_i[5] => Add2.IN16
dvdnd_i[5] => v_actl_dvdnd.DATAA
dvdnd_i[6] => LessThan1.IN8
dvdnd_i[6] => Add1.IN16
dvdnd_i[6] => v_actl_dvdnd.DATAA
dvdnd_i[7] => LessThan0.IN8
dvdnd_i[7] => Add0.IN16
dvdnd_i[7] => v_actl_dvdnd.DATAA
dvsor_i[0] => LessThan0.IN16
dvsor_i[0] => LessThan1.IN16
dvsor_i[0] => LessThan2.IN16
dvsor_i[0] => LessThan3.IN16
dvsor_i[0] => LessThan4.IN16
dvsor_i[0] => LessThan5.IN16
dvsor_i[0] => LessThan6.IN16
dvsor_i[0] => LessThan7.IN9
dvsor_i[0] => Add0.IN15
dvsor_i[0] => Add1.IN14
dvsor_i[0] => Add2.IN13
dvsor_i[0] => Add3.IN12
dvsor_i[0] => Add4.IN11
dvsor_i[0] => Add5.IN10
dvsor_i[0] => Add6.IN9
dvsor_i[0] => Add7.IN8
dvsor_i[1] => LessThan0.IN15
dvsor_i[1] => LessThan1.IN15
dvsor_i[1] => LessThan2.IN15
dvsor_i[1] => LessThan3.IN15
dvsor_i[1] => LessThan4.IN15
dvsor_i[1] => LessThan5.IN15
dvsor_i[1] => LessThan6.IN15
dvsor_i[1] => LessThan7.IN8
dvsor_i[1] => Add0.IN14
dvsor_i[1] => Add1.IN13
dvsor_i[1] => Add2.IN12
dvsor_i[1] => Add3.IN11
dvsor_i[1] => Add4.IN10
dvsor_i[1] => Add5.IN9
dvsor_i[1] => Add6.IN8
dvsor_i[1] => Add7.IN7
dvsor_i[2] => LessThan0.IN14
dvsor_i[2] => LessThan1.IN14
dvsor_i[2] => LessThan2.IN14
dvsor_i[2] => LessThan3.IN14
dvsor_i[2] => LessThan4.IN14
dvsor_i[2] => LessThan5.IN14
dvsor_i[2] => LessThan6.IN14
dvsor_i[2] => LessThan7.IN7
dvsor_i[2] => Add0.IN13
dvsor_i[2] => Add1.IN12
dvsor_i[2] => Add2.IN11
dvsor_i[2] => Add3.IN10
dvsor_i[2] => Add4.IN9
dvsor_i[2] => Add5.IN8
dvsor_i[2] => Add6.IN7
dvsor_i[2] => Add7.IN6
dvsor_i[3] => LessThan0.IN13
dvsor_i[3] => LessThan1.IN13
dvsor_i[3] => LessThan2.IN13
dvsor_i[3] => LessThan3.IN13
dvsor_i[3] => LessThan4.IN13
dvsor_i[3] => LessThan5.IN13
dvsor_i[3] => LessThan6.IN13
dvsor_i[3] => LessThan7.IN6
dvsor_i[3] => Add0.IN12
dvsor_i[3] => Add1.IN11
dvsor_i[3] => Add2.IN10
dvsor_i[3] => Add3.IN9
dvsor_i[3] => Add4.IN8
dvsor_i[3] => Add5.IN7
dvsor_i[3] => Add6.IN6
dvsor_i[3] => Add7.IN5
dvsor_i[4] => LessThan0.IN12
dvsor_i[4] => LessThan1.IN12
dvsor_i[4] => LessThan2.IN12
dvsor_i[4] => LessThan3.IN12
dvsor_i[4] => LessThan4.IN12
dvsor_i[4] => LessThan5.IN12
dvsor_i[4] => LessThan6.IN12
dvsor_i[4] => LessThan7.IN5
dvsor_i[4] => Add0.IN11
dvsor_i[4] => Add1.IN10
dvsor_i[4] => Add2.IN9
dvsor_i[4] => Add3.IN8
dvsor_i[4] => Add4.IN7
dvsor_i[4] => Add5.IN6
dvsor_i[4] => Add6.IN5
dvsor_i[4] => Add7.IN4
dvsor_i[5] => LessThan0.IN11
dvsor_i[5] => LessThan1.IN11
dvsor_i[5] => LessThan2.IN11
dvsor_i[5] => LessThan3.IN11
dvsor_i[5] => LessThan4.IN11
dvsor_i[5] => LessThan5.IN11
dvsor_i[5] => LessThan6.IN11
dvsor_i[5] => LessThan7.IN4
dvsor_i[5] => Add0.IN10
dvsor_i[5] => Add1.IN9
dvsor_i[5] => Add2.IN8
dvsor_i[5] => Add3.IN7
dvsor_i[5] => Add4.IN6
dvsor_i[5] => Add5.IN5
dvsor_i[5] => Add6.IN4
dvsor_i[5] => Add7.IN3
dvsor_i[6] => LessThan0.IN10
dvsor_i[6] => LessThan1.IN10
dvsor_i[6] => LessThan2.IN10
dvsor_i[6] => LessThan3.IN10
dvsor_i[6] => LessThan4.IN10
dvsor_i[6] => LessThan5.IN10
dvsor_i[6] => LessThan6.IN10
dvsor_i[6] => LessThan7.IN3
dvsor_i[6] => Add0.IN9
dvsor_i[6] => Add1.IN8
dvsor_i[6] => Add2.IN7
dvsor_i[6] => Add3.IN6
dvsor_i[6] => Add4.IN5
dvsor_i[6] => Add5.IN4
dvsor_i[6] => Add6.IN3
dvsor_i[6] => Add7.IN2
dvsor_i[7] => LessThan0.IN9
dvsor_i[7] => LessThan1.IN9
dvsor_i[7] => LessThan2.IN9
dvsor_i[7] => LessThan3.IN9
dvsor_i[7] => LessThan4.IN9
dvsor_i[7] => LessThan5.IN9
dvsor_i[7] => LessThan6.IN9
dvsor_i[7] => LessThan7.IN2
dvsor_i[7] => Add0.IN8
dvsor_i[7] => Add1.IN7
dvsor_i[7] => Add2.IN6
dvsor_i[7] => Add3.IN5
dvsor_i[7] => Add4.IN4
dvsor_i[7] => Add5.IN3
dvsor_i[7] => Add6.IN2
dvsor_i[7] => Add7.IN1
qutnt_o[0] <= LessThan7.DB_MAX_OUTPUT_PORT_TYPE
qutnt_o[1] <= LessThan6.DB_MAX_OUTPUT_PORT_TYPE
qutnt_o[2] <= LessThan5.DB_MAX_OUTPUT_PORT_TYPE
qutnt_o[3] <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
qutnt_o[4] <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
qutnt_o[5] <= LessThan2.DB_MAX_OUTPUT_PORT_TYPE
qutnt_o[6] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
qutnt_o[7] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
rmndr_o[0] <= v_dffrnc.DB_MAX_OUTPUT_PORT_TYPE
rmndr_o[1] <= v_dffrnc.DB_MAX_OUTPUT_PORT_TYPE
rmndr_o[2] <= v_dffrnc.DB_MAX_OUTPUT_PORT_TYPE
rmndr_o[3] <= v_dffrnc.DB_MAX_OUTPUT_PORT_TYPE
rmndr_o[4] <= v_dffrnc.DB_MAX_OUTPUT_PORT_TYPE
rmndr_o[5] <= v_dffrnc.DB_MAX_OUTPUT_PORT_TYPE
rmndr_o[6] <= v_dffrnc.DB_MAX_OUTPUT_PORT_TYPE
rmndr_o[7] <= v_dffrnc.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:\gen_dcml_adj1:i_dcml_adjust
data_i[0] => LessThan0.IN8
data_i[0] => data_o[0].DATAIN
data_i[1] => LessThan0.IN7
data_i[1] => Add0.IN6
data_i[1] => v_tmpda.DATAA
data_i[2] => LessThan0.IN6
data_i[2] => Add0.IN5
data_i[2] => v_tmpda.DATAA
data_i[3] => LessThan0.IN5
data_i[3] => Add0.IN4
data_i[3] => v_tmpda.DATAA
data_i[4] => Add1.IN8
data_i[4] => v_tmpda.DATAA
data_i[5] => Add1.IN7
data_i[5] => \p_calc_adjst:v_compvl[1].DATAA
data_i[6] => Add1.IN6
data_i[6] => \p_calc_adjst:v_compvl[2].DATAA
data_i[7] => Add1.IN5
data_i[7] => \p_calc_adjst:v_compvl[3].DATAA
cy_i[0] => p_calc_adjst.IN1
cy_i[1] => v_cy.IN1
cy_i[1] => v_cy.DATAA
data_o[0] <= data_i[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= v_tmpda.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= v_tmpda.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= v_tmpda.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= v_tmpda.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= v_tmpda.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= v_tmpda.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= v_tmpda.DB_MAX_OUTPUT_PORT_TYPE
cy_o <= v_cy.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_siu:\gen_mc8051_siu:0:i_mc8051_siu
clk => s_rb8.CLK
clk => s_recv_done.CLK
clk => s_recv_buf[0].CLK
clk => s_recv_buf[1].CLK
clk => s_recv_buf[2].CLK
clk => s_recv_buf[3].CLK
clk => s_recv_buf[4].CLK
clk => s_recv_buf[5].CLK
clk => s_recv_buf[6].CLK
clk => s_recv_buf[7].CLK
clk => s_recv_sh[0].CLK
clk => s_recv_sh[1].CLK
clk => s_recv_sh[2].CLK
clk => s_recv_sh[3].CLK
clk => s_recv_sh[4].CLK
clk => s_recv_sh[5].CLK
clk => s_recv_sh[6].CLK
clk => s_recv_sh[7].CLK
clk => s_recv_state[0].CLK
clk => s_recv_state[1].CLK
clk => s_recv_state[2].CLK
clk => s_recv_state[3].CLK
clk => rxdwr_o~reg0.CLK
clk => rxd_o~reg0.CLK
clk => s_txdm0.CLK
clk => s_tran_done.CLK
clk => s_tran_sh[1].CLK
clk => s_tran_sh[2].CLK
clk => s_tran_sh[3].CLK
clk => s_tran_sh[4].CLK
clk => s_tran_sh[5].CLK
clk => s_tran_sh[6].CLK
clk => s_tran_sh[7].CLK
clk => s_tran_sh[8].CLK
clk => s_tran_sh[9].CLK
clk => s_tran_sh[10].CLK
clk => s_tran_state[0].CLK
clk => s_tran_state[1].CLK
clk => s_tran_state[2].CLK
clk => s_tran_state[3].CLK
clk => s_det_ff1.CLK
clk => s_det_ff0.CLK
clk => s_rxd_ff2.CLK
clk => s_rxd_ff1.CLK
clk => s_rxd_ff0.CLK
clk => s_txm13_ff1.CLK
clk => s_txm13_ff0.CLK
clk => s_rxm13_ff1.CLK
clk => s_rxm13_ff0.CLK
clk => s_txpre_count[0].CLK
clk => s_txpre_count[1].CLK
clk => s_txpre_count[2].CLK
clk => s_txpre_count[3].CLK
clk => s_txpre_count[4].CLK
clk => s_txpre_count[5].CLK
clk => s_rxpre_count[0].CLK
clk => s_rxpre_count[1].CLK
clk => s_rxpre_count[2].CLK
clk => s_rxpre_count[3].CLK
clk => s_rxpre_count[4].CLK
clk => s_rxpre_count[5].CLK
clk => s_trans.CLK
clk => s_ff1.CLK
clk => s_ff0.CLK
reset => s_rb8.ACLR
reset => s_recv_done.ACLR
reset => s_recv_buf[0].ACLR
reset => s_recv_buf[1].ACLR
reset => s_recv_buf[2].ACLR
reset => s_recv_buf[3].ACLR
reset => s_recv_buf[4].ACLR
reset => s_recv_buf[5].ACLR
reset => s_recv_buf[6].ACLR
reset => s_recv_buf[7].ACLR
reset => s_recv_sh[0].ACLR
reset => s_recv_sh[1].ACLR
reset => s_recv_sh[2].ACLR
reset => s_recv_sh[3].ACLR
reset => s_recv_sh[4].ACLR
reset => s_recv_sh[5].ACLR
reset => s_recv_sh[6].ACLR
reset => s_recv_sh[7].ACLR
reset => s_recv_state[0].ACLR
reset => s_recv_state[1].ACLR
reset => s_recv_state[2].ACLR
reset => s_recv_state[3].ACLR
reset => rxdwr_o~reg0.ACLR
reset => rxd_o~reg0.PRESET
reset => s_txdm0.PRESET
reset => s_tran_done.ACLR
reset => s_tran_sh[1].ACLR
reset => s_tran_sh[2].ACLR
reset => s_tran_sh[3].ACLR
reset => s_tran_sh[4].ACLR
reset => s_tran_sh[5].ACLR
reset => s_tran_sh[6].ACLR
reset => s_tran_sh[7].ACLR
reset => s_tran_sh[8].ACLR
reset => s_tran_sh[9].ACLR
reset => s_tran_sh[10].ACLR
reset => s_tran_state[0].ACLR
reset => s_tran_state[1].ACLR
reset => s_tran_state[2].ACLR
reset => s_tran_state[3].ACLR
reset => s_det_ff1.ACLR
reset => s_det_ff0.ACLR
reset => s_rxd_ff2.ACLR
reset => s_rxd_ff1.ACLR
reset => s_rxd_ff0.ACLR
reset => s_txm13_ff1.ACLR
reset => s_txm13_ff0.ACLR
reset => s_rxm13_ff1.ACLR
reset => s_rxm13_ff0.ACLR
reset => s_txpre_count[0].ACLR
reset => s_txpre_count[1].ACLR
reset => s_txpre_count[2].ACLR
reset => s_txpre_count[3].ACLR
reset => s_txpre_count[4].ACLR
reset => s_txpre_count[5].ACLR
reset => s_rxpre_count[0].ACLR
reset => s_rxpre_count[1].ACLR
reset => s_rxpre_count[2].ACLR
reset => s_rxpre_count[3].ACLR
reset => s_rxpre_count[4].ACLR
reset => s_rxpre_count[5].ACLR
reset => s_trans.ACLR
reset => s_ff1.ACLR
reset => s_ff0.ACLR
tf_i => s_ff0.DATAIN
trans_i => s_trans.OUTPUTSELECT
trans_i => s_txpre_count.OUTPUTSELECT
trans_i => s_txpre_count.OUTPUTSELECT
trans_i => s_txpre_count.OUTPUTSELECT
trans_i => s_txpre_count.OUTPUTSELECT
trans_i => s_txpre_count.OUTPUTSELECT
trans_i => s_txpre_count.OUTPUTSELECT
rxd_i => s_det_ff0.DATAB
rxd_i => s_det_ff0.DATAB
rxd_i => s_det_ff0.DATAB
rxd_i => s_rxd_ff0.DATAB
rxd_i => s_rxd_ff0.DATAB
rxd_i => s_rxd_ff0.DATAB
rxd_i => s_recv_sh.DATAB
rxd_i => s_recv_buf.DATAB
scon_i[0] => s_tran_sh.DATAB
scon_i[1] => s_det_ff0.OUTPUTSELECT
scon_i[1] => s_det_ff1.OUTPUTSELECT
scon_i[1] => s_rxd_ff0.OUTPUTSELECT
scon_i[1] => s_rxd_ff1.OUTPUTSELECT
scon_i[1] => s_rxd_ff2.OUTPUTSELECT
scon_i[1] => p_receive.IN0
scon_i[1] => p_receive.IN1
scon_i[2] => p_receive.IN0
scon_i[3] => Mux0.IN5
scon_i[3] => Equal6.IN3
scon_i[3] => Equal8.IN3
scon_i[3] => Mux1.IN4
scon_i[3] => Mux2.IN4
scon_i[3] => Mux3.IN4
scon_i[3] => Mux4.IN4
scon_i[3] => Mux5.IN4
scon_i[3] => Mux63.IN5
scon_i[3] => Mux64.IN5
scon_i[3] => Mux65.IN5
scon_i[3] => Mux66.IN5
scon_i[3] => Mux67.IN5
scon_i[3] => Mux68.IN5
scon_i[3] => Mux69.IN5
scon_i[3] => Mux70.IN5
scon_i[3] => Mux71.IN5
scon_i[3] => Mux72.IN5
scon_i[3] => Mux73.IN5
scon_i[3] => Mux74.IN5
scon_i[3] => Mux75.IN5
scon_i[3] => Mux76.IN5
scon_i[3] => Mux77.IN5
scon_i[3] => Mux78.IN5
scon_i[3] => Mux162.IN5
scon_i[3] => Mux163.IN5
scon_i[3] => Mux164.IN5
scon_i[3] => Mux165.IN5
scon_i[3] => Mux166.IN5
scon_i[3] => Mux167.IN5
scon_i[3] => Mux168.IN5
scon_i[3] => Mux169.IN5
scon_i[3] => Mux170.IN5
scon_i[3] => Mux171.IN5
scon_i[3] => Mux172.IN5
scon_i[3] => Mux173.IN5
scon_i[3] => Mux174.IN5
scon_i[3] => Mux175.IN5
scon_i[3] => Mux176.IN5
scon_i[3] => Mux177.IN5
scon_i[3] => Mux178.IN5
scon_i[3] => Mux179.IN5
scon_i[3] => Mux180.IN5
scon_i[3] => Mux181.IN4
scon_i[4] => Mux0.IN4
scon_i[4] => Equal6.IN2
scon_i[4] => Equal8.IN2
scon_i[4] => Mux1.IN3
scon_i[4] => Mux2.IN3
scon_i[4] => Mux3.IN3
scon_i[4] => Mux4.IN3
scon_i[4] => Mux5.IN3
scon_i[4] => Mux63.IN4
scon_i[4] => Mux64.IN4
scon_i[4] => Mux65.IN4
scon_i[4] => Mux66.IN4
scon_i[4] => Mux67.IN4
scon_i[4] => Mux68.IN4
scon_i[4] => Mux69.IN4
scon_i[4] => Mux70.IN4
scon_i[4] => Mux71.IN4
scon_i[4] => Mux72.IN4
scon_i[4] => Mux73.IN4
scon_i[4] => Mux74.IN4
scon_i[4] => Mux75.IN4
scon_i[4] => Mux76.IN4
scon_i[4] => Mux77.IN4
scon_i[4] => Mux78.IN4
scon_i[4] => Mux162.IN4
scon_i[4] => Mux163.IN4
scon_i[4] => Mux164.IN4
scon_i[4] => Mux165.IN4
scon_i[4] => Mux166.IN4
scon_i[4] => Mux167.IN4
scon_i[4] => Mux168.IN4
scon_i[4] => Mux169.IN4
scon_i[4] => Mux170.IN4
scon_i[4] => Mux171.IN4
scon_i[4] => Mux172.IN4
scon_i[4] => Mux173.IN4
scon_i[4] => Mux174.IN4
scon_i[4] => Mux175.IN4
scon_i[4] => Mux176.IN4
scon_i[4] => Mux177.IN4
scon_i[4] => Mux178.IN4
scon_i[4] => Mux179.IN4
scon_i[4] => Mux180.IN4
scon_i[4] => Mux181.IN3
scon_i[5] => p_receive.IN1
scon_i[5] => p_receive.IN1
scon_i[5] => p_receive.IN1
sbuf_i[0] => rxd_o.DATAB
sbuf_i[0] => s_tran_sh.DATAB
sbuf_i[1] => s_tran_sh.DATAB
sbuf_i[1] => s_tran_sh.DATAB
sbuf_i[2] => s_tran_sh.DATAB
sbuf_i[2] => s_tran_sh.DATAB
sbuf_i[3] => s_tran_sh.DATAB
sbuf_i[3] => s_tran_sh.DATAB
sbuf_i[4] => s_tran_sh.DATAB
sbuf_i[4] => s_tran_sh.DATAB
sbuf_i[5] => s_tran_sh.DATAB
sbuf_i[5] => s_tran_sh.DATAB
sbuf_i[6] => s_tran_sh.DATAB
sbuf_i[6] => s_tran_sh.DATAB
sbuf_i[7] => s_tran_sh.DATAB
sbuf_i[7] => s_tran_sh.DATAB
smod_i => s_m2_rxshift_en.IN1
smod_i => s_m2_txshift_en.IN1
smod_i => s_rxm13_ff0.OUTPUTSELECT
smod_i => s_txm13_ff0.OUTPUTSELECT
smod_i => s_det_ff0.OUTPUTSELECT
smod_i => s_det_ff1.OUTPUTSELECT
smod_i => s_det_ff0.OUTPUTSELECT
smod_i => s_det_ff1.OUTPUTSELECT
smod_i => s_rxd_ff0.OUTPUTSELECT
smod_i => s_rxd_ff1.OUTPUTSELECT
smod_i => s_rxd_ff2.OUTPUTSELECT
smod_i => s_rxd_ff0.OUTPUTSELECT
smod_i => s_rxd_ff1.OUTPUTSELECT
smod_i => s_rxd_ff2.OUTPUTSELECT
smod_i => s_m2_rxshift_en.IN1
smod_i => s_m2_txshift_en.IN1
sbuf_o[0] <= s_recv_buf[0].DB_MAX_OUTPUT_PORT_TYPE
sbuf_o[1] <= s_recv_buf[1].DB_MAX_OUTPUT_PORT_TYPE
sbuf_o[2] <= s_recv_buf[2].DB_MAX_OUTPUT_PORT_TYPE
sbuf_o[3] <= s_recv_buf[3].DB_MAX_OUTPUT_PORT_TYPE
sbuf_o[4] <= s_recv_buf[4].DB_MAX_OUTPUT_PORT_TYPE
sbuf_o[5] <= s_recv_buf[5].DB_MAX_OUTPUT_PORT_TYPE
sbuf_o[6] <= s_recv_buf[6].DB_MAX_OUTPUT_PORT_TYPE
sbuf_o[7] <= s_recv_buf[7].DB_MAX_OUTPUT_PORT_TYPE
scon_o[0] <= s_recv_done.DB_MAX_OUTPUT_PORT_TYPE
scon_o[1] <= s_tran_done.DB_MAX_OUTPUT_PORT_TYPE
scon_o[2] <= s_rb8.DB_MAX_OUTPUT_PORT_TYPE
rxdwr_o <= rxdwr_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
rxd_o <= rxd_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
txd_o <= s_txdm0.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_core:i_mc8051_core|mc8051_tmrctr:\gen_mc8051_tmrctr:0:i_mc8051_tmrctr
clk => s_tf0.CLK
clk => s_tf1.CLK
clk => s_counth1[0].CLK
clk => s_counth1[1].CLK
clk => s_counth1[2].CLK
clk => s_counth1[3].CLK
clk => s_counth1[4].CLK
clk => s_counth1[5].CLK
clk => s_counth1[6].CLK
clk => s_counth1[7].CLK
clk => s_countl1[0].CLK
clk => s_countl1[1].CLK
clk => s_countl1[2].CLK
clk => s_countl1[3].CLK
clk => s_countl1[4].CLK
clk => s_countl1[5].CLK
clk => s_countl1[6].CLK
clk => s_countl1[7].CLK
clk => s_counth0[0].CLK
clk => s_counth0[1].CLK
clk => s_counth0[2].CLK
clk => s_counth0[3].CLK
clk => s_counth0[4].CLK
clk => s_counth0[5].CLK
clk => s_counth0[6].CLK
clk => s_counth0[7].CLK
clk => s_countl0[0].CLK
clk => s_countl0[1].CLK
clk => s_countl0[2].CLK
clk => s_countl0[3].CLK
clk => s_countl0[4].CLK
clk => s_countl0[5].CLK
clk => s_countl0[6].CLK
clk => s_countl0[7].CLK
clk => s_t1ff2.CLK
clk => s_t1ff1.CLK
clk => s_t1ff0.CLK
clk => s_t0ff2.CLK
clk => s_t0ff1.CLK
clk => s_t0ff0.CLK
clk => s_int1_sync[0].CLK
clk => s_int1_sync[1].CLK
clk => s_int0_sync[0].CLK
clk => s_int0_sync[1].CLK
clk => s_pre_count[0].CLK
clk => s_pre_count[1].CLK
clk => s_pre_count[2].CLK
clk => s_pre_count[3].CLK
reset => s_tf0.ACLR
reset => s_tf1.ACLR
reset => s_counth1[0].ACLR
reset => s_counth1[1].ACLR
reset => s_counth1[2].ACLR
reset => s_counth1[3].ACLR
reset => s_counth1[4].ACLR
reset => s_counth1[5].ACLR
reset => s_counth1[6].ACLR
reset => s_counth1[7].ACLR
reset => s_countl1[0].ACLR
reset => s_countl1[1].ACLR
reset => s_countl1[2].ACLR
reset => s_countl1[3].ACLR
reset => s_countl1[4].ACLR
reset => s_countl1[5].ACLR
reset => s_countl1[6].ACLR
reset => s_countl1[7].ACLR
reset => s_counth0[0].ACLR
reset => s_counth0[1].ACLR
reset => s_counth0[2].ACLR
reset => s_counth0[3].ACLR
reset => s_counth0[4].ACLR
reset => s_counth0[5].ACLR
reset => s_counth0[6].ACLR
reset => s_counth0[7].ACLR
reset => s_countl0[0].ACLR
reset => s_countl0[1].ACLR
reset => s_countl0[2].ACLR
reset => s_countl0[3].ACLR
reset => s_countl0[4].ACLR
reset => s_countl0[5].ACLR
reset => s_countl0[6].ACLR
reset => s_countl0[7].ACLR
reset => s_t1ff2.ACLR
reset => s_t1ff1.ACLR
reset => s_t1ff0.ACLR
reset => s_t0ff2.ACLR
reset => s_t0ff1.ACLR
reset => s_t0ff0.ACLR
reset => s_int1_sync[0].ACLR
reset => s_int1_sync[1].ACLR
reset => s_int0_sync[0].ACLR
reset => s_int0_sync[1].ACLR
reset => s_pre_count[0].ACLR
reset => s_pre_count[1].ACLR
reset => s_pre_count[2].ACLR
reset => s_pre_count[3].ACLR
int0_i => s_int0_sync[0].DATAIN
int1_i => s_int1_sync[0].DATAIN
t0_i => s_t0ff0.DATAB
t1_i => s_t1ff0.DATAB
tmod_i[0] => Equal0.IN3
tmod_i[0] => Mux0.IN5
tmod_i[0] => Mux1.IN5
tmod_i[0] => Mux2.IN5
tmod_i[0] => Mux3.IN5
tmod_i[0] => Mux4.IN5
tmod_i[0] => Mux5.IN5
tmod_i[0] => Mux6.IN5
tmod_i[0] => Mux7.IN5
tmod_i[0] => Mux8.IN5
tmod_i[0] => Mux9.IN5
tmod_i[0] => Mux10.IN5
tmod_i[0] => Mux11.IN5
tmod_i[0] => Mux12.IN5
tmod_i[0] => Mux13.IN5
tmod_i[0] => Mux14.IN5
tmod_i[0] => Mux15.IN5
tmod_i[0] => Mux16.IN5
tmod_i[0] => Mux17.IN5
tmod_i[0] => Equal15.IN3
tmod_i[0] => Equal16.IN3
tmod_i[0] => Equal17.IN3
tmod_i[1] => Equal0.IN2
tmod_i[1] => Mux0.IN4
tmod_i[1] => Mux1.IN4
tmod_i[1] => Mux2.IN4
tmod_i[1] => Mux3.IN4
tmod_i[1] => Mux4.IN4
tmod_i[1] => Mux5.IN4
tmod_i[1] => Mux6.IN4
tmod_i[1] => Mux7.IN4
tmod_i[1] => Mux8.IN4
tmod_i[1] => Mux9.IN4
tmod_i[1] => Mux10.IN4
tmod_i[1] => Mux11.IN4
tmod_i[1] => Mux12.IN4
tmod_i[1] => Mux13.IN4
tmod_i[1] => Mux14.IN4
tmod_i[1] => Mux15.IN4
tmod_i[1] => Mux16.IN4
tmod_i[1] => Mux17.IN4
tmod_i[1] => Equal15.IN2
tmod_i[1] => Equal16.IN2
tmod_i[1] => Equal17.IN2
tmod_i[2] => s_t0ff0.OUTPUTSELECT
tmod_i[2] => s_t0ff1.OUTPUTSELECT
tmod_i[2] => s_t0ff2.OUTPUTSELECT
tmod_i[2] => p_tmr_ctr.IN1
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_counth0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => s_countl0.OUTPUTSELECT
tmod_i[2] => p_tmr_ctr.IN1
tmod_i[3] => s_tmr_ctr0_en.IN1
tmod_i[4] => Mux18.IN5
tmod_i[4] => Mux19.IN5
tmod_i[4] => Mux20.IN5
tmod_i[4] => Mux21.IN5
tmod_i[4] => Mux22.IN5
tmod_i[4] => Mux23.IN5
tmod_i[4] => Mux24.IN5
tmod_i[4] => Mux25.IN5
tmod_i[4] => Mux26.IN5
tmod_i[4] => Mux27.IN5
tmod_i[4] => Mux28.IN5
tmod_i[4] => Mux29.IN5
tmod_i[4] => Mux30.IN5
tmod_i[4] => Mux31.IN5
tmod_i[4] => Mux32.IN5
tmod_i[4] => Mux33.IN5
tmod_i[4] => Mux34.IN5
tmod_i[5] => Mux18.IN4
tmod_i[5] => Mux19.IN4
tmod_i[5] => Mux20.IN4
tmod_i[5] => Mux21.IN4
tmod_i[5] => Mux22.IN4
tmod_i[5] => Mux23.IN4
tmod_i[5] => Mux24.IN4
tmod_i[5] => Mux25.IN4
tmod_i[5] => Mux26.IN4
tmod_i[5] => Mux27.IN4
tmod_i[5] => Mux28.IN4
tmod_i[5] => Mux29.IN4
tmod_i[5] => Mux30.IN4
tmod_i[5] => Mux31.IN4
tmod_i[5] => Mux32.IN4
tmod_i[5] => Mux33.IN4
tmod_i[5] => Mux34.IN4
tmod_i[6] => s_t1ff0.OUTPUTSELECT
tmod_i[6] => s_t1ff1.OUTPUTSELECT
tmod_i[6] => s_t1ff2.OUTPUTSELECT
tmod_i[6] => p_tmr_ctr.IN1
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_counth1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => s_countl1.OUTPUTSELECT
tmod_i[6] => p_tmr_ctr.IN1
tmod_i[7] => s_tmr_ctr1_en.IN1
tcon_tr0_i => s_tmr_ctr0_en.IN1
tcon_tr1_i => s_tmr_ctr1_en.IN1
tcon_tr1_i => s_tf1.OUTPUTSELECT
tcon_tr1_i => s_counth0.OUTPUTSELECT
tcon_tr1_i => s_counth0.OUTPUTSELECT
tcon_tr1_i => s_counth0.OUTPUTSELECT
tcon_tr1_i => s_counth0.OUTPUTSELECT
tcon_tr1_i => s_counth0.OUTPUTSELECT
tcon_tr1_i => s_counth0.OUTPUTSELECT
tcon_tr1_i => s_counth0.OUTPUTSELECT
tcon_tr1_i => s_counth0.OUTPUTSELECT
reload_i[0] => s_countl0.DATAB
reload_i[0] => s_counth0.DATAB
reload_i[0] => s_countl0.DATAB
reload_i[0] => s_counth0.DATAB
reload_i[0] => s_countl0.DATAB
reload_i[0] => s_counth0.DATAB
reload_i[0] => s_countl0.DATAB
reload_i[0] => s_counth0.DATAB
reload_i[0] => s_countl1.DATAB
reload_i[0] => s_counth1.DATAB
reload_i[0] => s_countl1.DATAB
reload_i[0] => s_counth1.DATAB
reload_i[0] => s_countl1.DATAB
reload_i[0] => s_countl1.DATAB
reload_i[0] => s_counth1.DATAB
reload_i[1] => s_countl0.DATAB
reload_i[1] => s_counth0.DATAB
reload_i[1] => s_countl0.DATAB
reload_i[1] => s_counth0.DATAB
reload_i[1] => s_countl0.DATAB
reload_i[1] => s_counth0.DATAB
reload_i[1] => s_countl0.DATAB
reload_i[1] => s_counth0.DATAB
reload_i[1] => s_countl1.DATAB
reload_i[1] => s_counth1.DATAB
reload_i[1] => s_countl1.DATAB
reload_i[1] => s_counth1.DATAB
reload_i[1] => s_countl1.DATAB
reload_i[1] => s_countl1.DATAB
reload_i[1] => s_counth1.DATAB
reload_i[2] => s_countl0.DATAB
reload_i[2] => s_counth0.DATAB
reload_i[2] => s_countl0.DATAB
reload_i[2] => s_counth0.DATAB
reload_i[2] => s_countl0.DATAB
reload_i[2] => s_counth0.DATAB
reload_i[2] => s_countl0.DATAB
reload_i[2] => s_counth0.DATAB
reload_i[2] => s_countl1.DATAB
reload_i[2] => s_counth1.DATAB
reload_i[2] => s_countl1.DATAB
reload_i[2] => s_counth1.DATAB
reload_i[2] => s_countl1.DATAB
reload_i[2] => s_countl1.DATAB
reload_i[2] => s_counth1.DATAB
reload_i[3] => s_countl0.DATAB
reload_i[3] => s_counth0.DATAB
reload_i[3] => s_countl0.DATAB
reload_i[3] => s_counth0.DATAB
reload_i[3] => s_countl0.DATAB
reload_i[3] => s_counth0.DATAB
reload_i[3] => s_countl0.DATAB
reload_i[3] => s_counth0.DATAB
reload_i[3] => s_countl1.DATAB
reload_i[3] => s_counth1.DATAB
reload_i[3] => s_countl1.DATAB
reload_i[3] => s_counth1.DATAB
reload_i[3] => s_countl1.DATAB
reload_i[3] => s_countl1.DATAB
reload_i[3] => s_counth1.DATAB
reload_i[4] => s_countl0.DATAB
reload_i[4] => s_counth0.DATAB
reload_i[4] => s_countl0.DATAB
reload_i[4] => s_counth0.DATAB
reload_i[4] => s_countl0.DATAB
reload_i[4] => s_counth0.DATAB
reload_i[4] => s_countl0.DATAB
reload_i[4] => s_counth0.DATAB
reload_i[4] => s_countl1.DATAB
reload_i[4] => s_counth1.DATAB
reload_i[4] => s_countl1.DATAB
reload_i[4] => s_counth1.DATAB
reload_i[4] => s_countl1.DATAB
reload_i[4] => s_countl1.DATAB
reload_i[4] => s_counth1.DATAB
reload_i[5] => s_countl0.DATAB
reload_i[5] => s_counth0.DATAB
reload_i[5] => s_countl0.DATAB
reload_i[5] => s_counth0.DATAB
reload_i[5] => s_countl0.DATAB
reload_i[5] => s_counth0.DATAB
reload_i[5] => s_countl0.DATAB
reload_i[5] => s_counth0.DATAB
reload_i[5] => s_countl1.DATAB
reload_i[5] => s_counth1.DATAB
reload_i[5] => s_countl1.DATAB
reload_i[5] => s_counth1.DATAB
reload_i[5] => s_countl1.DATAB
reload_i[5] => s_countl1.DATAB
reload_i[5] => s_counth1.DATAB
reload_i[6] => s_countl0.DATAB
reload_i[6] => s_counth0.DATAB
reload_i[6] => s_countl0.DATAB
reload_i[6] => s_counth0.DATAB
reload_i[6] => s_countl0.DATAB
reload_i[6] => s_counth0.DATAB
reload_i[6] => s_countl0.DATAB
reload_i[6] => s_counth0.DATAB
reload_i[6] => s_countl1.DATAB
reload_i[6] => s_counth1.DATAB
reload_i[6] => s_countl1.DATAB
reload_i[6] => s_counth1.DATAB
reload_i[6] => s_countl1.DATAB
reload_i[6] => s_countl1.DATAB
reload_i[6] => s_counth1.DATAB
reload_i[7] => s_countl0.DATAB
reload_i[7] => s_counth0.DATAB
reload_i[7] => s_countl0.DATAB
reload_i[7] => s_counth0.DATAB
reload_i[7] => s_countl0.DATAB
reload_i[7] => s_counth0.DATAB
reload_i[7] => s_countl0.DATAB
reload_i[7] => s_counth0.DATAB
reload_i[7] => s_countl1.DATAB
reload_i[7] => s_counth1.DATAB
reload_i[7] => s_countl1.DATAB
reload_i[7] => s_counth1.DATAB
reload_i[7] => s_countl1.DATAB
reload_i[7] => s_countl1.DATAB
reload_i[7] => s_counth1.DATAB
wt_en_i => p_tmr_ctr.IN1
wt_en_i => p_tmr_ctr.IN1
wt_en_i => p_tmr_ctr.IN1
wt_en_i => p_tmr_ctr.IN1
wt_i[0] => Equal8.IN1
wt_i[0] => Equal9.IN0
wt_i[0] => Equal19.IN1
wt_i[0] => Equal20.IN1
wt_i[1] => Equal8.IN0
wt_i[1] => Equal9.IN1
wt_i[1] => Equal19.IN0
wt_i[1] => Equal20.IN0
th0_o[0] <= s_counth0[0].DB_MAX_OUTPUT_PORT_TYPE
th0_o[1] <= s_counth0[1].DB_MAX_OUTPUT_PORT_TYPE
th0_o[2] <= s_counth0[2].DB_MAX_OUTPUT_PORT_TYPE
th0_o[3] <= s_counth0[3].DB_MAX_OUTPUT_PORT_TYPE
th0_o[4] <= s_counth0[4].DB_MAX_OUTPUT_PORT_TYPE
th0_o[5] <= s_counth0[5].DB_MAX_OUTPUT_PORT_TYPE
th0_o[6] <= s_counth0[6].DB_MAX_OUTPUT_PORT_TYPE
th0_o[7] <= s_counth0[7].DB_MAX_OUTPUT_PORT_TYPE
tl0_o[0] <= s_countl0[0].DB_MAX_OUTPUT_PORT_TYPE
tl0_o[1] <= s_countl0[1].DB_MAX_OUTPUT_PORT_TYPE
tl0_o[2] <= s_countl0[2].DB_MAX_OUTPUT_PORT_TYPE
tl0_o[3] <= s_countl0[3].DB_MAX_OUTPUT_PORT_TYPE
tl0_o[4] <= s_countl0[4].DB_MAX_OUTPUT_PORT_TYPE
tl0_o[5] <= s_countl0[5].DB_MAX_OUTPUT_PORT_TYPE
tl0_o[6] <= s_countl0[6].DB_MAX_OUTPUT_PORT_TYPE
tl0_o[7] <= s_countl0[7].DB_MAX_OUTPUT_PORT_TYPE
th1_o[0] <= s_counth1[0].DB_MAX_OUTPUT_PORT_TYPE
th1_o[1] <= s_counth1[1].DB_MAX_OUTPUT_PORT_TYPE
th1_o[2] <= s_counth1[2].DB_MAX_OUTPUT_PORT_TYPE
th1_o[3] <= s_counth1[3].DB_MAX_OUTPUT_PORT_TYPE
th1_o[4] <= s_counth1[4].DB_MAX_OUTPUT_PORT_TYPE
th1_o[5] <= s_counth1[5].DB_MAX_OUTPUT_PORT_TYPE
th1_o[6] <= s_counth1[6].DB_MAX_OUTPUT_PORT_TYPE
th1_o[7] <= s_counth1[7].DB_MAX_OUTPUT_PORT_TYPE
tl1_o[0] <= s_countl1[0].DB_MAX_OUTPUT_PORT_TYPE
tl1_o[1] <= s_countl1[1].DB_MAX_OUTPUT_PORT_TYPE
tl1_o[2] <= s_countl1[2].DB_MAX_OUTPUT_PORT_TYPE
tl1_o[3] <= s_countl1[3].DB_MAX_OUTPUT_PORT_TYPE
tl1_o[4] <= s_countl1[4].DB_MAX_OUTPUT_PORT_TYPE
tl1_o[5] <= s_countl1[5].DB_MAX_OUTPUT_PORT_TYPE
tl1_o[6] <= s_countl1[6].DB_MAX_OUTPUT_PORT_TYPE
tl1_o[7] <= s_countl1[7].DB_MAX_OUTPUT_PORT_TYPE
tf0_o <= s_tf0.DB_MAX_OUTPUT_PORT_TYPE
tf1_o <= s_tf1.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1pc1:auto_generated.address_a[0]
address_a[1] => altsyncram_1pc1:auto_generated.address_a[1]
address_a[2] => altsyncram_1pc1:auto_generated.address_a[2]
address_a[3] => altsyncram_1pc1:auto_generated.address_a[3]
address_a[4] => altsyncram_1pc1:auto_generated.address_a[4]
address_a[5] => altsyncram_1pc1:auto_generated.address_a[5]
address_a[6] => altsyncram_1pc1:auto_generated.address_a[6]
address_a[7] => altsyncram_1pc1:auto_generated.address_a[7]
address_a[8] => altsyncram_1pc1:auto_generated.address_a[8]
address_a[9] => altsyncram_1pc1:auto_generated.address_a[9]
address_a[10] => altsyncram_1pc1:auto_generated.address_a[10]
address_a[11] => altsyncram_1pc1:auto_generated.address_a[11]
address_a[12] => altsyncram_1pc1:auto_generated.address_a[12]
address_a[13] => altsyncram_1pc1:auto_generated.address_a[13]
address_a[14] => altsyncram_1pc1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1pc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1pc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1pc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1pc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1pc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1pc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1pc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1pc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1pc1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated
address_a[0] => altsyncram_nme2:altsyncram1.address_a[0]
address_a[1] => altsyncram_nme2:altsyncram1.address_a[1]
address_a[2] => altsyncram_nme2:altsyncram1.address_a[2]
address_a[3] => altsyncram_nme2:altsyncram1.address_a[3]
address_a[4] => altsyncram_nme2:altsyncram1.address_a[4]
address_a[5] => altsyncram_nme2:altsyncram1.address_a[5]
address_a[6] => altsyncram_nme2:altsyncram1.address_a[6]
address_a[7] => altsyncram_nme2:altsyncram1.address_a[7]
address_a[8] => altsyncram_nme2:altsyncram1.address_a[8]
address_a[9] => altsyncram_nme2:altsyncram1.address_a[9]
address_a[10] => altsyncram_nme2:altsyncram1.address_a[10]
address_a[11] => altsyncram_nme2:altsyncram1.address_a[11]
address_a[12] => altsyncram_nme2:altsyncram1.address_a[12]
address_a[13] => altsyncram_nme2:altsyncram1.address_a[13]
address_a[14] => altsyncram_nme2:altsyncram1.address_a[14]
clock0 => altsyncram_nme2:altsyncram1.clock0
q_a[0] <= altsyncram_nme2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_nme2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_nme2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_nme2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_nme2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_nme2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_nme2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_nme2:altsyncram1.q_a[7]


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_dra:decode4.data[0]
address_a[13] => decode_67a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_dra:decode4.data[1]
address_a[14] => decode_67a:rden_decode_a.data[1]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_dra:decode5.data[0]
address_b[13] => decode_67a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_dra:decode5.data[1]
address_b[14] => decode_67a:rden_decode_b.data[1]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a8.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[0] => ram_block3a24.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a9.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[1] => ram_block3a25.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a10.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[2] => ram_block3a26.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a11.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[3] => ram_block3a27.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a12.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[4] => ram_block3a28.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a13.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[5] => ram_block3a29.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a14.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[6] => ram_block3a30.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a15.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[7] => ram_block3a31.PORTBDATAIN
q_a[0] <= mux_tlb:mux6.result[0]
q_a[1] <= mux_tlb:mux6.result[1]
q_a[2] <= mux_tlb:mux6.result[2]
q_a[3] <= mux_tlb:mux6.result[3]
q_a[4] <= mux_tlb:mux6.result[4]
q_a[5] <= mux_tlb:mux6.result[5]
q_a[6] <= mux_tlb:mux6.result[6]
q_a[7] <= mux_tlb:mux6.result[7]
q_b[0] <= mux_tlb:mux7.result[0]
q_b[1] <= mux_tlb:mux7.result[1]
q_b[2] <= mux_tlb:mux7.result[2]
q_b[3] <= mux_tlb:mux7.result[3]
q_b[4] <= mux_tlb:mux7.result[4]
q_b[5] <= mux_tlb:mux7.result[5]
q_b[6] <= mux_tlb:mux7.result[6]
q_b[7] <= mux_tlb:mux7.result[7]
wren_b => decode_dra:decode5.enable


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|decode_dra:decode4
data[0] => w_anode445w[1].IN0
data[0] => w_anode458w[1].IN1
data[0] => w_anode466w[1].IN0
data[0] => w_anode474w[1].IN1
data[1] => w_anode445w[2].IN0
data[1] => w_anode458w[2].IN0
data[1] => w_anode466w[2].IN1
data[1] => w_anode474w[2].IN1
enable => w_anode445w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode466w[1].IN0
enable => w_anode474w[1].IN0
eq[0] <= w_anode445w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode458w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode466w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode474w[2].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|decode_dra:decode5
data[0] => w_anode445w[1].IN0
data[0] => w_anode458w[1].IN1
data[0] => w_anode466w[1].IN0
data[0] => w_anode474w[1].IN1
data[1] => w_anode445w[2].IN0
data[1] => w_anode458w[2].IN0
data[1] => w_anode466w[2].IN1
data[1] => w_anode474w[2].IN1
enable => w_anode445w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode466w[1].IN0
enable => w_anode474w[1].IN0
eq[0] <= w_anode445w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode458w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode466w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode474w[2].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|decode_67a:rden_decode_a
data[0] => w_anode483w[1].IN0
data[0] => w_anode497w[1].IN1
data[0] => w_anode506w[1].IN0
data[0] => w_anode515w[1].IN1
data[1] => w_anode483w[2].IN0
data[1] => w_anode497w[2].IN0
data[1] => w_anode506w[2].IN1
data[1] => w_anode515w[2].IN1
eq[0] <= w_anode483w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode497w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode506w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode515w[2].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|decode_67a:rden_decode_b
data[0] => w_anode483w[1].IN0
data[0] => w_anode497w[1].IN1
data[0] => w_anode506w[1].IN0
data[0] => w_anode515w[1].IN1
data[1] => w_anode483w[2].IN0
data[1] => w_anode497w[2].IN0
data[1] => w_anode506w[2].IN1
data[1] => w_anode515w[2].IN1
eq[0] <= w_anode483w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode497w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode506w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode515w[2].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|mux_tlb:mux6
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|altsyncram_nme2:altsyncram1|mux_tlb:mux7
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= ram_rom_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => ram_rom_addr_reg[12].CLK
raw_tck => ram_rom_addr_reg[13].CLK
raw_tck => ram_rom_addr_reg[14].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[0] => ram_rom_addr_reg[12].ACLR
ir_in[0] => ram_rom_addr_reg[13].ACLR
ir_in[0] => ram_rom_addr_reg[14].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_1pc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|fpga_top|mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component
wren_a => altsyncram_49b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_49b1:auto_generated.data_a[0]
data_a[1] => altsyncram_49b1:auto_generated.data_a[1]
data_a[2] => altsyncram_49b1:auto_generated.data_a[2]
data_a[3] => altsyncram_49b1:auto_generated.data_a[3]
data_a[4] => altsyncram_49b1:auto_generated.data_a[4]
data_a[5] => altsyncram_49b1:auto_generated.data_a[5]
data_a[6] => altsyncram_49b1:auto_generated.data_a[6]
data_a[7] => altsyncram_49b1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_49b1:auto_generated.address_a[0]
address_a[1] => altsyncram_49b1:auto_generated.address_a[1]
address_a[2] => altsyncram_49b1:auto_generated.address_a[2]
address_a[3] => altsyncram_49b1:auto_generated.address_a[3]
address_a[4] => altsyncram_49b1:auto_generated.address_a[4]
address_a[5] => altsyncram_49b1:auto_generated.address_a[5]
address_a[6] => altsyncram_49b1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_49b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_49b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_49b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_49b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_49b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_49b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_49b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_49b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_49b1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fpga_top|mc8051_top:i_mc8051_top|mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_49b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|fpga_top|mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component
wren_a => altsyncram_k8g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k8g1:auto_generated.data_a[0]
data_a[1] => altsyncram_k8g1:auto_generated.data_a[1]
data_a[2] => altsyncram_k8g1:auto_generated.data_a[2]
data_a[3] => altsyncram_k8g1:auto_generated.data_a[3]
data_a[4] => altsyncram_k8g1:auto_generated.data_a[4]
data_a[5] => altsyncram_k8g1:auto_generated.data_a[5]
data_a[6] => altsyncram_k8g1:auto_generated.data_a[6]
data_a[7] => altsyncram_k8g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k8g1:auto_generated.address_a[0]
address_a[1] => altsyncram_k8g1:auto_generated.address_a[1]
address_a[2] => altsyncram_k8g1:auto_generated.address_a[2]
address_a[3] => altsyncram_k8g1:auto_generated.address_a[3]
address_a[4] => altsyncram_k8g1:auto_generated.address_a[4]
address_a[5] => altsyncram_k8g1:auto_generated.address_a[5]
address_a[6] => altsyncram_k8g1:auto_generated.address_a[6]
address_a[7] => altsyncram_k8g1:auto_generated.address_a[7]
address_a[8] => altsyncram_k8g1:auto_generated.address_a[8]
address_a[9] => altsyncram_k8g1:auto_generated.address_a[9]
address_a[10] => altsyncram_k8g1:auto_generated.address_a[10]
address_a[11] => altsyncram_k8g1:auto_generated.address_a[11]
address_a[12] => altsyncram_k8g1:auto_generated.address_a[12]
address_a[13] => altsyncram_k8g1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k8g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k8g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k8g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k8g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k8g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_k8g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_k8g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_k8g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_k8g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fpga_top|mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_ara:decode3.data[0]
address_a[13] => decode_37a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
q_a[0] <= mux_qlb:mux2.result[0]
q_a[1] <= mux_qlb:mux2.result[1]
q_a[2] <= mux_qlb:mux2.result[2]
q_a[3] <= mux_qlb:mux2.result[3]
q_a[4] <= mux_qlb:mux2.result[4]
q_a[5] <= mux_qlb:mux2.result[5]
q_a[6] <= mux_qlb:mux2.result[6]
q_a[7] <= mux_qlb:mux2.result[7]
wren_a => decode_ara:decode3.enable


|fpga_top|mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|decode_ara:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|decode_37a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|fpga_top|mc8051_top:i_mc8051_top|mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_k8g1:auto_generated|mux_qlb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


