Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 11 10:59:56 2021
| Host         : DESKTOP-KP8EMEH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LogisimToplevelShell_timing_summary_routed.rpt -pb LogisimToplevelShell_timing_summary_routed.pb -rpx LogisimToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : LogisimToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 106 register/latch pins with no clock driven by root clock pin: CLOCKGEN_0/s_output_regs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MIPS_CPU_0/FPGADigit_1/u_divider/clk_N_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 713 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.206      -72.068                     65                  266        0.237        0.000                      0                  266        4.500        0.000                       0                   138  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.206      -72.068                     65                  266        0.237        0.000                      0                  266        4.500        0.000                       0                   138  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           65  Failing Endpoints,  Worst Slack       -2.206ns,  Total Violation      -72.068ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.044ns  (logic 3.084ns (25.606%)  route 8.960ns (74.394%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.645     5.248    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/Q
                         net (fo=146, routed)         1.009     6.713    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.124     6.837 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74/O
                         net (fo=1, routed)           0.573     7.410    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37/O
                         net (fo=2, routed)           0.809     8.343    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.467 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10/O
                         net (fo=17, routed)          0.656     9.124    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.248 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=5, routed)           0.671     9.919    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_comp/O
                         net (fo=4, routed)           0.504    10.547    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.124    10.671 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.228    11.898    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/ADDRA1
    SLICE_X10Y62         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.022 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=5, routed)           0.625    12.648    MIPS_CPU_0/MIPS_Regifile_1/R10[19]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.124    12.772 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[19]_i_2/O
                         net (fo=5, routed)           0.602    13.374    MIPS_CPU_0/MIPS_Regifile_1/s_LOGISIM_BUS_86[11]
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8/O
                         net (fo=3, routed)           0.579    14.077    MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8_0[3]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    14.201 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.201    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1_0[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.599 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.599    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.827 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=4, routed)           0.453    15.280    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.306    15.586 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_replica/O
                         net (fo=26, routed)          0.583    16.169    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_1
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.332    16.501 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[6]_i_2/O
                         net (fo=1, routed)           0.263    16.764    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[6]_i_2_n_0
    SLICE_X13Y61         LUT4 (Prop_lut4_I2_O)        0.124    16.888 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[6]_i_1/O
                         net (fo=4, routed)           0.404    17.292    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[6]
    SLICE_X13Y61         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.521    14.944    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X13Y61         FDCE (Setup_fdce_C_D)       -0.081    15.086    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -17.292    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (VIOLATED) :        -2.141ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.004ns  (logic 3.084ns (25.692%)  route 8.920ns (74.308%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.645     5.248    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/Q
                         net (fo=146, routed)         1.009     6.713    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.124     6.837 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74/O
                         net (fo=1, routed)           0.573     7.410    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37/O
                         net (fo=2, routed)           0.809     8.343    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.467 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10/O
                         net (fo=17, routed)          0.656     9.124    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.248 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=5, routed)           0.671     9.919    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_comp/O
                         net (fo=4, routed)           0.504    10.547    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.124    10.671 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.228    11.898    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/ADDRA1
    SLICE_X10Y62         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.022 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=5, routed)           0.625    12.648    MIPS_CPU_0/MIPS_Regifile_1/R10[19]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.124    12.772 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[19]_i_2/O
                         net (fo=5, routed)           0.602    13.374    MIPS_CPU_0/MIPS_Regifile_1/s_LOGISIM_BUS_86[11]
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8/O
                         net (fo=3, routed)           0.579    14.077    MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8_0[3]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    14.201 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.201    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1_0[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.599 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.599    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.827 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=4, routed)           0.453    15.280    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.306    15.586 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_replica/O
                         net (fo=26, routed)          0.583    16.169    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_1
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.332    16.501 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[6]_i_2/O
                         net (fo=1, routed)           0.263    16.764    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[6]_i_2_n_0
    SLICE_X13Y61         LUT4 (Prop_lut4_I2_O)        0.124    16.888 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[6]_i_1/O
                         net (fo=4, routed)           0.364    17.251    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[6]
    SLICE_X13Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.522    14.945    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]_replica_1/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X13Y60         FDCE (Setup_fdce_C_D)       -0.058    15.110    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -17.252    
  -------------------------------------------------------------------
                         slack                                 -2.141    

Slack (VIOLATED) :        -2.135ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.995ns  (logic 3.084ns (25.711%)  route 8.911ns (74.289%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.645     5.248    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/Q
                         net (fo=146, routed)         1.009     6.713    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.124     6.837 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74/O
                         net (fo=1, routed)           0.573     7.410    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37/O
                         net (fo=2, routed)           0.809     8.343    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.467 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10/O
                         net (fo=17, routed)          0.656     9.124    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.248 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=5, routed)           0.671     9.919    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_comp/O
                         net (fo=4, routed)           0.504    10.547    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.124    10.671 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.228    11.898    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/ADDRA1
    SLICE_X10Y62         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.022 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=5, routed)           0.625    12.648    MIPS_CPU_0/MIPS_Regifile_1/R10[19]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.124    12.772 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[19]_i_2/O
                         net (fo=5, routed)           0.602    13.374    MIPS_CPU_0/MIPS_Regifile_1/s_LOGISIM_BUS_86[11]
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8/O
                         net (fo=3, routed)           0.579    14.077    MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8_0[3]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    14.201 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.201    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1_0[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.599 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.599    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.827 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=4, routed)           0.453    15.280    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.306    15.586 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_replica/O
                         net (fo=26, routed)          0.583    16.169    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_1
    SLICE_X13Y61         LUT5 (Prop_lut5_I3_O)        0.332    16.501 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[6]_i_2/O
                         net (fo=1, routed)           0.263    16.764    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[6]_i_2_n_0
    SLICE_X13Y61         LUT4 (Prop_lut4_I2_O)        0.124    16.888 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[6]_i_1/O
                         net (fo=4, routed)           0.355    17.243    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[6]
    SLICE_X13Y59         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.522    14.945    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y59         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]_replica/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X13Y59         FDCE (Setup_fdce_C_D)       -0.061    15.107    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -17.243    
  -------------------------------------------------------------------
                         slack                                 -2.135    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.080ns  (logic 2.883ns (23.865%)  route 9.197ns (76.135%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.645     5.248    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/Q
                         net (fo=146, routed)         1.009     6.713    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.124     6.837 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74/O
                         net (fo=1, routed)           0.573     7.410    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37/O
                         net (fo=2, routed)           0.809     8.343    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.467 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10/O
                         net (fo=17, routed)          0.656     9.124    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.248 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=5, routed)           0.671     9.919    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_comp/O
                         net (fo=4, routed)           0.504    10.547    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.124    10.671 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.228    11.898    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/ADDRA1
    SLICE_X10Y62         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.022 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=5, routed)           0.625    12.648    MIPS_CPU_0/MIPS_Regifile_1/R10[19]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.124    12.772 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[19]_i_2/O
                         net (fo=5, routed)           0.602    13.374    MIPS_CPU_0/MIPS_Regifile_1/s_LOGISIM_BUS_86[11]
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8/O
                         net (fo=3, routed)           0.579    14.077    MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8_0[3]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    14.201 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.201    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1_0[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.599 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.599    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.827 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=4, routed)           0.737    15.564    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.313    15.877 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_replica_1/O
                         net (fo=2, routed)           0.454    16.331    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_2
    SLICE_X4Y59          LUT5 (Prop_lut5_I3_O)        0.124    16.455 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[12]_i_2/O
                         net (fo=1, routed)           0.425    16.880    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[12]_i_2_n_0
    SLICE_X4Y58          LUT4 (Prop_lut4_I2_O)        0.124    17.004 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.324    17.328    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[12]
    SLICE_X6Y59          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.601    15.024    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y59          FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[12]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X6Y59          FDCE (Setup_fdce_C_D)       -0.016    15.231    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -17.328    
  -------------------------------------------------------------------
                         slack                                 -2.097    

Slack (VIOLATED) :        -2.034ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.886ns  (logic 2.960ns (24.903%)  route 8.926ns (75.097%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.645     5.248    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/Q
                         net (fo=146, routed)         1.009     6.713    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.124     6.837 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74/O
                         net (fo=1, routed)           0.573     7.410    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37/O
                         net (fo=2, routed)           0.809     8.343    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.467 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10/O
                         net (fo=17, routed)          0.656     9.124    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.248 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=5, routed)           0.671     9.919    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_comp/O
                         net (fo=4, routed)           0.504    10.547    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.124    10.671 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.228    11.898    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/ADDRA1
    SLICE_X10Y62         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.022 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=5, routed)           0.625    12.648    MIPS_CPU_0/MIPS_Regifile_1/R10[19]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.124    12.772 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[19]_i_2/O
                         net (fo=5, routed)           0.602    13.374    MIPS_CPU_0/MIPS_Regifile_1/s_LOGISIM_BUS_86[11]
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8/O
                         net (fo=3, routed)           0.579    14.077    MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8_0[3]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    14.201 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.201    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1_0[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.599 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.599    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.827 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=4, routed)           0.453    15.280    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.306    15.586 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_replica/O
                         net (fo=26, routed)          0.740    16.326    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_1
    SLICE_X12Y63         LUT6 (Prop_lut6_I5_O)        0.332    16.658 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[8]_i_1_comp/O
                         net (fo=1, routed)           0.476    17.134    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[8]
    SLICE_X13Y61         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.521    14.944    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y61         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X13Y61         FDCE (Setup_fdce_C_D)       -0.067    15.100    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                 -2.034    

Slack (VIOLATED) :        -1.997ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 3.084ns (25.703%)  route 8.915ns (74.297%))
  Logic Levels:           15  (CARRY4=2 LUT2=2 LUT4=1 LUT5=4 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.645     5.248    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/Q
                         net (fo=146, routed)         1.009     6.713    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.124     6.837 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74/O
                         net (fo=1, routed)           0.573     7.410    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37/O
                         net (fo=2, routed)           0.809     8.343    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.467 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10/O
                         net (fo=17, routed)          0.656     9.124    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.248 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=5, routed)           0.671     9.919    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_comp/O
                         net (fo=4, routed)           0.504    10.547    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.124    10.671 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.228    11.898    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/ADDRA1
    SLICE_X10Y62         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.022 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=5, routed)           0.625    12.648    MIPS_CPU_0/MIPS_Regifile_1/R10[19]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.124    12.772 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[19]_i_2/O
                         net (fo=5, routed)           0.602    13.374    MIPS_CPU_0/MIPS_Regifile_1/s_LOGISIM_BUS_86[11]
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8/O
                         net (fo=3, routed)           0.579    14.077    MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8_0[3]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    14.201 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.201    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1_0[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.599 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.599    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.827 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=4, routed)           0.453    15.280    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.306    15.586 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_replica/O
                         net (fo=26, routed)          0.758    16.345    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_1
    SLICE_X11Y56         LUT5 (Prop_lut5_I3_O)        0.332    16.677 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.446    17.122    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[3]_i_2_n_0
    SLICE_X12Y56         LUT4 (Prop_lut4_I2_O)        0.124    17.246 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    17.246    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[3]
    SLICE_X12Y56         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.524    14.947    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X12Y56         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[3]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X12Y56         FDCE (Setup_fdce_C_D)        0.079    15.249    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -17.246    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.993ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.853ns  (logic 2.960ns (24.973%)  route 8.893ns (75.027%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.645     5.248    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/Q
                         net (fo=146, routed)         1.009     6.713    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.124     6.837 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74/O
                         net (fo=1, routed)           0.573     7.410    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37/O
                         net (fo=2, routed)           0.809     8.343    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.467 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10/O
                         net (fo=17, routed)          0.656     9.124    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.248 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=5, routed)           0.671     9.919    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_comp/O
                         net (fo=4, routed)           0.504    10.547    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.124    10.671 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.228    11.898    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/ADDRA1
    SLICE_X10Y62         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.022 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=5, routed)           0.625    12.648    MIPS_CPU_0/MIPS_Regifile_1/R10[19]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.124    12.772 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[19]_i_2/O
                         net (fo=5, routed)           0.602    13.374    MIPS_CPU_0/MIPS_Regifile_1/s_LOGISIM_BUS_86[11]
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8/O
                         net (fo=3, routed)           0.579    14.077    MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8_0[3]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    14.201 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.201    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1_0[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.599 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.599    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.827 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=4, routed)           0.453    15.280    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.306    15.586 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_replica/O
                         net (fo=26, routed)          0.702    16.288    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I5_O)        0.332    16.620 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[9]_i_1_comp/O
                         net (fo=1, routed)           0.481    17.101    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[9]
    SLICE_X15Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.522    14.945    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X15Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X15Y60         FDCE (Setup_fdce_C_D)       -0.061    15.107    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -17.101    
  -------------------------------------------------------------------
                         slack                                 -1.993    

Slack (VIOLATED) :        -1.963ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.618ns  (logic 2.785ns (23.972%)  route 8.833ns (76.028%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.645     5.248    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/Q
                         net (fo=146, routed)         1.009     6.713    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.124     6.837 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74/O
                         net (fo=1, routed)           0.573     7.410    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37/O
                         net (fo=2, routed)           0.809     8.343    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.467 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10/O
                         net (fo=17, routed)          0.656     9.124    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.248 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=5, routed)           0.671     9.919    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_comp/O
                         net (fo=4, routed)           0.504    10.547    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.124    10.671 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.228    11.898    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/ADDRA1
    SLICE_X10Y62         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.022 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=5, routed)           0.625    12.648    MIPS_CPU_0/MIPS_Regifile_1/R10[19]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.124    12.772 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[19]_i_2/O
                         net (fo=5, routed)           0.602    13.374    MIPS_CPU_0/MIPS_Regifile_1/s_LOGISIM_BUS_86[11]
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8/O
                         net (fo=3, routed)           0.579    14.077    MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8_0[3]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    14.201 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.201    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1_0[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.599 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.599    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.827 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=4, routed)           0.484    15.311    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.313    15.624 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]_i_2_comp/O
                         net (fo=1, routed)           0.737    16.362    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]_i_2_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I3_O)        0.150    16.512 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.354    16.865    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[5]
    SLICE_X13Y59         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.522    14.945    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X13Y59         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X13Y59         FDCE (Setup_fdce_C_D)       -0.266    14.902    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -16.865    
  -------------------------------------------------------------------
                         slack                                 -1.963    

Slack (VIOLATED) :        -1.866ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.556ns  (logic 2.784ns (24.092%)  route 8.772ns (75.908%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.645     5.248    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/Q
                         net (fo=146, routed)         1.009     6.713    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.124     6.837 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74/O
                         net (fo=1, routed)           0.573     7.410    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37/O
                         net (fo=2, routed)           0.809     8.343    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.467 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10/O
                         net (fo=17, routed)          0.656     9.124    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.248 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=5, routed)           0.671     9.919    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_comp/O
                         net (fo=4, routed)           0.504    10.547    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.124    10.671 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.228    11.898    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/ADDRA1
    SLICE_X10Y62         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.022 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=5, routed)           0.625    12.648    MIPS_CPU_0/MIPS_Regifile_1/R10[19]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.124    12.772 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[19]_i_2/O
                         net (fo=5, routed)           0.602    13.374    MIPS_CPU_0/MIPS_Regifile_1/s_LOGISIM_BUS_86[11]
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8/O
                         net (fo=3, routed)           0.579    14.077    MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8_0[3]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    14.201 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.201    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1_0[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.599 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.599    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.827 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=4, routed)           0.457    15.284    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X9Y61          LUT6 (Prop_lut6_I5_O)        0.313    15.597 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]_i_2_comp/O
                         net (fo=1, routed)           0.724    16.321    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]_i_2_n_0
    SLICE_X11Y59         LUT4 (Prop_lut4_I2_O)        0.149    16.470 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]_i_1/O
                         net (fo=1, routed)           0.333    16.804    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[7]
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.525    14.948    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
                         clock pessimism              0.300    15.248    
                         clock uncertainty           -0.035    15.212    
    SLICE_X11Y60         FDCE (Setup_fdce_C_D)       -0.275    14.937    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -16.804    
  -------------------------------------------------------------------
                         slack                                 -1.866    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.960ns (25.535%)  route 8.632ns (74.465%))
  Logic Levels:           14  (CARRY4=2 LUT2=2 LUT5=3 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.645     5.248    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[7]/Q
                         net (fo=146, routed)         1.009     6.713    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[7]
    SLICE_X14Y60         LUT6 (Prop_lut6_I4_O)        0.124     6.837 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74/O
                         net (fo=1, routed)           0.573     7.410    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_74_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.534 f  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37/O
                         net (fo=2, routed)           0.809     8.343    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_37_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.467 r  MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10/O
                         net (fo=17, routed)          0.656     9.124    MIPS_CPU_0/REGISTER_FILE_2/mem_reg_0_31_0_0_i_10_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.124     9.248 f  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12/O
                         net (fo=5, routed)           0.671     9.919    MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124    10.043 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_42_comp/O
                         net (fo=4, routed)           0.504    10.547    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_14
    SLICE_X9Y56          LUT5 (Prop_lut5_I0_O)        0.124    10.671 r  MIPS_CPU_0/REGISTER_FILE_2/registers_reg_r1_0_31_0_5_i_12/O
                         net (fo=36, routed)          1.228    11.898    MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/ADDRA1
    SLICE_X10Y62         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    12.022 r  MIPS_CPU_0/MIPS_Regifile_1/registers_reg_r1_0_31_18_23/RAMA_D1/O
                         net (fo=5, routed)           0.625    12.648    MIPS_CPU_0/MIPS_Regifile_1/R10[19]
    SLICE_X9Y63          LUT2 (Prop_lut2_I0_O)        0.124    12.772 r  MIPS_CPU_0/MIPS_Regifile_1/s_state_reg[19]_i_2/O
                         net (fo=5, routed)           0.602    13.374    MIPS_CPU_0/MIPS_Regifile_1/s_LOGISIM_BUS_86[11]
    SLICE_X11Y62         LUT2 (Prop_lut2_I0_O)        0.124    13.498 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8/O
                         net (fo=3, routed)           0.579    14.077    MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_8_0[3]
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    14.201 r  MIPS_CPU_0/MIPS_Regifile_1/Equal0_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.201    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1_0[2]
    SLICE_X9Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.599 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.599    MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__0_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.827 r  MIPS_CPU_0/MIPS_ALU_1/Equal0_carry__1/CO[2]
                         net (fo=4, routed)           0.453    15.280    MIPS_CPU_0/REGISTER_FILE_2/CO[0]
    SLICE_X9Y60          LUT5 (Prop_lut5_I4_O)        0.306    15.586 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_replica/O
                         net (fo=26, routed)          0.591    16.177    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[31]_i_4__0_n_0_repN_1
    SLICE_X15Y61         LUT6 (Prop_lut6_I5_O)        0.332    16.509 r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg[4]_i_1_comp/O
                         net (fo=1, routed)           0.331    16.840    MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_BUS_87[4]
    SLICE_X15Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         1.522    14.945    MIPS_CPU_0/REGISTER_FILE_2/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X15Y60         FDCE                                         r  MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X15Y60         FDCE (Setup_fdce_C_D)       -0.058    15.110    MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -16.840    
  -------------------------------------------------------------------
                         slack                                 -1.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.512    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  LogisimTickGenerator_0/s_count_reg_reg[25]/Q
                         net (fo=3, routed)           0.078     1.754    LogisimTickGenerator_0/s_count_reg[25]
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.883 r  LogisimTickGenerator_0/s_count_next0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.883    LogisimTickGenerator_0/data0[26]
    SLICE_X6Y78          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.027    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[26]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.134     1.646    LogisimTickGenerator_0/s_count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.512    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  LogisimTickGenerator_0/s_count_reg_reg[27]/Q
                         net (fo=3, routed)           0.078     1.754    LogisimTickGenerator_0/s_count_reg[27]
    SLICE_X6Y78          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.883 r  LogisimTickGenerator_0/s_count_next0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.883    LogisimTickGenerator_0/data0[28]
    SLICE_X6Y78          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.862     2.027    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[28]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.134     1.646    LogisimTickGenerator_0/s_count_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.510    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y76          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDSE (Prop_fdse_C_Q)         0.164     1.674 r  LogisimTickGenerator_0/s_count_reg_reg[17]/Q
                         net (fo=3, routed)           0.078     1.752    LogisimTickGenerator_0/s_count_reg[17]
    SLICE_X6Y76          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.881 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.881    LogisimTickGenerator_0/data0[18]
    SLICE_X6Y76          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     2.024    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y76          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y76          FDSE (Hold_fdse_C_D)         0.134     1.644    LogisimTickGenerator_0/s_count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.510    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y76          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDSE (Prop_fdse_C_Q)         0.164     1.674 r  LogisimTickGenerator_0/s_count_reg_reg[19]/Q
                         net (fo=3, routed)           0.078     1.752    LogisimTickGenerator_0/s_count_reg[19]
    SLICE_X6Y76          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.881 r  LogisimTickGenerator_0/s_count_next0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.881    LogisimTickGenerator_0/data0[20]
    SLICE_X6Y76          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     2.024    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.134     1.644    LogisimTickGenerator_0/s_count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.512    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  LogisimTickGenerator_0/s_count_reg_reg[21]/Q
                         net (fo=3, routed)           0.078     1.754    LogisimTickGenerator_0/s_count_reg[21]
    SLICE_X6Y77          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.883 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.883    LogisimTickGenerator_0/data0[22]
    SLICE_X6Y77          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     2.026    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[22]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.134     1.646    LogisimTickGenerator_0/s_count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.593     1.512    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.676 r  LogisimTickGenerator_0/s_count_reg_reg[23]/Q
                         net (fo=3, routed)           0.078     1.754    LogisimTickGenerator_0/s_count_reg[23]
    SLICE_X6Y77          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.883 r  LogisimTickGenerator_0/s_count_next0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.883    LogisimTickGenerator_0/data0[24]
    SLICE_X6Y77          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.861     2.026    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[24]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.134     1.646    LogisimTickGenerator_0/s_count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.594     1.513    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  LogisimTickGenerator_0/s_count_reg_reg[29]/Q
                         net (fo=3, routed)           0.078     1.755    LogisimTickGenerator_0/s_count_reg[29]
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.884 r  LogisimTickGenerator_0/s_count_next0_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.884    LogisimTickGenerator_0/data0[30]
    SLICE_X6Y79          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.863     2.028    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[30]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.134     1.647    LogisimTickGenerator_0/s_count_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.510    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y73          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDSE (Prop_fdse_C_Q)         0.164     1.674 r  LogisimTickGenerator_0/s_count_reg_reg[5]/Q
                         net (fo=3, routed)           0.078     1.752    LogisimTickGenerator_0/s_count_reg[5]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.881 r  LogisimTickGenerator_0/s_count_next0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.881    LogisimTickGenerator_0/data0[6]
    SLICE_X6Y73          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     2.024    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[6]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.134     1.644    LogisimTickGenerator_0/s_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.591     1.510    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  LogisimTickGenerator_0/s_count_reg_reg[7]/Q
                         net (fo=3, routed)           0.078     1.752    LogisimTickGenerator_0/s_count_reg[7]
    SLICE_X6Y73          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.881 r  LogisimTickGenerator_0/s_count_next0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.881    LogisimTickGenerator_0/data0[8]
    SLICE_X6Y73          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.859     2.024    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[8]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.134     1.644    LogisimTickGenerator_0/s_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.590     1.509    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y74          FDSE                                         r  LogisimTickGenerator_0/s_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDSE (Prop_fdse_C_Q)         0.164     1.673 r  LogisimTickGenerator_0/s_count_reg_reg[9]/Q
                         net (fo=3, routed)           0.078     1.751    LogisimTickGenerator_0/s_count_reg[9]
    SLICE_X6Y74          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.880 r  LogisimTickGenerator_0/s_count_next0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.880    LogisimTickGenerator_0/data0[10]
    SLICE_X6Y74          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=137, routed)         0.858     2.023    LogisimTickGenerator_0/FPGA_GlobalClock_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[10]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.134     1.643    LogisimTickGenerator_0/s_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_GlobalClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FPGA_GlobalClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y73     CLOCKGEN_0/s_derived_clock_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y73     CLOCKGEN_0/s_output_regs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y73     CLOCKGEN_0/s_output_regs_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y72     LogisimTickGenerator_0/s_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     LogisimTickGenerator_0/s_count_reg_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     LogisimTickGenerator_0/s_count_reg_reg[31]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y72     LogisimTickGenerator_0/s_count_reg_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y72     LogisimTickGenerator_0/s_count_reg_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y73     LogisimTickGenerator_0/s_count_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     CLOCKGEN_0/s_derived_clock_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     CLOCKGEN_0/s_output_regs_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     CLOCKGEN_0/s_output_regs_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     LogisimTickGenerator_0/s_count_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     LogisimTickGenerator_0/s_count_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     LogisimTickGenerator_0/s_count_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     LogisimTickGenerator_0/s_count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     LogisimTickGenerator_0/s_tick_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     LogisimTickGenerator_0/s_count_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     LogisimTickGenerator_0/s_count_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67     MIPS_CPU_0/REGISTER_FILE_2/s_state_reg_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     MIPS_CPU_0/REGISTER_FILE_3/s_state_reg_reg[30]/C



