{"children":[{"children":[{"data":[1386,2183,31,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Variables: \n - 'i' (kernel_2mm.cpp:36)\n - 'i' (kernel_2mm.cpp:48)","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 320 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"320b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[8,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits","type":"text"},{"text":"Register,\n1 reg, 5 width","type":"brief"}],"name":"Variable: \n - 'i' (kernel_2mm.cpp:36)","type":"resource"},{"data":[16,74,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 5 width,\n1 reg, 32 width","type":"brief"}],"name":"Variable: \n - 'j' (kernel_2mm.cpp:38)","type":"resource"},{"data":[16,74,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 5 width,\n1 reg, 32 width","type":"brief"}],"name":"Variable: \n - 'j' (kernel_2mm.cpp:50)","type":"resource"},{"data":[16,74,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 5 width,\n1 reg, 32 width","type":"brief"}],"name":"Variable: \n - 'k' (kernel_2mm.cpp:40)","type":"resource"},{"data":[16,74,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 5 width,\n1 reg, 32 width","type":"brief"}],"name":"Variable: \n - 'k' (kernel_2mm.cpp:52)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Variable: \n - 'x' (kernel_2mm.cpp:39)","type":"resource"},{"data":[24,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Variable: \n - 'x' (kernel_2mm.cpp:51)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":[{"text":"Requested size 400 bytes, implemented size 1024 bytes, stall-free, 2 reads and 1 write. ","type":"text"},{"text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"}],"Bank depth":"128 words","Bank width":"32 bits","Implemented size":"1024 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"2","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n1024B implemented.","type":"brief"}],"name":"kernel_2mm.cpp:17 (tmp_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 0 writes. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_2mm.cpp:18 (A_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 0 writes. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_2mm.cpp:19 (B_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 0 writes. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_2mm.cpp:20 (C_local)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"kernel_2mm.cpp:21 (D_local)","type":"resource"},{"children":[{"count":8,"data":[681,4335,3,0,47],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[682,4335,3,0,47],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"15"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":15}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:15","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"56"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":56}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:56","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"52"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"52"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":52}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:52","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"54"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"54"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"54"}]],"name":"Load","type":"resource"}],"data":[105,62,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":54}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:54","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"48"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"48"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":48}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:48","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"38"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"38"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":38}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:38","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"39"}]],"name":"Load","type":"resource"}],"data":[9,8,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":39}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:39","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"44"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":44}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:44","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"40"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"40"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":40}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:40","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"42"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[110,92,0,3,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"42"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[18,16,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"42"}]],"name":"Load","type":"resource"}],"data":[160,108,0,3,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":42}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:42","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"68"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":68}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:68","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"50"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"50"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":50}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:50","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"51"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":"51"}]],"name":"Load","type":"resource"}],"data":[64,54,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp","line":51}]],"name":"/home/dirren/IntelHLS/2mm/kernel_2mm.cpp:51","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2621,7298,40,6,47],"debug":[[{"filename":"kernel_2mm.cpp","line":17}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"kernel_2mm","total_kernel_resources":[2621,7298,40,6,47],"total_percent":[0.375743,0.190811,0.195527,0.341268,0.104167],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[2621,7298,40,6,47],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"System","total":[2621,7298,40,6,47],"total_percent":[0.375743,0.190811,0.195527,0.341268,0.104167],"type":"module"}