# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1200 8e-05 1024 0.3 2360 336896 29.1702 16.1259 915.429 503.185 1464.08 1464.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1200 8e-05 1024 0.3 2360 336384 29.1374 16.1608 1090.19 502.677 1638.33 1638.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1200 8e-05 1024 0.3 2360 335360 29.0881 16.1157 1130.86 501.835 1678.06 1678.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1200 8e-05 1024 0.3 2360 336000 29.233 16.1625 1069.89 502.237 1617.69 1617.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1200 8e-05 1024 0.3 2360 336896 29.0846 16.1382 1104.52 502.924 1652.83 1652.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1200 8e-05 1024 0.3 2360 336000 29.2178 16.1441 1104.87 502.391 1652.8 1652.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1200 8e-05 1024 0.3 2360 335872 29.2085 16.1362 1069.46 503.325 1618.29 1618.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1200 8e-05 1024 0.3 2360 334848 29.2946 16.1284 1075.8 503.356 1624.74 1624.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1200 8e-05 1024 0.3 2360 336000 29.2011 16.1495 1159.42 502.837 1707.78 1707.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1200 8e-05 1024 0.3 2360 331776 29.2038 16.0788 1332.87 500.811 1879.13 1879.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1200 8e-05 1024 0.3 2355 336896 29.1383 16.122 933.203 502.862 1481.49 1481.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1200 8e-05 1024 0.3 2355 336640 29.1832 16.1508 943.336 502.212 1491.05 1491.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1200 8e-05 1024 0.3 2355 337152 29.1463 16.1526 938.16 502.88 1486.51 1486.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1200 8e-05 1024 0.3 2355 336896 29.2056 16.1587 962.512 502.414 1510.46 1510.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1200 8e-05 1024 0.3 2355 336896 29.137 16.1219 945.37 503.181 1493.97 1494.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1200 8e-05 1024 0.3 2355 336384 29.1385 16.1566 1112 502.687 1660.16 1660.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1200 8e-05 1024 0.3 2355 335360 29.0983 16.1236 1083.67 501.905 1630.96 1631.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1200 8e-05 1024 0.3 2355 336384 29.1055 16.1239 1156.58 502.73 1704.72 1704.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1200 8e-05 1024 0.3 2355 336000 29.2155 16.1627 1147.45 502.798 1695.8 1695.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1200 8e-05 1024 0.3 2355 336896 29.0834 16.1362 1157.12 507.357 1709.87 1710
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1200 8e-05 1024 0.3 2355 336000 29.2041 16.1548 1133.36 502.252 1681.15 1681.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1200 8e-05 1024 0.3 2355 335872 29.1863 16.126 1085.85 502.789 1634.12 1634.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1200 8e-05 1024 0.3 2355 334848 29.2766 16.13 1267.09 503.323 1815.98 1816.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1200 8e-05 1024 0.3 2355 336000 29.185 16.1448 1276.62 503.32 1825.44 1825.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1200 8e-05 1024 0.3 2355 331776 29.2168 16.0806 1142.36 500.635 1688.46 1688.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1200 8e-05 1024 0.3 2360 336896 29.1048 16.1247 884.477 503.398 1433.28 1433.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1200 8e-05 1024 0.3 2360 336640 29.156 16.156 995.364 502.27 1543.12 1543.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1200 8e-05 1024 0.3 2360 337152 29.1635 16.1449 929.014 503.162 1477.66 1477.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1200 8e-05 1024 0.3 2360 336896 29.1848 16.1461 942.964 502.432 1490.9 1491.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1200 8e-05 1024 0.3 2360 336896 29.1332 16.1255 912.743 503.167 1461.34 1461.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1200 8e-05 1024 0.3 2360 336384 29.1269 16.1497 1170.47 502.797 1718.71 1718.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1200 8e-05 1024 0.3 2360 334080 29.1069 16.1997 811.234 501.242 1357.95 1358.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1200 8e-05 1024 0.3 2360 335360 29.062 16.1147 1119.22 501.519 1666.09 1666.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1200 8e-05 1024 0.3 2360 335360 29.0333 16.2693 785.865 501.59 1332.92 1333.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1200 8e-05 1024 0.3 2360 336384 29.1101 16.1336 1052.34 503.249 1601 1601.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1200 8e-05 1024 0.3 2360 334848 29.2744 16.2017 751.211 503.356 1300.21 1300.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1200 8e-05 1024 0.3 2360 336000 29.1926 16.1631 1100.48 502.324 1648.33 1648.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1200 8e-05 1024 0.3 2360 336000 29.1967 16.1444 777.695 507.403 1330.61 1330.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1200 8e-05 1024 0.3 2360 336896 29.0531 16.1346 1407.14 502.928 1955.42 1955.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1200 8e-05 1024 0.3 2360 333312 29.032 16.0783 907.62 500.596 1453.49 1453.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1200 8e-05 1024 0.3 2360 336000 29.1964 16.1475 1343.63 502.756 1891.9 1892.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1200 8e-05 1024 0.3 2360 334080 28.9923 16.0927 905.367 500.358 1450.98 1451.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1200 8e-05 1024 0.3 2360 335872 29.1835 16.1252 1298.83 502.902 1847.2 1847.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1200 8e-05 1024 0.3 2360 331776 29.1864 16.0829 866.592 500.209 1412.24 1412.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1200 8e-05 1024 0.3 2360 334848 29.2868 16.1321 1127.6 502.94 1676.13 1676.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1200 8e-05 1024 0.3 2360 325632 29.0073 15.9232 778.345 495.487 1318.93 1319.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1200 8e-05 1024 0.3 2360 336000 29.1829 16.1725 1188.1 502.961 1736.58 1736.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1200 8e-05 1024 0.3 2360 332800 28.8818 16.0417 845.58 498.938 1389.61 1389.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1200 8e-05 1024 0.3 2352 336896 29.0922 16.1239 871.167 502.789 1419.33 1419.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1200 8e-05 1024 0.3 2352 336640 29.1554 16.1536 925.174 502.284 1472.94 1473.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1200 8e-05 1024 0.3 2352 337152 29.1448 16.1506 913.994 503.332 1462.79 1462.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1200 8e-05 1024 0.3 2352 336384 29.1195 16.1224 588.142 502.817 1136.37 1136.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1200 8e-05 1024 0.3 2352 336896 29.1194 16.1485 1048.79 502.476 1596.71 1596.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1200 8e-05 1024 0.3 2352 336896 29.0496 16.136 666.957 502.557 1214.86 1215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1200 8e-05 1024 0.3 2352 336896 29.1133 16.1221 973.774 503.306 1522.48 1522.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1200 8e-05 1024 0.3 2352 335872 29.1734 16.1295 631.672 502.91 1180.05 1180.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1200 8e-05 1024 0.3 2352 336384 29.1159 16.1506 1115.34 502.319 1663.1 1663.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1200 8e-05 1024 0.3 2352 334080 29.0915 16.1061 779.057 501.29 1325.71 1325.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1200 8e-05 1024 0.3 2352 335360 29.0643 16.1152 1055.55 501.85 1602.75 1602.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1200 8e-05 1024 0.3 2352 335360 29.0416 16.1022 758.611 501.736 1305.66 1305.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1200 8e-05 1024 0.3 2352 336384 29.0955 16.1199 1365.63 503.238 1914.25 1914.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1200 8e-05 1024 0.3 2352 334848 29.2786 16.1302 865.5 502.947 1414.03 1414.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1200 8e-05 1024 0.3 2352 336000 29.1878 16.1569 1335.06 502.358 1882.93 1883.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1200 8e-05 1024 0.3 2352 336000 29.1864 16.1472 905.622 502.923 1454.04 1454.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1200 8e-05 1024 0.3 2352 336896 29.0599 16.1322 1305.18 502.515 1853.05 1853.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1200 8e-05 1024 0.3 2352 333312 29.0208 16.0749 860.628 500.658 1406.55 1406.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1200 8e-05 1024 0.3 2352 336000 29.1836 16.1505 1273.39 502.294 1821.18 1821.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1200 8e-05 1024 0.3 2352 334080 28.986 16.0891 820.832 500.261 1366.33 1366.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1200 8e-05 1024 0.3 2352 335872 29.1829 16.1221 1217.3 502.915 1765.69 1765.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1200 8e-05 1024 0.3 2352 331776 29.202 16.0796 809.311 500.964 1355.72 1355.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1200 8e-05 1024 0.3 2375 336384 29.1215 16.1327 998.471 507.619 1551.51 1551.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1200 8e-05 1024 0.3 2375 336000 29.2284 16.1565 896.027 502.197 1443.78 1443.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1200 8e-05 1024 0.3 2375 335360 29.0994 16.1156 579.087 501.473 1125.94 1126.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1200 8e-05 1024 0.3 2375 336384 29.1749 16.1494 955.748 502.818 1504.06 1504.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1200 8e-05 1024 0.3 2375 336384 29.1237 16.214 618.041 507.708 1171.26 1171.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1200 8e-05 1024 0.3 2375 336000 29.1973 16.158 1017.76 502.39 1565.68 1565.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1200 8e-05 1024 0.3 2375 335104 29.1929 16.1423 644.632 502.875 1193.02 1193.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1200 8e-05 1024 0.3 2375 335872 29.1861 16.1261 1023.24 503.136 1571.86 1571.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1200 8e-05 1024 0.3 2375 335872 29.1806 16.123 663.75 502.909 1212.13 1212.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1200 8e-05 1024 0.3 2375 335232 29.2096 16.1529 1124.96 502.689 1673.18 1673.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1200 8e-05 1024 0.3 2375 334080 29.1006 16.1086 806.085 501.293 1352.75 1352.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1200 8e-05 1024 0.3 2375 335360 29.0796 16.1133 1091.95 501.471 1638.78 1638.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1200 8e-05 1024 0.3 2375 335360 29.0498 16.0993 769.998 502.327 1317.64 1317.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1200 8e-05 1024 0.3 2375 336384 29.1055 16.1262 1334.89 502.754 1883.04 1883.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1200 8e-05 1024 0.3 2375 334848 29.2847 16.1302 889.083 502.99 1437.65 1437.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1200 8e-05 1024 0.3 2375 336000 29.1973 16.1611 1330.01 502.329 1877.86 1877.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1200 8e-05 1024 0.3 2375 336000 29.1843 16.1491 892.825 507.425 1445.75 1445.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1200 8e-05 1024 0.3 2375 335104 29.1895 16.2017 1285.4 502.908 1833.87 1834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1200 8e-05 1024 0.3 2375 333312 29.0187 16.0812 847.149 500.757 1393.18 1393.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1200 8e-05 1024 0.3 2375 336000 29.1811 16.1472 1260.42 502.547 1808.46 1808.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1200 8e-05 1024 0.3 2375 334080 28.9764 16.0915 828.421 499.965 1373.62 1373.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1200 8e-05 1024 0.3 2375 335872 29.1834 16.5168 1201.7 503.292 1750.86 1750.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1200 8e-05 1024 0.3 2375 331776 29.1895 16.0829 834.357 500.712 1380.51 1380.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1200 8e-05 1024 0.3 2368 336896 29.0908 16.128 875.356 503.213 1423.96 1424.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1200 8e-05 1024 0.3 2368 336896 29.1196 16.1222 564.072 502.825 1112.3 1112.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1200 8e-05 1024 0.3 2368 336640 29.139 16.1483 894.663 502.317 1442.43 1442.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1200 8e-05 1024 0.3 2368 335360 29.078 17.0721 574.342 501.461 1122.12 1122.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1200 8e-05 1024 0.3 2368 337152 29.1124 16.1449 966.479 502.67 1514.58 1514.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1200 8e-05 1024 0.3 2368 336384 29.0975 16.1203 620.916 503.237 1169.54 1169.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1200 8e-05 1024 0.3 2368 336896 29.1419 16.1485 957.267 502.84 1505.57 1505.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1200 8e-05 1024 0.3 2368 336896 29.0761 18.1247 611.45 502.91 1161.74 1161.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1200 8e-05 1024 0.3 2368 336000 29.0509 16.13 499.643 501.431 1046.42 1046.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1200 8e-05 1024 0.3 2368 336896 29.1022 16.126 935.12 503.304 1483.83 1483.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1200 8e-05 1024 0.3 2368 335872 29.2099 16.1269 604.487 502.903 1152.9 1153.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1200 8e-05 1024 0.3 2368 334848 29.3034 16.1341 504.242 503.066 1052.91 1053.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1200 8e-05 1024 0.3 2368 336384 29.1258 16.1567 1383.6 502.194 1931.25 1931.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1200 8e-05 1024 0.3 2368 334080 29.0978 16.2046 864.536 501.502 1411.51 1411.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1200 8e-05 1024 0.3 2368 335232 29.0837 16.1532 720.276 501.445 1267.12 1267.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1200 8e-05 1024 0.3 2368 335360 29.077 16.1181 1276.17 501.423 1822.95 1823.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1200 8e-05 1024 0.3 2368 335360 29.056 16.0957 856.582 502.059 1403.96 1404.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1200 8e-05 1024 0.3 2368 334080 28.9906 16.0853 716.306 500.152 1261.7 1261.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1200 8e-05 1024 0.3 2368 336384 29.1015 16.129 1220.46 503.293 1769.15 1769.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1200 8e-05 1024 0.3 2368 334848 29.2852 16.1322 787.363 502.959 1335.91 1336.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1200 8e-05 1024 0.3 2368 331776 29.2502 16.0996 681.026 500.948 1227.5 1227.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1200 8e-05 1024 0.3 2368 336000 29.202 16.1585 1199.77 502.697 1747.99 1748.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1200 8e-05 1024 0.3 2368 336000 29.1997 16.1542 830.236 502.865 1378.63 1378.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1200 8e-05 1024 0.3 2368 336000 29.2317 16.214 693.578 502.981 1242.18 1242.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1200 8e-05 1024 0.3 2368 336896 29.061 16.3144 1160.89 503.021 1709.45 1709.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1200 8e-05 1024 0.3 2368 333312 29.0125 16.0733 802.121 505.097 1352.47 1352.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1200 8e-05 1024 0.3 2368 333312 28.8352 16.0336 665.16 498.401 1208.6 1208.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1200 8e-05 1024 0.3 2368 336000 29.1756 16.1444 1124.56 502.754 1672.8 1672.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1200 8e-05 1024 0.3 2368 334080 28.9991 16.0905 813.975 500.394 1359.63 1359.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1200 8e-05 1024 0.3 2368 334080 29.3573 16.1485 672.886 502.592 1221.16 1221.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1200 8e-05 1024 0.3 2368 335872 29.1746 16.1254 1149.17 503.338 1697.98 1698.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1200 8e-05 1024 0.3 2368 331776 29.2143 16.0837 771.406 500.319 1317.19 1317.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1200 8e-05 1024 0.3 2368 325632 28.9963 15.9252 677.65 495.022 1217.76 1217.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1200 8e-05 1024 0.3 2360 336896 29.0982 16.1772 883.459 502.724 1431.63 1431.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1200 8e-05 1024 0.3 2360 336896 29.1176 16.124 567.516 503.543 1116.46 1116.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1200 8e-05 1024 0.3 2360 336000 29.202 16.1549 987.783 502.627 1535.93 1536.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1200 8e-05 1024 0.3 2360 335360 29.0697 16.1321 636.822 501.458 1183.65 1183.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1200 8e-05 1024 0.3 2360 336000 29.1986 16.2451 524.184 502.748 1072.54 1072.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1200 8e-05 1024 0.3 2360 336384 29.1636 16.1406 926.199 502.674 1474.35 1474.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1200 8e-05 1024 0.3 2360 336384 29.095 16.1721 604.79 503.418 1153.64 1153.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1200 8e-05 1024 0.3 2360 334080 29.1045 16.1137 496.001 500.842 1042.22 1042.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1200 8e-05 1024 0.3 2360 336000 29.1933 16.1488 1336.63 502.839 1884.98 1885.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1200 8e-05 1024 0.3 2360 335104 29.198 16.1401 834.296 502.549 1382.35 1382.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1200 8e-05 1024 0.3 2360 333312 29.2699 16.1262 675.551 501.419 1222.53 1222.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1200 8e-05 1024 0.3 2360 336896 29.0956 18.0182 1230.64 503.164 1781.09 1781.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1200 8e-05 1024 0.3 2360 335872 29.1787 16.1317 756.99 502.924 1305.4 1305.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1200 8e-05 1024 0.3 2360 334848 29.298 16.1368 618.493 503.008 1167.11 1167.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1200 8e-05 1024 0.3 2360 336384 29.1178 16.1585 1271.47 502.275 1819.19 1819.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1200 8e-05 1024 0.3 2360 334080 29.0954 16.1128 820.753 500.834 1366.97 1367.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1200 8e-05 1024 0.3 2360 335232 29.0882 16.122 723.393 500.961 1269.73 1269.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1200 8e-05 1024 0.3 2360 331776 29.2632 16.1017 638.898 501.066 1185.49 1185.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1200 8e-05 1024 0.3 2360 335360 29.0501 16.1171 1184.67 501.829 1731.84 1731.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1200 8e-05 1024 0.3 2360 335360 29.0527 16.1044 804.357 501.999 1351.68 1351.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1200 8e-05 1024 0.3 2360 334080 28.9958 16.0894 674.116 499.846 1219.21 1219.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1200 8e-05 1024 0.3 2360 332800 29.2708 16.1426 648.305 501.796 1195.68 1195.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1200 8e-05 1024 0.3 2360 336384 29.068 16.128 1106.4 503.256 1655.02 1655.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1200 8e-05 1024 0.3 2360 334848 29.2915 16.1434 790.817 503.007 1339.43 1339.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1200 8e-05 1024 0.3 2360 331776 29.2477 16.3286 649.199 501.073 1196.02 1196.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1200 8e-05 1024 0.3 2360 325632 29.0265 15.9288 600.485 495.016 1140.63 1140.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1200 8e-05 1024 0.3 2360 336000 29.2004 16.1773 1157.85 502.368 1705.76 1705.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1200 8e-05 1024 0.3 2360 336000 29.2064 16.1449 791.929 502.495 1339.94 1340.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1200 8e-05 1024 0.3 2360 336000 29.2333 16.1567 683.356 507.553 1236.47 1236.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1200 8e-05 1024 0.3 2360 332800 28.8944 16.2263 623.99 498.463 1167.74 1167.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1200 8e-05 1024 0.3 2352 335872 29.1486 16.1234 957.023 503.251 1505.71 1505.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1200 8e-05 1024 0.3 2352 335872 29.1632 16.121 613.512 503.148 1162.1 1162.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1200 8e-05 1024 0.3 2352 334848 29.2248 16.1219 506.29 503.237 1055.03 1055.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1200 8e-05 1024 0.3 2352 335360 29.1998 16.1551 920.927 502.276 1468.73 1468.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1200 8e-05 1024 0.3 2352 334080 29.152 16.1198 600.721 501.408 1147.56 1147.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1200 8e-05 1024 0.3 2352 334080 29.3191 16.1432 493.549 502.844 1042.02 1042.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1200 8e-05 1024 0.3 2352 335616 29.2135 16.1444 1301.24 502.695 1849.46 1849.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1200 8e-05 1024 0.3 2352 334848 29.2426 16.1196 812.005 502.868 1360.4 1360.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1200 8e-05 1024 0.3 2352 334080 29.0923 16.1081 655.97 501.236 1202.58 1202.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1200 8e-05 1024 0.3 2352 334848 29.2771 16.1301 555.866 502.94 1104.38 1104.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1200 8e-05 1024 0.3 2352 336000 29.1962 16.1716 1205.38 502.348 1753.27 1753.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1200 8e-05 1024 0.3 2352 335104 29.1857 16.1325 757.887 502.888 1306.26 1306.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1200 8e-05 1024 0.3 2352 333312 29.2928 16.13 618.426 501.795 1165.82 1165.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1200 8e-05 1024 0.3 2352 333312 29.0126 16.0731 556.98 500.173 1102.41 1102.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1200 8e-05 1024 0.3 2352 335872 29.1738 16.1264 1139.69 502.906 1688.07 1688.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1200 8e-05 1024 0.3 2352 335872 29.1878 16.126 728.031 502.913 1276.42 1276.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1200 8e-05 1024 0.3 2352 334848 29.3004 16.1358 591.931 503.013 1140.55 1140.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1200 8e-05 1024 0.3 2352 331776 29.2204 16.0791 519.296 500.393 1065.16 1065.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1200 8e-05 1024 0.3 2352 335232 29.2154 16.1485 1118.83 502.272 1666.63 1666.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1200 8e-05 1024 0.3 2352 334080 29.0906 16.1034 784.6 500.761 1330.72 1330.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1200 8e-05 1024 0.3 2352 331776 29.3643 16.1254 660.509 500.96 1207.13 1207.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1200 8e-05 1024 0.3 2352 331776 29.2392 16.09 659.968 501.07 1206.54 1206.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1200 8e-05 1024 0.3 2352 334080 29.1504 16.1139 1100.57 501.893 1647.9 1648.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1200 8e-05 1024 0.3 2352 332800 29.2487 16.099 792.627 501.574 1339.72 1339.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1200 8e-05 1024 0.3 2352 330240 29.3304 16.2991 652.992 499.953 1198.74 1198.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1200 8e-05 1024 0.3 2352 332800 29.2973 16.0973 615.316 502.212 1163.08 1163.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1200 8e-05 1024 0.3 2400 334848 29.2316 16.1193 995.072 502.772 1543.36 1543.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1200 8e-05 1024 0.3 2400 334848 29.2519 16.1263 644.843 503.252 1193.64 1193.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1200 8e-05 1024 0.3 2400 334848 29.2426 16.1278 530.275 502.943 1078.75 1078.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1200 8e-05 1024 0.3 2400 334080 29.3115 16.155 941.948 502.274 1489.86 1489.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1200 8e-05 1024 0.3 2400 332800 29.3052 16.1219 602.291 501.478 1149.36 1149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1200 8e-05 1024 0.3 2400 334080 29.312 16.1396 505.672 502.757 1054.04 1054.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1200 8e-05 1024 0.3 2400 332800 29.2547 16.103 432.759 501.455 979.736 979.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1200 8e-05 1024 0.3 2400 334848 29.272 16.1439 1299.41 502.805 1847.8 1847.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1200 8e-05 1024 0.3 2400 334848 29.2347 16.1282 804.83 502.87 1353.23 1353.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1200 8e-05 1024 0.3 2400 331776 29.2925 16.1099 650.61 500.876 1197.05 1197.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1200 8e-05 1024 0.3 2400 334848 29.2801 16.1308 559.897 503.337 1108.81 1108.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1200 8e-05 1024 0.3 2400 334208 29.2935 16.1743 1192.29 502.818 1740.74 1740.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1200 8e-05 1024 0.3 2400 333312 29.3364 16.1345 753.7 502.537 1301.88 1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1200 8e-05 1024 0.3 2400 333312 29.2873 16.1329 616.598 501.297 1163.49 1163.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1200 8e-05 1024 0.3 2400 329728 29.3061 16.0748 548.984 500.971 1095.5 1095.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1200 8e-05 1024 0.3 2400 334848 29.2537 16.1226 1158.11 502.833 1706.48 1706.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1200 8e-05 1024 0.3 2400 333824 29.3275 16.1314 745.006 503.277 1293.91 1294.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1200 8e-05 1024 0.3 2400 334848 29.2731 16.133 621.91 507.831 1175.32 1175.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1200 8e-05 1024 0.3 2400 331776 29.2083 16.0812 538.334 500.349 1084.14 1084.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1200 8e-05 1024 0.3 2400 334080 29.3 16.2191 1193.01 502.318 1741.02 1741.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1200 8e-05 1024 0.3 2400 331776 29.3001 16.1139 843.916 501.237 1390.74 1390.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1200 8e-05 1024 0.3 2400 331776 29.3511 16.1206 697.466 500.92 1244.03 1244.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1200 8e-05 1024 0.3 2400 331776 29.2532 16.0953 663.355 501.415 1210.29 1210.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1200 8e-05 1024 0.3 2400 334080 29.3375 16.1546 611.953 502.957 1160.57 1160.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1200 8e-05 1024 0.3 2400 332800 29.282 16.1219 1151.23 501.464 1698.27 1698.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1200 8e-05 1024 0.3 2400 332800 29.2397 16.096 797.516 501.948 1344.97 1345.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1200 8e-05 1024 0.3 2400 330240 29.319 16.0926 670.078 500.055 1215.71 1215.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1200 8e-05 1024 0.3 2400 332800 29.296 16.1034 623.825 501.787 1171.18 1171.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1200 8e-05 1024 0.3 2400 326400 29.3544 16.0456 584.325 503.365 1133.26 1133.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1200 8e-05 1024 0.3 2400 336384 29.0961 16.1241 930.657 502.771 1478.82 1478.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1200 8e-05 1024 0.3 2400 335872 29.16 16.5163 609.478 503.379 1158.7 1158.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1200 8e-05 1024 0.3 2400 336384 29.1012 16.1215 497.892 503.239 1046.52 1046.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1200 8e-05 1024 0.3 2400 335872 29.1972 16.1423 429.808 502.921 978.237 978.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1200 8e-05 1024 0.3 2400 336000 29.1826 16.1506 1300.38 502.762 1848.64 1848.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1200 8e-05 1024 0.3 2400 335360 29.0858 16.1198 803.827 501.55 1350.75 1350.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1200 8e-05 1024 0.3 2400 336000 29.1899 16.1464 656.976 502.399 1204.88 1205.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1200 8e-05 1024 0.3 2400 335360 29.05 16.1044 556.602 501.59 1103.51 1103.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1200 8e-05 1024 0.3 2400 336384 29.1385 16.2928 1195.02 503.23 1743.85 1743.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1200 8e-05 1024 0.3 2400 336384 29.0865 16.1203 751.271 502.741 1299.39 1299.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1200 8e-05 1024 0.3 2400 334080 29.102 16.1131 609.581 501.231 1156.2 1156.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1200 8e-05 1024 0.3 2400 334848 29.2959 16.1273 550.061 503.008 1098.66 1098.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1200 8e-05 1024 0.3 2400 334080 28.9897 16.1747 477.111 500.202 1022.64 1022.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1200 8e-05 1024 0.3 2400 336000 29.1949 16.1505 1133.96 502.561 1682.02 1682.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1200 8e-05 1024 0.3 2400 335104 29.1884 16.1409 719.418 502.423 1267.34 1267.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1200 8e-05 1024 0.3 2400 333312 29.2841 16.1282 600.129 501.584 1147.29 1147.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1200 8e-05 1024 0.3 2400 333312 29.0233 16.0826 527.508 500.659 1073.44 1073.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1200 8e-05 1024 0.3 2400 331520 29.1548 16.092 463.828 499.25 1008.49 1008.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1200 8e-05 1024 0.3 2400 335872 29.1637 16.1219 1053.69 503.134 1602.28 1602.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1200 8e-05 1024 0.3 2400 335872 29.202 16.1299 697.872 502.777 1246.15 1246.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1200 8e-05 1024 0.3 2400 334848 29.2851 16.1269 576.966 503.004 1125.55 1125.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1200 8e-05 1024 0.3 2400 331776 29.218 16.0896 514.56 500.691 1060.73 1060.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1200 8e-05 1024 0.3 2400 332800 29.2962 17.578 474.59 502.159 1023.78 1023.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1200 8e-05 1024 0.3 2368 335360 29.1971 16.1247 914.801 502.776 1463.07 1463.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1200 8e-05 1024 0.3 2368 334848 29.252 16.1664 586.182 503.199 1134.97 1135.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1200 8e-05 1024 0.3 2368 334848 29.2402 16.2386 486.461 503.225 1035.33 1035.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1200 8e-05 1024 0.3 2368 333824 29.3535 16.126 417.952 502.831 966.422 966.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1200 8e-05 1024 0.3 2368 334720 29.2431 16.5274 1239.27 502.282 1787.5 1787.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1200 8e-05 1024 0.3 2368 334080 29.1371 16.1169 758.947 501.9 1306.26 1306.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1200 8e-05 1024 0.3 2368 334080 29.3155 16.6236 623.203 502.766 1172.08 1172.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1200 8e-05 1024 0.3 2368 332800 29.2371 16.0987 534.287 502.002 1081.8 1081.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1200 8e-05 1024 0.3 2368 332800 29.4364 16.145 487.451 502.858 1036.05 1036.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1200 8e-05 1024 0.3 2368 335616 29.2175 16.1415 1151.02 503.178 1699.72 1699.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1200 8e-05 1024 0.3 2368 334848 29.2278 16.1302 719.742 503.481 1268.74 1268.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1200 8e-05 1024 0.3 2368 334080 29.0882 16.114 586.375 500.877 1132.63 1132.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1200 8e-05 1024 0.3 2368 334848 29.2966 16.1306 520.947 503.409 1069.95 1070.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1200 8e-05 1024 0.3 2368 330240 29.3178 16.0918 453.101 504.775 1003.45 1003.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1200 8e-05 1024 0.3 2368 335104 29.261 16.1485 1071.73 502.898 1620.21 1620.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1200 8e-05 1024 0.3 2368 335104 29.1965 16.1342 679.579 502.868 1228.21 1228.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1200 8e-05 1024 0.3 2368 333312 29.2764 16.1297 574.126 501.847 1121.54 1121.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1200 8e-05 1024 0.3 2368 333312 29.0181 16.0764 505.319 500.739 1051.32 1051.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1200 8e-05 1024 0.3 2368 331520 29.1548 16.0931 445.359 499.16 989.933 990.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1200 8e-05 1024 0.3 2368 334848 29.2442 16.1269 1036.15 503.253 1584.95 1585.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1200 8e-05 1024 0.3 2368 333824 29.3499 16.1321 673.594 503.232 1222.48 1222.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1200 8e-05 1024 0.3 2368 334848 29.3024 16.1291 558.612 503 1107.21 1107.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1200 8e-05 1024 0.3 2368 331776 29.2153 16.0782 500.369 500.324 1046.15 1046.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1200 8e-05 1024 0.3 2368 332800 29.29 16.3963 460.748 502.176 1008.78 1008.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1200 8e-05 1024 0.3 2368 325632 29.0063 15.9274 418.929 494.954 958.983 959.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1200 8e-05 1024 0.3 2432 335360 29.2306 16.143 923.236 502.85 1471.64 1471.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1200 8e-05 1024 0.3 2432 335360 29.1884 16.13 1050.45 503.215 1599.14 1599.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1200 8e-05 1024 0.3 2432 334848 29.2513 16.7956 679.871 502.706 1228.8 1228.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1200 8e-05 1024 0.3 2432 334848 29.2356 16.1242 550.831 502.948 1099.31 1099.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1200 8e-05 1024 0.3 2432 333824 29.3454 16.2591 492.225 502.924 1040.92 1041.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1200 8e-05 1024 0.3 2432 332800 29.2511 16.1381 450.33 501.577 997.465 997.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1200 8e-05 1024 0.3 2432 334848 29.2966 16.1341 418.377 502.991 966.973 967.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1200 8e-05 1024 0.3 2432 333312 29.0343 16.0756 392.576 500.269 938.118 938.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1200 8e-05 1024 0.3 2432 331776 29.2148 16.0817 370.511 500.317 916.29 916.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1200 8e-05 1024 0.3 2400 333312 29.0311 16.0756 355.443 500.284 901.003 901.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1200 8e-05 1024 0.3 2368 333312 29.0269 16.0779 346.669 500.673 892.618 892.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1200 8e-05 1024 0.3 2400 331520 29.1492 16.0977 356.828 499.554 901.791 901.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1200 8e-05 1024 0.3 2352 331520 29.1559 16.0904 348.827 499.163 893.4 893.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1200 8e-05 1024 0.3 2368 335872 29.1761 16.1321 404.777 502.904 953.152 953.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1200 8e-05 1024 0.3 2368 330240 28.6913 15.9293 606.976 495.603 1147.36 1147.49
