Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Mar 10 20:41:44 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RAM_unit_timing_summary_routed.rpt -pb RAM_unit_timing_summary_routed.pb -rpx RAM_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : RAM_unit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               1000        
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20520)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2080)
5. checking no_input_delay (16)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20520)
----------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: instruction_waiting (HIGH)

 There are 2056 register/latch pins with no clock driven by root clock pin: mem_op_R_or_w (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: mem_op_address[0] (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: mem_op_address[1] (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: mem_op_address[2] (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: mem_op_address[3] (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: mem_op_address[4] (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: mem_op_address[5] (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: mem_op_address[6] (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: mem_op_address[7] (HIGH)

 There are 2056 register/latch pins with no clock driven by root clock pin: mem_op_waiting (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2080)
---------------------------------------------------
 There are 2080 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2114          inf        0.000                      0                 2114           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2114 Endpoints
Min Delay          2114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            instruction_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.565ns  (logic 2.058ns (8.379%)  route 22.507ns (91.621%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=1651, routed)       18.216    19.186    mem_op_address_IBUF[0]
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.124    19.310 r  instruction_out_reg[20]_i_66/O
                         net (fo=1, routed)           0.000    19.310    instruction_out_reg[20]_i_66_n_0
    SLICE_X11Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    19.522 r  instruction_out_reg[20]_i_29/O
                         net (fo=1, routed)           0.000    19.522    instruction_out_reg[20]_i_29_n_0
    SLICE_X11Y22         MUXF8 (Prop_muxf8_I1_O)      0.094    19.616 r  instruction_out_reg[20]_i_10/O
                         net (fo=1, routed)           1.876    21.492    instruction_out_reg[20]_i_10_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.316    21.808 r  instruction_out_reg[20]_i_4/O
                         net (fo=1, routed)           0.000    21.808    instruction_out_reg[20]_i_4_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    22.046 r  instruction_out_reg[20]_i_2/O
                         net (fo=1, routed)           0.000    22.046    instruction_out_reg[20]_i_2_n_0
    SLICE_X16Y38         MUXF8 (Prop_muxf8_I0_O)      0.104    22.150 r  instruction_out_reg[20]_i_1/O
                         net (fo=2, routed)           2.415    24.565    memoryArray[4]
    SLICE_X0Y19          LDCE                                         r  instruction_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            instruction_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.497ns  (logic 2.063ns (8.423%)  route 22.434ns (91.577%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=1651, routed)       19.084    20.055    mem_op_address_IBUF[0]
    SLICE_X19Y27         LUT6 (Prop_lut6_I4_O)        0.124    20.179 r  instruction_out_reg[19]_i_104/O
                         net (fo=1, routed)           0.000    20.179    instruction_out_reg[19]_i_104_n_0
    SLICE_X19Y27         MUXF7 (Prop_muxf7_I0_O)      0.238    20.417 r  instruction_out_reg[19]_i_48/O
                         net (fo=1, routed)           0.000    20.417    instruction_out_reg[19]_i_48_n_0
    SLICE_X19Y27         MUXF8 (Prop_muxf8_I0_O)      0.104    20.521 r  instruction_out_reg[19]_i_20/O
                         net (fo=1, routed)           1.514    22.034    instruction_out_reg[19]_i_20_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I0_O)        0.316    22.350 r  instruction_out_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    22.350    instruction_out_reg[19]_i_7_n_0
    SLICE_X13Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    22.567 r  instruction_out_reg[19]_i_3/O
                         net (fo=1, routed)           0.000    22.567    instruction_out_reg[19]_i_3_n_0
    SLICE_X13Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    22.661 r  instruction_out_reg[19]_i_1/O
                         net (fo=2, routed)           1.835    24.497    memoryArray[3]
    SLICE_X0Y22          LDCE                                         r  instruction_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            instruction_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.427ns  (logic 2.070ns (8.476%)  route 22.356ns (91.524%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=1651, routed)       19.591    20.561    mem_op_address_IBUF[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.685 r  instruction_out_reg[23]_i_105/O
                         net (fo=1, routed)           0.000    20.685    instruction_out_reg[23]_i_105_n_0
    SLICE_X17Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    20.930 r  instruction_out_reg[23]_i_48/O
                         net (fo=1, routed)           0.000    20.930    instruction_out_reg[23]_i_48_n_0
    SLICE_X17Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    21.034 r  instruction_out_reg[23]_i_20/O
                         net (fo=1, routed)           1.012    22.046    instruction_out_reg[23]_i_20_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.316    22.362 r  instruction_out_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    22.362    instruction_out_reg[23]_i_7_n_0
    SLICE_X15Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    22.579 r  instruction_out_reg[23]_i_3/O
                         net (fo=1, routed)           0.000    22.579    instruction_out_reg[23]_i_3_n_0
    SLICE_X15Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    22.673 r  instruction_out_reg[23]_i_1/O
                         net (fo=2, routed)           1.753    24.427    memoryArray[7]
    SLICE_X0Y23          LDCE                                         r  instruction_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            mem_op_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.813ns  (logic 2.070ns (8.694%)  route 21.743ns (91.306%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=1651, routed)       19.591    20.561    mem_op_address_IBUF[0]
    SLICE_X17Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.685 r  instruction_out_reg[23]_i_105/O
                         net (fo=1, routed)           0.000    20.685    instruction_out_reg[23]_i_105_n_0
    SLICE_X17Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    20.930 r  instruction_out_reg[23]_i_48/O
                         net (fo=1, routed)           0.000    20.930    instruction_out_reg[23]_i_48_n_0
    SLICE_X17Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    21.034 r  instruction_out_reg[23]_i_20/O
                         net (fo=1, routed)           1.012    22.046    instruction_out_reg[23]_i_20_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.316    22.362 r  instruction_out_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    22.362    instruction_out_reg[23]_i_7_n_0
    SLICE_X15Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    22.579 r  instruction_out_reg[23]_i_3/O
                         net (fo=1, routed)           0.000    22.579    instruction_out_reg[23]_i_3_n_0
    SLICE_X15Y39         MUXF8 (Prop_muxf8_I1_O)      0.094    22.673 r  instruction_out_reg[23]_i_1/O
                         net (fo=2, routed)           1.140    23.813    memoryArray[7]
    SLICE_X0Y46          LDCE                                         r  mem_op_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            mem_op_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.710ns  (logic 2.063ns (8.703%)  route 21.646ns (91.297%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=1651, routed)       19.084    20.055    mem_op_address_IBUF[0]
    SLICE_X19Y27         LUT6 (Prop_lut6_I4_O)        0.124    20.179 r  instruction_out_reg[19]_i_104/O
                         net (fo=1, routed)           0.000    20.179    instruction_out_reg[19]_i_104_n_0
    SLICE_X19Y27         MUXF7 (Prop_muxf7_I0_O)      0.238    20.417 r  instruction_out_reg[19]_i_48/O
                         net (fo=1, routed)           0.000    20.417    instruction_out_reg[19]_i_48_n_0
    SLICE_X19Y27         MUXF8 (Prop_muxf8_I0_O)      0.104    20.521 r  instruction_out_reg[19]_i_20/O
                         net (fo=1, routed)           1.514    22.034    instruction_out_reg[19]_i_20_n_0
    SLICE_X13Y41         LUT6 (Prop_lut6_I0_O)        0.316    22.350 r  instruction_out_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    22.350    instruction_out_reg[19]_i_7_n_0
    SLICE_X13Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    22.567 r  instruction_out_reg[19]_i_3/O
                         net (fo=1, routed)           0.000    22.567    instruction_out_reg[19]_i_3_n_0
    SLICE_X13Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    22.661 r  instruction_out_reg[19]_i_1/O
                         net (fo=2, routed)           1.048    23.710    memoryArray[3]
    SLICE_X0Y45          LDCE                                         r  mem_op_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            mem_op_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.559ns  (logic 2.058ns (8.737%)  route 21.501ns (91.263%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=1651, routed)       18.216    19.186    mem_op_address_IBUF[0]
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.124    19.310 r  instruction_out_reg[20]_i_66/O
                         net (fo=1, routed)           0.000    19.310    instruction_out_reg[20]_i_66_n_0
    SLICE_X11Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    19.522 r  instruction_out_reg[20]_i_29/O
                         net (fo=1, routed)           0.000    19.522    instruction_out_reg[20]_i_29_n_0
    SLICE_X11Y22         MUXF8 (Prop_muxf8_I1_O)      0.094    19.616 r  instruction_out_reg[20]_i_10/O
                         net (fo=1, routed)           1.876    21.492    instruction_out_reg[20]_i_10_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I3_O)        0.316    21.808 r  instruction_out_reg[20]_i_4/O
                         net (fo=1, routed)           0.000    21.808    instruction_out_reg[20]_i_4_n_0
    SLICE_X16Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    22.046 r  instruction_out_reg[20]_i_2/O
                         net (fo=1, routed)           0.000    22.046    instruction_out_reg[20]_i_2_n_0
    SLICE_X16Y38         MUXF8 (Prop_muxf8_I0_O)      0.104    22.150 r  instruction_out_reg[20]_i_1/O
                         net (fo=2, routed)           1.409    23.559    memoryArray[4]
    SLICE_X0Y45          LDCE                                         r  mem_op_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            instruction_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.477ns  (logic 2.063ns (8.789%)  route 21.414ns (91.211%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=1651, routed)       18.813    19.783    mem_op_address_IBUF[0]
    SLICE_X9Y20          LUT6 (Prop_lut6_I4_O)        0.124    19.907 r  instruction_out_reg[21]_i_71/O
                         net (fo=1, routed)           0.000    19.907    instruction_out_reg[21]_i_71_n_0
    SLICE_X9Y20          MUXF7 (Prop_muxf7_I1_O)      0.217    20.124 r  instruction_out_reg[21]_i_31/O
                         net (fo=1, routed)           0.000    20.124    instruction_out_reg[21]_i_31_n_0
    SLICE_X9Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    20.218 r  instruction_out_reg[21]_i_11/O
                         net (fo=1, routed)           1.281    21.499    instruction_out_reg[21]_i_11_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I5_O)        0.316    21.815 r  instruction_out_reg[21]_i_4/O
                         net (fo=1, routed)           0.000    21.815    instruction_out_reg[21]_i_4_n_0
    SLICE_X9Y37          MUXF7 (Prop_muxf7_I0_O)      0.238    22.053 r  instruction_out_reg[21]_i_2/O
                         net (fo=1, routed)           0.000    22.053    instruction_out_reg[21]_i_2_n_0
    SLICE_X9Y37          MUXF8 (Prop_muxf8_I0_O)      0.104    22.157 r  instruction_out_reg[21]_i_1/O
                         net (fo=2, routed)           1.320    23.477    memoryArray[5]
    SLICE_X0Y22          LDCE                                         r  instruction_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            instruction_out_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.352ns  (logic 2.032ns (8.703%)  route 21.319ns (91.297%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=1651, routed)       18.767    19.738    mem_op_address_IBUF[0]
    SLICE_X19Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.862 r  instruction_out_reg[22]_i_115/O
                         net (fo=1, routed)           0.000    19.862    instruction_out_reg[22]_i_115_n_0
    SLICE_X19Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    20.079 r  instruction_out_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    20.079    instruction_out_reg[22]_i_53_n_0
    SLICE_X19Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    20.173 r  instruction_out_reg[22]_i_22/O
                         net (fo=1, routed)           1.479    21.652    instruction_out_reg[22]_i_22_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I3_O)        0.316    21.968 r  instruction_out_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    21.968    instruction_out_reg[22]_i_7_n_0
    SLICE_X9Y36          MUXF7 (Prop_muxf7_I1_O)      0.217    22.185 r  instruction_out_reg[22]_i_3/O
                         net (fo=1, routed)           0.000    22.185    instruction_out_reg[22]_i_3_n_0
    SLICE_X9Y36          MUXF8 (Prop_muxf8_I1_O)      0.094    22.279 r  instruction_out_reg[22]_i_1/O
                         net (fo=2, routed)           1.073    23.352    memoryArray[6]
    SLICE_X0Y22          LDCE                                         r  instruction_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            mem_op_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.258ns  (logic 2.032ns (8.738%)  route 21.226ns (91.262%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=1651, routed)       18.767    19.738    mem_op_address_IBUF[0]
    SLICE_X19Y30         LUT6 (Prop_lut6_I4_O)        0.124    19.862 r  instruction_out_reg[22]_i_115/O
                         net (fo=1, routed)           0.000    19.862    instruction_out_reg[22]_i_115_n_0
    SLICE_X19Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    20.079 r  instruction_out_reg[22]_i_53/O
                         net (fo=1, routed)           0.000    20.079    instruction_out_reg[22]_i_53_n_0
    SLICE_X19Y30         MUXF8 (Prop_muxf8_I1_O)      0.094    20.173 r  instruction_out_reg[22]_i_22/O
                         net (fo=1, routed)           1.479    21.652    instruction_out_reg[22]_i_22_n_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I3_O)        0.316    21.968 r  instruction_out_reg[22]_i_7/O
                         net (fo=1, routed)           0.000    21.968    instruction_out_reg[22]_i_7_n_0
    SLICE_X9Y36          MUXF7 (Prop_muxf7_I1_O)      0.217    22.185 r  instruction_out_reg[22]_i_3/O
                         net (fo=1, routed)           0.000    22.185    instruction_out_reg[22]_i_3_n_0
    SLICE_X9Y36          MUXF8 (Prop_muxf8_I1_O)      0.094    22.279 r  instruction_out_reg[22]_i_1/O
                         net (fo=2, routed)           0.979    23.258    memoryArray[6]
    SLICE_X0Y45          LDCE                                         r  mem_op_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_address[0]
                            (input port)
  Destination:            instruction_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.163ns  (logic 2.054ns (8.869%)  route 21.109ns (91.131%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  mem_op_address[0] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_address[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  mem_op_address_IBUF[0]_inst/O
                         net (fo=1651, routed)       19.823    20.793    mem_op_address_IBUF[0]
    SLICE_X16Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.917 r  instruction_out_reg[7]_i_104/O
                         net (fo=1, routed)           0.000    20.917    instruction_out_reg[7]_i_104_n_0
    SLICE_X16Y25         MUXF7 (Prop_muxf7_I0_O)      0.238    21.155 r  instruction_out_reg[7]_i_48/O
                         net (fo=1, routed)           0.000    21.155    instruction_out_reg[7]_i_48_n_0
    SLICE_X16Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    21.259 r  instruction_out_reg[7]_i_20/O
                         net (fo=1, routed)           1.286    22.545    instruction_out_reg[7]_i_20_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.316    22.861 r  instruction_out_reg[7]_i_7/O
                         net (fo=1, routed)           0.000    22.861    instruction_out_reg[7]_i_7_n_0
    SLICE_X14Y37         MUXF7 (Prop_muxf7_I1_O)      0.214    23.075 r  instruction_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    23.075    instruction_out_reg[7]_i_3_n_0
    SLICE_X14Y37         MUXF8 (Prop_muxf8_I1_O)      0.088    23.163 r  instruction_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    23.163    instruction_out_reg[7]_i_1_n_0
    SLICE_X14Y37         LDCE                                         r  instruction_out_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_op_data[2]
                            (input port)
  Destination:            memoryArray_reg[71][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.175ns (34.295%)  route 0.335ns (65.705%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L12                                               0.000     0.000 r  mem_op_data[2] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[2]
    L12                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  mem_op_data_IBUF[2]_inst/O
                         net (fo=256, routed)         0.335     0.510    mem_op_data_IBUF[2]
    SLICE_X1Y37          LDCE                                         r  memoryArray_reg[71][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[4]
                            (input port)
  Destination:            memoryArray_reg[79][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.167ns (30.825%)  route 0.374ns (69.175%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  mem_op_data[4] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[4]
    K15                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  mem_op_data_IBUF[4]_inst/O
                         net (fo=256, routed)         0.374     0.540    mem_op_data_IBUF[4]
    SLICE_X7Y39          LDCE                                         r  memoryArray_reg[79][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[2]
                            (input port)
  Destination:            memoryArray_reg[75][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.175ns (31.077%)  route 0.388ns (68.923%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L12                                               0.000     0.000 r  mem_op_data[2] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[2]
    L12                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  mem_op_data_IBUF[2]_inst/O
                         net (fo=256, routed)         0.388     0.563    mem_op_data_IBUF[2]
    SLICE_X1Y36          LDCE                                         r  memoryArray_reg[75][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[6]
                            (input port)
  Destination:            memoryArray_reg[74][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.180ns (31.769%)  route 0.387ns (68.231%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  mem_op_data[6] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  mem_op_data_IBUF[6]_inst/O
                         net (fo=256, routed)         0.387     0.566    mem_op_data_IBUF[6]
    SLICE_X2Y40          LDCE                                         r  memoryArray_reg[74][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[7]
                            (input port)
  Destination:            memoryArray_reg[76][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.183ns (32.236%)  route 0.384ns (67.764%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  mem_op_data[7] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[7]
    K14                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  mem_op_data_IBUF[7]_inst/O
                         net (fo=256, routed)         0.384     0.567    mem_op_data_IBUF[7]
    SLICE_X4Y41          LDCE                                         r  memoryArray_reg[76][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[5]
                            (input port)
  Destination:            memoryArray_reg[68][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.163ns (28.734%)  route 0.404ns (71.266%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mem_op_data[5] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[5]
    J15                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  mem_op_data_IBUF[5]_inst/O
                         net (fo=256, routed)         0.404     0.567    mem_op_data_IBUF[5]
    SLICE_X3Y38          LDCE                                         r  memoryArray_reg[68][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[6]
                            (input port)
  Destination:            memoryArray_reg[81][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.180ns (31.385%)  route 0.393ns (68.615%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  mem_op_data[6] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  mem_op_data_IBUF[6]_inst/O
                         net (fo=256, routed)         0.393     0.573    mem_op_data_IBUF[6]
    SLICE_X0Y42          LDCE                                         r  memoryArray_reg[81][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[6]
                            (input port)
  Destination:            memoryArray_reg[75][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.180ns (30.957%)  route 0.401ns (69.043%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  mem_op_data[6] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  mem_op_data_IBUF[6]_inst/O
                         net (fo=256, routed)         0.401     0.581    mem_op_data_IBUF[6]
    SLICE_X0Y40          LDCE                                         r  memoryArray_reg[75][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[1]
                            (input port)
  Destination:            memoryArray_reg[49][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.176ns (30.003%)  route 0.411ns (69.997%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L13                                               0.000     0.000 r  mem_op_data[1] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[1]
    L13                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  mem_op_data_IBUF[1]_inst/O
                         net (fo=256, routed)         0.411     0.587    mem_op_data_IBUF[1]
    SLICE_X3Y32          LDCE                                         r  memoryArray_reg[49][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_op_data[3]
                            (input port)
  Destination:            memoryArray_reg[59][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.173ns (29.399%)  route 0.416ns (70.601%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L11                                               0.000     0.000 r  mem_op_data[3] (IN)
                         net (fo=0)                   0.000     0.000    mem_op_data[3]
    L11                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  mem_op_data_IBUF[3]_inst/O
                         net (fo=256, routed)         0.416     0.590    mem_op_data_IBUF[3]
    SLICE_X1Y35          LDCE                                         r  memoryArray_reg[59][3]/D
  -------------------------------------------------------------------    -------------------





