{"ok": true, "real_ppa": {"latency_min": 70, "latency_max": 70, "latency_avg": 70, "interval_min": 0, "interval_max": 0, "interval_avg": 0, "ff": 12531, "lut": 16212, "bram": 2, "dsp": 0, "target_period_ns": 10.0, "estimated_period_ns": 8.3, "latency_ns_avg": 581.0}, "log": "\n****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)\n  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021\n  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021\n    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.\n\nsource /home/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace\nINFO: [HLS 200-10] Running '/home/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'\nINFO: [HLS 200-10] For user 'root' on host '69c24389c474' (Linux_x86_64 version 5.15.167.4-microsoft-standard-WSL2) on Fri Nov 28 20:34:55 CST 2025\nINFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS\nINFO: [HLS 200-10] In directory '/home/CryptoHLS/build'\nSourcing Tcl script 'hls_project_32280_13/run_hls.tcl'\nINFO: [HLS 200-1510] Running: open_project -reset hls_project_32280_13 \nINFO: [HLS 200-10] Creating and opening project '/home/CryptoHLS/build/hls_project_32280_13'.\nINFO: [HLS 200-1510] Running: add_files ../test/aes_raw.optimized.32280_13.cpp -cflags -std=c++17 \nINFO: [HLS 200-10] Adding design file '../test/aes_raw.optimized.32280_13.cpp' to the project\nINFO: [HLS 200-1510] Running: set_top aes_encrypt \nINFO: [HLS 200-1510] Running: open_solution -reset solution1 \nINFO: [HLS 200-10] Creating and opening solution '/home/CryptoHLS/build/hls_project_32280_13/solution1'.\nINFO: [HLS 200-10] Cleaning up the solution database.\nWARNING: [HLS 200-40] No /home/CryptoHLS/build/hls_project_32280_13/solution1/solution1.aps file found.\nINFO: [HLS 200-1505] Using default flow_target 'vivado'\nResolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html\nINFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2L-e \nINFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2L-e'\nINFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default \nINFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\nINFO: [HLS 200-1510] Running: csynth_design \nINFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 249.980 MB.\nINFO: [HLS 200-10] Analyzing design file '../test/aes_raw.optimized.32280_13.cpp' ... \nINFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.55 seconds. CPU system time: 0.18 seconds. Elapsed time: 0.37 seconds; current allocated memory: 251.674 MB.\nINFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\nINFO: [HLS 214-279] Initial Interval estimation mode is set into default.\nINFO: [HLS 214-284] Auto array partition mode is set into default.\nINFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_177_3' (../test/aes_raw.optimized.32280_13.cpp:177:19) in function 'aes_encrypt' partially with a factor of 2 (../test/aes_raw.optimized.32280_13.cpp:151:0)\nINFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_1' (../test/aes_raw.optimized.32280_13.cpp:165:19) in function 'aes_encrypt' completely with a factor of 4 (../test/aes_raw.optimized.32280_13.cpp:151:0)\nINFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char (*) [4][4])' (../test/aes_raw.optimized.32280_13.cpp:120:0)\nINFO: [HLS 214-178] Inlining function 'AddRoundKey(int, unsigned char (*) [4][4], unsigned char const*)' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_13.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'SubBytes(unsigned char (*) [4][4])' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_13.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'ShiftRows(unsigned char (*) [4][4])' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_13.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'MixColumns(unsigned char (*) [4][4])' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_13.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'KeyExpansion(unsigned char*, unsigned char const*)' into 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*)' (../test/aes_raw.optimized.32280_13.cpp:151:0)\nWARNING: [HLS 214-281] Estimating pipelined function 'aes_encrypt' with estimated II increased from II=1 to II=4 because of limited port on variable 'ciphertext' (../test/aes_raw.optimized.32280_13.cpp:151:0)\nWARNING: [HLS 214-281] Estimating pipelined function 'aes_encrypt' with estimated II increased from II=4 to II=8 because of limited port on variable 'Key' (../test/aes_raw.optimized.32280_13.cpp:151:0)\nINFO: [HLS 214-270] Starting automatic array partition analysis...\nINFO: [HLS 214-270] Inferring cyclic partitioning for array 'RoundKey' on dimension 1 with factor 3 (../test/aes_raw.optimized.32280_13.cpp:157:10)\nINFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 8 in loop 'VITIS_LOOP_41_1'(../test/aes_raw.optimized.32280_13.cpp:41:22) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_13.cpp:41:22)\nINFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 8 in loop 'VITIS_LOOP_167_2'(../test/aes_raw.optimized.32280_13.cpp:167:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_13.cpp:167:19)\nINFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 8 in loop 'VITIS_LOOP_167_2'(../test/aes_raw.optimized.32280_13.cpp:167:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_13.cpp:167:19)\nINFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'VITIS_LOOP_179_4'(../test/aes_raw.optimized.32280_13.cpp:179:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_13.cpp:179:19)\nINFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'VITIS_LOOP_179_4'(../test/aes_raw.optimized.32280_13.cpp:179:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_13.cpp:179:19)\nINFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 8 in loop 'VITIS_LOOP_167_2'(../test/aes_raw.optimized.32280_13.cpp:167:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_13.cpp:167:19)\nINFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 8 in loop 'VITIS_LOOP_167_2'(../test/aes_raw.optimized.32280_13.cpp:167:19) has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../test/aes_raw.optimized.32280_13.cpp:167:19)\nINFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.13 seconds; current allocated memory: 255.254 MB.\nINFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.257 MB.\nINFO: [HLS 200-10] Starting code transformations ...\nINFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 257.075 MB.\nINFO: [HLS 200-10] Checking synthesizability ...\nINFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 256.385 MB.\nINFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'aes_encrypt' (../test/aes_raw.optimized.32280_13.cpp:151).\nWARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_177_3' (../test/aes_raw.optimized.32280_13.cpp:177) because its parent loop or function is pipelined.\nINFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cipher' (../test/aes_raw.optimized.32280_13.cpp:133).\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_1' (../test/aes_raw.optimized.32280_13.cpp:41) in function 'aes_encrypt' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_2' (../test/aes_raw.optimized.32280_13.cpp:47) in function 'aes_encrypt' completely with a factor of 40.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_167_2' (../test/aes_raw.optimized.32280_13.cpp:167) in function 'aes_encrypt' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_177_3' (../test/aes_raw.optimized.32280_13.cpp:177) in function 'aes_encrypt' completely with a factor of 2.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_179_4' (../test/aes_raw.optimized.32280_13.cpp:179) in function 'aes_encrypt' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (../test/aes_raw.optimized.32280_13.cpp:77) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_78_2' (../test/aes_raw.optimized.32280_13.cpp:78) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_136_1' (../test/aes_raw.optimized.32280_13.cpp:136) in function 'cipher' completely with a factor of 9.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_1' (../test/aes_raw.optimized.32280_13.cpp:85) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (../test/aes_raw.optimized.32280_13.cpp:86) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_122_1' (../test/aes_raw.optimized.32280_13.cpp:122) in function 'cipher' completely with a factor of 4.\nINFO: [XFORM 203-102] Partitioning array 'state.0' automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.1' automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.2' automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.3' automatically.\nINFO: [XFORM 203-102] Partitioning array 'state' (../test/aes_raw.optimized.32280_13.cpp:158) in dimension 1 automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.0' (../test/aes_raw.optimized.32280_13.cpp:158) automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.1' (../test/aes_raw.optimized.32280_13.cpp:158) automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.2' (../test/aes_raw.optimized.32280_13.cpp:158) automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.3' (../test/aes_raw.optimized.32280_13.cpp:158) automatically.\nINFO: [XFORM 203-101] Partitioning array 'RoundKey' (../test/aes_raw.optimized.32280_13.cpp:157) in dimension 1 with a cyclic factor 3.\nINFO: [XFORM 203-102] Partitioning array 'RoundKey.0' (../test/aes_raw.optimized.32280_13.cpp:157) automatically.\nINFO: [XFORM 203-102] Partitioning array 'RoundKey.1' (../test/aes_raw.optimized.32280_13.cpp:157) automatically.\nINFO: [XFORM 203-102] Partitioning array 'RoundKey.2' (../test/aes_raw.optimized.32280_13.cpp:157) automatically.\nINFO: [XFORM 203-11] Balancing expressions in function 'cipher' (../test/aes_raw.optimized.32280_13.cpp:79:30)...540 expression(s) balanced.\nINFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 282.432 MB.\nINFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 293.252 MB.\nINFO: [HLS 200-10] Starting hardware synthesis ...\nINFO: [HLS 200-10] Synthesizing 'aes_encrypt' ...\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'cipher' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining function 'cipher'.\nINFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, function 'cipher'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 299.535 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 1.99 seconds. CPU system time: 0 seconds. Elapsed time: 1.99 seconds; current allocated memory: 306.016 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'aes_encrypt' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining function 'aes_encrypt'.\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt' (function 'aes_encrypt'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('RoundKey[0][5]', ../test/aes_raw.optimized.32280_13.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:42) and bus read operation ('RoundKey[0][0]', ../test/aes_raw.optimized.32280_13.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:42).\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt' (function 'aes_encrypt'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('RoundKey[0][5]', ../test/aes_raw.optimized.32280_13.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:42) and bus read operation ('RoundKey[0][0]', ../test/aes_raw.optimized.32280_13.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:42).\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt' (function 'aes_encrypt'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('RoundKey[0][5]', ../test/aes_raw.optimized.32280_13.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:42) and bus read operation ('RoundKey[0][0]', ../test/aes_raw.optimized.32280_13.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:42).\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-880] The II Violation in module 'aes_encrypt' (function 'aes_encrypt'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('RoundKey[0][5]', ../test/aes_raw.optimized.32280_13.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:42) and bus read operation ('RoundKey[0][0]', ../test/aes_raw.optimized.32280_13.cpp:42) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:42).\nResolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html\nWARNING: [HLS 200-885] The II Violation in module 'aes_encrypt' (function 'aes_encrypt'): Unable to schedule bus read operation ('state[3][0]', ../test/aes_raw.optimized.32280_13.cpp:168) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:168) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-885] The II Violation in module 'aes_encrypt' (function 'aes_encrypt'): Unable to schedule bus read operation ('state[3][2]', ../test/aes_raw.optimized.32280_13.cpp:168) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:168) due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-885] The II Violation in module 'aes_encrypt' (function 'aes_encrypt'): Unable to schedule bus read operation ('state[3][3]', ../test/aes_raw.optimized.32280_13.cpp:168) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:168) due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nINFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 71, function 'aes_encrypt'\nWARNING: [HLS 200-871] Estimated clock period (8.3ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).\nResolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html\nWARNING: [HLS 200-1016] The critical path in module 'aes_encrypt' consists of the following:\ts_axi read operation ('key', ../test/aes_raw.optimized.32280_13.cpp:151) on port 'key' (../test/aes_raw.optimized.32280_13.cpp:151) [18]  (1 ns)\n\t'getelementptr' operation ('gmem_addr', ../test/aes_raw.optimized.32280_13.cpp:41) [19]  (0 ns)\n\tbus request operation ('empty', ../test/aes_raw.optimized.32280_13.cpp:41) on port 'gmem' (../test/aes_raw.optimized.32280_13.cpp:41) [20]  (7.3 ns)\n\nResolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.81 seconds; current allocated memory: 307.303 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 310.228 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'cipher' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cipher' pipeline 'cipher' pipeline type 'function pipeline'\nINFO: [RTGEN 206-100] Finished creating RTL model for 'cipher'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.06 seconds; current allocated memory: 323.412 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nWARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.\nINFO: [RTGEN 206-500] Setting interface mode on port 'aes_encrypt/gmem' to 'm_axi'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'aes_encrypt/key' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'aes_encrypt/plaintext' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'aes_encrypt/ciphertext' to 's_axilite & ap_none'.\nINFO: [RTGEN 206-500] Setting interface mode on function 'aes_encrypt' to 'ap_ctrl_hs'.\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt' pipeline 'aes_encrypt' pipeline type 'function pipeline'\nINFO: [RTGEN 206-100] Bundling port 'key', 'plaintext' and 'ciphertext' to AXI-Lite port control.\nINFO: [RTGEN 206-104] Estimated max fanout for 'aes_encrypt' is 7328 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp498)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp496)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp495)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp494)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp493)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp492)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp491)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp490)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp489)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp488)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp487)))\nINFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.07 seconds; current allocated memory: 362.182 MB.\nINFO: [RTMG 210-279] Implementing memory 'aes_encrypt_sbox' using auto ROMs.\nINFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.86 seconds. CPU system time: 0.12 seconds. Elapsed time: 8.98 seconds; current allocated memory: 373.668 MB.\nINFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.\nINFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 380.030 MB.\nINFO: [VHDL 208-304] Generating VHDL RTL for aes_encrypt.\nINFO: [VLOG 209-307] Generating Verilog RTL for aes_encrypt.\nINFO: [HLS 200-789] **** Estimated Fmax: 120.48 MHz\nINFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34.45 seconds. CPU system time: 0.75 seconds. Elapsed time: 34.8 seconds; current allocated memory: 380.015 MB.\nINFO: [HLS 200-112] Total CPU user time: 36.05 seconds. Total CPU system time: 1.17 seconds. Total elapsed time: 36.09 seconds; peak allocated memory: 380.030 MB.\nINFO: [Common 17-206] Exiting vitis_hls at Fri Nov 28 20:35:31 2025...\n\n"}