0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/Checking/Checking.sim/sim_1/synth/func/xsim/Test_func_synth.v,1696319192,verilog,,D:/Verilog Projects/Checking/Checking.srcs/sim_1/new/Test.v,,D_FF;D_FF_10;D_FF_11;D_FF_12;D_FF_13;D_FF_14;D_FF_15;D_FF_16;D_FF_17;D_FF_18;D_FF_19;D_FF_20;D_FF_6;D_FF_7;D_FF_8;D_FF_9;Decoder;MUX;MUX_3;MUX_4;MUX_5;Reg_File;Temp_Reg;Temp_Reg_0;Temp_Reg_1;Temp_Reg_2;glbl,,,,,,,,
D:/Verilog Projects/Checking/Checking.srcs/sim_1/new/Test.v,1696260911,verilog,,,,Test,,,,,,,,
