# 16-bit Ripple Carry Adder in Verilog

This repository contains a **gate-level, hierarchical implementation of a 16-bit ripple carry adder** written in Verilog, along with a testbench and waveform output. The design is simulated using **Icarus Verilog** and verified through **GTKWave**.

---

## ğŸ“ Repository Structure

```
.
â”œâ”€â”€ fadder.v          # 1-bit Full Adder (gate-level)
â”œâ”€â”€ adder4bit.v       # 4-bit Ripple Carry Adder
â”œâ”€â”€ adder16bit.v      # 16-bit Ripple Carry Adder with flags
â”œâ”€â”€ tb_adder16bit.v   # Testbench for 16-bit adder
â”œâ”€â”€ add16.vcd         # VCD waveform file
â”œâ”€â”€ wave.png          # GTKWave screenshot (simulation result)
â””â”€â”€ README.md
```

---

## âœ¨ Features

* Gate-level **1-bit Full Adder** using XOR, AND, OR gates
* Hierarchical design (1-bit â†’ 4-bit â†’ 16-bit)
* Computes common **ALU flags**:

  * **Sign flag**
  * **Zero flag**
  * **Carry flag**
  * **Parity flag**
  * **Overflow flag**
* Tested and simulated successfully
* Waveform verified using GTKWave

---

## ğŸ§© Module Overview

### 1ï¸âƒ£ `fadder.v`

Implements a **1-bit full adder** using basic logic gates.

**Inputs:** `a`, `b`, `c` (carry-in)
**Outputs:** `s` (sum), `cout` (carry-out)

---

### 2ï¸âƒ£ `adder4bit.v`

Builds a **4-bit ripple carry adder** using four instances of the full adder.

**Inputs:** `x[3:0]`, `y[3:0]`, `cin`
**Outputs:** `s[3:0]`, `cout`

---

### 3ï¸âƒ£ `adder16bit.v`

Constructs a **16-bit ripple carry adder** using four 4-bit adders and generates status flags.

**Inputs:** `x[15:0]`, `y[15:0]`
**Outputs:**

* `z[15:0]` â€“ Sum
* `sign` â€“ MSB of result
* `zero` â€“ Result is zero
* `carry` â€“ Carry out
* `parity` â€“ Even parity of result
* `overflow` â€“ Signed overflow detection

---

### 4ï¸âƒ£ `tb_adder16bit.v`

Testbench to verify the 16-bit adder with multiple test vectors. Generates a **VCD file** for waveform analysis.

---

## â–¶ï¸ Simulation Instructions

### Requirements

* **Icarus Verilog (tested on v0.9.7)**
* **GTKWave**
* VS Code / Terminal

### Compile

```bash
iverilog -o add16 fadder.v adder4bit.v adder16bit.v tb_adder16bit.v
```

### Run Simulation

```bash
vvp add16
```

### View Waveform

```bash
gtkwave add16.vcd
```

---

## ğŸ“Š Waveform Output

The waveform screenshot included in this repository shows:

* Correct sum generation
* Proper carry propagation
* Accurate flag behavior (sign, zero, carry, parity, overflow)

---

## ğŸ“Œ Notes

* Designed using **structural (gate-level) Verilog**
* Compatible with **Verilog-2005** standard
* Suitable for **digital design labs, exams, and learning purposes**

---

## ğŸ‘¤ Author

**Pratik Rathod**
Electronics / Digital Design Enthusiast

---

If you find this project useful, feel free to â­ the repository!
