
FC_v2.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f7b4  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000022e0  0801f968  0801f968  0002f968  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08021c48  08021c48  000403cc  2**0
                  CONTENTS
  4 .ARM          00000008  08021c48  08021c48  00031c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08021c50  08021c50  000403cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08021c50  08021c50  00031c50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08021c58  08021c58  00031c58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003cc  20000000  08021c5c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000403cc  2**0
                  CONTENTS
 10 .bss          00008bec  200003cc  200003cc  000403cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000a00  20008fb8  20008fb8  000403cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000403cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00074dc2  00000000  00000000  000403fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000aecb  00000000  00000000  000b51be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000041f8  00000000  00000000  000c0090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000389ed  00000000  00000000  000c4288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004a881  00000000  00000000  000fcc75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001199d3  00000000  00000000  001474f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00260ec9  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00003ec8  00000000  00000000  00260f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0001351c  00000000  00000000  00264de8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200003cc 	.word	0x200003cc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0801f94c 	.word	0x0801f94c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200003d0 	.word	0x200003d0
 80001ec:	0801f94c 	.word	0x0801f94c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a4 	b.w	8001008 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468c      	mov	ip, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f040 8083 	bne.w	8000e5a <__udivmoddi4+0x116>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d947      	bls.n	8000dea <__udivmoddi4+0xa6>
 8000d5a:	fab2 f282 	clz	r2, r2
 8000d5e:	b142      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	f1c2 0020 	rsb	r0, r2, #32
 8000d64:	fa24 f000 	lsr.w	r0, r4, r0
 8000d68:	4091      	lsls	r1, r2
 8000d6a:	4097      	lsls	r7, r2
 8000d6c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d70:	4094      	lsls	r4, r2
 8000d72:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbbc f6f8 	udiv	r6, ip, r8
 8000d7c:	fa1f fe87 	uxth.w	lr, r7
 8000d80:	fb08 c116 	mls	r1, r8, r6, ip
 8000d84:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d88:	fb06 f10e 	mul.w	r1, r6, lr
 8000d8c:	4299      	cmp	r1, r3
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x60>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d96:	f080 8119 	bcs.w	8000fcc <__udivmoddi4+0x288>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 8116 	bls.w	8000fcc <__udivmoddi4+0x288>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dac:	fb08 3310 	mls	r3, r8, r0, r3
 8000db0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d909      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	f080 8105 	bcs.w	8000fd0 <__udivmoddi4+0x28c>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f240 8102 	bls.w	8000fd0 <__udivmoddi4+0x28c>
 8000dcc:	3802      	subs	r0, #2
 8000dce:	443c      	add	r4, r7
 8000dd0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd4:	eba4 040e 	sub.w	r4, r4, lr
 8000dd8:	2600      	movs	r6, #0
 8000dda:	b11d      	cbz	r5, 8000de4 <__udivmoddi4+0xa0>
 8000ddc:	40d4      	lsrs	r4, r2
 8000dde:	2300      	movs	r3, #0
 8000de0:	e9c5 4300 	strd	r4, r3, [r5]
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	b902      	cbnz	r2, 8000dee <__udivmoddi4+0xaa>
 8000dec:	deff      	udf	#255	; 0xff
 8000dee:	fab2 f282 	clz	r2, r2
 8000df2:	2a00      	cmp	r2, #0
 8000df4:	d150      	bne.n	8000e98 <__udivmoddi4+0x154>
 8000df6:	1bcb      	subs	r3, r1, r7
 8000df8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	2601      	movs	r6, #1
 8000e02:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e06:	0c21      	lsrs	r1, r4, #16
 8000e08:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e10:	fb08 f30c 	mul.w	r3, r8, ip
 8000e14:	428b      	cmp	r3, r1
 8000e16:	d907      	bls.n	8000e28 <__udivmoddi4+0xe4>
 8000e18:	1879      	adds	r1, r7, r1
 8000e1a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0xe2>
 8000e20:	428b      	cmp	r3, r1
 8000e22:	f200 80e9 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e26:	4684      	mov	ip, r0
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	b2a3      	uxth	r3, r4
 8000e2c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e30:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e34:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e38:	fb08 f800 	mul.w	r8, r8, r0
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x10c>
 8000e40:	193c      	adds	r4, r7, r4
 8000e42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x10a>
 8000e48:	45a0      	cmp	r8, r4
 8000e4a:	f200 80d9 	bhi.w	8001000 <__udivmoddi4+0x2bc>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	eba4 0408 	sub.w	r4, r4, r8
 8000e54:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e58:	e7bf      	b.n	8000dda <__udivmoddi4+0x96>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d909      	bls.n	8000e72 <__udivmoddi4+0x12e>
 8000e5e:	2d00      	cmp	r5, #0
 8000e60:	f000 80b1 	beq.w	8000fc6 <__udivmoddi4+0x282>
 8000e64:	2600      	movs	r6, #0
 8000e66:	e9c5 0100 	strd	r0, r1, [r5]
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	4631      	mov	r1, r6
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	fab3 f683 	clz	r6, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d14a      	bne.n	8000f10 <__udivmoddi4+0x1cc>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d302      	bcc.n	8000e84 <__udivmoddi4+0x140>
 8000e7e:	4282      	cmp	r2, r0
 8000e80:	f200 80b8 	bhi.w	8000ff4 <__udivmoddi4+0x2b0>
 8000e84:	1a84      	subs	r4, r0, r2
 8000e86:	eb61 0103 	sbc.w	r1, r1, r3
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	468c      	mov	ip, r1
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	d0a8      	beq.n	8000de4 <__udivmoddi4+0xa0>
 8000e92:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e96:	e7a5      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f603 	lsr.w	r6, r0, r3
 8000ea0:	4097      	lsls	r7, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eaa:	40d9      	lsrs	r1, r3
 8000eac:	4330      	orrs	r0, r6
 8000eae:	0c03      	lsrs	r3, r0, #16
 8000eb0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000eb4:	fa1f f887 	uxth.w	r8, r7
 8000eb8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ebc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ec0:	fb06 f108 	mul.w	r1, r6, r8
 8000ec4:	4299      	cmp	r1, r3
 8000ec6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eca:	d909      	bls.n	8000ee0 <__udivmoddi4+0x19c>
 8000ecc:	18fb      	adds	r3, r7, r3
 8000ece:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ed2:	f080 808d 	bcs.w	8000ff0 <__udivmoddi4+0x2ac>
 8000ed6:	4299      	cmp	r1, r3
 8000ed8:	f240 808a 	bls.w	8000ff0 <__udivmoddi4+0x2ac>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	443b      	add	r3, r7
 8000ee0:	1a5b      	subs	r3, r3, r1
 8000ee2:	b281      	uxth	r1, r0
 8000ee4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef0:	fb00 f308 	mul.w	r3, r0, r8
 8000ef4:	428b      	cmp	r3, r1
 8000ef6:	d907      	bls.n	8000f08 <__udivmoddi4+0x1c4>
 8000ef8:	1879      	adds	r1, r7, r1
 8000efa:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efe:	d273      	bcs.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f00:	428b      	cmp	r3, r1
 8000f02:	d971      	bls.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4439      	add	r1, r7
 8000f08:	1acb      	subs	r3, r1, r3
 8000f0a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f0e:	e778      	b.n	8000e02 <__udivmoddi4+0xbe>
 8000f10:	f1c6 0c20 	rsb	ip, r6, #32
 8000f14:	fa03 f406 	lsl.w	r4, r3, r6
 8000f18:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f1c:	431c      	orrs	r4, r3
 8000f1e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f22:	fa01 f306 	lsl.w	r3, r1, r6
 8000f26:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f2a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f2e:	431f      	orrs	r7, r3
 8000f30:	0c3b      	lsrs	r3, r7, #16
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fa1f f884 	uxth.w	r8, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f42:	fb09 fa08 	mul.w	sl, r9, r8
 8000f46:	458a      	cmp	sl, r1
 8000f48:	fa02 f206 	lsl.w	r2, r2, r6
 8000f4c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x220>
 8000f52:	1861      	adds	r1, r4, r1
 8000f54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f58:	d248      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000f5a:	458a      	cmp	sl, r1
 8000f5c:	d946      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000f5e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f62:	4421      	add	r1, r4
 8000f64:	eba1 010a 	sub.w	r1, r1, sl
 8000f68:	b2bf      	uxth	r7, r7
 8000f6a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f6e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f72:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f76:	fb00 f808 	mul.w	r8, r0, r8
 8000f7a:	45b8      	cmp	r8, r7
 8000f7c:	d907      	bls.n	8000f8e <__udivmoddi4+0x24a>
 8000f7e:	19e7      	adds	r7, r4, r7
 8000f80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f84:	d22e      	bcs.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f86:	45b8      	cmp	r8, r7
 8000f88:	d92c      	bls.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f8a:	3802      	subs	r0, #2
 8000f8c:	4427      	add	r7, r4
 8000f8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f92:	eba7 0708 	sub.w	r7, r7, r8
 8000f96:	fba0 8902 	umull	r8, r9, r0, r2
 8000f9a:	454f      	cmp	r7, r9
 8000f9c:	46c6      	mov	lr, r8
 8000f9e:	4649      	mov	r1, r9
 8000fa0:	d31a      	bcc.n	8000fd8 <__udivmoddi4+0x294>
 8000fa2:	d017      	beq.n	8000fd4 <__udivmoddi4+0x290>
 8000fa4:	b15d      	cbz	r5, 8000fbe <__udivmoddi4+0x27a>
 8000fa6:	ebb3 020e 	subs.w	r2, r3, lr
 8000faa:	eb67 0701 	sbc.w	r7, r7, r1
 8000fae:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fb2:	40f2      	lsrs	r2, r6
 8000fb4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fb8:	40f7      	lsrs	r7, r6
 8000fba:	e9c5 2700 	strd	r2, r7, [r5]
 8000fbe:	2600      	movs	r6, #0
 8000fc0:	4631      	mov	r1, r6
 8000fc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e70b      	b.n	8000de4 <__udivmoddi4+0xa0>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e9      	b.n	8000da4 <__udivmoddi4+0x60>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6fd      	b.n	8000dd0 <__udivmoddi4+0x8c>
 8000fd4:	4543      	cmp	r3, r8
 8000fd6:	d2e5      	bcs.n	8000fa4 <__udivmoddi4+0x260>
 8000fd8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fdc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7df      	b.n	8000fa4 <__udivmoddi4+0x260>
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e7d2      	b.n	8000f8e <__udivmoddi4+0x24a>
 8000fe8:	4660      	mov	r0, ip
 8000fea:	e78d      	b.n	8000f08 <__udivmoddi4+0x1c4>
 8000fec:	4681      	mov	r9, r0
 8000fee:	e7b9      	b.n	8000f64 <__udivmoddi4+0x220>
 8000ff0:	4666      	mov	r6, ip
 8000ff2:	e775      	b.n	8000ee0 <__udivmoddi4+0x19c>
 8000ff4:	4630      	mov	r0, r6
 8000ff6:	e74a      	b.n	8000e8e <__udivmoddi4+0x14a>
 8000ff8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ffc:	4439      	add	r1, r7
 8000ffe:	e713      	b.n	8000e28 <__udivmoddi4+0xe4>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	e724      	b.n	8000e50 <__udivmoddi4+0x10c>
 8001006:	bf00      	nop

08001008 <__aeabi_idiv0>:
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop

0800100c <lsm_write>:
/*
 * LSM6DSR
 */

static int32_t lsm_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af04      	add	r7, sp, #16
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	461a      	mov	r2, r3
 8001018:	460b      	mov	r3, r1
 800101a:	72fb      	strb	r3, [r7, #11]
 800101c:	4613      	mov	r3, r2
 800101e:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 8001020:	7afb      	ldrb	r3, [r7, #11]
 8001022:	b29a      	uxth	r2, r3
 8001024:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001028:	9302      	str	r3, [sp, #8]
 800102a:	893b      	ldrh	r3, [r7, #8]
 800102c:	9301      	str	r3, [sp, #4]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	2301      	movs	r3, #1
 8001034:	21d5      	movs	r1, #213	; 0xd5
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f008 f912 	bl	8009260 <HAL_I2C_Mem_Write>
  return 0;
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <lsm_read>:

static int32_t lsm_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b088      	sub	sp, #32
 800104a:	af04      	add	r7, sp, #16
 800104c:	60f8      	str	r0, [r7, #12]
 800104e:	607a      	str	r2, [r7, #4]
 8001050:	461a      	mov	r2, r3
 8001052:	460b      	mov	r3, r1
 8001054:	72fb      	strb	r3, [r7, #11]
 8001056:	4613      	mov	r3, r2
 8001058:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LSM6DSR_I2C_ADD_L, reg,
 800105a:	7afb      	ldrb	r3, [r7, #11]
 800105c:	b29a      	uxth	r2, r3
 800105e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001062:	9302      	str	r3, [sp, #8]
 8001064:	893b      	ldrh	r3, [r7, #8]
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2301      	movs	r3, #1
 800106e:	21d5      	movs	r1, #213	; 0xd5
 8001070:	68f8      	ldr	r0, [r7, #12]
 8001072:	f008 f9ef 	bl	8009454 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 8001076:	2300      	movs	r3, #0
}
 8001078:	4618      	mov	r0, r3
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}

08001080 <MRT_LSM6DSR_Setup>:




stmdev_ctx_t  MRT_LSM6DSR_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 8001080:	b590      	push	{r4, r7, lr}
 8001082:	b08b      	sub	sp, #44	; 0x2c
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	607a      	str	r2, [r7, #4]
	  Guart = uart;
 800108c:	4a53      	ldr	r2, [pc, #332]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LSM6DSR Setup Starts\n\r", 22, HAL_MAX_DELAY);
 8001092:	4b52      	ldr	r3, [pc, #328]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 8001094:	6818      	ldr	r0, [r3, #0]
 8001096:	f04f 33ff 	mov.w	r3, #4294967295
 800109a:	2216      	movs	r2, #22
 800109c:	4950      	ldr	r1, [pc, #320]	; (80011e0 <MRT_LSM6DSR_Setup+0x160>)
 800109e:	f00d fa34 	bl	800e50a <HAL_UART_Transmit>


	  stmdev_ctx_t lsm_ctx;

	  /* Initialize mems driver interface */
	  lsm_ctx.write_reg = lsm_write;
 80010a2:	4b50      	ldr	r3, [pc, #320]	; (80011e4 <MRT_LSM6DSR_Setup+0x164>)
 80010a4:	61fb      	str	r3, [r7, #28]
	  lsm_ctx.read_reg = lsm_read;
 80010a6:	4b50      	ldr	r3, [pc, #320]	; (80011e8 <MRT_LSM6DSR_Setup+0x168>)
 80010a8:	623b      	str	r3, [r7, #32]
	  lsm_ctx.handle = SENSOR_BUS;
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	627b      	str	r3, [r7, #36]	; 0x24
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 80010ae:	2064      	movs	r0, #100	; 0x64
 80010b0:	f007 f9f2 	bl	8008498 <HAL_Delay>
	  /* Check device ID */
	  lsm6dsr_device_id_get(&lsm_ctx, &lsm_whoamI);
 80010b4:	f107 031c 	add.w	r3, r7, #28
 80010b8:	494c      	ldr	r1, [pc, #304]	; (80011ec <MRT_LSM6DSR_Setup+0x16c>)
 80010ba:	4618      	mov	r0, r3
 80010bc:	f006 fc2a 	bl	8007914 <lsm6dsr_device_id_get>

	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 21, HAL_MAX_DELAY);
 80010c0:	4b46      	ldr	r3, [pc, #280]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 80010c2:	6818      	ldr	r0, [r3, #0]
 80010c4:	f04f 33ff 	mov.w	r3, #4294967295
 80010c8:	2215      	movs	r2, #21
 80010ca:	4949      	ldr	r1, [pc, #292]	; (80011f0 <MRT_LSM6DSR_Setup+0x170>)
 80010cc:	f00d fa1d 	bl	800e50a <HAL_UART_Transmit>


	  if (lsm_whoamI != LSM6DSR_ID){
 80010d0:	4b46      	ldr	r3, [pc, #280]	; (80011ec <MRT_LSM6DSR_Setup+0x16c>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b6a      	cmp	r3, #106	; 0x6a
 80010d6:	d032      	beq.n	800113e <MRT_LSM6DSR_Setup+0xbe>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 80010d8:	4b40      	ldr	r3, [pc, #256]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 80010da:	6818      	ldr	r0, [r3, #0]
 80010dc:	f04f 33ff 	mov.w	r3, #4294967295
 80010e0:	2208      	movs	r2, #8
 80010e2:	4944      	ldr	r1, [pc, #272]	; (80011f4 <MRT_LSM6DSR_Setup+0x174>)
 80010e4:	f00d fa11 	bl	800e50a <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80010e8:	4b3c      	ldr	r3, [pc, #240]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 80010ea:	6818      	ldr	r0, [r3, #0]
 80010ec:	f04f 33ff 	mov.w	r3, #4294967295
 80010f0:	2210      	movs	r2, #16
 80010f2:	4941      	ldr	r1, [pc, #260]	; (80011f8 <MRT_LSM6DSR_Setup+0x178>)
 80010f4:	f00d fa09 	bl	800e50a <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lsm_whoamI);
 80010f8:	4b3c      	ldr	r3, [pc, #240]	; (80011ec <MRT_LSM6DSR_Setup+0x16c>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	461a      	mov	r2, r3
 80010fe:	f107 0310 	add.w	r3, r7, #16
 8001102:	493e      	ldr	r1, [pc, #248]	; (80011fc <MRT_LSM6DSR_Setup+0x17c>)
 8001104:	4618      	mov	r0, r3
 8001106:	f01a fc1f 	bl	801b948 <siprintf>

			__BKPT();
 800110a:	be00      	bkpt	0x0000

		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 800110c:	4b33      	ldr	r3, [pc, #204]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 800110e:	681c      	ldr	r4, [r3, #0]
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff f86b 	bl	80001f0 <strlen>
 800111a:	4603      	mov	r3, r0
 800111c:	b29a      	uxth	r2, r3
 800111e:	f107 0110 	add.w	r1, r7, #16
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
 8001126:	4620      	mov	r0, r4
 8001128:	f00d f9ef 	bl	800e50a <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 800112c:	4b2b      	ldr	r3, [pc, #172]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 800112e:	6818      	ldr	r0, [r3, #0]
 8001130:	f04f 33ff 	mov.w	r3, #4294967295
 8001134:	2216      	movs	r2, #22
 8001136:	4932      	ldr	r1, [pc, #200]	; (8001200 <MRT_LSM6DSR_Setup+0x180>)
 8001138:	f00d f9e7 	bl	800e50a <HAL_UART_Transmit>
		  while(1);
 800113c:	e7fe      	b.n	800113c <MRT_LSM6DSR_Setup+0xbc>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 6, HAL_MAX_DELAY);
 800113e:	4b27      	ldr	r3, [pc, #156]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 8001140:	6818      	ldr	r0, [r3, #0]
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	2206      	movs	r2, #6
 8001148:	492e      	ldr	r1, [pc, #184]	; (8001204 <MRT_LSM6DSR_Setup+0x184>)
 800114a:	f00d f9de 	bl	800e50a <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lsm6dsr_reset_set(&lsm_ctx, PROPERTY_ENABLE);
 800114e:	f107 031c 	add.w	r3, r7, #28
 8001152:	2101      	movs	r1, #1
 8001154:	4618      	mov	r0, r3
 8001156:	f006 fbee 	bl	8007936 <lsm6dsr_reset_set>


	  HAL_Delay(1000);
 800115a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800115e:	f007 f99b 	bl	8008498 <HAL_Delay>

	  do {
	    lsm6dsr_reset_get(&lsm_ctx, &lsm_rst);
 8001162:	f107 031c 	add.w	r3, r7, #28
 8001166:	4928      	ldr	r1, [pc, #160]	; (8001208 <MRT_LSM6DSR_Setup+0x188>)
 8001168:	4618      	mov	r0, r3
 800116a:	f006 fc0a 	bl	8007982 <lsm6dsr_reset_get>
	  } while (lsm_rst);
 800116e:	4b26      	ldr	r3, [pc, #152]	; (8001208 <MRT_LSM6DSR_Setup+0x188>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1f5      	bne.n	8001162 <MRT_LSM6DSR_Setup+0xe2>

	  /* Disable I3C interface */
	  //TODO JASPER lsm6dsr_i3c_disable_set(&lsm_ctx, LSM6DSR_I3C_DISABLE);

	  /* Enable Block Data Update */
	  lsm6dsr_block_data_update_set(&lsm_ctx, PROPERTY_ENABLE);
 8001176:	f107 031c 	add.w	r3, r7, #28
 800117a:	2101      	movs	r1, #1
 800117c:	4618      	mov	r0, r3
 800117e:	f006 fa79 	bl	8007674 <lsm6dsr_block_data_update_set>
	  /* Set Output Data Rate */
	  lsm6dsr_xl_data_rate_set(&lsm_ctx, LSM6DSR_XL_ODR_12Hz5);
 8001182:	f107 031c 	add.w	r3, r7, #28
 8001186:	2101      	movs	r1, #1
 8001188:	4618      	mov	r0, r3
 800118a:	f006 f855 	bl	8007238 <lsm6dsr_xl_data_rate_set>
	  lsm6dsr_gy_data_rate_set(&lsm_ctx, LSM6DSR_GY_ODR_12Hz5);
 800118e:	f107 031c 	add.w	r3, r7, #28
 8001192:	2101      	movs	r1, #1
 8001194:	4618      	mov	r0, r3
 8001196:	f006 f971 	bl	800747c <lsm6dsr_gy_data_rate_set>
	  /* Set full scale */
	  lsm6dsr_xl_full_scale_set(&lsm_ctx, LSM6DSR_2g);
 800119a:	f107 031c 	add.w	r3, r7, #28
 800119e:	2100      	movs	r1, #0
 80011a0:	4618      	mov	r0, r3
 80011a2:	f006 f823 	bl	80071ec <lsm6dsr_xl_full_scale_set>
	  lsm6dsr_gy_full_scale_set(&lsm_ctx, LSM6DSR_2000dps);
 80011a6:	f107 031c 	add.w	r3, r7, #28
 80011aa:	210c      	movs	r1, #12
 80011ac:	4618      	mov	r0, r3
 80011ae:	f006 f93f 	bl	8007430 <lsm6dsr_gy_full_scale_set>
	  /* Configure filtering chain(No aux interface)
	   * Accelerometer - LPF1 + LPF2 path
	   */
	  //TODO JASPER lsm6dsr_xl_hp_path_on_out_set(&lsm_ctx, LSM6DSR_LP_ODR_DIV_100);
	  //TODO JASPER lsm6dsr_xl_filter_lp2_set(&lsm_ctx, PROPERTY_ENABLE);
	  HAL_UART_Transmit(Guart,"LLSM6DSR Setup Ends\n\r", 25, HAL_MAX_DELAY);
 80011b2:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <MRT_LSM6DSR_Setup+0x15c>)
 80011b4:	6818      	ldr	r0, [r3, #0]
 80011b6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ba:	2219      	movs	r2, #25
 80011bc:	4913      	ldr	r1, [pc, #76]	; (800120c <MRT_LSM6DSR_Setup+0x18c>)
 80011be:	f00d f9a4 	bl	800e50a <HAL_UART_Transmit>

	  return lsm_ctx;
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	461c      	mov	r4, r3
 80011c6:	f107 031c 	add.w	r3, r7, #28
 80011ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80011ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
 80011d2:	68f8      	ldr	r0, [r7, #12]
 80011d4:	372c      	adds	r7, #44	; 0x2c
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd90      	pop	{r4, r7, pc}
 80011da:	bf00      	nop
 80011dc:	20005f08 	.word	0x20005f08
 80011e0:	0801f968 	.word	0x0801f968
 80011e4:	0800100d 	.word	0x0800100d
 80011e8:	08001047 	.word	0x08001047
 80011ec:	200003f8 	.word	0x200003f8
 80011f0:	0801f980 	.word	0x0801f980
 80011f4:	0801f998 	.word	0x0801f998
 80011f8:	0801f9a4 	.word	0x0801f9a4
 80011fc:	0801f9b8 	.word	0x0801f9b8
 8001200:	0801f9c0 	.word	0x0801f9c0
 8001204:	0801f9d8 	.word	0x0801f9d8
 8001208:	200003f9 	.word	0x200003f9
 800120c:	0801f9e0 	.word	0x0801f9e0

08001210 <MRT_LSM6DSR_getAcceleration>:


/*
 * Get acceleration values
 */
void MRT_LSM6DSR_getAcceleration(stmdev_ctx_t lsm_ctx,float acceleration_mg[3]){
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b087      	sub	sp, #28
 8001214:	af00      	add	r7, sp, #0
 8001216:	1d3c      	adds	r4, r7, #4
 8001218:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800121c:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_xl_flag_data_ready_get(&lsm_ctx, &reg);
 800121e:	f107 0217 	add.w	r2, r7, #23
 8001222:	1d3b      	adds	r3, r7, #4
 8001224:	4611      	mov	r1, r2
 8001226:	4618      	mov	r0, r3
 8001228:	f006 fa4a 	bl	80076c0 <lsm6dsr_xl_flag_data_ready_get>

		//if (reg.status_reg.gda) {
	    if(reg){
 800122c:	7dfb      	ldrb	r3, [r7, #23]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d02d      	beq.n	800128e <MRT_LSM6DSR_getAcceleration+0x7e>
		/* Read magnetic field data */
		memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8001232:	2206      	movs	r2, #6
 8001234:	2100      	movs	r1, #0
 8001236:	4818      	ldr	r0, [pc, #96]	; (8001298 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001238:	f019 fb08 	bl	801a84c <memset>
        lsm6dsr_acceleration_raw_get(&lsm_ctx, data_raw_acceleration);
 800123c:	1d3b      	adds	r3, r7, #4
 800123e:	4916      	ldr	r1, [pc, #88]	; (8001298 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001240:	4618      	mov	r0, r3
 8001242:	f006 faf6 	bl	8007832 <lsm6dsr_acceleration_raw_get>
        acceleration_mg[0] = lsm6dsr_from_fs2g_to_mg(
 8001246:	4b14      	ldr	r3, [pc, #80]	; (8001298 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001248:	f9b3 3000 	ldrsh.w	r3, [r3]
 800124c:	4618      	mov	r0, r3
 800124e:	f005 ff81 	bl	8007154 <lsm6dsr_from_fs2g_to_mg>
 8001252:	eef0 7a40 	vmov.f32	s15, s0
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	edc3 7a00 	vstr	s15, [r3]
                               data_raw_acceleration[0]);
        acceleration_mg[1] = lsm6dsr_from_fs2g_to_mg(
 800125c:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <MRT_LSM6DSR_getAcceleration+0x88>)
 800125e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	1d1c      	adds	r4, r3, #4
 8001266:	4610      	mov	r0, r2
 8001268:	f005 ff74 	bl	8007154 <lsm6dsr_from_fs2g_to_mg>
 800126c:	eef0 7a40 	vmov.f32	s15, s0
 8001270:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[1]);
        acceleration_mg[2] = lsm6dsr_from_fs2g_to_mg(
 8001274:	4b08      	ldr	r3, [pc, #32]	; (8001298 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001276:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	f103 0408 	add.w	r4, r3, #8
 8001280:	4610      	mov	r0, r2
 8001282:	f005 ff67 	bl	8007154 <lsm6dsr_from_fs2g_to_mg>
 8001286:	eef0 7a40 	vmov.f32	s15, s0
 800128a:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[2]);
      }
}
 800128e:	bf00      	nop
 8001290:	371c      	adds	r7, #28
 8001292:	46bd      	mov	sp, r7
 8001294:	bd90      	pop	{r4, r7, pc}
 8001296:	bf00      	nop
 8001298:	200003e8 	.word	0x200003e8

0800129c <MRT_LSM6DSR_getTemperature>:


/*
 * Get temperature value
 */
void MRT_LSM6DSR_getTemperature(stmdev_ctx_t lsm_ctx,float* temperature_degC){
 800129c:	b590      	push	{r4, r7, lr}
 800129e:	b087      	sub	sp, #28
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	1d3c      	adds	r4, r7, #4
 80012a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80012a8:	603b      	str	r3, [r7, #0]
	//lsm6dsr_reg_t reg;
	//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    uint8_t reg;
    lsm6dsr_temp_flag_data_ready_get(&lsm_ctx, &reg);
 80012aa:	f107 0217 	add.w	r2, r7, #23
 80012ae:	1d3b      	adds	r3, r7, #4
 80012b0:	4611      	mov	r1, r2
 80012b2:	4618      	mov	r0, r3
 80012b4:	f006 fa36 	bl	8007724 <lsm6dsr_temp_flag_data_ready_get>

	//if (reg.status_reg.tda) {
    if(reg){
 80012b8:	7dfb      	ldrb	r3, [r7, #23]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d012      	beq.n	80012e4 <MRT_LSM6DSR_getTemperature+0x48>
 80012be:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <MRT_LSM6DSR_getTemperature+0x50>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	801a      	strh	r2, [r3, #0]
		//Read temperature data
		memset(&lsm_data_raw_temperature, 0x00, sizeof(int16_t));
		lsm6dsr_temperature_raw_get(&lsm_ctx, &lsm_data_raw_temperature);
 80012c4:	1d3b      	adds	r3, r7, #4
 80012c6:	4909      	ldr	r1, [pc, #36]	; (80012ec <MRT_LSM6DSR_getTemperature+0x50>)
 80012c8:	4618      	mov	r0, r3
 80012ca:	f006 fa44 	bl	8007756 <lsm6dsr_temperature_raw_get>
		*temperature_degC = lsm6dsr_from_lsb_to_celsius(lsm_data_raw_temperature);
 80012ce:	4b07      	ldr	r3, [pc, #28]	; (80012ec <MRT_LSM6DSR_getTemperature+0x50>)
 80012d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f005 ff6d 	bl	80071b4 <lsm6dsr_from_lsb_to_celsius>
 80012da:	eef0 7a40 	vmov.f32	s15, s0
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	edc3 7a00 	vstr	s15, [r3]

	}
}
 80012e4:	bf00      	nop
 80012e6:	371c      	adds	r7, #28
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd90      	pop	{r4, r7, pc}
 80012ec:	200003f6 	.word	0x200003f6

080012f0 <MRT_LSM6DSR_getAngularRate>:


/*
 * Get angular rate values
 */
void MRT_LSM6DSR_getAngularRate(stmdev_ctx_t lsm_ctx,float angular_rate_mdps[3]){
 80012f0:	b590      	push	{r4, r7, lr}
 80012f2:	b087      	sub	sp, #28
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	1d3c      	adds	r4, r7, #4
 80012f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80012fc:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_gy_flag_data_ready_get(&lsm_ctx, &reg);
 80012fe:	f107 0217 	add.w	r2, r7, #23
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	4611      	mov	r1, r2
 8001306:	4618      	mov	r0, r3
 8001308:	f006 f9f3 	bl	80076f2 <lsm6dsr_gy_flag_data_ready_get>

		//if (reg.status_reg.xlda) {
	    if(reg){
 800130c:	7dfb      	ldrb	r3, [r7, #23]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d02d      	beq.n	800136e <MRT_LSM6DSR_getAngularRate+0x7e>
		/* Read magnetic field data */
		memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 8001312:	2206      	movs	r2, #6
 8001314:	2100      	movs	r1, #0
 8001316:	4818      	ldr	r0, [pc, #96]	; (8001378 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001318:	f019 fa98 	bl	801a84c <memset>
		lsm6dsr_angular_rate_raw_get(&lsm_ctx, data_raw_angular_rate);
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	4916      	ldr	r1, [pc, #88]	; (8001378 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001320:	4618      	mov	r0, r3
 8001322:	f006 fa3b 	bl	800779c <lsm6dsr_angular_rate_raw_get>
		angular_rate_mdps[0] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 8001326:	4b14      	ldr	r3, [pc, #80]	; (8001378 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001328:	f9b3 3000 	ldrsh.w	r3, [r3]
 800132c:	4618      	mov	r0, r3
 800132e:	f005 ff29 	bl	8007184 <lsm6dsr_from_fs2000dps_to_mdps>
 8001332:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[0] =
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	edc3 7a00 	vstr	s15, [r3]
		angular_rate_mdps[1] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 800133c:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <MRT_LSM6DSR_getAngularRate+0x88>)
 800133e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
		angular_rate_mdps[1] =
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	1d1c      	adds	r4, r3, #4
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8001346:	4610      	mov	r0, r2
 8001348:	f005 ff1c 	bl	8007184 <lsm6dsr_from_fs2000dps_to_mdps>
 800134c:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[1] =
 8001350:	edc4 7a00 	vstr	s15, [r4]
		angular_rate_mdps[2] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001354:	4b08      	ldr	r3, [pc, #32]	; (8001378 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001356:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
		angular_rate_mdps[2] =
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	f103 0408 	add.w	r4, r3, #8
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001360:	4610      	mov	r0, r2
 8001362:	f005 ff0f 	bl	8007184 <lsm6dsr_from_fs2000dps_to_mdps>
 8001366:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[2] =
 800136a:	edc4 7a00 	vstr	s15, [r4]
		fs2000dps_to_mdps
		*/

		}

}
 800136e:	bf00      	nop
 8001370:	371c      	adds	r7, #28
 8001372:	46bd      	mov	sp, r7
 8001374:	bd90      	pop	{r4, r7, pc}
 8001376:	bf00      	nop
 8001378:	200003f0 	.word	0x200003f0

0800137c <MRT_LPS22HH_Setup>:
 * LPS22HH
 */


stmdev_ctx_t  MRT_LPS22HH_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 800137c:	b590      	push	{r4, r7, lr}
 800137e:	b08d      	sub	sp, #52	; 0x34
 8001380:	af00      	add	r7, sp, #0
 8001382:	60f8      	str	r0, [r7, #12]
 8001384:	60b9      	str	r1, [r7, #8]
 8001386:	607a      	str	r2, [r7, #4]

	  Guart = uart;
 8001388:	4a4b      	ldr	r2, [pc, #300]	; (80014b8 <MRT_LPS22HH_Setup+0x13c>)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Starts\n\r", 22, HAL_MAX_DELAY);
 800138e:	4b4a      	ldr	r3, [pc, #296]	; (80014b8 <MRT_LPS22HH_Setup+0x13c>)
 8001390:	6818      	ldr	r0, [r3, #0]
 8001392:	f04f 33ff 	mov.w	r3, #4294967295
 8001396:	2216      	movs	r2, #22
 8001398:	4948      	ldr	r1, [pc, #288]	; (80014bc <MRT_LPS22HH_Setup+0x140>)
 800139a:	f00d f8b6 	bl	800e50a <HAL_UART_Transmit>

	  stmdev_ctx_t lps_ctx;

	  lps22hh_reg_t reg;
	  /* Initialize mems driver interface */
	  lps_ctx.write_reg = lps_write;
 800139e:	4b48      	ldr	r3, [pc, #288]	; (80014c0 <MRT_LPS22HH_Setup+0x144>)
 80013a0:	627b      	str	r3, [r7, #36]	; 0x24
	  lps_ctx.read_reg = lps_read;
 80013a2:	4b48      	ldr	r3, [pc, #288]	; (80014c4 <MRT_LPS22HH_Setup+0x148>)
 80013a4:	62bb      	str	r3, [r7, #40]	; 0x28
	  lps_ctx.handle = SENSOR_BUS;
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	62fb      	str	r3, [r7, #44]	; 0x2c
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 80013aa:	2064      	movs	r0, #100	; 0x64
 80013ac:	f007 f874 	bl	8008498 <HAL_Delay>
	  /* Check device ID */
	  lps_whoamI = 0;
 80013b0:	4b45      	ldr	r3, [pc, #276]	; (80014c8 <MRT_LPS22HH_Setup+0x14c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	701a      	strb	r2, [r3, #0]
	  lps22hh_device_id_get(&lps_ctx, &lps_whoamI);
 80013b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ba:	4943      	ldr	r1, [pc, #268]	; (80014c8 <MRT_LPS22HH_Setup+0x14c>)
 80013bc:	4618      	mov	r0, r3
 80013be:	f005 fe48 	bl	8007052 <lps22hh_device_id_get>



  	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 22, HAL_MAX_DELAY);
 80013c2:	4b3d      	ldr	r3, [pc, #244]	; (80014b8 <MRT_LPS22HH_Setup+0x13c>)
 80013c4:	6818      	ldr	r0, [r3, #0]
 80013c6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ca:	2216      	movs	r2, #22
 80013cc:	493f      	ldr	r1, [pc, #252]	; (80014cc <MRT_LPS22HH_Setup+0x150>)
 80013ce:	f00d f89c 	bl	800e50a <HAL_UART_Transmit>
	  if ( lps_whoamI != LPS22HH_ID ){
 80013d2:	4b3d      	ldr	r3, [pc, #244]	; (80014c8 <MRT_LPS22HH_Setup+0x14c>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2bb3      	cmp	r3, #179	; 0xb3
 80013d8:	d031      	beq.n	800143e <MRT_LPS22HH_Setup+0xc2>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 80013da:	4b37      	ldr	r3, [pc, #220]	; (80014b8 <MRT_LPS22HH_Setup+0x13c>)
 80013dc:	6818      	ldr	r0, [r3, #0]
 80013de:	f04f 33ff 	mov.w	r3, #4294967295
 80013e2:	2208      	movs	r2, #8
 80013e4:	493a      	ldr	r1, [pc, #232]	; (80014d0 <MRT_LPS22HH_Setup+0x154>)
 80013e6:	f00d f890 	bl	800e50a <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80013ea:	4b33      	ldr	r3, [pc, #204]	; (80014b8 <MRT_LPS22HH_Setup+0x13c>)
 80013ec:	6818      	ldr	r0, [r3, #0]
 80013ee:	f04f 33ff 	mov.w	r3, #4294967295
 80013f2:	2210      	movs	r2, #16
 80013f4:	4937      	ldr	r1, [pc, #220]	; (80014d4 <MRT_LPS22HH_Setup+0x158>)
 80013f6:	f00d f888 	bl	800e50a <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lps_whoamI);
 80013fa:	4b33      	ldr	r3, [pc, #204]	; (80014c8 <MRT_LPS22HH_Setup+0x14c>)
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	461a      	mov	r2, r3
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	4934      	ldr	r1, [pc, #208]	; (80014d8 <MRT_LPS22HH_Setup+0x15c>)
 8001406:	4618      	mov	r0, r3
 8001408:	f01a fa9e 	bl	801b948 <siprintf>
		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 800140c:	4b2a      	ldr	r3, [pc, #168]	; (80014b8 <MRT_LPS22HH_Setup+0x13c>)
 800140e:	681c      	ldr	r4, [r3, #0]
 8001410:	f107 0314 	add.w	r3, r7, #20
 8001414:	4618      	mov	r0, r3
 8001416:	f7fe feeb 	bl	80001f0 <strlen>
 800141a:	4603      	mov	r3, r0
 800141c:	b29a      	uxth	r2, r3
 800141e:	f107 0114 	add.w	r1, r7, #20
 8001422:	f04f 33ff 	mov.w	r3, #4294967295
 8001426:	4620      	mov	r0, r4
 8001428:	f00d f86f 	bl	800e50a <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 800142c:	4b22      	ldr	r3, [pc, #136]	; (80014b8 <MRT_LPS22HH_Setup+0x13c>)
 800142e:	6818      	ldr	r0, [r3, #0]
 8001430:	f04f 33ff 	mov.w	r3, #4294967295
 8001434:	2216      	movs	r2, #22
 8001436:	4929      	ldr	r1, [pc, #164]	; (80014dc <MRT_LPS22HH_Setup+0x160>)
 8001438:	f00d f867 	bl	800e50a <HAL_UART_Transmit>
		  while(1);
 800143c:	e7fe      	b.n	800143c <MRT_LPS22HH_Setup+0xc0>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 4, HAL_MAX_DELAY);
 800143e:	4b1e      	ldr	r3, [pc, #120]	; (80014b8 <MRT_LPS22HH_Setup+0x13c>)
 8001440:	6818      	ldr	r0, [r3, #0]
 8001442:	f04f 33ff 	mov.w	r3, #4294967295
 8001446:	2204      	movs	r2, #4
 8001448:	4925      	ldr	r1, [pc, #148]	; (80014e0 <MRT_LPS22HH_Setup+0x164>)
 800144a:	f00d f85e 	bl	800e50a <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lps22hh_reset_set(&lps_ctx, PROPERTY_ENABLE);
 800144e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001452:	2101      	movs	r1, #1
 8001454:	4618      	mov	r0, r3
 8001456:	f005 fe0d 	bl	8007074 <lps22hh_reset_set>

	  HAL_Delay(1000);
 800145a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800145e:	f007 f81b 	bl	8008498 <HAL_Delay>

	  do {
	    lps22hh_reset_get(&lps_ctx, &lps_rst);
 8001462:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001466:	491f      	ldr	r1, [pc, #124]	; (80014e4 <MRT_LPS22HH_Setup+0x168>)
 8001468:	4618      	mov	r0, r3
 800146a:	f005 fe29 	bl	80070c0 <lps22hh_reset_get>
	  } while (lps_rst);
 800146e:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <MRT_LPS22HH_Setup+0x168>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1f5      	bne.n	8001462 <MRT_LPS22HH_Setup+0xe6>


	  /* Enable Block Data Update */
	  lps22hh_block_data_update_set(&lps_ctx, PROPERTY_ENABLE);
 8001476:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147a:	2101      	movs	r1, #1
 800147c:	4618      	mov	r0, r3
 800147e:	f005 fd0f 	bl	8006ea0 <lps22hh_block_data_update_set>
	  /* Set Output Data Rate */
	  lps22hh_data_rate_set(&lps_ctx, LPS22HH_75_Hz_LOW_NOISE);
 8001482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001486:	2115      	movs	r1, #21
 8001488:	4618      	mov	r0, r3
 800148a:	f005 fd2f 	bl	8006eec <lps22hh_data_rate_set>
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Ends\n\r", 24, HAL_MAX_DELAY);
 800148e:	4b0a      	ldr	r3, [pc, #40]	; (80014b8 <MRT_LPS22HH_Setup+0x13c>)
 8001490:	6818      	ldr	r0, [r3, #0]
 8001492:	f04f 33ff 	mov.w	r3, #4294967295
 8001496:	2218      	movs	r2, #24
 8001498:	4913      	ldr	r1, [pc, #76]	; (80014e8 <MRT_LPS22HH_Setup+0x16c>)
 800149a:	f00d f836 	bl	800e50a <HAL_UART_Transmit>

	  return lps_ctx;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	461c      	mov	r4, r3
 80014a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80014aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	}
 80014ae:	68f8      	ldr	r0, [r7, #12]
 80014b0:	3734      	adds	r7, #52	; 0x34
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd90      	pop	{r4, r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20005f08 	.word	0x20005f08
 80014bc:	0801f9f8 	.word	0x0801f9f8
 80014c0:	08001599 	.word	0x08001599
 80014c4:	080015d3 	.word	0x080015d3
 80014c8:	20000402 	.word	0x20000402
 80014cc:	0801f980 	.word	0x0801f980
 80014d0:	0801f998 	.word	0x0801f998
 80014d4:	0801f9a4 	.word	0x0801f9a4
 80014d8:	0801f9b8 	.word	0x0801f9b8
 80014dc:	0801f9c0 	.word	0x0801f9c0
 80014e0:	0801f9d8 	.word	0x0801f9d8
 80014e4:	20000403 	.word	0x20000403
 80014e8:	0801fa10 	.word	0x0801fa10

080014ec <MRT_LPS22HH_getPressure>:



void MRT_LPS22HH_getPressure(stmdev_ctx_t lps_ctx,float* pressure){
 80014ec:	b590      	push	{r4, r7, lr}
 80014ee:	b087      	sub	sp, #28
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	1d3c      	adds	r4, r7, #4
 80014f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80014f8:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 80014fa:	f107 0214 	add.w	r2, r7, #20
 80014fe:	1d38      	adds	r0, r7, #4
 8001500:	2301      	movs	r3, #1
 8001502:	2127      	movs	r1, #39	; 0x27
 8001504:	f005 fc6a 	bl	8006ddc <lps22hh_read_reg>

	//uint8_t reg;
	//lps22hh_press_flag_data_ready_get(&lps_ctx, &reg);

	if (reg.status.p_da) {
 8001508:	7d3b      	ldrb	r3, [r7, #20]
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b00      	cmp	r3, #0
 8001512:	d011      	beq.n	8001538 <MRT_LPS22HH_getPressure+0x4c>
 8001514:	4b0a      	ldr	r3, [pc, #40]	; (8001540 <MRT_LPS22HH_getPressure+0x54>)
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
	//if (reg) {
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t)); //TODO CAN CAUSE AN HARDFAULT
	  lps22hh_pressure_raw_get(&lps_ctx, &data_raw_pressure);
 800151a:	1d3b      	adds	r3, r7, #4
 800151c:	4908      	ldr	r1, [pc, #32]	; (8001540 <MRT_LPS22HH_getPressure+0x54>)
 800151e:	4618      	mov	r0, r3
 8001520:	f005 fd4b 	bl	8006fba <lps22hh_pressure_raw_get>
	  *pressure = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 8001524:	4b06      	ldr	r3, [pc, #24]	; (8001540 <MRT_LPS22HH_getPressure+0x54>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f005 fc87 	bl	8006e3c <lps22hh_from_lsb_to_hpa>
 800152e:	eef0 7a40 	vmov.f32	s15, s0
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8001538:	bf00      	nop
 800153a:	371c      	adds	r7, #28
 800153c:	46bd      	mov	sp, r7
 800153e:	bd90      	pop	{r4, r7, pc}
 8001540:	200003fc 	.word	0x200003fc

08001544 <MRT_LPS22HH_getTemperature>:

void MRT_LPS22HH_getTemperature(stmdev_ctx_t lps_ctx,float* temperature_degC){
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b087      	sub	sp, #28
 8001548:	af00      	add	r7, sp, #0
 800154a:	1d3c      	adds	r4, r7, #4
 800154c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001550:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	//lps22hh_reg_t reg;
	//lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);

	uint8_t reg;
	lps22hh_temp_flag_data_ready_get(&lps_ctx, &reg);
 8001552:	f107 0217 	add.w	r2, r7, #23
 8001556:	1d3b      	adds	r3, r7, #4
 8001558:	4611      	mov	r1, r2
 800155a:	4618      	mov	r0, r3
 800155c:	f005 fd14 	bl	8006f88 <lps22hh_temp_flag_data_ready_get>

	//if (reg.status.t_da) {
	if (reg) {
 8001560:	7dfb      	ldrb	r3, [r7, #23]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d012      	beq.n	800158c <MRT_LPS22HH_getTemperature+0x48>
 8001566:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <MRT_LPS22HH_getTemperature+0x50>)
 8001568:	2200      	movs	r2, #0
 800156a:	801a      	strh	r2, [r3, #0]
	  memset(&lps_data_raw_temperature, 0x00, sizeof(int16_t));
	  lps22hh_temperature_raw_get(&lps_ctx, &lps_data_raw_temperature);
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	4909      	ldr	r1, [pc, #36]	; (8001594 <MRT_LPS22HH_getTemperature+0x50>)
 8001570:	4618      	mov	r0, r3
 8001572:	f005 fd4b 	bl	800700c <lps22hh_temperature_raw_get>
	  *temperature_degC = lps22hh_from_lsb_to_celsius(lps_data_raw_temperature);
 8001576:	4b07      	ldr	r3, [pc, #28]	; (8001594 <MRT_LPS22HH_getTemperature+0x50>)
 8001578:	f9b3 3000 	ldrsh.w	r3, [r3]
 800157c:	4618      	mov	r0, r3
 800157e:	f005 fc75 	bl	8006e6c <lps22hh_from_lsb_to_celsius>
 8001582:	eef0 7a40 	vmov.f32	s15, s0
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	edc3 7a00 	vstr	s15, [r3]
	}
}
 800158c:	bf00      	nop
 800158e:	371c      	adds	r7, #28
 8001590:	46bd      	mov	sp, r7
 8001592:	bd90      	pop	{r4, r7, pc}
 8001594:	20000400 	.word	0x20000400

08001598 <lps_write>:




static int32_t lps_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b088      	sub	sp, #32
 800159c:	af04      	add	r7, sp, #16
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	607a      	str	r2, [r7, #4]
 80015a2:	461a      	mov	r2, r3
 80015a4:	460b      	mov	r3, r1
 80015a6:	72fb      	strb	r3, [r7, #11]
 80015a8:	4613      	mov	r3, r2
 80015aa:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80015ac:	7afb      	ldrb	r3, [r7, #11]
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015b4:	9302      	str	r3, [sp, #8]
 80015b6:	893b      	ldrh	r3, [r7, #8]
 80015b8:	9301      	str	r3, [sp, #4]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	2301      	movs	r3, #1
 80015c0:	21b9      	movs	r1, #185	; 0xb9
 80015c2:	68f8      	ldr	r0, [r7, #12]
 80015c4:	f007 fe4c 	bl	8009260 <HAL_I2C_Mem_Write>
  return 0;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <lps_read>:

static int32_t lps_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b088      	sub	sp, #32
 80015d6:	af04      	add	r7, sp, #16
 80015d8:	60f8      	str	r0, [r7, #12]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	461a      	mov	r2, r3
 80015de:	460b      	mov	r3, r1
 80015e0:	72fb      	strb	r3, [r7, #11]
 80015e2:	4613      	mov	r3, r2
 80015e4:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80015e6:	7afb      	ldrb	r3, [r7, #11]
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ee:	9302      	str	r3, [sp, #8]
 80015f0:	893b      	ldrh	r3, [r7, #8]
 80015f2:	9301      	str	r3, [sp, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	9300      	str	r3, [sp, #0]
 80015f8:	2301      	movs	r3, #1
 80015fa:	21b9      	movs	r1, #185	; 0xb9
 80015fc:	68f8      	ldr	r0, [r7, #12]
 80015fe:	f007 ff29 	bl	8009454 <HAL_I2C_Mem_Read>
  return 0;
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001610:	f3bf 8f4f 	dsb	sy
}
 8001614:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001616:	4b06      	ldr	r3, [pc, #24]	; (8001630 <__NVIC_SystemReset+0x24>)
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800161e:	4904      	ldr	r1, [pc, #16]	; (8001630 <__NVIC_SystemReset+0x24>)
 8001620:	4b04      	ldr	r3, [pc, #16]	; (8001634 <__NVIC_SystemReset+0x28>)
 8001622:	4313      	orrs	r3, r2
 8001624:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001626:	f3bf 8f4f 	dsb	sy
}
 800162a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800162c:	bf00      	nop
 800162e:	e7fd      	b.n	800162c <__NVIC_SystemReset+0x20>
 8001630:	e000ed00 	.word	0xe000ed00
 8001634:	05fa0004 	.word	0x05fa0004

08001638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800163a:	b099      	sub	sp, #100	; 0x64
 800163c:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800163e:	f006 fee9 	bl	8008414 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001642:	f000 f9a7 	bl	8001994 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001646:	f000 fd41 	bl	80020cc <MX_GPIO_Init>
  MX_ADC1_Init();
 800164a:	f000 fa0f 	bl	8001a6c <MX_ADC1_Init>
  MX_I2C1_Init();
 800164e:	f000 fa5f 	bl	8001b10 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001652:	f000 fa9d 	bl	8001b90 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001656:	f000 fadb 	bl	8001c10 <MX_I2C3_Init>
  MX_SPI2_Init();
 800165a:	f000 fbbf 	bl	8001ddc <MX_SPI2_Init>
  MX_SPI4_Init();
 800165e:	f000 fbf3 	bl	8001e48 <MX_SPI4_Init>
  MX_SPI5_Init();
 8001662:	f000 fc27 	bl	8001eb4 <MX_SPI5_Init>
  MX_TIM2_Init();
 8001666:	f000 fc5b 	bl	8001f20 <MX_TIM2_Init>
  MX_UART8_Init();
 800166a:	f000 fcb1 	bl	8001fd0 <MX_UART8_Init>
  MX_USART3_UART_Init();
 800166e:	f000 fcd9 	bl	8002024 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001672:	f000 fd01 	bl	8002078 <MX_USART6_UART_Init>
  MX_RTC_Init();
 8001676:	f000 fb25 	bl	8001cc4 <MX_RTC_Init>
  //MX_IWDG_Init(); //TODO remove
  MX_FATFS_Init();
 800167a:	f00e fe9b 	bl	80103b4 <MX_FATFS_Init>
  /*
   * Reinitialize all peripherals
   */

  // reset LEDs
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	2102      	movs	r1, #2
 8001682:	489a      	ldr	r0, [pc, #616]	; (80018ec <main+0x2b4>)
 8001684:	f007 fc76 	bl	8008f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8001688:	2200      	movs	r2, #0
 800168a:	2104      	movs	r1, #4
 800168c:	4897      	ldr	r0, [pc, #604]	; (80018ec <main+0x2b4>)
 800168e:	f007 fc71 	bl	8008f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 8001692:	2200      	movs	r2, #0
 8001694:	2108      	movs	r1, #8
 8001696:	4895      	ldr	r0, [pc, #596]	; (80018ec <main+0x2b4>)
 8001698:	f007 fc6c 	bl	8008f74 <HAL_GPIO_WritePin>

  // reset recovery pyro pins
  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 800169c:	2201      	movs	r2, #1
 800169e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016a2:	4893      	ldr	r0, [pc, #588]	; (80018f0 <main+0x2b8>)
 80016a4:	f007 fc66 	bl	8008f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET); //PG12 DROGUE GATE
 80016a8:	2200      	movs	r2, #0
 80016aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016ae:	4890      	ldr	r0, [pc, #576]	; (80018f0 <main+0x2b8>)
 80016b0:	f007 fc60 	bl	8008f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET); //PG11 MAIN GATE
 80016b4:	2200      	movs	r2, #0
 80016b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016ba:	488d      	ldr	r0, [pc, #564]	; (80018f0 <main+0x2b8>)
 80016bc:	f007 fc5a 	bl	8008f74 <HAL_GPIO_WritePin>

  // reset prop pyro pins
  HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET); //PG1 ARMING_PROP
 80016c0:	2201      	movs	r2, #1
 80016c2:	2102      	movs	r1, #2
 80016c4:	488a      	ldr	r0, [pc, #552]	; (80018f0 <main+0x2b8>)
 80016c6:	f007 fc55 	bl	8008f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET); //PF15 PROP GATE 1
 80016ca:	2200      	movs	r2, #0
 80016cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016d0:	4888      	ldr	r0, [pc, #544]	; (80018f4 <main+0x2bc>)
 80016d2:	f007 fc4f 	bl	8008f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port,OUT_PyroValve_Gate_2_Pin, RESET); //PF14 PROP GATE 2
 80016d6:	2200      	movs	r2, #0
 80016d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016dc:	4885      	ldr	r0, [pc, #532]	; (80018f4 <main+0x2bc>)
 80016de:	f007 fc49 	bl	8008f74 <HAL_GPIO_WritePin>

  // reset 12 V buck converter enable pin (disable converter)
  HAL_GPIO_WritePin(EN_12V_Buck_GPIO_Port, EN_12V_Buck_Pin, RESET); //PE2 Buck converter enable
 80016e2:	2200      	movs	r2, #0
 80016e4:	2104      	movs	r1, #4
 80016e6:	4884      	ldr	r0, [pc, #528]	; (80018f8 <main+0x2c0>)
 80016e8:	f007 fc44 	bl	8008f74 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET); //This was in the previous code
  //HAL_GPIO_WritePin(OUT_Prop_ActuatedVent_Gate_GPIO_Port, OUT_Prop_ActuatedVent_Gate_Pin, RESET); //PE7 (MAY NOT BE THE RIGHT ONE)


  // reset payload EN signal
  HAL_GPIO_WritePin(PAYLOAD_I2C_EN_GPIO_Port, PAYLOAD_I2C_EN_Pin, RESET); //PE9 Payload I2C enable
 80016ec:	2200      	movs	r2, #0
 80016ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016f2:	4881      	ldr	r0, [pc, #516]	; (80018f8 <main+0x2c0>)
 80016f4:	f007 fc3e 	bl	8008f74 <HAL_GPIO_WritePin>

  // set CS pin for thermocouple chip high
  //	HAL_GPIO_WritePin(TH_CS_1_GPIO_Port, TH_CS_1_Pin, SET);

  // set power off for VR
  HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET); //PG9
 80016f8:	2200      	movs	r2, #0
 80016fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016fe:	487c      	ldr	r0, [pc, #496]	; (80018f0 <main+0x2b8>)
 8001700:	f007 fc38 	bl	8008f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); //PD7
 8001704:	2200      	movs	r2, #0
 8001706:	2180      	movs	r1, #128	; 0x80
 8001708:	487c      	ldr	r0, [pc, #496]	; (80018fc <main+0x2c4>)
 800170a:	f007 fc33 	bl	8008f74 <HAL_GPIO_WritePin>

  // FLASH set CS, WP and IO3 pins high
  HAL_GPIO_WritePin(OUT_FLASH_CS_GPIO_Port, OUT_FLASH_CS_Pin, SET);
 800170e:	2201      	movs	r2, #1
 8001710:	2140      	movs	r1, #64	; 0x40
 8001712:	487a      	ldr	r0, [pc, #488]	; (80018fc <main+0x2c4>)
 8001714:	f007 fc2e 	bl	8008f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_WP_GPIO_Port, OUT_FLASH_WP_Pin, SET);
 8001718:	2201      	movs	r2, #1
 800171a:	2120      	movs	r1, #32
 800171c:	4877      	ldr	r0, [pc, #476]	; (80018fc <main+0x2c4>)
 800171e:	f007 fc29 	bl	8008f74 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_IO3_GPIO_Port, OUT_FLASH_IO3_Pin, SET);
 8001722:	2201      	movs	r2, #1
 8001724:	2110      	movs	r1, #16
 8001726:	4875      	ldr	r0, [pc, #468]	; (80018fc <main+0x2c4>)
 8001728:	f007 fc24 	bl	8008f74 <HAL_GPIO_WritePin>
   *-Activate freeRTOS
   *-Change SysTic to any other timer (done in .ioc)
   *-Include the path to all includes folders of the drivers (for C and C++ linkers)
   */

  HAL_UART_Transmit(&DEBUG_UART,"\r\n\r\nStarting FC\r\n\r\n",19,HAL_MAX_DELAY);
 800172c:	f04f 33ff 	mov.w	r3, #4294967295
 8001730:	2213      	movs	r2, #19
 8001732:	4973      	ldr	r1, [pc, #460]	; (8001900 <main+0x2c8>)
 8001734:	4873      	ldr	r0, [pc, #460]	; (8001904 <main+0x2cc>)
 8001736:	f00c fee8 	bl	800e50a <HAL_UART_Transmit>

  /*
   * For external FLASH memory
   *-Put before RTOS setup because you need the external flash in its setup
   */
    MRT_SetupRTOS(&hrtc, DEBUG_UART,SLEEP_TIME); //Put here so we can pass the uart value to the setup
 800173a:	4e72      	ldr	r6, [pc, #456]	; (8001904 <main+0x2cc>)
 800173c:	2305      	movs	r3, #5
 800173e:	930e      	str	r3, [sp, #56]	; 0x38
 8001740:	466d      	mov	r5, sp
 8001742:	f106 040c 	add.w	r4, r6, #12
 8001746:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001748:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800174a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800174c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800174e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001750:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001752:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001756:	e885 0003 	stmia.w	r5, {r0, r1}
 800175a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800175e:	486a      	ldr	r0, [pc, #424]	; (8001908 <main+0x2d0>)
 8001760:	f006 f9b4 	bl	8007acc <MRT_SetupRTOS>
	MRT_externalFlashSetup(&DEBUG_UART);
 8001764:	4867      	ldr	r0, [pc, #412]	; (8001904 <main+0x2cc>)
 8001766:	f002 f8b7 	bl	80038d8 <MRT_externalFlashSetup>
	   *random resets. Now the problem is how do we start the FC from the beginning if we have a random
	   *amount of resets?
	   *Solution : We use the external IN_Button has an external reset that resets the board from
	   *the beginning using the callback function (defined in MRT_Helpers.c)
	   */
	  MX_IWDG_Init();
 800176a:	f000 fa91 	bl	8001c90 <MX_IWDG_Init>
   * -(Optional) Use MCU APB1 freeze register to freeze the WD in StandByMode instead of resetting the FC
   * -(Optional) Setup alarm A and the clock time in .ioc (not recommend because random resets)
   * The rest have been taken care of
   * You can access the flag of both alarm A and B with the variables flagA and flagB
   */
  MRT_setRTC(prev_hours,prev_min,prev_sec);
 800176e:	4b67      	ldr	r3, [pc, #412]	; (800190c <main+0x2d4>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	4a67      	ldr	r2, [pc, #412]	; (8001910 <main+0x2d8>)
 8001774:	7811      	ldrb	r1, [r2, #0]
 8001776:	4a67      	ldr	r2, [pc, #412]	; (8001914 <main+0x2dc>)
 8001778:	7812      	ldrb	r2, [r2, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f006 fb24 	bl	8007dc8 <MRT_setRTC>
  HAL_Delay(2000); //To make sure that when you set the Alarm it doesn't go off automatically
 8001780:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001784:	f006 fe88 	bl	8008498 <HAL_Delay>
  MRT_setAlarmA(WHEN_SLEEP_TIME_HOURS, WHEN_SLEEP_TIME_MIN, WHEN_SLEEP_TIME_SEC);
 8001788:	2200      	movs	r2, #0
 800178a:	2102      	movs	r1, #2
 800178c:	2000      	movs	r0, #0
 800178e:	f006 fad3 	bl	8007d38 <MRT_setAlarmA>

  /*
   * For Iridium:
   * -Set the project as c++
   */
    HAL_IWDG_Refresh(&hiwdg);
 8001792:	4861      	ldr	r0, [pc, #388]	; (8001918 <main+0x2e0>)
 8001794:	f008 fcd2 	bl	800a13c <HAL_IWDG_Refresh>
	HAL_GPIO_WritePin(Iridium_RST_GPIO_Port, Iridium_RST_Pin, SET);
 8001798:	2201      	movs	r2, #1
 800179a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800179e:	4856      	ldr	r0, [pc, #344]	; (80018f8 <main+0x2c0>)
 80017a0:	f007 fbe8 	bl	8008f74 <HAL_GPIO_WritePin>
    uint8_t lol = MRT_Static_Iridium_Setup(DEBUG_UART);
 80017a4:	4e57      	ldr	r6, [pc, #348]	; (8001904 <main+0x2cc>)
 80017a6:	466d      	mov	r5, sp
 80017a8:	f106 0410 	add.w	r4, r6, #16
 80017ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017b8:	6823      	ldr	r3, [r4, #0]
 80017ba:	602b      	str	r3, [r5, #0]
 80017bc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80017c0:	f004 fd72 	bl	80062a8 <MRT_Static_Iridium_Setup>
 80017c4:	4603      	mov	r3, r0
 80017c6:	75fb      	strb	r3, [r7, #23]

  /*
   * For LSM6DSR
   *-Enable float formatting for sprintf (go to Project->Properties->C/C++ Build->Settings->MCU Settings->Check the box "Use float with printf")
   */
  HAL_IWDG_Refresh(&hiwdg);
 80017c8:	4853      	ldr	r0, [pc, #332]	; (8001918 <main+0x2e0>)
 80017ca:	f008 fcb7 	bl	800a13c <HAL_IWDG_Refresh>
  lsm_ctx = MRT_LSM6DSR_Setup(&LSM_I2C, &DEBUG_UART);
 80017ce:	4c53      	ldr	r4, [pc, #332]	; (800191c <main+0x2e4>)
 80017d0:	463b      	mov	r3, r7
 80017d2:	4a4c      	ldr	r2, [pc, #304]	; (8001904 <main+0x2cc>)
 80017d4:	4952      	ldr	r1, [pc, #328]	; (8001920 <main+0x2e8>)
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff fc52 	bl	8001080 <MRT_LSM6DSR_Setup>
 80017dc:	463b      	mov	r3, r7
 80017de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80017e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}

   /*
    * For LPS22HH
    *-Enable float formatting for sprintf (go to Project->Properties->C/C++ Build->Settings->MCU Settings->Check the box "Use float with printf")
    */
  HAL_IWDG_Refresh(&hiwdg);
 80017e6:	484c      	ldr	r0, [pc, #304]	; (8001918 <main+0x2e0>)
 80017e8:	f008 fca8 	bl	800a13c <HAL_IWDG_Refresh>
  lps_ctx = MRT_LPS22HH_Setup(&LPS_I2C, &DEBUG_UART);
 80017ec:	4c4d      	ldr	r4, [pc, #308]	; (8001924 <main+0x2ec>)
 80017ee:	463b      	mov	r3, r7
 80017f0:	4a44      	ldr	r2, [pc, #272]	; (8001904 <main+0x2cc>)
 80017f2:	494b      	ldr	r1, [pc, #300]	; (8001920 <main+0x2e8>)
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fdc1 	bl	800137c <MRT_LPS22HH_Setup>
 80017fa:	463b      	mov	r3, r7
 80017fc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001800:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    * For the GPS:
    * -huart6 on v4.3
    * -Set its uart to 9600
    *
    */
  HAL_IWDG_Refresh(&hiwdg);
 8001804:	4844      	ldr	r0, [pc, #272]	; (8001918 <main+0x2e0>)
 8001806:	f008 fc99 	bl	800a13c <HAL_IWDG_Refresh>
  GPS_init(&GPS_UART, &DEBUG_UART);
 800180a:	493e      	ldr	r1, [pc, #248]	; (8001904 <main+0x2cc>)
 800180c:	4846      	ldr	r0, [pc, #280]	; (8001928 <main+0x2f0>)
 800180e:	f002 f82f 	bl	8003870 <GPS_init>

   /*
    * For the xtend
    * -huart3 on v4.3
    */
   HAL_GPIO_WritePin(XTend_CTS_Pin, GPIO_PIN_10, GPIO_PIN_RESET); //TODO is it necessary?
 8001812:	2200      	movs	r2, #0
 8001814:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001818:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800181c:	f007 fbaa 	bl	8008f74 <HAL_GPIO_WritePin>

   /*
    * For the SRadio
    * -SPI2 on v4.3
    */
  HAL_IWDG_Refresh(&hiwdg);
 8001820:	483d      	ldr	r0, [pc, #244]	; (8001918 <main+0x2e0>)
 8001822:	f008 fc8b 	bl	800a13c <HAL_IWDG_Refresh>
  set_hspi(SRADIO_SPI);
 8001826:	4c41      	ldr	r4, [pc, #260]	; (800192c <main+0x2f4>)
 8001828:	4668      	mov	r0, sp
 800182a:	f104 0310 	add.w	r3, r4, #16
 800182e:	2248      	movs	r2, #72	; 0x48
 8001830:	4619      	mov	r1, r3
 8001832:	f018 ffe3 	bl	801a7fc <memcpy>
 8001836:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800183a:	f00e fda3 	bl	8010384 <set_hspi>
  // SPI2_SX_CS_GPIO_Port
  set_NSS_pin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin);
 800183e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001842:	483b      	ldr	r0, [pc, #236]	; (8001930 <main+0x2f8>)
 8001844:	f00e fd46 	bl	80102d4 <set_NSS_pin>
  set_BUSY_pin(SX_BUSY_GPIO_Port, SX_BUSY_Pin);
 8001848:	2108      	movs	r1, #8
 800184a:	4829      	ldr	r0, [pc, #164]	; (80018f0 <main+0x2b8>)
 800184c:	f00e fd58 	bl	8010300 <set_BUSY_pin>
  set_NRESET_pin(SX_RST_GPIO_Port, SX_RST_Pin);
 8001850:	2104      	movs	r1, #4
 8001852:	4827      	ldr	r0, [pc, #156]	; (80018f0 <main+0x2b8>)
 8001854:	f00e fd6a 	bl	801032c <set_NRESET_pin>
  set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
 8001858:	2110      	movs	r1, #16
 800185a:	4825      	ldr	r0, [pc, #148]	; (80018f0 <main+0x2b8>)
 800185c:	f00e fd7c 	bl	8010358 <set_DIO1_pin>

	/*
	* For the SD card
	*
	*/
    HAL_IWDG_Refresh(&hiwdg);
 8001860:	482d      	ldr	r0, [pc, #180]	; (8001918 <main+0x2e0>)
 8001862:	f008 fc6b 	bl	800a13c <HAL_IWDG_Refresh>
    sd_init_dynamic_filename("FC", "", filename);
 8001866:	4a33      	ldr	r2, [pc, #204]	; (8001934 <main+0x2fc>)
 8001868:	4933      	ldr	r1, [pc, #204]	; (8001938 <main+0x300>)
 800186a:	4834      	ldr	r0, [pc, #208]	; (800193c <main+0x304>)
 800186c:	f006 fbac 	bl	8007fc8 <sd_init_dynamic_filename>
//TODO DISABLE EXTERNAL BUTTON INTERRUPT ONCE ROCKET IS ARMED (or find other way to completely reset the board)

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001870:	f013 fe3e 	bl	80154f0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Memory0 */
  Memory0Handle = osThreadNew(StartMemory0, NULL, &Memory0_attributes);
 8001874:	4a32      	ldr	r2, [pc, #200]	; (8001940 <main+0x308>)
 8001876:	2100      	movs	r1, #0
 8001878:	4832      	ldr	r0, [pc, #200]	; (8001944 <main+0x30c>)
 800187a:	f013 fe83 	bl	8015584 <osThreadNew>
 800187e:	4603      	mov	r3, r0
 8001880:	4a31      	ldr	r2, [pc, #196]	; (8001948 <main+0x310>)
 8001882:	6013      	str	r3, [r2, #0]

  /* creation of Ejection1 */
  Ejection1Handle = osThreadNew(StartEjection1, NULL, &Ejection1_attributes);
 8001884:	4a31      	ldr	r2, [pc, #196]	; (800194c <main+0x314>)
 8001886:	2100      	movs	r1, #0
 8001888:	4831      	ldr	r0, [pc, #196]	; (8001950 <main+0x318>)
 800188a:	f013 fe7b 	bl	8015584 <osThreadNew>
 800188e:	4603      	mov	r3, r0
 8001890:	4a30      	ldr	r2, [pc, #192]	; (8001954 <main+0x31c>)
 8001892:	6013      	str	r3, [r2, #0]

  /* creation of Telemetry2 */
  Telemetry2Handle = osThreadNew(StartTelemetry2, NULL, &Telemetry2_attributes);
 8001894:	4a30      	ldr	r2, [pc, #192]	; (8001958 <main+0x320>)
 8001896:	2100      	movs	r1, #0
 8001898:	4830      	ldr	r0, [pc, #192]	; (800195c <main+0x324>)
 800189a:	f013 fe73 	bl	8015584 <osThreadNew>
 800189e:	4603      	mov	r3, r0
 80018a0:	4a2f      	ldr	r2, [pc, #188]	; (8001960 <main+0x328>)
 80018a2:	6013      	str	r3, [r2, #0]

  /* creation of Sensors3 */
  Sensors3Handle = osThreadNew(StartSensors3, NULL, &Sensors3_attributes);
 80018a4:	4a2f      	ldr	r2, [pc, #188]	; (8001964 <main+0x32c>)
 80018a6:	2100      	movs	r1, #0
 80018a8:	482f      	ldr	r0, [pc, #188]	; (8001968 <main+0x330>)
 80018aa:	f013 fe6b 	bl	8015584 <osThreadNew>
 80018ae:	4603      	mov	r3, r0
 80018b0:	4a2e      	ldr	r2, [pc, #184]	; (800196c <main+0x334>)
 80018b2:	6013      	str	r3, [r2, #0]

  /* creation of Propulsion4 */
  Propulsion4Handle = osThreadNew(StartPropulsion4, NULL, &Propulsion4_attributes);
 80018b4:	4a2e      	ldr	r2, [pc, #184]	; (8001970 <main+0x338>)
 80018b6:	2100      	movs	r1, #0
 80018b8:	482e      	ldr	r0, [pc, #184]	; (8001974 <main+0x33c>)
 80018ba:	f013 fe63 	bl	8015584 <osThreadNew>
 80018be:	4603      	mov	r3, r0
 80018c0:	4a2d      	ldr	r2, [pc, #180]	; (8001978 <main+0x340>)
 80018c2:	6013      	str	r3, [r2, #0]

  /* creation of Printing */
  PrintingHandle = osThreadNew(StartPrinting, NULL, &Printing_attributes);
 80018c4:	4a2d      	ldr	r2, [pc, #180]	; (800197c <main+0x344>)
 80018c6:	2100      	movs	r1, #0
 80018c8:	482d      	ldr	r0, [pc, #180]	; (8001980 <main+0x348>)
 80018ca:	f013 fe5b 	bl	8015584 <osThreadNew>
 80018ce:	4603      	mov	r3, r0
 80018d0:	4a2c      	ldr	r2, [pc, #176]	; (8001984 <main+0x34c>)
 80018d2:	6013      	str	r3, [r2, #0]

  /* creation of WatchDog */
  WatchDogHandle = osThreadNew(StartWatchDog, NULL, &WatchDog_attributes);
 80018d4:	4a2c      	ldr	r2, [pc, #176]	; (8001988 <main+0x350>)
 80018d6:	2100      	movs	r1, #0
 80018d8:	482c      	ldr	r0, [pc, #176]	; (800198c <main+0x354>)
 80018da:	f013 fe53 	bl	8015584 <osThreadNew>
 80018de:	4603      	mov	r3, r0
 80018e0:	4a2b      	ldr	r2, [pc, #172]	; (8001990 <main+0x358>)
 80018e2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80018e4:	f013 fe28 	bl	8015538 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80018e8:	e7fe      	b.n	80018e8 <main+0x2b0>
 80018ea:	bf00      	nop
 80018ec:	40020800 	.word	0x40020800
 80018f0:	40021800 	.word	0x40021800
 80018f4:	40021400 	.word	0x40021400
 80018f8:	40021000 	.word	0x40021000
 80018fc:	40020c00 	.word	0x40020c00
 8001900:	0801fa78 	.word	0x0801fa78
 8001904:	20005ec4 	.word	0x20005ec4
 8001908:	20006920 	.word	0x20006920
 800190c:	20000434 	.word	0x20000434
 8001910:	20000435 	.word	0x20000435
 8001914:	20000436 	.word	0x20000436
 8001918:	200062f8 	.word	0x200062f8
 800191c:	20006a60 	.word	0x20006a60
 8001920:	20005f0c 	.word	0x20005f0c
 8001924:	20006a50 	.word	0x20006a50
 8001928:	200069b8 	.word	0x200069b8
 800192c:	20005f60 	.word	0x20005f60
 8001930:	40020400 	.word	0x40020400
 8001934:	20006370 	.word	0x20006370
 8001938:	0801fa8c 	.word	0x0801fa8c
 800193c:	0801fa90 	.word	0x0801fa90
 8001940:	08021550 	.word	0x08021550
 8001944:	0800241d 	.word	0x0800241d
 8001948:	2000636c 	.word	0x2000636c
 800194c:	08021574 	.word	0x08021574
 8001950:	080024c5 	.word	0x080024c5
 8001954:	200069b0 	.word	0x200069b0
 8001958:	08021598 	.word	0x08021598
 800195c:	080024d5 	.word	0x080024d5
 8001960:	200069b4 	.word	0x200069b4
 8001964:	080215bc 	.word	0x080215bc
 8001968:	080027c9 	.word	0x080027c9
 800196c:	20006a4c 	.word	0x20006a4c
 8001970:	080215e0 	.word	0x080215e0
 8001974:	08002885 	.word	0x08002885
 8001978:	20006a6c 	.word	0x20006a6c
 800197c:	08021604 	.word	0x08021604
 8001980:	08002891 	.word	0x08002891
 8001984:	20006940 	.word	0x20006940
 8001988:	08021628 	.word	0x08021628
 800198c:	080028a1 	.word	0x080028a1
 8001990:	20006358 	.word	0x20006358

08001994 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b094      	sub	sp, #80	; 0x50
 8001998:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800199a:	f107 0320 	add.w	r3, r7, #32
 800199e:	2230      	movs	r2, #48	; 0x30
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f018 ff52 	bl	801a84c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019a8:	f107 030c 	add.w	r3, r7, #12
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b8:	2300      	movs	r3, #0
 80019ba:	60bb      	str	r3, [r7, #8]
 80019bc:	4b29      	ldr	r3, [pc, #164]	; (8001a64 <SystemClock_Config+0xd0>)
 80019be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c0:	4a28      	ldr	r2, [pc, #160]	; (8001a64 <SystemClock_Config+0xd0>)
 80019c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c6:	6413      	str	r3, [r2, #64]	; 0x40
 80019c8:	4b26      	ldr	r3, [pc, #152]	; (8001a64 <SystemClock_Config+0xd0>)
 80019ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d0:	60bb      	str	r3, [r7, #8]
 80019d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80019d4:	2300      	movs	r3, #0
 80019d6:	607b      	str	r3, [r7, #4]
 80019d8:	4b23      	ldr	r3, [pc, #140]	; (8001a68 <SystemClock_Config+0xd4>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80019e0:	4a21      	ldr	r2, [pc, #132]	; (8001a68 <SystemClock_Config+0xd4>)
 80019e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019e6:	6013      	str	r3, [r2, #0]
 80019e8:	4b1f      	ldr	r3, [pc, #124]	; (8001a68 <SystemClock_Config+0xd4>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019f0:	607b      	str	r3, [r7, #4]
 80019f2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80019f4:	2309      	movs	r3, #9
 80019f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019fc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80019fe:	2301      	movs	r3, #1
 8001a00:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a02:	2302      	movs	r3, #2
 8001a04:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a06:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a0c:	2308      	movs	r3, #8
 8001a0e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001a10:	2348      	movs	r3, #72	; 0x48
 8001a12:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a14:	2302      	movs	r3, #2
 8001a16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a1c:	f107 0320 	add.w	r3, r7, #32
 8001a20:	4618      	mov	r0, r3
 8001a22:	f009 fd5d 	bl	800b4e0 <HAL_RCC_OscConfig>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001a2c:	f000 ffdc 	bl	80029e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a30:	230f      	movs	r3, #15
 8001a32:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001a34:	2301      	movs	r3, #1
 8001a36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a46:	f107 030c 	add.w	r3, r7, #12
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f009 ffbf 	bl	800b9d0 <HAL_RCC_ClockConfig>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001a58:	f000 ffc6 	bl	80029e8 <Error_Handler>
  }
}
 8001a5c:	bf00      	nop
 8001a5e:	3750      	adds	r7, #80	; 0x50
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40023800 	.word	0x40023800
 8001a68:	40007000 	.word	0x40007000

08001a6c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a72:	463b      	mov	r3, r7
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a7e:	4b21      	ldr	r3, [pc, #132]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001a80:	4a21      	ldr	r2, [pc, #132]	; (8001b08 <MX_ADC1_Init+0x9c>)
 8001a82:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a84:	4b1f      	ldr	r3, [pc, #124]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a8a:	4b1e      	ldr	r3, [pc, #120]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001a90:	4b1c      	ldr	r3, [pc, #112]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a96:	4b1b      	ldr	r3, [pc, #108]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a9c:	4b19      	ldr	r3, [pc, #100]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001aa4:	4b17      	ldr	r3, [pc, #92]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001aaa:	4b16      	ldr	r3, [pc, #88]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001aac:	4a17      	ldr	r2, [pc, #92]	; (8001b0c <MX_ADC1_Init+0xa0>)
 8001aae:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ab0:	4b14      	ldr	r3, [pc, #80]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001ab6:	4b13      	ldr	r3, [pc, #76]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001ab8:	2201      	movs	r2, #1
 8001aba:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001abc:	4b11      	ldr	r3, [pc, #68]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ac4:	4b0f      	ldr	r3, [pc, #60]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001aca:	480e      	ldr	r0, [pc, #56]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001acc:	f006 fd08 	bl	80084e0 <HAL_ADC_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001ad6:	f000 ff87 	bl	80029e8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001ada:	2306      	movs	r3, #6
 8001adc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4806      	ldr	r0, [pc, #24]	; (8001b04 <MX_ADC1_Init+0x98>)
 8001aec:	f006 fd3c 	bl	8008568 <HAL_ADC_ConfigChannel>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001af6:	f000 ff77 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001afa:	bf00      	nop
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	2000676c 	.word	0x2000676c
 8001b08:	40012000 	.word	0x40012000
 8001b0c:	0f000001 	.word	0x0f000001

08001b10 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b14:	4b1b      	ldr	r3, [pc, #108]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b16:	4a1c      	ldr	r2, [pc, #112]	; (8001b88 <MX_I2C1_Init+0x78>)
 8001b18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b1a:	4b1a      	ldr	r3, [pc, #104]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b1c:	4a1b      	ldr	r2, [pc, #108]	; (8001b8c <MX_I2C1_Init+0x7c>)
 8001b1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b20:	4b18      	ldr	r3, [pc, #96]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b26:	4b17      	ldr	r3, [pc, #92]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b2c:	4b15      	ldr	r3, [pc, #84]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b2e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b32:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b34:	4b13      	ldr	r3, [pc, #76]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b3a:	4b12      	ldr	r3, [pc, #72]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b40:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b46:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b4c:	480d      	ldr	r0, [pc, #52]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b4e:	f007 fa43 	bl	8008fd8 <HAL_I2C_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b58:	f000 ff46 	bl	80029e8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	4809      	ldr	r0, [pc, #36]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b60:	f008 fa2f 	bl	8009fc2 <HAL_I2CEx_ConfigAnalogFilter>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001b6a:	f000 ff3d 	bl	80029e8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b6e:	2100      	movs	r1, #0
 8001b70:	4804      	ldr	r0, [pc, #16]	; (8001b84 <MX_I2C1_Init+0x74>)
 8001b72:	f008 fa62 	bl	800a03a <HAL_I2CEx_ConfigDigitalFilter>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001b7c:	f000 ff34 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	200062a4 	.word	0x200062a4
 8001b88:	40005400 	.word	0x40005400
 8001b8c:	000186a0 	.word	0x000186a0

08001b90 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b94:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001b96:	4a1c      	ldr	r2, [pc, #112]	; (8001c08 <MX_I2C2_Init+0x78>)
 8001b98:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001b9a:	4b1a      	ldr	r3, [pc, #104]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001b9c:	4a1b      	ldr	r2, [pc, #108]	; (8001c0c <MX_I2C2_Init+0x7c>)
 8001b9e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ba0:	4b18      	ldr	r3, [pc, #96]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001ba6:	4b17      	ldr	r3, [pc, #92]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bac:	4b15      	ldr	r3, [pc, #84]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001bae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bb2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bb4:	4b13      	ldr	r3, [pc, #76]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001bba:	4b12      	ldr	r3, [pc, #72]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bc0:	4b10      	ldr	r3, [pc, #64]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bc6:	4b0f      	ldr	r3, [pc, #60]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001bcc:	480d      	ldr	r0, [pc, #52]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001bce:	f007 fa03 	bl	8008fd8 <HAL_I2C_Init>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001bd8:	f000 ff06 	bl	80029e8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4809      	ldr	r0, [pc, #36]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001be0:	f008 f9ef 	bl	8009fc2 <HAL_I2CEx_ConfigAnalogFilter>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001bea:	f000 fefd 	bl	80029e8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001bee:	2100      	movs	r1, #0
 8001bf0:	4804      	ldr	r0, [pc, #16]	; (8001c04 <MX_I2C2_Init+0x74>)
 8001bf2:	f008 fa22 	bl	800a03a <HAL_I2CEx_ConfigDigitalFilter>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001bfc:	f000 fef4 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c00:	bf00      	nop
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20006304 	.word	0x20006304
 8001c08:	40005800 	.word	0x40005800
 8001c0c:	000186a0 	.word	0x000186a0

08001c10 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001c14:	4b1b      	ldr	r3, [pc, #108]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c16:	4a1c      	ldr	r2, [pc, #112]	; (8001c88 <MX_I2C3_Init+0x78>)
 8001c18:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001c1a:	4b1a      	ldr	r3, [pc, #104]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c1c:	4a1b      	ldr	r2, [pc, #108]	; (8001c8c <MX_I2C3_Init+0x7c>)
 8001c1e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c20:	4b18      	ldr	r3, [pc, #96]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001c26:	4b17      	ldr	r3, [pc, #92]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c2c:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c2e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c32:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c34:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001c3a:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c40:	4b10      	ldr	r3, [pc, #64]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c46:	4b0f      	ldr	r3, [pc, #60]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001c4c:	480d      	ldr	r0, [pc, #52]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c4e:	f007 f9c3 	bl	8008fd8 <HAL_I2C_Init>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001c58:	f000 fec6 	bl	80029e8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	4809      	ldr	r0, [pc, #36]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c60:	f008 f9af 	bl	8009fc2 <HAL_I2CEx_ConfigAnalogFilter>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001c6a:	f000 febd 	bl	80029e8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4804      	ldr	r0, [pc, #16]	; (8001c84 <MX_I2C3_Init+0x74>)
 8001c72:	f008 f9e2 	bl	800a03a <HAL_I2CEx_ConfigDigitalFilter>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001c7c:	f000 feb4 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001c80:	bf00      	nop
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20005f0c 	.word	0x20005f0c
 8001c88:	40005c00 	.word	0x40005c00
 8001c8c:	000186a0 	.word	0x000186a0

08001c90 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001c94:	4b09      	ldr	r3, [pc, #36]	; (8001cbc <MX_IWDG_Init+0x2c>)
 8001c96:	4a0a      	ldr	r2, [pc, #40]	; (8001cc0 <MX_IWDG_Init+0x30>)
 8001c98:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8001c9a:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <MX_IWDG_Init+0x2c>)
 8001c9c:	2204      	movs	r2, #4
 8001c9e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2499;
 8001ca0:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <MX_IWDG_Init+0x2c>)
 8001ca2:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001ca6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001ca8:	4804      	ldr	r0, [pc, #16]	; (8001cbc <MX_IWDG_Init+0x2c>)
 8001caa:	f008 fa05 	bl	800a0b8 <HAL_IWDG_Init>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001cb4:	f000 fe98 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001cb8:	bf00      	nop
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	200062f8 	.word	0x200062f8
 8001cc0:	40003000 	.word	0x40003000

08001cc4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b090      	sub	sp, #64	; 0x40
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001cca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	609a      	str	r2, [r3, #8]
 8001cd6:	60da      	str	r2, [r3, #12]
 8001cd8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001cda:	2300      	movs	r3, #0
 8001cdc:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001cde:	463b      	mov	r3, r7
 8001ce0:	2228      	movs	r2, #40	; 0x28
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f018 fdb1 	bl	801a84c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001cea:	4b3a      	ldr	r3, [pc, #232]	; (8001dd4 <MX_RTC_Init+0x110>)
 8001cec:	4a3a      	ldr	r2, [pc, #232]	; (8001dd8 <MX_RTC_Init+0x114>)
 8001cee:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001cf0:	4b38      	ldr	r3, [pc, #224]	; (8001dd4 <MX_RTC_Init+0x110>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001cf6:	4b37      	ldr	r3, [pc, #220]	; (8001dd4 <MX_RTC_Init+0x110>)
 8001cf8:	227f      	movs	r2, #127	; 0x7f
 8001cfa:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001cfc:	4b35      	ldr	r3, [pc, #212]	; (8001dd4 <MX_RTC_Init+0x110>)
 8001cfe:	22ff      	movs	r2, #255	; 0xff
 8001d00:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001d02:	4b34      	ldr	r3, [pc, #208]	; (8001dd4 <MX_RTC_Init+0x110>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001d08:	4b32      	ldr	r3, [pc, #200]	; (8001dd4 <MX_RTC_Init+0x110>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001d0e:	4b31      	ldr	r3, [pc, #196]	; (8001dd4 <MX_RTC_Init+0x110>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001d14:	482f      	ldr	r0, [pc, #188]	; (8001dd4 <MX_RTC_Init+0x110>)
 8001d16:	f00a fa45 	bl	800c1a4 <HAL_RTC_Init>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001d20:	f000 fe62 	bl	80029e8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001d24:	2300      	movs	r3, #0
 8001d26:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001d36:	2300      	movs	r3, #0
 8001d38:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001d3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d42:	2201      	movs	r2, #1
 8001d44:	4619      	mov	r1, r3
 8001d46:	4823      	ldr	r0, [pc, #140]	; (8001dd4 <MX_RTC_Init+0x110>)
 8001d48:	f00a fabd 	bl	800c2c6 <HAL_RTC_SetTime>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001d52:	f000 fe49 	bl	80029e8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001d56:	2301      	movs	r3, #1
 8001d58:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8001d62:	2301      	movs	r3, #1
 8001d64:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001d6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d72:	2201      	movs	r2, #1
 8001d74:	4619      	mov	r1, r3
 8001d76:	4817      	ldr	r0, [pc, #92]	; (8001dd4 <MX_RTC_Init+0x110>)
 8001d78:	f00a fbc0 	bl	800c4fc <HAL_RTC_SetDate>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001d82:	f000 fe31 	bl	80029e8 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001d92:	2300      	movs	r3, #0
 8001d94:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001da6:	2300      	movs	r3, #0
 8001da8:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001daa:	2301      	movs	r3, #1
 8001dac:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001db0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001db4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001db6:	463b      	mov	r3, r7
 8001db8:	2201      	movs	r2, #1
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4805      	ldr	r0, [pc, #20]	; (8001dd4 <MX_RTC_Init+0x110>)
 8001dbe:	f00a fc93 	bl	800c6e8 <HAL_RTC_SetAlarm_IT>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001dc8:	f000 fe0e 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001dcc:	bf00      	nop
 8001dce:	3740      	adds	r7, #64	; 0x40
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	20006920 	.word	0x20006920
 8001dd8:	40002800 	.word	0x40002800

08001ddc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001de0:	4b17      	ldr	r3, [pc, #92]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001de2:	4a18      	ldr	r2, [pc, #96]	; (8001e44 <MX_SPI2_Init+0x68>)
 8001de4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001de6:	4b16      	ldr	r3, [pc, #88]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001de8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001dec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001dee:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001df4:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dfa:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e00:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e06:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001e08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e0c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e0e:	4b0c      	ldr	r3, [pc, #48]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e14:	4b0a      	ldr	r3, [pc, #40]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e1a:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e20:	4b07      	ldr	r3, [pc, #28]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001e26:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001e28:	220a      	movs	r2, #10
 8001e2a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e2c:	4804      	ldr	r0, [pc, #16]	; (8001e40 <MX_SPI2_Init+0x64>)
 8001e2e:	f00a ff8b 	bl	800cd48 <HAL_SPI_Init>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001e38:	f000 fdd6 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001e3c:	bf00      	nop
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20005f60 	.word	0x20005f60
 8001e44:	40003800 	.word	0x40003800

08001e48 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001e4c:	4b17      	ldr	r3, [pc, #92]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e4e:	4a18      	ldr	r2, [pc, #96]	; (8001eb0 <MX_SPI4_Init+0x68>)
 8001e50:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001e52:	4b16      	ldr	r3, [pc, #88]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e58:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001e5a:	4b14      	ldr	r3, [pc, #80]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e60:	4b12      	ldr	r3, [pc, #72]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e66:	4b11      	ldr	r3, [pc, #68]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e6c:	4b0f      	ldr	r3, [pc, #60]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001e72:	4b0e      	ldr	r3, [pc, #56]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e78:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e7a:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e80:	4b0a      	ldr	r3, [pc, #40]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e86:	4b09      	ldr	r3, [pc, #36]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e8c:	4b07      	ldr	r3, [pc, #28]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001e92:	4b06      	ldr	r3, [pc, #24]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e94:	220a      	movs	r2, #10
 8001e96:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001e98:	4804      	ldr	r0, [pc, #16]	; (8001eac <MX_SPI4_Init+0x64>)
 8001e9a:	f00a ff55 	bl	800cd48 <HAL_SPI_Init>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001ea4:	f000 fda0 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	200068c4 	.word	0x200068c4
 8001eb0:	40013400 	.word	0x40013400

08001eb4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001eb8:	4b17      	ldr	r3, [pc, #92]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001eba:	4a18      	ldr	r2, [pc, #96]	; (8001f1c <MX_SPI5_Init+0x68>)
 8001ebc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001ebe:	4b16      	ldr	r3, [pc, #88]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001ec0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ec4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001ec6:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ecc:	4b12      	ldr	r3, [pc, #72]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ed2:	4b11      	ldr	r3, [pc, #68]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ed8:	4b0f      	ldr	r3, [pc, #60]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001ede:	4b0e      	ldr	r3, [pc, #56]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001ee0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ee4:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ee6:	4b0c      	ldr	r3, [pc, #48]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001eec:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ef2:	4b09      	ldr	r3, [pc, #36]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ef8:	4b07      	ldr	r3, [pc, #28]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001efe:	4b06      	ldr	r3, [pc, #24]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001f00:	220a      	movs	r2, #10
 8001f02:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001f04:	4804      	ldr	r0, [pc, #16]	; (8001f18 <MX_SPI5_Init+0x64>)
 8001f06:	f00a ff1f 	bl	800cd48 <HAL_SPI_Init>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001f10:	f000 fd6a 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001f14:	bf00      	nop
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20005fbc 	.word	0x20005fbc
 8001f1c:	40015000 	.word	0x40015000

08001f20 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08a      	sub	sp, #40	; 0x28
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f26:	f107 0320 	add.w	r3, r7, #32
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f30:	1d3b      	adds	r3, r7, #4
 8001f32:	2200      	movs	r2, #0
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	605a      	str	r2, [r3, #4]
 8001f38:	609a      	str	r2, [r3, #8]
 8001f3a:	60da      	str	r2, [r3, #12]
 8001f3c:	611a      	str	r2, [r3, #16]
 8001f3e:	615a      	str	r2, [r3, #20]
 8001f40:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f42:	4b22      	ldr	r3, [pc, #136]	; (8001fcc <MX_TIM2_Init+0xac>)
 8001f44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f48:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f4a:	4b20      	ldr	r3, [pc, #128]	; (8001fcc <MX_TIM2_Init+0xac>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f50:	4b1e      	ldr	r3, [pc, #120]	; (8001fcc <MX_TIM2_Init+0xac>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001f56:	4b1d      	ldr	r3, [pc, #116]	; (8001fcc <MX_TIM2_Init+0xac>)
 8001f58:	f04f 32ff 	mov.w	r2, #4294967295
 8001f5c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f5e:	4b1b      	ldr	r3, [pc, #108]	; (8001fcc <MX_TIM2_Init+0xac>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f64:	4b19      	ldr	r3, [pc, #100]	; (8001fcc <MX_TIM2_Init+0xac>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f6a:	4818      	ldr	r0, [pc, #96]	; (8001fcc <MX_TIM2_Init+0xac>)
 8001f6c:	f00b fd5e 	bl	800da2c <HAL_TIM_PWM_Init>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d001      	beq.n	8001f7a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001f76:	f000 fd37 	bl	80029e8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f82:	f107 0320 	add.w	r3, r7, #32
 8001f86:	4619      	mov	r1, r3
 8001f88:	4810      	ldr	r0, [pc, #64]	; (8001fcc <MX_TIM2_Init+0xac>)
 8001f8a:	f00c f9e1 	bl	800e350 <HAL_TIMEx_MasterConfigSynchronization>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d001      	beq.n	8001f98 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001f94:	f000 fd28 	bl	80029e8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f98:	2360      	movs	r3, #96	; 0x60
 8001f9a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fa8:	1d3b      	adds	r3, r7, #4
 8001faa:	2208      	movs	r2, #8
 8001fac:	4619      	mov	r1, r3
 8001fae:	4807      	ldr	r0, [pc, #28]	; (8001fcc <MX_TIM2_Init+0xac>)
 8001fb0:	f00b fe94 	bl	800dcdc <HAL_TIM_PWM_ConfigChannel>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001fba:	f000 fd15 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001fbe:	4803      	ldr	r0, [pc, #12]	; (8001fcc <MX_TIM2_Init+0xac>)
 8001fc0:	f000 ff68 	bl	8002e94 <HAL_TIM_MspPostInit>

}
 8001fc4:	bf00      	nop
 8001fc6:	3728      	adds	r7, #40	; 0x28
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	20006a04 	.word	0x20006a04

08001fd0 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8001fd4:	4b11      	ldr	r3, [pc, #68]	; (800201c <MX_UART8_Init+0x4c>)
 8001fd6:	4a12      	ldr	r2, [pc, #72]	; (8002020 <MX_UART8_Init+0x50>)
 8001fd8:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8001fda:	4b10      	ldr	r3, [pc, #64]	; (800201c <MX_UART8_Init+0x4c>)
 8001fdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fe0:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	; (800201c <MX_UART8_Init+0x4c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8001fe8:	4b0c      	ldr	r3, [pc, #48]	; (800201c <MX_UART8_Init+0x4c>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8001fee:	4b0b      	ldr	r3, [pc, #44]	; (800201c <MX_UART8_Init+0x4c>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8001ff4:	4b09      	ldr	r3, [pc, #36]	; (800201c <MX_UART8_Init+0x4c>)
 8001ff6:	220c      	movs	r2, #12
 8001ff8:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffa:	4b08      	ldr	r3, [pc, #32]	; (800201c <MX_UART8_Init+0x4c>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <MX_UART8_Init+0x4c>)
 8002002:	2200      	movs	r2, #0
 8002004:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8002006:	4805      	ldr	r0, [pc, #20]	; (800201c <MX_UART8_Init+0x4c>)
 8002008:	f00c fa32 	bl	800e470 <HAL_UART_Init>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_UART8_Init+0x46>
  {
    Error_Handler();
 8002012:	f000 fce9 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	20005ec4 	.word	0x20005ec4
 8002020:	40007c00 	.word	0x40007c00

08002024 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002028:	4b11      	ldr	r3, [pc, #68]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 800202a:	4a12      	ldr	r2, [pc, #72]	; (8002074 <MX_USART3_UART_Init+0x50>)
 800202c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800202e:	4b10      	ldr	r3, [pc, #64]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 8002030:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002034:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002036:	4b0e      	ldr	r3, [pc, #56]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 8002038:	2200      	movs	r2, #0
 800203a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800203c:	4b0c      	ldr	r3, [pc, #48]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 800203e:	2200      	movs	r2, #0
 8002040:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002042:	4b0b      	ldr	r3, [pc, #44]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 8002044:	2200      	movs	r2, #0
 8002046:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002048:	4b09      	ldr	r3, [pc, #36]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 800204a:	220c      	movs	r2, #12
 800204c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800204e:	4b08      	ldr	r3, [pc, #32]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 8002050:	2200      	movs	r2, #0
 8002052:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002054:	4b06      	ldr	r3, [pc, #24]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 8002056:	2200      	movs	r2, #0
 8002058:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800205a:	4805      	ldr	r0, [pc, #20]	; (8002070 <MX_USART3_UART_Init+0x4c>)
 800205c:	f00c fa08 	bl	800e470 <HAL_UART_Init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002066:	f000 fcbf 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800206a:	bf00      	nop
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	20006014 	.word	0x20006014
 8002074:	40004800 	.word	0x40004800

08002078 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800207c:	4b11      	ldr	r3, [pc, #68]	; (80020c4 <MX_USART6_UART_Init+0x4c>)
 800207e:	4a12      	ldr	r2, [pc, #72]	; (80020c8 <MX_USART6_UART_Init+0x50>)
 8002080:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002082:	4b10      	ldr	r3, [pc, #64]	; (80020c4 <MX_USART6_UART_Init+0x4c>)
 8002084:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002088:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800208a:	4b0e      	ldr	r3, [pc, #56]	; (80020c4 <MX_USART6_UART_Init+0x4c>)
 800208c:	2200      	movs	r2, #0
 800208e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002090:	4b0c      	ldr	r3, [pc, #48]	; (80020c4 <MX_USART6_UART_Init+0x4c>)
 8002092:	2200      	movs	r2, #0
 8002094:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002096:	4b0b      	ldr	r3, [pc, #44]	; (80020c4 <MX_USART6_UART_Init+0x4c>)
 8002098:	2200      	movs	r2, #0
 800209a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800209c:	4b09      	ldr	r3, [pc, #36]	; (80020c4 <MX_USART6_UART_Init+0x4c>)
 800209e:	220c      	movs	r2, #12
 80020a0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020a2:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <MX_USART6_UART_Init+0x4c>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80020a8:	4b06      	ldr	r3, [pc, #24]	; (80020c4 <MX_USART6_UART_Init+0x4c>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80020ae:	4805      	ldr	r0, [pc, #20]	; (80020c4 <MX_USART6_UART_Init+0x4c>)
 80020b0:	f00c f9de 	bl	800e470 <HAL_UART_Init>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80020ba:	f000 fc95 	bl	80029e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	200069b8 	.word	0x200069b8
 80020c8:	40011400 	.word	0x40011400

080020cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08e      	sub	sp, #56	; 0x38
 80020d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]
 80020da:	605a      	str	r2, [r3, #4]
 80020dc:	609a      	str	r2, [r3, #8]
 80020de:	60da      	str	r2, [r3, #12]
 80020e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	623b      	str	r3, [r7, #32]
 80020e6:	4bb5      	ldr	r3, [pc, #724]	; (80023bc <MX_GPIO_Init+0x2f0>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ea:	4ab4      	ldr	r2, [pc, #720]	; (80023bc <MX_GPIO_Init+0x2f0>)
 80020ec:	f043 0310 	orr.w	r3, r3, #16
 80020f0:	6313      	str	r3, [r2, #48]	; 0x30
 80020f2:	4bb2      	ldr	r3, [pc, #712]	; (80023bc <MX_GPIO_Init+0x2f0>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	f003 0310 	and.w	r3, r3, #16
 80020fa:	623b      	str	r3, [r7, #32]
 80020fc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	61fb      	str	r3, [r7, #28]
 8002102:	4bae      	ldr	r3, [pc, #696]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002106:	4aad      	ldr	r2, [pc, #692]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002108:	f043 0304 	orr.w	r3, r3, #4
 800210c:	6313      	str	r3, [r2, #48]	; 0x30
 800210e:	4bab      	ldr	r3, [pc, #684]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	f003 0304 	and.w	r3, r3, #4
 8002116:	61fb      	str	r3, [r7, #28]
 8002118:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	61bb      	str	r3, [r7, #24]
 800211e:	4ba7      	ldr	r3, [pc, #668]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	4aa6      	ldr	r2, [pc, #664]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002124:	f043 0320 	orr.w	r3, r3, #32
 8002128:	6313      	str	r3, [r2, #48]	; 0x30
 800212a:	4ba4      	ldr	r3, [pc, #656]	; (80023bc <MX_GPIO_Init+0x2f0>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	f003 0320 	and.w	r3, r3, #32
 8002132:	61bb      	str	r3, [r7, #24]
 8002134:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	617b      	str	r3, [r7, #20]
 800213a:	4ba0      	ldr	r3, [pc, #640]	; (80023bc <MX_GPIO_Init+0x2f0>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	4a9f      	ldr	r2, [pc, #636]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002144:	6313      	str	r3, [r2, #48]	; 0x30
 8002146:	4b9d      	ldr	r3, [pc, #628]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	4b99      	ldr	r3, [pc, #612]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215a:	4a98      	ldr	r2, [pc, #608]	; (80023bc <MX_GPIO_Init+0x2f0>)
 800215c:	f043 0301 	orr.w	r3, r3, #1
 8002160:	6313      	str	r3, [r2, #48]	; 0x30
 8002162:	4b96      	ldr	r3, [pc, #600]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	60fb      	str	r3, [r7, #12]
 8002172:	4b92      	ldr	r3, [pc, #584]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	4a91      	ldr	r2, [pc, #580]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002178:	f043 0302 	orr.w	r3, r3, #2
 800217c:	6313      	str	r3, [r2, #48]	; 0x30
 800217e:	4b8f      	ldr	r3, [pc, #572]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f003 0302 	and.w	r3, r3, #2
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	60bb      	str	r3, [r7, #8]
 800218e:	4b8b      	ldr	r3, [pc, #556]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	4a8a      	ldr	r2, [pc, #552]	; (80023bc <MX_GPIO_Init+0x2f0>)
 8002194:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002198:	6313      	str	r3, [r2, #48]	; 0x30
 800219a:	4b88      	ldr	r3, [pc, #544]	; (80023bc <MX_GPIO_Init+0x2f0>)
 800219c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021a2:	60bb      	str	r3, [r7, #8]
 80021a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	607b      	str	r3, [r7, #4]
 80021aa:	4b84      	ldr	r3, [pc, #528]	; (80023bc <MX_GPIO_Init+0x2f0>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	4a83      	ldr	r2, [pc, #524]	; (80023bc <MX_GPIO_Init+0x2f0>)
 80021b0:	f043 0308 	orr.w	r3, r3, #8
 80021b4:	6313      	str	r3, [r2, #48]	; 0x30
 80021b6:	4b81      	ldr	r3, [pc, #516]	; (80023bc <MX_GPIO_Init+0x2f0>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	f003 0308 	and.w	r3, r3, #8
 80021be:	607b      	str	r3, [r7, #4]
 80021c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 80021c2:	2200      	movs	r2, #0
 80021c4:	f248 4184 	movw	r1, #33924	; 0x8484
 80021c8:	487d      	ldr	r0, [pc, #500]	; (80023c0 <MX_GPIO_Init+0x2f4>)
 80021ca:	f006 fed3 	bl	8008f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 80021ce:	2200      	movs	r2, #0
 80021d0:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 80021d4:	487b      	ldr	r0, [pc, #492]	; (80023c4 <MX_GPIO_Init+0x2f8>)
 80021d6:	f006 fecd 	bl	8008f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 80021da:	2200      	movs	r2, #0
 80021dc:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80021e0:	4879      	ldr	r0, [pc, #484]	; (80023c8 <MX_GPIO_Init+0x2fc>)
 80021e2:	f006 fec7 	bl	8008f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 80021e6:	2200      	movs	r2, #0
 80021e8:	2108      	movs	r1, #8
 80021ea:	4878      	ldr	r0, [pc, #480]	; (80023cc <MX_GPIO_Init+0x300>)
 80021ec:	f006 fec2 	bl	8008f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 80021f0:	2200      	movs	r2, #0
 80021f2:	f645 2126 	movw	r1, #23078	; 0x5a26
 80021f6:	4876      	ldr	r0, [pc, #472]	; (80023d0 <MX_GPIO_Init+0x304>)
 80021f8:	f006 febc 	bl	8008f74 <HAL_GPIO_WritePin>
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin, GPIO_PIN_RESET);
 80021fc:	2200      	movs	r2, #0
 80021fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002202:	4874      	ldr	r0, [pc, #464]	; (80023d4 <MX_GPIO_Init+0x308>)
 8002204:	f006 feb6 	bl	8008f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8002208:	2200      	movs	r2, #0
 800220a:	f647 41f0 	movw	r1, #31984	; 0x7cf0
 800220e:	4872      	ldr	r0, [pc, #456]	; (80023d8 <MX_GPIO_Init+0x30c>)
 8002210:	f006 feb0 	bl	8008f74 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN_12V_Buck_Pin OUT_Prop_ActuatedVent_Gate_Pin SPI4_CS_Thermocouple_Pin Iridium_RST_Pin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 8002214:	f248 4384 	movw	r3, #33924	; 0x8484
 8002218:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800221a:	2301      	movs	r3, #1
 800221c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221e:	2300      	movs	r3, #0
 8002220:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002222:	2300      	movs	r3, #0
 8002224:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002226:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800222a:	4619      	mov	r1, r3
 800222c:	4864      	ldr	r0, [pc, #400]	; (80023c0 <MX_GPIO_Init+0x2f4>)
 800222e:	f006 fcdd 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin OUT_PyroValve_Gate_2_Pin OUT_PyroValve_Gate_1_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 8002232:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8002236:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002238:	2301      	movs	r3, #1
 800223a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002240:	2300      	movs	r3, #0
 8002242:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002244:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002248:	4619      	mov	r1, r3
 800224a:	485e      	ldr	r0, [pc, #376]	; (80023c4 <MX_GPIO_Init+0x2f8>)
 800224c:	f006 fcce 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Button_Pin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 8002250:	2301      	movs	r3, #1
 8002252:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002254:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002258:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225a:	2300      	movs	r3, #0
 800225c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 800225e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002262:	4619      	mov	r1, r3
 8002264:	4858      	ldr	r0, [pc, #352]	; (80023c8 <MX_GPIO_Init+0x2fc>)
 8002266:	f006 fcc1 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_LED1_Pin OUT_LED2_Pin OUT_LED3_Pin SX_AMPLIFIER_Pin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 800226a:	f44f 7387 	mov.w	r3, #270	; 0x10e
 800226e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002270:	2301      	movs	r3, #1
 8002272:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002274:	2300      	movs	r3, #0
 8002276:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002278:	2300      	movs	r3, #0
 800227a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800227c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002280:	4619      	mov	r1, r3
 8002282:	4851      	ldr	r0, [pc, #324]	; (80023c8 <MX_GPIO_Init+0x2fc>)
 8002284:	f006 fcb2 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_LEDF_Pin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 8002288:	2308      	movs	r3, #8
 800228a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800228c:	2301      	movs	r3, #1
 800228e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002290:	2300      	movs	r3, #0
 8002292:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002294:	2300      	movs	r3, #0
 8002296:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 8002298:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800229c:	4619      	mov	r1, r3
 800229e:	484b      	ldr	r0, [pc, #300]	; (80023cc <MX_GPIO_Init+0x300>)
 80022a0:	f006 fca4 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_Prop_PyroTurboValve_LimitSwitch_Pin IN_SD_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 80022a4:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022aa:	2300      	movs	r3, #0
 80022ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b6:	4619      	mov	r1, r3
 80022b8:	4843      	ldr	r0, [pc, #268]	; (80023c8 <MX_GPIO_Init+0x2fc>)
 80022ba:	f006 fc97 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Prop_ActuatedVent_Feedback_Pin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 80022be:	2302      	movs	r3, #2
 80022c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c2:	2300      	movs	r3, #0
 80022c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 80022ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ce:	4619      	mov	r1, r3
 80022d0:	4840      	ldr	r0, [pc, #256]	; (80023d4 <MX_GPIO_Init+0x308>)
 80022d2:	f006 fc8b 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_PyroValve_Cont_2_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 80022d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022dc:	2300      	movs	r3, #0
 80022de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 80022e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022e8:	4619      	mov	r1, r3
 80022ea:	4836      	ldr	r0, [pc, #216]	; (80023c4 <MX_GPIO_Init+0x2f8>)
 80022ec:	f006 fc7e 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_PyroValve_Cont_1_Pin SX_BUSY_Pin SX_DIO_Pin IN_EJ_Main_Cont_Pin
                           IN_EJ_Drogue_Cont_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|SX_BUSY_Pin|SX_DIO_Pin|IN_EJ_Main_Cont_Pin
 80022f0:	f242 4319 	movw	r3, #9241	; 0x2419
 80022f4:	627b      	str	r3, [r7, #36]	; 0x24
                          |IN_EJ_Drogue_Cont_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f6:	2300      	movs	r3, #0
 80022f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002302:	4619      	mov	r1, r3
 8002304:	4832      	ldr	r0, [pc, #200]	; (80023d0 <MX_GPIO_Init+0x304>)
 8002306:	f006 fc71 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_PyroValve_Arming_Pin SX_RST_Pin SX_RF_SW_Pin OUT_VR_PWR_Pin
                           OUT_EJ_Main_Gate_Pin OUT_EJ_Drogue_Gate_Pin OUT_EJ_Arming_Pin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 800230a:	f645 2326 	movw	r3, #23078	; 0x5a26
 800230e:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002310:	2301      	movs	r3, #1
 8002312:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	2300      	movs	r3, #0
 8002316:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002318:	2300      	movs	r3, #0
 800231a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800231c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002320:	4619      	mov	r1, r3
 8002322:	482b      	ldr	r0, [pc, #172]	; (80023d0 <MX_GPIO_Init+0x304>)
 8002324:	f006 fc62 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAYLOAD_I2C_EN_Pin IN_XTend_Continuity_Pin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 8002328:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800232c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800232e:	2300      	movs	r3, #0
 8002330:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002332:	2300      	movs	r3, #0
 8002334:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002336:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800233a:	4619      	mov	r1, r3
 800233c:	4820      	ldr	r0, [pc, #128]	; (80023c0 <MX_GPIO_Init+0x2f4>)
 800233e:	f006 fc55 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SX_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin;
 8002342:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002346:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002348:	2301      	movs	r3, #1
 800234a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234c:	2300      	movs	r3, #0
 800234e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002350:	2300      	movs	r3, #0
 8002352:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_SX_CS_GPIO_Port, &GPIO_InitStruct);
 8002354:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002358:	4619      	mov	r1, r3
 800235a:	481e      	ldr	r0, [pc, #120]	; (80023d4 <MX_GPIO_Init+0x308>)
 800235c:	f006 fc46 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pins : XTend_CTS_Pin XTend_RTS_Pin XTend_SLEEP_Pin XTend_RX_LED_Pin
                           XTend_TX_PWR_Pin OUT_FLASH_IO3_Pin OUT_FLASH_WP_Pin OUT_FLASH_CS_Pin
                           OUT_VR_REC_Pin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8002360:	f647 43f0 	movw	r3, #31984	; 0x7cf0
 8002364:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002366:	2301      	movs	r3, #1
 8002368:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	2300      	movs	r3, #0
 800236c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236e:	2300      	movs	r3, #0
 8002370:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002372:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002376:	4619      	mov	r1, r3
 8002378:	4817      	ldr	r0, [pc, #92]	; (80023d8 <MX_GPIO_Init+0x30c>)
 800237a:	f006 fc37 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_BANDPASS_FILTER_Pin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 800237e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002382:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002384:	2300      	movs	r3, #0
 8002386:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002388:	2300      	movs	r3, #0
 800238a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 800238c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002390:	4619      	mov	r1, r3
 8002392:	4811      	ldr	r0, [pc, #68]	; (80023d8 <MX_GPIO_Init+0x30c>)
 8002394:	f006 fc2a 	bl	8008bec <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_LPS22HH_DRDY_Pin EXTI_ISM330DCL_INT2_Pin EXTI_LSM6DSR_INT1_Pin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_LSM6DSR_INT1_Pin;
 8002398:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800239c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800239e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80023a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a4:	2300      	movs	r3, #0
 80023a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ac:	4619      	mov	r1, r3
 80023ae:	4808      	ldr	r0, [pc, #32]	; (80023d0 <MX_GPIO_Init+0x304>)
 80023b0:	f006 fc1c 	bl	8008bec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80023b4:	2200      	movs	r2, #0
 80023b6:	2105      	movs	r1, #5
 80023b8:	2006      	movs	r0, #6
 80023ba:	e00f      	b.n	80023dc <MX_GPIO_Init+0x310>
 80023bc:	40023800 	.word	0x40023800
 80023c0:	40021000 	.word	0x40021000
 80023c4:	40021400 	.word	0x40021400
 80023c8:	40020800 	.word	0x40020800
 80023cc:	40020000 	.word	0x40020000
 80023d0:	40021800 	.word	0x40021800
 80023d4:	40020400 	.word	0x40020400
 80023d8:	40020c00 	.word	0x40020c00
 80023dc:	f006 fbce 	bl	8008b7c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80023e0:	2006      	movs	r0, #6
 80023e2:	f006 fbe7 	bl	8008bb4 <HAL_NVIC_EnableIRQ>

}
 80023e6:	bf00      	nop
 80023e8:	3738      	adds	r7, #56	; 0x38
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop

080023f0 <XTend_Transmit>:

/**
 * @brief   Function to transmit message to XTend
 * @param  Msg : char array (range 1-800)
 */
static void XTend_Transmit(char* Msg){
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&XTEND_UART, Msg, strlen(Msg), HAL_Delay);
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f7fd fef9 	bl	80001f0 <strlen>
 80023fe:	4603      	mov	r3, r0
 8002400:	b29a      	uxth	r2, r3
 8002402:	4b04      	ldr	r3, [pc, #16]	; (8002414 <XTend_Transmit+0x24>)
 8002404:	6879      	ldr	r1, [r7, #4]
 8002406:	4804      	ldr	r0, [pc, #16]	; (8002418 <XTend_Transmit+0x28>)
 8002408:	f00c f87f 	bl	800e50a <HAL_UART_Transmit>
}
 800240c:	bf00      	nop
 800240e:	3708      	adds	r7, #8
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	08008499 	.word	0x08008499
 8002418:	20006014 	.word	0x20006014

0800241c <StartMemory0>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMemory0 */
void StartMemory0(void *argument)
{
 800241c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002420:	b088      	sub	sp, #32
 8002422:	af06      	add	r7, sp, #24
 8002424:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002426:	f016 fbd1 	bl	8018bcc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */

	//osThreadExit();

	//Add thread id to the list
	threadID[0]=osThreadGetId();
 800242a:	f013 f93d 	bl	80156a8 <osThreadGetId>
 800242e:	4603      	mov	r3, r0
 8002430:	4a1b      	ldr	r2, [pc, #108]	; (80024a0 <StartMemory0+0x84>)
 8002432:	6013      	str	r3, [r2, #0]
	  for(;;)
	  {


		  //Write data to sd and flash
		  sd_open_file(&filename);
 8002434:	481b      	ldr	r0, [pc, #108]	; (80024a4 <StartMemory0+0x88>)
 8002436:	f005 fe45 	bl	80080c4 <sd_open_file>
		  sprintf((char*)writeBuf, "Data: %f, %f, %f, %f\r\n", PRESSURE, MIN, SEC, SUBSEC);
 800243a:	4b1b      	ldr	r3, [pc, #108]	; (80024a8 <StartMemory0+0x8c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4618      	mov	r0, r3
 8002440:	f7fe f892 	bl	8000568 <__aeabi_f2d>
 8002444:	4682      	mov	sl, r0
 8002446:	468b      	mov	fp, r1
 8002448:	4b18      	ldr	r3, [pc, #96]	; (80024ac <StartMemory0+0x90>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f7fe f88b 	bl	8000568 <__aeabi_f2d>
 8002452:	4604      	mov	r4, r0
 8002454:	460d      	mov	r5, r1
 8002456:	4b16      	ldr	r3, [pc, #88]	; (80024b0 <StartMemory0+0x94>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4618      	mov	r0, r3
 800245c:	f7fe f884 	bl	8000568 <__aeabi_f2d>
 8002460:	4680      	mov	r8, r0
 8002462:	4689      	mov	r9, r1
 8002464:	4b13      	ldr	r3, [pc, #76]	; (80024b4 <StartMemory0+0x98>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4618      	mov	r0, r3
 800246a:	f7fe f87d 	bl	8000568 <__aeabi_f2d>
 800246e:	4602      	mov	r2, r0
 8002470:	460b      	mov	r3, r1
 8002472:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002476:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800247a:	e9cd 4500 	strd	r4, r5, [sp]
 800247e:	4652      	mov	r2, sl
 8002480:	465b      	mov	r3, fp
 8002482:	490d      	ldr	r1, [pc, #52]	; (80024b8 <StartMemory0+0x9c>)
 8002484:	480d      	ldr	r0, [pc, #52]	; (80024bc <StartMemory0+0xa0>)
 8002486:	f019 fa5f 	bl	801b948 <siprintf>
		  sd_write(&fil, writeBuf);
 800248a:	490c      	ldr	r1, [pc, #48]	; (80024bc <StartMemory0+0xa0>)
 800248c:	480c      	ldr	r0, [pc, #48]	; (80024c0 <StartMemory0+0xa4>)
 800248e:	f005 fe31 	bl	80080f4 <sd_write>
		  f_close(&fil);
 8002492:	480b      	ldr	r0, [pc, #44]	; (80024c0 <StartMemory0+0xa4>)
 8002494:	f012 fbdc 	bl	8014c50 <f_close>

		  osDelay(1000/DATA_FREQ);
 8002498:	2064      	movs	r0, #100	; 0x64
 800249a:	f013 f916 	bl	80156ca <osDelay>
	  {
 800249e:	e7c9      	b.n	8002434 <StartMemory0+0x18>
 80024a0:	2000605c 	.word	0x2000605c
 80024a4:	20006370 	.word	0x20006370
 80024a8:	20006360 	.word	0x20006360
 80024ac:	20006ca8 	.word	0x20006ca8
 80024b0:	20006368 	.word	0x20006368
 80024b4:	20006ca4 	.word	0x20006ca4
 80024b8:	0801fa94 	.word	0x0801fa94
 80024bc:	20006384 	.word	0x20006384
 80024c0:	20006a74 	.word	0x20006a74

080024c4 <StartEjection1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEjection1 */
void StartEjection1(void *argument)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b0c2      	sub	sp, #264	; 0x108
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	1d3b      	adds	r3, r7, #4
 80024cc:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartEjection1 */

	osThreadExit();
 80024ce:	f013 f8f6 	bl	80156be <osThreadExit>
	...

080024d4 <StartTelemetry2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry2 */
void StartTelemetry2(void *argument)
{
 80024d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024d8:	b0ae      	sub	sp, #184	; 0xb8
 80024da:	af1a      	add	r7, sp, #104	; 0x68
 80024dc:	64f8      	str	r0, [r7, #76]	; 0x4c
  /* USER CODE BEGIN StartTelemetry2 */

	//Add thread id to the list
	threadID[2]=osThreadGetId();
 80024de:	f013 f8e3 	bl	80156a8 <osThreadGetId>
 80024e2:	4603      	mov	r3, r0
 80024e4:	4a9c      	ldr	r2, [pc, #624]	; (8002758 <StartTelemetry2+0x284>)
 80024e6:	6093      	str	r3, [r2, #8]

	//osThreadExit();

	osDelay(1000);
 80024e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024ec:	f013 f8ed 	bl	80156ca <osDelay>
  /* Infinite loop */
  for(;;)
  {
	  //Poll sensors data in other thread

	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 80024f0:	2201      	movs	r2, #1
 80024f2:	2108      	movs	r1, #8
 80024f4:	4899      	ldr	r0, [pc, #612]	; (800275c <StartTelemetry2+0x288>)
 80024f6:	f006 fd3d 	bl	8008f74 <HAL_GPIO_WritePin>

	  //Updating data variables

	  //Need to verify these six to make sure they are in the right order

  	  ACCx = acceleration_mg[0];
 80024fa:	4b99      	ldr	r3, [pc, #612]	; (8002760 <StartTelemetry2+0x28c>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a99      	ldr	r2, [pc, #612]	; (8002764 <StartTelemetry2+0x290>)
 8002500:	6013      	str	r3, [r2, #0]
  	  ACCy = acceleration_mg[1];
 8002502:	4b97      	ldr	r3, [pc, #604]	; (8002760 <StartTelemetry2+0x28c>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	4a98      	ldr	r2, [pc, #608]	; (8002768 <StartTelemetry2+0x294>)
 8002508:	6013      	str	r3, [r2, #0]
  	  ACCz = acceleration_mg[2];
 800250a:	4b95      	ldr	r3, [pc, #596]	; (8002760 <StartTelemetry2+0x28c>)
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	4a97      	ldr	r2, [pc, #604]	; (800276c <StartTelemetry2+0x298>)
 8002510:	6013      	str	r3, [r2, #0]
  	  GYROx = angular_rate_mdps[0];
 8002512:	4b97      	ldr	r3, [pc, #604]	; (8002770 <StartTelemetry2+0x29c>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a97      	ldr	r2, [pc, #604]	; (8002774 <StartTelemetry2+0x2a0>)
 8002518:	6013      	str	r3, [r2, #0]
  	  GYROy = angular_rate_mdps[1];
 800251a:	4b95      	ldr	r3, [pc, #596]	; (8002770 <StartTelemetry2+0x29c>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	4a96      	ldr	r2, [pc, #600]	; (8002778 <StartTelemetry2+0x2a4>)
 8002520:	6013      	str	r3, [r2, #0]
  	  GYROz = angular_rate_mdps[2];
 8002522:	4b93      	ldr	r3, [pc, #588]	; (8002770 <StartTelemetry2+0x29c>)
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	4a95      	ldr	r2, [pc, #596]	; (800277c <StartTelemetry2+0x2a8>)
 8002528:	6013      	str	r3, [r2, #0]
  	  PRESSURE = pressure_hPa;
 800252a:	4b95      	ldr	r3, [pc, #596]	; (8002780 <StartTelemetry2+0x2ac>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a95      	ldr	r2, [pc, #596]	; (8002784 <StartTelemetry2+0x2b0>)
 8002530:	6013      	str	r3, [r2, #0]

	  //From the GPS time value
	  MIN = ((uint8_t) time % 3600) / 60.0;
 8002532:	4b95      	ldr	r3, [pc, #596]	; (8002788 <StartTelemetry2+0x2b4>)
 8002534:	edd3 7a00 	vldr	s15, [r3]
 8002538:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800253c:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
 8002540:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8002544:	b2db      	uxtb	r3, r3
 8002546:	4a91      	ldr	r2, [pc, #580]	; (800278c <StartTelemetry2+0x2b8>)
 8002548:	fb82 1203 	smull	r1, r2, r2, r3
 800254c:	441a      	add	r2, r3
 800254e:	12d1      	asrs	r1, r2, #11
 8002550:	17da      	asrs	r2, r3, #31
 8002552:	1a8a      	subs	r2, r1, r2
 8002554:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002558:	fb01 f202 	mul.w	r2, r1, r2
 800255c:	1a9a      	subs	r2, r3, r2
 800255e:	4610      	mov	r0, r2
 8002560:	f7fd fff0 	bl	8000544 <__aeabi_i2d>
 8002564:	f04f 0200 	mov.w	r2, #0
 8002568:	4b89      	ldr	r3, [pc, #548]	; (8002790 <StartTelemetry2+0x2bc>)
 800256a:	f7fe f97f 	bl	800086c <__aeabi_ddiv>
 800256e:	4602      	mov	r2, r0
 8002570:	460b      	mov	r3, r1
 8002572:	4610      	mov	r0, r2
 8002574:	4619      	mov	r1, r3
 8002576:	f7fe fb47 	bl	8000c08 <__aeabi_d2f>
 800257a:	4603      	mov	r3, r0
 800257c:	4a85      	ldr	r2, [pc, #532]	; (8002794 <StartTelemetry2+0x2c0>)
 800257e:	6013      	str	r3, [r2, #0]
	  sprintf(&MIN, "%.0f",MIN);
 8002580:	4b84      	ldr	r3, [pc, #528]	; (8002794 <StartTelemetry2+0x2c0>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f7fd ffef 	bl	8000568 <__aeabi_f2d>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	4982      	ldr	r1, [pc, #520]	; (8002798 <StartTelemetry2+0x2c4>)
 8002590:	4880      	ldr	r0, [pc, #512]	; (8002794 <StartTelemetry2+0x2c0>)
 8002592:	f019 f9d9 	bl	801b948 <siprintf>
	  SEC = (uint8_t) time % 60;
 8002596:	4b7c      	ldr	r3, [pc, #496]	; (8002788 <StartTelemetry2+0x2b4>)
 8002598:	edd3 7a00 	vldr	s15, [r3]
 800259c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025a0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
 80025a4:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	4b7c      	ldr	r3, [pc, #496]	; (800279c <StartTelemetry2+0x2c8>)
 80025ac:	fba3 1302 	umull	r1, r3, r3, r2
 80025b0:	0959      	lsrs	r1, r3, #5
 80025b2:	460b      	mov	r3, r1
 80025b4:	011b      	lsls	r3, r3, #4
 80025b6:	1a5b      	subs	r3, r3, r1
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	ee07 3a90 	vmov	s15, r3
 80025c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025c6:	4b76      	ldr	r3, [pc, #472]	; (80027a0 <StartTelemetry2+0x2cc>)
 80025c8:	edc3 7a00 	vstr	s15, [r3]
	  sprintf(&SEC,"%.0f",SEC);
 80025cc:	4b74      	ldr	r3, [pc, #464]	; (80027a0 <StartTelemetry2+0x2cc>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fd ffc9 	bl	8000568 <__aeabi_f2d>
 80025d6:	4602      	mov	r2, r0
 80025d8:	460b      	mov	r3, r1
 80025da:	496f      	ldr	r1, [pc, #444]	; (8002798 <StartTelemetry2+0x2c4>)
 80025dc:	4870      	ldr	r0, [pc, #448]	; (80027a0 <StartTelemetry2+0x2cc>)
 80025de:	f019 f9b3 	bl	801b948 <siprintf>
	  SUBSEC = time / 3600.0;
 80025e2:	4b69      	ldr	r3, [pc, #420]	; (8002788 <StartTelemetry2+0x2b4>)
 80025e4:	ed93 7a00 	vldr	s14, [r3]
 80025e8:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80027a4 <StartTelemetry2+0x2d0>
 80025ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025f0:	4b6d      	ldr	r3, [pc, #436]	; (80027a8 <StartTelemetry2+0x2d4>)
 80025f2:	edc3 7a00 	vstr	s15, [r3]
	  sprintf(&SUBSEC,"%.0f",SUBSEC);
 80025f6:	4b6c      	ldr	r3, [pc, #432]	; (80027a8 <StartTelemetry2+0x2d4>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fd ffb4 	bl	8000568 <__aeabi_f2d>
 8002600:	4602      	mov	r2, r0
 8002602:	460b      	mov	r3, r1
 8002604:	4964      	ldr	r1, [pc, #400]	; (8002798 <StartTelemetry2+0x2c4>)
 8002606:	4868      	ldr	r0, [pc, #416]	; (80027a8 <StartTelemetry2+0x2d4>)
 8002608:	f019 f99e 	bl	801b948 <siprintf>

  	  STATE = THERMO_TEMP; //TODO not the right value
 800260c:	4b67      	ldr	r3, [pc, #412]	; (80027ac <StartTelemetry2+0x2d8>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a67      	ldr	r2, [pc, #412]	; (80027b0 <StartTelemetry2+0x2dc>)
 8002612:	6013      	str	r3, [r2, #0]
  	  CONT = MRT_getContinuity();
 8002614:	f001 fbae 	bl	8003d74 <MRT_getContinuity>
 8002618:	4603      	mov	r3, r0
 800261a:	461a      	mov	r2, r3
 800261c:	4b65      	ldr	r3, [pc, #404]	; (80027b4 <StartTelemetry2+0x2e0>)
 800261e:	701a      	strb	r2, [r3, #0]
	  HOUR = t.tm_hour;
	  MIN = t.tm_min;
	  SEC = t.tm_sec;
	  */

  	  memset(xtend_tx_buffer, 0, XTEND_BUFFER_SIZE);
 8002620:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002624:	2100      	movs	r1, #0
 8002626:	4864      	ldr	r0, [pc, #400]	; (80027b8 <StartTelemetry2+0x2e4>)
 8002628:	f018 f910 	bl	801a84c <memset>
  	  sprintf(xtend_tx_buffer,"S,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.7f,%.7f,%.1f,%.1f,%.1f,%.2f,%i,E",
 800262c:	4b4d      	ldr	r3, [pc, #308]	; (8002764 <StartTelemetry2+0x290>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4618      	mov	r0, r3
 8002632:	f7fd ff99 	bl	8000568 <__aeabi_f2d>
 8002636:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
 800263a:	4b4b      	ldr	r3, [pc, #300]	; (8002768 <StartTelemetry2+0x294>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f7fd ff92 	bl	8000568 <__aeabi_f2d>
 8002644:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
 8002648:	4b48      	ldr	r3, [pc, #288]	; (800276c <StartTelemetry2+0x298>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4618      	mov	r0, r3
 800264e:	f7fd ff8b 	bl	8000568 <__aeabi_f2d>
 8002652:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
 8002656:	4b47      	ldr	r3, [pc, #284]	; (8002774 <StartTelemetry2+0x2a0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f7fd ff84 	bl	8000568 <__aeabi_f2d>
 8002660:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8002664:	4b44      	ldr	r3, [pc, #272]	; (8002778 <StartTelemetry2+0x2a4>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4618      	mov	r0, r3
 800266a:	f7fd ff7d 	bl	8000568 <__aeabi_f2d>
 800266e:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8002672:	4b42      	ldr	r3, [pc, #264]	; (800277c <StartTelemetry2+0x2a8>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f7fd ff76 	bl	8000568 <__aeabi_f2d>
 800267c:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002680:	4b40      	ldr	r3, [pc, #256]	; (8002784 <StartTelemetry2+0x2b0>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4618      	mov	r0, r3
 8002686:	f7fd ff6f 	bl	8000568 <__aeabi_f2d>
 800268a:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800268e:	4b4b      	ldr	r3, [pc, #300]	; (80027bc <StartTelemetry2+0x2e8>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4618      	mov	r0, r3
 8002694:	f7fd ff68 	bl	8000568 <__aeabi_f2d>
 8002698:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800269c:	4b48      	ldr	r3, [pc, #288]	; (80027c0 <StartTelemetry2+0x2ec>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7fd ff61 	bl	8000568 <__aeabi_f2d>
 80026a6:	e9c7 0100 	strd	r0, r1, [r7]
 80026aa:	4b3a      	ldr	r3, [pc, #232]	; (8002794 <StartTelemetry2+0x2c0>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fd ff5a 	bl	8000568 <__aeabi_f2d>
 80026b4:	4682      	mov	sl, r0
 80026b6:	468b      	mov	fp, r1
 80026b8:	4b39      	ldr	r3, [pc, #228]	; (80027a0 <StartTelemetry2+0x2cc>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4618      	mov	r0, r3
 80026be:	f7fd ff53 	bl	8000568 <__aeabi_f2d>
 80026c2:	4680      	mov	r8, r0
 80026c4:	4689      	mov	r9, r1
 80026c6:	4b38      	ldr	r3, [pc, #224]	; (80027a8 <StartTelemetry2+0x2d4>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7fd ff4c 	bl	8000568 <__aeabi_f2d>
 80026d0:	4604      	mov	r4, r0
 80026d2:	460d      	mov	r5, r1
 80026d4:	4b36      	ldr	r3, [pc, #216]	; (80027b0 <StartTelemetry2+0x2dc>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7fd ff45 	bl	8000568 <__aeabi_f2d>
 80026de:	4b35      	ldr	r3, [pc, #212]	; (80027b4 <StartTelemetry2+0x2e0>)
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	9318      	str	r3, [sp, #96]	; 0x60
 80026e4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80026e8:	e9cd 4514 	strd	r4, r5, [sp, #80]	; 0x50
 80026ec:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80026f0:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 80026f4:	ed97 7b00 	vldr	d7, [r7]
 80026f8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80026fc:	ed97 7b02 	vldr	d7, [r7, #8]
 8002700:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002704:	ed97 7b04 	vldr	d7, [r7, #16]
 8002708:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800270c:	ed97 7b06 	vldr	d7, [r7, #24]
 8002710:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002714:	ed97 7b08 	vldr	d7, [r7, #32]
 8002718:	ed8d 7b06 	vstr	d7, [sp, #24]
 800271c:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8002720:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002724:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8002728:	ed8d 7b02 	vstr	d7, [sp, #8]
 800272c:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8002730:	ed8d 7b00 	vstr	d7, [sp]
 8002734:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002738:	4922      	ldr	r1, [pc, #136]	; (80027c4 <StartTelemetry2+0x2f0>)
 800273a:	481f      	ldr	r0, [pc, #124]	; (80027b8 <StartTelemetry2+0x2e4>)
 800273c:	f019 f904 	bl	801b948 <siprintf>
  			  	  	  	  	  	  ACCx,ACCy,ACCz,GYROx,GYROy,GYROz,PRESSURE,LATITUDE,LONGITUDE,MIN,SEC,SUBSEC,STATE,CONT);

	  //Xtend send
	  XTend_Transmit(xtend_tx_buffer);
 8002740:	481d      	ldr	r0, [pc, #116]	; (80027b8 <StartTelemetry2+0x2e4>)
 8002742:	f7ff fe55 	bl	80023f0 <XTend_Transmit>
	  //TODO Can get stuck for some time (SHOULD CHANGE TIMEOUT)
	  //MRT_Static_Iridium_getTime(); //TODO doesn't cost anything
	  //MRT_Static_Iridium_sendMessage(msg); TODO IT COSTS CREDITS WATCH OUT


	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 8002746:	2200      	movs	r2, #0
 8002748:	2108      	movs	r1, #8
 800274a:	4804      	ldr	r0, [pc, #16]	; (800275c <StartTelemetry2+0x288>)
 800274c:	f006 fc12 	bl	8008f74 <HAL_GPIO_WritePin>


      osDelay(1000/SEND_FREQ);
 8002750:	2032      	movs	r0, #50	; 0x32
 8002752:	f012 ffba 	bl	80156ca <osDelay>
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8002756:	e6cb      	b.n	80024f0 <StartTelemetry2+0x1c>
 8002758:	2000605c 	.word	0x2000605c
 800275c:	40020800 	.word	0x40020800
 8002760:	2000040c 	.word	0x2000040c
 8002764:	200069ac 	.word	0x200069ac
 8002768:	200069fc 	.word	0x200069fc
 800276c:	20006380 	.word	0x20006380
 8002770:	20000418 	.word	0x20000418
 8002774:	20006364 	.word	0x20006364
 8002778:	2000635c 	.word	0x2000635c
 800277c:	200067bc 	.word	0x200067bc
 8002780:	20000404 	.word	0x20000404
 8002784:	20006360 	.word	0x20006360
 8002788:	200069a8 	.word	0x200069a8
 800278c:	91a2b3c5 	.word	0x91a2b3c5
 8002790:	404e0000 	.word	0x404e0000
 8002794:	20006ca8 	.word	0x20006ca8
 8002798:	0801faac 	.word	0x0801faac
 800279c:	88888889 	.word	0x88888889
 80027a0:	20006368 	.word	0x20006368
 80027a4:	45610000 	.word	0x45610000
 80027a8:	20006ca4 	.word	0x20006ca4
 80027ac:	20006a00 	.word	0x20006a00
 80027b0:	200068c0 	.word	0x200068c0
 80027b4:	20006a70 	.word	0x20006a70
 80027b8:	200067c0 	.word	0x200067c0
 80027bc:	2000691c 	.word	0x2000691c
 80027c0:	200067b4 	.word	0x200067b4
 80027c4:	0801fab4 	.word	0x0801fab4

080027c8 <StartSensors3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors3 */
void StartSensors3(void *argument)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensors3 */

	//osThreadExit();

	//Add thread id to the list
	threadID[3]=osThreadGetId();
 80027d0:	f012 ff6a 	bl	80156a8 <osThreadGetId>
 80027d4:	4603      	mov	r3, r0
 80027d6:	4a1e      	ldr	r2, [pc, #120]	; (8002850 <StartSensors3+0x88>)
 80027d8:	60d3      	str	r3, [r2, #12]

  for(;;)
  {

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 80027da:	2201      	movs	r2, #1
 80027dc:	2102      	movs	r1, #2
 80027de:	481d      	ldr	r0, [pc, #116]	; (8002854 <StartSensors3+0x8c>)
 80027e0:	f006 fbc8 	bl	8008f74 <HAL_GPIO_WritePin>


	  //GPS
	  GPS_Poll(&LATITUDE, &LONGITUDE, &time);
 80027e4:	4a1c      	ldr	r2, [pc, #112]	; (8002858 <StartSensors3+0x90>)
 80027e6:	491d      	ldr	r1, [pc, #116]	; (800285c <StartSensors3+0x94>)
 80027e8:	481d      	ldr	r0, [pc, #116]	; (8002860 <StartSensors3+0x98>)
 80027ea:	f000 fddf 	bl	80033ac <GPS_Poll>

  	  //LSM6DSR
  	  MRT_LSM6DSR_getAcceleration(lsm_ctx,acceleration_mg);
 80027ee:	4a1d      	ldr	r2, [pc, #116]	; (8002864 <StartSensors3+0x9c>)
 80027f0:	4b1d      	ldr	r3, [pc, #116]	; (8002868 <StartSensors3+0xa0>)
 80027f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80027f4:	f7fe fd0c 	bl	8001210 <MRT_LSM6DSR_getAcceleration>
  	  MRT_LSM6DSR_getAngularRate(lsm_ctx,angular_rate_mdps);
 80027f8:	4a1a      	ldr	r2, [pc, #104]	; (8002864 <StartSensors3+0x9c>)
 80027fa:	4b1c      	ldr	r3, [pc, #112]	; (800286c <StartSensors3+0xa4>)
 80027fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80027fe:	f7fe fd77 	bl	80012f0 <MRT_LSM6DSR_getAngularRate>
	  MRT_LSM6DSR_getTemperature(lsm_ctx,&lsm_temperature_degC);
 8002802:	4a18      	ldr	r2, [pc, #96]	; (8002864 <StartSensors3+0x9c>)
 8002804:	4b1a      	ldr	r3, [pc, #104]	; (8002870 <StartSensors3+0xa8>)
 8002806:	ca07      	ldmia	r2, {r0, r1, r2}
 8002808:	f7fe fd48 	bl	800129c <MRT_LSM6DSR_getTemperature>

	  //LPS22HH
  	  MRT_LPS22HH_getPressure(lps_ctx,&pressure_hPa);
 800280c:	4a19      	ldr	r2, [pc, #100]	; (8002874 <StartSensors3+0xac>)
 800280e:	4b1a      	ldr	r3, [pc, #104]	; (8002878 <StartSensors3+0xb0>)
 8002810:	ca07      	ldmia	r2, {r0, r1, r2}
 8002812:	f7fe fe6b 	bl	80014ec <MRT_LPS22HH_getPressure>
	  MRT_LPS22HH_getTemperature(lps_ctx,&lps_temperature_degC);
 8002816:	4a17      	ldr	r2, [pc, #92]	; (8002874 <StartSensors3+0xac>)
 8002818:	4b18      	ldr	r3, [pc, #96]	; (800287c <StartSensors3+0xb4>)
 800281a:	ca07      	ldmia	r2, {r0, r1, r2}
 800281c:	f7fe fe92 	bl	8001544 <MRT_LPS22HH_getTemperature>
	  altitude_m = MRT_getAltitude(pressure_hPa); //Update altitude
 8002820:	4b15      	ldr	r3, [pc, #84]	; (8002878 <StartSensors3+0xb0>)
 8002822:	edd3 7a00 	vldr	s15, [r3]
 8002826:	eeb0 0a67 	vmov.f32	s0, s15
 800282a:	f001 fad9 	bl	8003de0 <MRT_getAltitude>
 800282e:	eef0 7a40 	vmov.f32	s15, s0
 8002832:	4b13      	ldr	r3, [pc, #76]	; (8002880 <StartSensors3+0xb8>)
 8002834:	edc3 7a00 	vstr	s15, [r3]

	  //TODO Pressure tank (just use an analog sensor if you don't have it)


	  //Thermocouple
	  Max31855_Read_Temp();
 8002838:	f005 fb0e 	bl	8007e58 <Max31855_Read_Temp>

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 800283c:	2200      	movs	r2, #0
 800283e:	2102      	movs	r1, #2
 8002840:	4804      	ldr	r0, [pc, #16]	; (8002854 <StartSensors3+0x8c>)
 8002842:	f006 fb97 	bl	8008f74 <HAL_GPIO_WritePin>

	  osDelay(1000/POLL_FREQ);
 8002846:	2032      	movs	r0, #50	; 0x32
 8002848:	f012 ff3f 	bl	80156ca <osDelay>
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 800284c:	e7c5      	b.n	80027da <StartSensors3+0x12>
 800284e:	bf00      	nop
 8002850:	2000605c 	.word	0x2000605c
 8002854:	40020800 	.word	0x40020800
 8002858:	200069a8 	.word	0x200069a8
 800285c:	200067b4 	.word	0x200067b4
 8002860:	2000691c 	.word	0x2000691c
 8002864:	20006a60 	.word	0x20006a60
 8002868:	2000040c 	.word	0x2000040c
 800286c:	20000418 	.word	0x20000418
 8002870:	20000424 	.word	0x20000424
 8002874:	20006a50 	.word	0x20006a50
 8002878:	20000404 	.word	0x20000404
 800287c:	20000408 	.word	0x20000408
 8002880:	20000428 	.word	0x20000428

08002884 <StartPropulsion4>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPropulsion4 */
void StartPropulsion4(void *argument)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPropulsion4 */

	osThreadExit();
 800288c:	f012 ff17 	bl	80156be <osThreadExit>

08002890 <StartPrinting>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPrinting */
void StartPrinting(void *argument)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b0c2      	sub	sp, #264	; 0x108
 8002894:	af00      	add	r7, sp, #0
 8002896:	1d3b      	adds	r3, r7, #4
 8002898:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartPrinting */

	osThreadExit();
 800289a:	f012 ff10 	bl	80156be <osThreadExit>
	...

080028a0 <StartWatchDog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWatchDog */
void StartWatchDog(void *argument)
{
 80028a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028a2:	b0c7      	sub	sp, #284	; 0x11c
 80028a4:	af04      	add	r7, sp, #16
 80028a6:	1d3b      	adds	r3, r7, #4
 80028a8:	6018      	str	r0, [r3, #0]

	char buffer[TX_BUF_DIM];
  /* Infinite loop */
  for(;;)
  {
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 80028aa:	2201      	movs	r2, #1
 80028ac:	2104      	movs	r1, #4
 80028ae:	4837      	ldr	r0, [pc, #220]	; (800298c <StartWatchDog+0xec>)
 80028b0:	f006 fb60 	bl	8008f74 <HAL_GPIO_WritePin>
	 HAL_IWDG_Refresh(&hiwdg);
 80028b4:	4836      	ldr	r0, [pc, #216]	; (8002990 <StartWatchDog+0xf0>)
 80028b6:	f007 fc41 	bl	800a13c <HAL_IWDG_Refresh>

	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80028ba:	2200      	movs	r2, #0
 80028bc:	4935      	ldr	r1, [pc, #212]	; (8002994 <StartWatchDog+0xf4>)
 80028be:	4836      	ldr	r0, [pc, #216]	; (8002998 <StartWatchDog+0xf8>)
 80028c0:	f009 fdbe 	bl	800c440 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80028c4:	2200      	movs	r2, #0
 80028c6:	4935      	ldr	r1, [pc, #212]	; (800299c <StartWatchDog+0xfc>)
 80028c8:	4833      	ldr	r0, [pc, #204]	; (8002998 <StartWatchDog+0xf8>)
 80028ca:	f009 febe 	bl	800c64a <HAL_RTC_GetDate>

	 prev_hours = sTime.Hours;
 80028ce:	4b31      	ldr	r3, [pc, #196]	; (8002994 <StartWatchDog+0xf4>)
 80028d0:	781a      	ldrb	r2, [r3, #0]
 80028d2:	4b33      	ldr	r3, [pc, #204]	; (80029a0 <StartWatchDog+0x100>)
 80028d4:	701a      	strb	r2, [r3, #0]
	 prev_min = sTime.Minutes;
 80028d6:	4b2f      	ldr	r3, [pc, #188]	; (8002994 <StartWatchDog+0xf4>)
 80028d8:	785a      	ldrb	r2, [r3, #1]
 80028da:	4b32      	ldr	r3, [pc, #200]	; (80029a4 <StartWatchDog+0x104>)
 80028dc:	701a      	strb	r2, [r3, #0]
	 prev_sec = sTime.Seconds;
 80028de:	4b2d      	ldr	r3, [pc, #180]	; (8002994 <StartWatchDog+0xf4>)
 80028e0:	789a      	ldrb	r2, [r3, #2]
 80028e2:	4b31      	ldr	r3, [pc, #196]	; (80029a8 <StartWatchDog+0x108>)
 80028e4:	701a      	strb	r2, [r3, #0]

	  memset(buffer, 0, TX_BUF_DIM);
 80028e6:	f107 0308 	add.w	r3, r7, #8
 80028ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028ee:	2100      	movs	r1, #0
 80028f0:	4618      	mov	r0, r3
 80028f2:	f017 ffab 	bl	801a84c <memset>
	  sprintf(buffer, "Time: %i:%i:%i	Date: \r\n %f\r\n", prev_hours,prev_min,prev_sec, altitude_m);
 80028f6:	4b2a      	ldr	r3, [pc, #168]	; (80029a0 <StartWatchDog+0x100>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	461d      	mov	r5, r3
 80028fc:	4b29      	ldr	r3, [pc, #164]	; (80029a4 <StartWatchDog+0x104>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	461e      	mov	r6, r3
 8002902:	4b29      	ldr	r3, [pc, #164]	; (80029a8 <StartWatchDog+0x108>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	461c      	mov	r4, r3
 8002908:	4b28      	ldr	r3, [pc, #160]	; (80029ac <StartWatchDog+0x10c>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4618      	mov	r0, r3
 800290e:	f7fd fe2b 	bl	8000568 <__aeabi_f2d>
 8002912:	4602      	mov	r2, r0
 8002914:	460b      	mov	r3, r1
 8002916:	f107 0008 	add.w	r0, r7, #8
 800291a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800291e:	9400      	str	r4, [sp, #0]
 8002920:	4633      	mov	r3, r6
 8002922:	462a      	mov	r2, r5
 8002924:	4922      	ldr	r1, [pc, #136]	; (80029b0 <StartWatchDog+0x110>)
 8002926:	f019 f80f 	bl	801b948 <siprintf>
	  HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 800292a:	f107 0308 	add.w	r3, r7, #8
 800292e:	4618      	mov	r0, r3
 8002930:	f7fd fc5e 	bl	80001f0 <strlen>
 8002934:	4603      	mov	r3, r0
 8002936:	b29a      	uxth	r2, r3
 8002938:	f107 0108 	add.w	r1, r7, #8
 800293c:	f04f 33ff 	mov.w	r3, #4294967295
 8002940:	481c      	ldr	r0, [pc, #112]	; (80029b4 <StartWatchDog+0x114>)
 8002942:	f00b fde2 	bl	800e50a <HAL_UART_Transmit>
	   * does it at the same time or it's a hardfault crash
	   *
	   * Moved the other code where we write to external flash to this thread (when going to sleep)
	   */
	  //Save the time
	  MRT_saveRTCTime();
 8002946:	f001 fa03 	bl	8003d50 <MRT_saveRTCTime>

	  //Check if it's sleep time
	  if (flagA==1){
 800294a:	4b1b      	ldr	r3, [pc, #108]	; (80029b8 <StartWatchDog+0x118>)
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	2b01      	cmp	r3, #1
 8002950:	d111      	bne.n	8002976 <StartWatchDog+0xd6>
		//Update iwdg_flag
		iwdg_flag = 1;
 8002952:	4b1a      	ldr	r3, [pc, #104]	; (80029bc <StartWatchDog+0x11c>)
 8002954:	2201      	movs	r2, #1
 8002956:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8002958:	4b18      	ldr	r3, [pc, #96]	; (80029bc <StartWatchDog+0x11c>)
 800295a:	781a      	ldrb	r2, [r3, #0]
 800295c:	4b18      	ldr	r3, [pc, #96]	; (80029c0 <StartWatchDog+0x120>)
 800295e:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 8002960:	2001      	movs	r0, #1
 8002962:	f001 fce5 	bl	8004330 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8002966:	2303      	movs	r3, #3
 8002968:	2200      	movs	r2, #0
 800296a:	2101      	movs	r1, #1
 800296c:	4814      	ldr	r0, [pc, #80]	; (80029c0 <StartWatchDog+0x120>)
 800296e:	f001 fe29 	bl	80045c4 <W25qxx_WriteSector>

		//Reset to deactivate IWDG
		NVIC_SystemReset();
 8002972:	f7fe fe4b 	bl	800160c <__NVIC_SystemReset>
	  }

	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8002976:	2200      	movs	r2, #0
 8002978:	2104      	movs	r1, #4
 800297a:	4804      	ldr	r0, [pc, #16]	; (800298c <StartWatchDog+0xec>)
 800297c:	f006 fafa 	bl	8008f74 <HAL_GPIO_WritePin>

	  osDelay(1000/WD_FREQ);
 8002980:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002984:	f012 fea1 	bl	80156ca <osDelay>
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 8002988:	e78f      	b.n	80028aa <StartWatchDog+0xa>
 800298a:	bf00      	nop
 800298c:	40020800 	.word	0x40020800
 8002990:	200062f8 	.word	0x200062f8
 8002994:	20000668 	.word	0x20000668
 8002998:	20006920 	.word	0x20006920
 800299c:	2000067c 	.word	0x2000067c
 80029a0:	20000434 	.word	0x20000434
 80029a4:	20000435 	.word	0x20000435
 80029a8:	20000436 	.word	0x20000436
 80029ac:	20000428 	.word	0x20000428
 80029b0:	0801fafc 	.word	0x0801fafc
 80029b4:	20005ec4 	.word	0x20005ec4
 80029b8:	200006a8 	.word	0x200006a8
 80029bc:	20000433 	.word	0x20000433
 80029c0:	20006058 	.word	0x20006058

080029c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a04      	ldr	r2, [pc, #16]	; (80029e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d101      	bne.n	80029da <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80029d6:	f005 fd3f 	bl	8008458 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80029da:	bf00      	nop
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	40001000 	.word	0x40001000

080029e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80029ec:	bf00      	nop
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
	...

080029f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029fe:	2300      	movs	r3, #0
 8002a00:	607b      	str	r3, [r7, #4]
 8002a02:	4b12      	ldr	r3, [pc, #72]	; (8002a4c <HAL_MspInit+0x54>)
 8002a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a06:	4a11      	ldr	r2, [pc, #68]	; (8002a4c <HAL_MspInit+0x54>)
 8002a08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002a0e:	4b0f      	ldr	r3, [pc, #60]	; (8002a4c <HAL_MspInit+0x54>)
 8002a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a16:	607b      	str	r3, [r7, #4]
 8002a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	603b      	str	r3, [r7, #0]
 8002a1e:	4b0b      	ldr	r3, [pc, #44]	; (8002a4c <HAL_MspInit+0x54>)
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a22:	4a0a      	ldr	r2, [pc, #40]	; (8002a4c <HAL_MspInit+0x54>)
 8002a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a28:	6413      	str	r3, [r2, #64]	; 0x40
 8002a2a:	4b08      	ldr	r3, [pc, #32]	; (8002a4c <HAL_MspInit+0x54>)
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a32:	603b      	str	r3, [r7, #0]
 8002a34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002a36:	2200      	movs	r2, #0
 8002a38:	210f      	movs	r1, #15
 8002a3a:	f06f 0001 	mvn.w	r0, #1
 8002a3e:	f006 f89d 	bl	8008b7c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a42:	bf00      	nop
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	40023800 	.word	0x40023800

08002a50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b08a      	sub	sp, #40	; 0x28
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a58:	f107 0314 	add.w	r3, r7, #20
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]
 8002a60:	605a      	str	r2, [r3, #4]
 8002a62:	609a      	str	r2, [r3, #8]
 8002a64:	60da      	str	r2, [r3, #12]
 8002a66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a17      	ldr	r2, [pc, #92]	; (8002acc <HAL_ADC_MspInit+0x7c>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d127      	bne.n	8002ac2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	613b      	str	r3, [r7, #16]
 8002a76:	4b16      	ldr	r3, [pc, #88]	; (8002ad0 <HAL_ADC_MspInit+0x80>)
 8002a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a7a:	4a15      	ldr	r2, [pc, #84]	; (8002ad0 <HAL_ADC_MspInit+0x80>)
 8002a7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a80:	6453      	str	r3, [r2, #68]	; 0x44
 8002a82:	4b13      	ldr	r3, [pc, #76]	; (8002ad0 <HAL_ADC_MspInit+0x80>)
 8002a84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a8a:	613b      	str	r3, [r7, #16]
 8002a8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	4b0f      	ldr	r3, [pc, #60]	; (8002ad0 <HAL_ADC_MspInit+0x80>)
 8002a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a96:	4a0e      	ldr	r2, [pc, #56]	; (8002ad0 <HAL_ADC_MspInit+0x80>)
 8002a98:	f043 0301 	orr.w	r3, r3, #1
 8002a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a9e:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <HAL_ADC_MspInit+0x80>)
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	60fb      	str	r3, [r7, #12]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 8002aaa:	2340      	movs	r3, #64	; 0x40
 8002aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 8002ab6:	f107 0314 	add.w	r3, r7, #20
 8002aba:	4619      	mov	r1, r3
 8002abc:	4805      	ldr	r0, [pc, #20]	; (8002ad4 <HAL_ADC_MspInit+0x84>)
 8002abe:	f006 f895 	bl	8008bec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002ac2:	bf00      	nop
 8002ac4:	3728      	adds	r7, #40	; 0x28
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40012000 	.word	0x40012000
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40020000 	.word	0x40020000

08002ad8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b08e      	sub	sp, #56	; 0x38
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	601a      	str	r2, [r3, #0]
 8002ae8:	605a      	str	r2, [r3, #4]
 8002aea:	609a      	str	r2, [r3, #8]
 8002aec:	60da      	str	r2, [r3, #12]
 8002aee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a5c      	ldr	r2, [pc, #368]	; (8002c68 <HAL_I2C_MspInit+0x190>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d12d      	bne.n	8002b56 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002afa:	2300      	movs	r3, #0
 8002afc:	623b      	str	r3, [r7, #32]
 8002afe:	4b5b      	ldr	r3, [pc, #364]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	4a5a      	ldr	r2, [pc, #360]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002b04:	f043 0302 	orr.w	r3, r3, #2
 8002b08:	6313      	str	r3, [r2, #48]	; 0x30
 8002b0a:	4b58      	ldr	r3, [pc, #352]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	623b      	str	r3, [r7, #32]
 8002b14:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b16:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002b1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b1c:	2312      	movs	r3, #18
 8002b1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b20:	2301      	movs	r3, #1
 8002b22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b24:	2303      	movs	r3, #3
 8002b26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b28:	2304      	movs	r3, #4
 8002b2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b30:	4619      	mov	r1, r3
 8002b32:	484f      	ldr	r0, [pc, #316]	; (8002c70 <HAL_I2C_MspInit+0x198>)
 8002b34:	f006 f85a 	bl	8008bec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b38:	2300      	movs	r3, #0
 8002b3a:	61fb      	str	r3, [r7, #28]
 8002b3c:	4b4b      	ldr	r3, [pc, #300]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b40:	4a4a      	ldr	r2, [pc, #296]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002b42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b46:	6413      	str	r3, [r2, #64]	; 0x40
 8002b48:	4b48      	ldr	r3, [pc, #288]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b50:	61fb      	str	r3, [r7, #28]
 8002b52:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002b54:	e083      	b.n	8002c5e <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a46      	ldr	r2, [pc, #280]	; (8002c74 <HAL_I2C_MspInit+0x19c>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d12d      	bne.n	8002bbc <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b60:	2300      	movs	r3, #0
 8002b62:	61bb      	str	r3, [r7, #24]
 8002b64:	4b41      	ldr	r3, [pc, #260]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b68:	4a40      	ldr	r2, [pc, #256]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002b6a:	f043 0302 	orr.w	r3, r3, #2
 8002b6e:	6313      	str	r3, [r2, #48]	; 0x30
 8002b70:	4b3e      	ldr	r3, [pc, #248]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	61bb      	str	r3, [r7, #24]
 8002b7a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002b7c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002b80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b82:	2312      	movs	r3, #18
 8002b84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b86:	2301      	movs	r3, #1
 8002b88:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002b8e:	2304      	movs	r3, #4
 8002b90:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b96:	4619      	mov	r1, r3
 8002b98:	4835      	ldr	r0, [pc, #212]	; (8002c70 <HAL_I2C_MspInit+0x198>)
 8002b9a:	f006 f827 	bl	8008bec <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	617b      	str	r3, [r7, #20]
 8002ba2:	4b32      	ldr	r3, [pc, #200]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba6:	4a31      	ldr	r2, [pc, #196]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002ba8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002bac:	6413      	str	r3, [r2, #64]	; 0x40
 8002bae:	4b2f      	ldr	r3, [pc, #188]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bb6:	617b      	str	r3, [r7, #20]
 8002bb8:	697b      	ldr	r3, [r7, #20]
}
 8002bba:	e050      	b.n	8002c5e <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a2d      	ldr	r2, [pc, #180]	; (8002c78 <HAL_I2C_MspInit+0x1a0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d14b      	bne.n	8002c5e <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	613b      	str	r3, [r7, #16]
 8002bca:	4b28      	ldr	r3, [pc, #160]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bce:	4a27      	ldr	r2, [pc, #156]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002bd0:	f043 0304 	orr.w	r3, r3, #4
 8002bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002bd6:	4b25      	ldr	r3, [pc, #148]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bda:	f003 0304 	and.w	r3, r3, #4
 8002bde:	613b      	str	r3, [r7, #16]
 8002be0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	60fb      	str	r3, [r7, #12]
 8002be6:	4b21      	ldr	r3, [pc, #132]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	4a20      	ldr	r2, [pc, #128]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002bec:	f043 0301 	orr.w	r3, r3, #1
 8002bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bf2:	4b1e      	ldr	r3, [pc, #120]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	60fb      	str	r3, [r7, #12]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002bfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c04:	2312      	movs	r3, #18
 8002c06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002c10:	2304      	movs	r3, #4
 8002c12:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4818      	ldr	r0, [pc, #96]	; (8002c7c <HAL_I2C_MspInit+0x1a4>)
 8002c1c:	f005 ffe6 	bl	8008bec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002c20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c26:	2312      	movs	r3, #18
 8002c28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002c32:	2304      	movs	r3, #4
 8002c34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	4810      	ldr	r0, [pc, #64]	; (8002c80 <HAL_I2C_MspInit+0x1a8>)
 8002c3e:	f005 ffd5 	bl	8008bec <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002c42:	2300      	movs	r3, #0
 8002c44:	60bb      	str	r3, [r7, #8]
 8002c46:	4b09      	ldr	r3, [pc, #36]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	4a08      	ldr	r2, [pc, #32]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002c4c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c50:	6413      	str	r3, [r2, #64]	; 0x40
 8002c52:	4b06      	ldr	r3, [pc, #24]	; (8002c6c <HAL_I2C_MspInit+0x194>)
 8002c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c56:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c5a:	60bb      	str	r3, [r7, #8]
 8002c5c:	68bb      	ldr	r3, [r7, #8]
}
 8002c5e:	bf00      	nop
 8002c60:	3738      	adds	r7, #56	; 0x38
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40005400 	.word	0x40005400
 8002c6c:	40023800 	.word	0x40023800
 8002c70:	40020400 	.word	0x40020400
 8002c74:	40005800 	.word	0x40005800
 8002c78:	40005c00 	.word	0x40005c00
 8002c7c:	40020800 	.word	0x40020800
 8002c80:	40020000 	.word	0x40020000

08002c84 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b08e      	sub	sp, #56	; 0x38
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c8c:	f107 0308 	add.w	r3, r7, #8
 8002c90:	2230      	movs	r2, #48	; 0x30
 8002c92:	2100      	movs	r1, #0
 8002c94:	4618      	mov	r0, r3
 8002c96:	f017 fdd9 	bl	801a84c <memset>
  if(hrtc->Instance==RTC)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a10      	ldr	r2, [pc, #64]	; (8002ce0 <HAL_RTC_MspInit+0x5c>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d119      	bne.n	8002cd8 <HAL_RTC_MspInit+0x54>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002ca4:	2320      	movs	r3, #32
 8002ca6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002ca8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cac:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002cae:	f107 0308 	add.w	r3, r7, #8
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f009 f8b8 	bl	800be28 <HAL_RCCEx_PeriphCLKConfig>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002cbe:	f7ff fe93 	bl	80029e8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002cc2:	4b08      	ldr	r3, [pc, #32]	; (8002ce4 <HAL_RTC_MspInit+0x60>)
 8002cc4:	2201      	movs	r2, #1
 8002cc6:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8002cc8:	2200      	movs	r2, #0
 8002cca:	2105      	movs	r1, #5
 8002ccc:	2029      	movs	r0, #41	; 0x29
 8002cce:	f005 ff55 	bl	8008b7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002cd2:	2029      	movs	r0, #41	; 0x29
 8002cd4:	f005 ff6e 	bl	8008bb4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002cd8:	bf00      	nop
 8002cda:	3738      	adds	r7, #56	; 0x38
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}
 8002ce0:	40002800 	.word	0x40002800
 8002ce4:	42470e3c 	.word	0x42470e3c

08002ce8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b08e      	sub	sp, #56	; 0x38
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	605a      	str	r2, [r3, #4]
 8002cfa:	609a      	str	r2, [r3, #8]
 8002cfc:	60da      	str	r2, [r3, #12]
 8002cfe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a4c      	ldr	r2, [pc, #304]	; (8002e38 <HAL_SPI_MspInit+0x150>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d12d      	bne.n	8002d66 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	623b      	str	r3, [r7, #32]
 8002d0e:	4b4b      	ldr	r3, [pc, #300]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d12:	4a4a      	ldr	r2, [pc, #296]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d18:	6413      	str	r3, [r2, #64]	; 0x40
 8002d1a:	4b48      	ldr	r3, [pc, #288]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d22:	623b      	str	r3, [r7, #32]
 8002d24:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d26:	2300      	movs	r3, #0
 8002d28:	61fb      	str	r3, [r7, #28]
 8002d2a:	4b44      	ldr	r3, [pc, #272]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2e:	4a43      	ldr	r2, [pc, #268]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d30:	f043 0302 	orr.w	r3, r3, #2
 8002d34:	6313      	str	r3, [r2, #48]	; 0x30
 8002d36:	4b41      	ldr	r3, [pc, #260]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	61fb      	str	r3, [r7, #28]
 8002d40:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002d42:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002d46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d48:	2302      	movs	r3, #2
 8002d4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d50:	2303      	movs	r3, #3
 8002d52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d54:	2305      	movs	r3, #5
 8002d56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d5c:	4619      	mov	r1, r3
 8002d5e:	4838      	ldr	r0, [pc, #224]	; (8002e40 <HAL_SPI_MspInit+0x158>)
 8002d60:	f005 ff44 	bl	8008bec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002d64:	e064      	b.n	8002e30 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI4)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a36      	ldr	r2, [pc, #216]	; (8002e44 <HAL_SPI_MspInit+0x15c>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d12d      	bne.n	8002dcc <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002d70:	2300      	movs	r3, #0
 8002d72:	61bb      	str	r3, [r7, #24]
 8002d74:	4b31      	ldr	r3, [pc, #196]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d78:	4a30      	ldr	r2, [pc, #192]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d7a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002d7e:	6453      	str	r3, [r2, #68]	; 0x44
 8002d80:	4b2e      	ldr	r3, [pc, #184]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d88:	61bb      	str	r3, [r7, #24]
 8002d8a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	617b      	str	r3, [r7, #20]
 8002d90:	4b2a      	ldr	r3, [pc, #168]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d94:	4a29      	ldr	r2, [pc, #164]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d96:	f043 0310 	orr.w	r3, r3, #16
 8002d9a:	6313      	str	r3, [r2, #48]	; 0x30
 8002d9c:	4b27      	ldr	r3, [pc, #156]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da0:	f003 0310 	and.w	r3, r3, #16
 8002da4:	617b      	str	r3, [r7, #20]
 8002da6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002da8:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002dac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dae:	2302      	movs	r3, #2
 8002db0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db2:	2300      	movs	r3, #0
 8002db4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db6:	2303      	movs	r3, #3
 8002db8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002dba:	2305      	movs	r3, #5
 8002dbc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002dbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4820      	ldr	r0, [pc, #128]	; (8002e48 <HAL_SPI_MspInit+0x160>)
 8002dc6:	f005 ff11 	bl	8008bec <HAL_GPIO_Init>
}
 8002dca:	e031      	b.n	8002e30 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a1e      	ldr	r2, [pc, #120]	; (8002e4c <HAL_SPI_MspInit+0x164>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d12c      	bne.n	8002e30 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	613b      	str	r3, [r7, #16]
 8002dda:	4b18      	ldr	r3, [pc, #96]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dde:	4a17      	ldr	r2, [pc, #92]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002de0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002de4:	6453      	str	r3, [r2, #68]	; 0x44
 8002de6:	4b15      	ldr	r3, [pc, #84]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dee:	613b      	str	r3, [r7, #16]
 8002df0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002df2:	2300      	movs	r3, #0
 8002df4:	60fb      	str	r3, [r7, #12]
 8002df6:	4b11      	ldr	r3, [pc, #68]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfa:	4a10      	ldr	r2, [pc, #64]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002dfc:	f043 0320 	orr.w	r3, r3, #32
 8002e00:	6313      	str	r3, [r2, #48]	; 0x30
 8002e02:	4b0e      	ldr	r3, [pc, #56]	; (8002e3c <HAL_SPI_MspInit+0x154>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	f003 0320 	and.w	r3, r3, #32
 8002e0a:	60fb      	str	r3, [r7, #12]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002e0e:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002e12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e14:	2302      	movs	r3, #2
 8002e16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002e20:	2305      	movs	r3, #5
 8002e22:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002e24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e28:	4619      	mov	r1, r3
 8002e2a:	4809      	ldr	r0, [pc, #36]	; (8002e50 <HAL_SPI_MspInit+0x168>)
 8002e2c:	f005 fede 	bl	8008bec <HAL_GPIO_Init>
}
 8002e30:	bf00      	nop
 8002e32:	3738      	adds	r7, #56	; 0x38
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40003800 	.word	0x40003800
 8002e3c:	40023800 	.word	0x40023800
 8002e40:	40020400 	.word	0x40020400
 8002e44:	40013400 	.word	0x40013400
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	40015000 	.word	0x40015000
 8002e50:	40021400 	.word	0x40021400

08002e54 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e64:	d10d      	bne.n	8002e82 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e66:	2300      	movs	r3, #0
 8002e68:	60fb      	str	r3, [r7, #12]
 8002e6a:	4b09      	ldr	r3, [pc, #36]	; (8002e90 <HAL_TIM_PWM_MspInit+0x3c>)
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6e:	4a08      	ldr	r2, [pc, #32]	; (8002e90 <HAL_TIM_PWM_MspInit+0x3c>)
 8002e70:	f043 0301 	orr.w	r3, r3, #1
 8002e74:	6413      	str	r3, [r2, #64]	; 0x40
 8002e76:	4b06      	ldr	r3, [pc, #24]	; (8002e90 <HAL_TIM_PWM_MspInit+0x3c>)
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	60fb      	str	r3, [r7, #12]
 8002e80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002e82:	bf00      	nop
 8002e84:	3714      	adds	r7, #20
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	40023800 	.word	0x40023800

08002e94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b088      	sub	sp, #32
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e9c:	f107 030c 	add.w	r3, r7, #12
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	605a      	str	r2, [r3, #4]
 8002ea6:	609a      	str	r2, [r3, #8]
 8002ea8:	60da      	str	r2, [r3, #12]
 8002eaa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eb4:	d11d      	bne.n	8002ef2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60bb      	str	r3, [r7, #8]
 8002eba:	4b10      	ldr	r3, [pc, #64]	; (8002efc <HAL_TIM_MspPostInit+0x68>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	4a0f      	ldr	r2, [pc, #60]	; (8002efc <HAL_TIM_MspPostInit+0x68>)
 8002ec0:	f043 0301 	orr.w	r3, r3, #1
 8002ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec6:	4b0d      	ldr	r3, [pc, #52]	; (8002efc <HAL_TIM_MspPostInit+0x68>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	60bb      	str	r3, [r7, #8]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8002ed2:	2304      	movs	r3, #4
 8002ed4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eda:	2300      	movs	r3, #0
 8002edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8002ee6:	f107 030c 	add.w	r3, r7, #12
 8002eea:	4619      	mov	r1, r3
 8002eec:	4804      	ldr	r0, [pc, #16]	; (8002f00 <HAL_TIM_MspPostInit+0x6c>)
 8002eee:	f005 fe7d 	bl	8008bec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002ef2:	bf00      	nop
 8002ef4:	3720      	adds	r7, #32
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	40023800 	.word	0x40023800
 8002f00:	40020000 	.word	0x40020000

08002f04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b08e      	sub	sp, #56	; 0x38
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	605a      	str	r2, [r3, #4]
 8002f16:	609a      	str	r2, [r3, #8]
 8002f18:	60da      	str	r2, [r3, #12]
 8002f1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART8)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a4b      	ldr	r2, [pc, #300]	; (8003050 <HAL_UART_MspInit+0x14c>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d12c      	bne.n	8002f80 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8002f26:	2300      	movs	r3, #0
 8002f28:	623b      	str	r3, [r7, #32]
 8002f2a:	4b4a      	ldr	r3, [pc, #296]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	4a49      	ldr	r2, [pc, #292]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002f30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002f34:	6413      	str	r3, [r2, #64]	; 0x40
 8002f36:	4b47      	ldr	r3, [pc, #284]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002f3e:	623b      	str	r3, [r7, #32]
 8002f40:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	61fb      	str	r3, [r7, #28]
 8002f46:	4b43      	ldr	r3, [pc, #268]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4a:	4a42      	ldr	r2, [pc, #264]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002f4c:	f043 0310 	orr.w	r3, r3, #16
 8002f50:	6313      	str	r3, [r2, #48]	; 0x30
 8002f52:	4b40      	ldr	r3, [pc, #256]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f56:	f003 0310 	and.w	r3, r3, #16
 8002f5a:	61fb      	str	r3, [r7, #28]
 8002f5c:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f62:	2302      	movs	r3, #2
 8002f64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f66:	2300      	movs	r3, #0
 8002f68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002f6e:	2308      	movs	r3, #8
 8002f70:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f76:	4619      	mov	r1, r3
 8002f78:	4837      	ldr	r0, [pc, #220]	; (8003058 <HAL_UART_MspInit+0x154>)
 8002f7a:	f005 fe37 	bl	8008bec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002f7e:	e063      	b.n	8003048 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART3)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a35      	ldr	r2, [pc, #212]	; (800305c <HAL_UART_MspInit+0x158>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d12d      	bne.n	8002fe6 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61bb      	str	r3, [r7, #24]
 8002f8e:	4b31      	ldr	r3, [pc, #196]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	4a30      	ldr	r2, [pc, #192]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002f94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f98:	6413      	str	r3, [r2, #64]	; 0x40
 8002f9a:	4b2e      	ldr	r3, [pc, #184]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fa2:	61bb      	str	r3, [r7, #24]
 8002fa4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	617b      	str	r3, [r7, #20]
 8002faa:	4b2a      	ldr	r3, [pc, #168]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fae:	4a29      	ldr	r2, [pc, #164]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002fb0:	f043 0308 	orr.w	r3, r3, #8
 8002fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fb6:	4b27      	ldr	r3, [pc, #156]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fba:	f003 0308 	and.w	r3, r3, #8
 8002fbe:	617b      	str	r3, [r7, #20]
 8002fc0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 8002fc2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002fc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc8:	2302      	movs	r3, #2
 8002fca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002fd4:	2307      	movs	r3, #7
 8002fd6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4820      	ldr	r0, [pc, #128]	; (8003060 <HAL_UART_MspInit+0x15c>)
 8002fe0:	f005 fe04 	bl	8008bec <HAL_GPIO_Init>
}
 8002fe4:	e030      	b.n	8003048 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART6)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a1e      	ldr	r2, [pc, #120]	; (8003064 <HAL_UART_MspInit+0x160>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d12b      	bne.n	8003048 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	613b      	str	r3, [r7, #16]
 8002ff4:	4b17      	ldr	r3, [pc, #92]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002ff6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff8:	4a16      	ldr	r2, [pc, #88]	; (8003054 <HAL_UART_MspInit+0x150>)
 8002ffa:	f043 0320 	orr.w	r3, r3, #32
 8002ffe:	6453      	str	r3, [r2, #68]	; 0x44
 8003000:	4b14      	ldr	r3, [pc, #80]	; (8003054 <HAL_UART_MspInit+0x150>)
 8003002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003004:	f003 0320 	and.w	r3, r3, #32
 8003008:	613b      	str	r3, [r7, #16]
 800300a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800300c:	2300      	movs	r3, #0
 800300e:	60fb      	str	r3, [r7, #12]
 8003010:	4b10      	ldr	r3, [pc, #64]	; (8003054 <HAL_UART_MspInit+0x150>)
 8003012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003014:	4a0f      	ldr	r2, [pc, #60]	; (8003054 <HAL_UART_MspInit+0x150>)
 8003016:	f043 0304 	orr.w	r3, r3, #4
 800301a:	6313      	str	r3, [r2, #48]	; 0x30
 800301c:	4b0d      	ldr	r3, [pc, #52]	; (8003054 <HAL_UART_MspInit+0x150>)
 800301e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	60fb      	str	r3, [r7, #12]
 8003026:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 8003028:	23c0      	movs	r3, #192	; 0xc0
 800302a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302c:	2302      	movs	r3, #2
 800302e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003030:	2300      	movs	r3, #0
 8003032:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003034:	2303      	movs	r3, #3
 8003036:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003038:	2308      	movs	r3, #8
 800303a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800303c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003040:	4619      	mov	r1, r3
 8003042:	4809      	ldr	r0, [pc, #36]	; (8003068 <HAL_UART_MspInit+0x164>)
 8003044:	f005 fdd2 	bl	8008bec <HAL_GPIO_Init>
}
 8003048:	bf00      	nop
 800304a:	3738      	adds	r7, #56	; 0x38
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40007c00 	.word	0x40007c00
 8003054:	40023800 	.word	0x40023800
 8003058:	40021000 	.word	0x40021000
 800305c:	40004800 	.word	0x40004800
 8003060:	40020c00 	.word	0x40020c00
 8003064:	40011400 	.word	0x40011400
 8003068:	40020800 	.word	0x40020800

0800306c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b08c      	sub	sp, #48	; 0x30
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003074:	2300      	movs	r3, #0
 8003076:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003078:	2300      	movs	r3, #0
 800307a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800307c:	2200      	movs	r2, #0
 800307e:	6879      	ldr	r1, [r7, #4]
 8003080:	2036      	movs	r0, #54	; 0x36
 8003082:	f005 fd7b 	bl	8008b7c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003086:	2036      	movs	r0, #54	; 0x36
 8003088:	f005 fd94 	bl	8008bb4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800308c:	2300      	movs	r3, #0
 800308e:	60fb      	str	r3, [r7, #12]
 8003090:	4b1f      	ldr	r3, [pc, #124]	; (8003110 <HAL_InitTick+0xa4>)
 8003092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003094:	4a1e      	ldr	r2, [pc, #120]	; (8003110 <HAL_InitTick+0xa4>)
 8003096:	f043 0310 	orr.w	r3, r3, #16
 800309a:	6413      	str	r3, [r2, #64]	; 0x40
 800309c:	4b1c      	ldr	r3, [pc, #112]	; (8003110 <HAL_InitTick+0xa4>)
 800309e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a0:	f003 0310 	and.w	r3, r3, #16
 80030a4:	60fb      	str	r3, [r7, #12]
 80030a6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80030a8:	f107 0210 	add.w	r2, r7, #16
 80030ac:	f107 0314 	add.w	r3, r7, #20
 80030b0:	4611      	mov	r1, r2
 80030b2:	4618      	mov	r0, r3
 80030b4:	f008 fe86 	bl	800bdc4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80030b8:	f008 fe5c 	bl	800bd74 <HAL_RCC_GetPCLK1Freq>
 80030bc:	4603      	mov	r3, r0
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80030c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030c4:	4a13      	ldr	r2, [pc, #76]	; (8003114 <HAL_InitTick+0xa8>)
 80030c6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ca:	0c9b      	lsrs	r3, r3, #18
 80030cc:	3b01      	subs	r3, #1
 80030ce:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80030d0:	4b11      	ldr	r3, [pc, #68]	; (8003118 <HAL_InitTick+0xac>)
 80030d2:	4a12      	ldr	r2, [pc, #72]	; (800311c <HAL_InitTick+0xb0>)
 80030d4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80030d6:	4b10      	ldr	r3, [pc, #64]	; (8003118 <HAL_InitTick+0xac>)
 80030d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80030dc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80030de:	4a0e      	ldr	r2, [pc, #56]	; (8003118 <HAL_InitTick+0xac>)
 80030e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80030e4:	4b0c      	ldr	r3, [pc, #48]	; (8003118 <HAL_InitTick+0xac>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ea:	4b0b      	ldr	r3, [pc, #44]	; (8003118 <HAL_InitTick+0xac>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80030f0:	4809      	ldr	r0, [pc, #36]	; (8003118 <HAL_InitTick+0xac>)
 80030f2:	f00a fbd1 	bl	800d898 <HAL_TIM_Base_Init>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d104      	bne.n	8003106 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80030fc:	4806      	ldr	r0, [pc, #24]	; (8003118 <HAL_InitTick+0xac>)
 80030fe:	f00a fc25 	bl	800d94c <HAL_TIM_Base_Start_IT>
 8003102:	4603      	mov	r3, r0
 8003104:	e000      	b.n	8003108 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
}
 8003108:	4618      	mov	r0, r3
 800310a:	3730      	adds	r7, #48	; 0x30
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40023800 	.word	0x40023800
 8003114:	431bde83 	.word	0x431bde83
 8003118:	20006cac 	.word	0x20006cac
 800311c:	40001000 	.word	0x40001000

08003120 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003124:	bf00      	nop
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr

0800312e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800312e:	b480      	push	{r7}
 8003130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003132:	e7fe      	b.n	8003132 <HardFault_Handler+0x4>

08003134 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003138:	e7fe      	b.n	8003138 <MemManage_Handler+0x4>

0800313a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800313a:	b480      	push	{r7}
 800313c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800313e:	e7fe      	b.n	800313e <BusFault_Handler+0x4>

08003140 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003144:	e7fe      	b.n	8003144 <UsageFault_Handler+0x4>

08003146 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003146:	b480      	push	{r7}
 8003148:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800314a:	bf00      	nop
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003158:	2001      	movs	r0, #1
 800315a:	f005 ff25 	bl	8008fa8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800315e:	bf00      	nop
 8003160:	bd80      	pop	{r7, pc}
	...

08003164 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003168:	4802      	ldr	r0, [pc, #8]	; (8003174 <RTC_Alarm_IRQHandler+0x10>)
 800316a:	f009 fbf5 	bl	800c958 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800316e:	bf00      	nop
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20006920 	.word	0x20006920

08003178 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800317c:	4802      	ldr	r0, [pc, #8]	; (8003188 <TIM6_DAC_IRQHandler+0x10>)
 800317e:	f00a fca4 	bl	800daca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003182:	bf00      	nop
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	20006cac 	.word	0x20006cac

0800318c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003190:	4802      	ldr	r0, [pc, #8]	; (800319c <OTG_FS_IRQHandler+0x10>)
 8003192:	f007 f933 	bl	800a3fc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003196:	bf00      	nop
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	20008ba0 	.word	0x20008ba0

080031a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
	return 1;
 80031a4:	2301      	movs	r3, #1
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <_kill>:

int _kill(int pid, int sig)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80031ba:	f017 f9f3 	bl	801a5a4 <__errno>
 80031be:	4603      	mov	r3, r0
 80031c0:	2216      	movs	r2, #22
 80031c2:	601a      	str	r2, [r3, #0]
	return -1;
 80031c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <_exit>:

void _exit (int status)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80031d8:	f04f 31ff 	mov.w	r1, #4294967295
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f7ff ffe7 	bl	80031b0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80031e2:	e7fe      	b.n	80031e2 <_exit+0x12>

080031e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031f0:	2300      	movs	r3, #0
 80031f2:	617b      	str	r3, [r7, #20]
 80031f4:	e00a      	b.n	800320c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80031f6:	f3af 8000 	nop.w
 80031fa:	4601      	mov	r1, r0
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	1c5a      	adds	r2, r3, #1
 8003200:	60ba      	str	r2, [r7, #8]
 8003202:	b2ca      	uxtb	r2, r1
 8003204:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	3301      	adds	r3, #1
 800320a:	617b      	str	r3, [r7, #20]
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	429a      	cmp	r2, r3
 8003212:	dbf0      	blt.n	80031f6 <_read+0x12>
	}

return len;
 8003214:	687b      	ldr	r3, [r7, #4]
}
 8003216:	4618      	mov	r0, r3
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}

0800321e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800321e:	b580      	push	{r7, lr}
 8003220:	b086      	sub	sp, #24
 8003222:	af00      	add	r7, sp, #0
 8003224:	60f8      	str	r0, [r7, #12]
 8003226:	60b9      	str	r1, [r7, #8]
 8003228:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800322a:	2300      	movs	r3, #0
 800322c:	617b      	str	r3, [r7, #20]
 800322e:	e009      	b.n	8003244 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	1c5a      	adds	r2, r3, #1
 8003234:	60ba      	str	r2, [r7, #8]
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	4618      	mov	r0, r3
 800323a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	3301      	adds	r3, #1
 8003242:	617b      	str	r3, [r7, #20]
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	429a      	cmp	r2, r3
 800324a:	dbf1      	blt.n	8003230 <_write+0x12>
	}
	return len;
 800324c:	687b      	ldr	r3, [r7, #4]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3718      	adds	r7, #24
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <_close>:

int _close(int file)
{
 8003256:	b480      	push	{r7}
 8003258:	b083      	sub	sp, #12
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
	return -1;
 800325e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003262:	4618      	mov	r0, r3
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr

0800326e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800326e:	b480      	push	{r7}
 8003270:	b083      	sub	sp, #12
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
 8003276:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800327e:	605a      	str	r2, [r3, #4]
	return 0;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <_isatty>:

int _isatty(int file)
{
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
	return 1;
 8003296:	2301      	movs	r3, #1
}
 8003298:	4618      	mov	r0, r3
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
	return 0;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3714      	adds	r7, #20
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
	...

080032c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b086      	sub	sp, #24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032c8:	4a14      	ldr	r2, [pc, #80]	; (800331c <_sbrk+0x5c>)
 80032ca:	4b15      	ldr	r3, [pc, #84]	; (8003320 <_sbrk+0x60>)
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032d4:	4b13      	ldr	r3, [pc, #76]	; (8003324 <_sbrk+0x64>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d102      	bne.n	80032e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032dc:	4b11      	ldr	r3, [pc, #68]	; (8003324 <_sbrk+0x64>)
 80032de:	4a12      	ldr	r2, [pc, #72]	; (8003328 <_sbrk+0x68>)
 80032e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032e2:	4b10      	ldr	r3, [pc, #64]	; (8003324 <_sbrk+0x64>)
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4413      	add	r3, r2
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d207      	bcs.n	8003300 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032f0:	f017 f958 	bl	801a5a4 <__errno>
 80032f4:	4603      	mov	r3, r0
 80032f6:	220c      	movs	r2, #12
 80032f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032fa:	f04f 33ff 	mov.w	r3, #4294967295
 80032fe:	e009      	b.n	8003314 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003300:	4b08      	ldr	r3, [pc, #32]	; (8003324 <_sbrk+0x64>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003306:	4b07      	ldr	r3, [pc, #28]	; (8003324 <_sbrk+0x64>)
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4413      	add	r3, r2
 800330e:	4a05      	ldr	r2, [pc, #20]	; (8003324 <_sbrk+0x64>)
 8003310:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003312:	68fb      	ldr	r3, [r7, #12]
}
 8003314:	4618      	mov	r0, r3
 8003316:	3718      	adds	r7, #24
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	20030000 	.word	0x20030000
 8003320:	00000400 	.word	0x00000400
 8003324:	2000042c 	.word	0x2000042c
 8003328:	20008fb8 	.word	0x20008fb8

0800332c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003330:	4b08      	ldr	r3, [pc, #32]	; (8003354 <SystemInit+0x28>)
 8003332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003336:	4a07      	ldr	r2, [pc, #28]	; (8003354 <SystemInit+0x28>)
 8003338:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800333c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003340:	4b04      	ldr	r3, [pc, #16]	; (8003354 <SystemInit+0x28>)
 8003342:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003346:	609a      	str	r2, [r3, #8]
#endif
}
 8003348:	bf00      	nop
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	e000ed00 	.word	0xe000ed00

08003358 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003358:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003390 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800335c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800335e:	e003      	b.n	8003368 <LoopCopyDataInit>

08003360 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003360:	4b0c      	ldr	r3, [pc, #48]	; (8003394 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003362:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003364:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003366:	3104      	adds	r1, #4

08003368 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003368:	480b      	ldr	r0, [pc, #44]	; (8003398 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800336a:	4b0c      	ldr	r3, [pc, #48]	; (800339c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800336c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800336e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003370:	d3f6      	bcc.n	8003360 <CopyDataInit>
  ldr  r2, =_sbss
 8003372:	4a0b      	ldr	r2, [pc, #44]	; (80033a0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003374:	e002      	b.n	800337c <LoopFillZerobss>

08003376 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003376:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003378:	f842 3b04 	str.w	r3, [r2], #4

0800337c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800337c:	4b09      	ldr	r3, [pc, #36]	; (80033a4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800337e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003380:	d3f9      	bcc.n	8003376 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003382:	f7ff ffd3 	bl	800332c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003386:	f017 fa09 	bl	801a79c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800338a:	f7fe f955 	bl	8001638 <main>
  bx  lr    
 800338e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003390:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003394:	08021c5c 	.word	0x08021c5c
  ldr  r0, =_sdata
 8003398:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800339c:	200003cc 	.word	0x200003cc
  ldr  r2, =_sbss
 80033a0:	200003cc 	.word	0x200003cc
  ldr  r3, = _ebss
 80033a4:	20008fb8 	.word	0x20008fb8

080033a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033a8:	e7fe      	b.n	80033a8 <ADC_IRQHandler>
	...

080033ac <GPS_Poll>:
UART_HandleTypeDef* SERIAL_USART;



void GPS_Poll(float *latitude, float *longitude, float *time)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08c      	sub	sp, #48	; 0x30
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]
	uint16_t max_loop_count = 100;
 80033b8:	2364      	movs	r3, #100	; 0x64
 80033ba:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t loop_count = 0;
 80033bc:	2300      	movs	r3, #0
 80033be:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int done = 0;
 80033c0:	2300      	movs	r3, #0
 80033c2:	62bb      	str	r3, [r7, #40]	; 0x28
	while(loop_count < max_loop_count && !done){
 80033c4:	e073      	b.n	80034ae <GPS_Poll+0x102>
		HAL_UART_Receive(GPS_USART, (uint8_t*)&rx_current, 1, 100);
 80033c6:	4b3f      	ldr	r3, [pc, #252]	; (80034c4 <GPS_Poll+0x118>)
 80033c8:	6818      	ldr	r0, [r3, #0]
 80033ca:	2364      	movs	r3, #100	; 0x64
 80033cc:	2201      	movs	r2, #1
 80033ce:	493e      	ldr	r1, [pc, #248]	; (80034c8 <GPS_Poll+0x11c>)
 80033d0:	f00b f92d 	bl	800e62e <HAL_UART_Receive>
		//HAL_UART_Transmit(&huart1, (uint8_t*)&rx_current, 1, 100);
		if (rx_current != '\n' && rx_index < sizeof(rx_buffer)) {
 80033d4:	4b3c      	ldr	r3, [pc, #240]	; (80034c8 <GPS_Poll+0x11c>)
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	2b0a      	cmp	r3, #10
 80033da:	d00f      	beq.n	80033fc <GPS_Poll+0x50>
 80033dc:	4b3b      	ldr	r3, [pc, #236]	; (80034cc <GPS_Poll+0x120>)
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	2b63      	cmp	r3, #99	; 0x63
 80033e2:	d80b      	bhi.n	80033fc <GPS_Poll+0x50>
			rx_buffer[rx_index++] = rx_current;
 80033e4:	4b39      	ldr	r3, [pc, #228]	; (80034cc <GPS_Poll+0x120>)
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	1c5a      	adds	r2, r3, #1
 80033ea:	b2d1      	uxtb	r1, r2
 80033ec:	4a37      	ldr	r2, [pc, #220]	; (80034cc <GPS_Poll+0x120>)
 80033ee:	7011      	strb	r1, [r2, #0]
 80033f0:	461a      	mov	r2, r3
 80033f2:	4b35      	ldr	r3, [pc, #212]	; (80034c8 <GPS_Poll+0x11c>)
 80033f4:	7819      	ldrb	r1, [r3, #0]
 80033f6:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <GPS_Poll+0x124>)
 80033f8:	5499      	strb	r1, [r3, r2]
 80033fa:	e021      	b.n	8003440 <GPS_Poll+0x94>
		} else {
			if(GPS_validate((char*) rx_buffer)){
 80033fc:	4834      	ldr	r0, [pc, #208]	; (80034d0 <GPS_Poll+0x124>)
 80033fe:	f000 f86b 	bl	80034d8 <GPS_validate>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d013      	beq.n	8003430 <GPS_Poll+0x84>
				if(GPS_parse((char*) rx_buffer)){
 8003408:	4831      	ldr	r0, [pc, #196]	; (80034d0 <GPS_Poll+0x124>)
 800340a:	f000 f8c7 	bl	800359c <GPS_parse>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d00d      	beq.n	8003430 <GPS_Poll+0x84>
					*latitude = GPS.dec_latitude;
 8003414:	4b2f      	ldr	r3, [pc, #188]	; (80034d4 <GPS_Poll+0x128>)
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	601a      	str	r2, [r3, #0]
					*longitude = GPS.dec_longitude;
 800341c:	4b2d      	ldr	r3, [pc, #180]	; (80034d4 <GPS_Poll+0x128>)
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	601a      	str	r2, [r3, #0]
					*time = GPS.utc_time;
 8003424:	4b2b      	ldr	r3, [pc, #172]	; (80034d4 <GPS_Poll+0x128>)
 8003426:	695a      	ldr	r2, [r3, #20]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	601a      	str	r2, [r3, #0]
					done = 1;
 800342c:	2301      	movs	r3, #1
 800342e:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			rx_index = 0;
 8003430:	4b26      	ldr	r3, [pc, #152]	; (80034cc <GPS_Poll+0x120>)
 8003432:	2200      	movs	r2, #0
 8003434:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 8003436:	2264      	movs	r2, #100	; 0x64
 8003438:	2100      	movs	r1, #0
 800343a:	4825      	ldr	r0, [pc, #148]	; (80034d0 <GPS_Poll+0x124>)
 800343c:	f017 fa06 	bl	801a84c <memset>
		}

		// f437 usart doesnt have these flags in hardware, use software to clear the flags
		// (check docstring for __HAL_UART_CLEAR_FLAG function)
		__HAL_UART_CLEAR_OREFLAG(GPS_USART);
 8003440:	2300      	movs	r3, #0
 8003442:	623b      	str	r3, [r7, #32]
 8003444:	4b1f      	ldr	r3, [pc, #124]	; (80034c4 <GPS_Poll+0x118>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	623b      	str	r3, [r7, #32]
 800344e:	4b1d      	ldr	r3, [pc, #116]	; (80034c4 <GPS_Poll+0x118>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	623b      	str	r3, [r7, #32]
 8003458:	6a3b      	ldr	r3, [r7, #32]
		__HAL_UART_CLEAR_NEFLAG(GPS_USART);
 800345a:	2300      	movs	r3, #0
 800345c:	61fb      	str	r3, [r7, #28]
 800345e:	4b19      	ldr	r3, [pc, #100]	; (80034c4 <GPS_Poll+0x118>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	61fb      	str	r3, [r7, #28]
 8003468:	4b16      	ldr	r3, [pc, #88]	; (80034c4 <GPS_Poll+0x118>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	61fb      	str	r3, [r7, #28]
 8003472:	69fb      	ldr	r3, [r7, #28]
		__HAL_UART_CLEAR_PEFLAG(GPS_USART);
 8003474:	2300      	movs	r3, #0
 8003476:	61bb      	str	r3, [r7, #24]
 8003478:	4b12      	ldr	r3, [pc, #72]	; (80034c4 <GPS_Poll+0x118>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	61bb      	str	r3, [r7, #24]
 8003482:	4b10      	ldr	r3, [pc, #64]	; (80034c4 <GPS_Poll+0x118>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	61bb      	str	r3, [r7, #24]
 800348c:	69bb      	ldr	r3, [r7, #24]
		__HAL_UART_CLEAR_FEFLAG(GPS_USART);
 800348e:	2300      	movs	r3, #0
 8003490:	617b      	str	r3, [r7, #20]
 8003492:	4b0c      	ldr	r3, [pc, #48]	; (80034c4 <GPS_Poll+0x118>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	617b      	str	r3, [r7, #20]
 800349c:	4b09      	ldr	r3, [pc, #36]	; (80034c4 <GPS_Poll+0x118>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	617b      	str	r3, [r7, #20]
 80034a6:	697b      	ldr	r3, [r7, #20]

		loop_count++;
 80034a8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80034aa:	3301      	adds	r3, #1
 80034ac:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(loop_count < max_loop_count && !done){
 80034ae:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80034b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d202      	bcs.n	80034bc <GPS_Poll+0x110>
 80034b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d084      	beq.n	80033c6 <GPS_Poll+0x1a>
	}
}
 80034bc:	bf00      	nop
 80034be:	3730      	adds	r7, #48	; 0x30
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	20005fb8 	.word	0x20005fb8
 80034c8:	20000430 	.word	0x20000430
 80034cc:	20000431 	.word	0x20000431
 80034d0:	20006d4c 	.word	0x20006d4c
 80034d4:	20006cf4 	.word	0x20006cf4

080034d8 <GPS_validate>:

int GPS_validate(char *nmeastr){
 80034d8:	b580      	push	{r7, lr}
 80034da:	b086      	sub	sp, #24
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80034e0:	2300      	movs	r3, #0
 80034e2:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80034e4:	2300      	movs	r3, #0
 80034e6:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	4413      	add	r3, r2
 80034ee:	781b      	ldrb	r3, [r3, #0]
 80034f0:	2b24      	cmp	r3, #36	; 0x24
 80034f2:	d103      	bne.n	80034fc <GPS_validate+0x24>
        i++;
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	3301      	adds	r3, #1
 80034f8:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80034fa:	e00c      	b.n	8003516 <GPS_validate+0x3e>
        return 0;
 80034fc:	2300      	movs	r3, #0
 80034fe:	e047      	b.n	8003590 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	4413      	add	r3, r2
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	461a      	mov	r2, r3
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	4053      	eors	r3, r2
 800350e:	613b      	str	r3, [r7, #16]
        i++;
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	3301      	adds	r3, #1
 8003514:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	4413      	add	r3, r2
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d008      	beq.n	8003534 <GPS_validate+0x5c>
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	4413      	add	r3, r2
 8003528:	781b      	ldrb	r3, [r3, #0]
 800352a:	2b2a      	cmp	r3, #42	; 0x2a
 800352c:	d002      	beq.n	8003534 <GPS_validate+0x5c>
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	2b4a      	cmp	r3, #74	; 0x4a
 8003532:	dde5      	ble.n	8003500 <GPS_validate+0x28>
    }

    if(i >= 75){
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	2b4a      	cmp	r3, #74	; 0x4a
 8003538:	dd01      	ble.n	800353e <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 800353a:	2300      	movs	r3, #0
 800353c:	e028      	b.n	8003590 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	687a      	ldr	r2, [r7, #4]
 8003542:	4413      	add	r3, r2
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	2b2a      	cmp	r3, #42	; 0x2a
 8003548:	d119      	bne.n	800357e <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	3301      	adds	r3, #1
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	4413      	add	r3, r2
 8003552:	781b      	ldrb	r3, [r3, #0]
 8003554:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	3302      	adds	r3, #2
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	4413      	add	r3, r2
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8003562:	2300      	movs	r3, #0
 8003564:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8003566:	f107 0308 	add.w	r3, r7, #8
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	490a      	ldr	r1, [pc, #40]	; (8003598 <GPS_validate+0xc0>)
 800356e:	4618      	mov	r0, r3
 8003570:	f018 f9ea 	bl	801b948 <siprintf>
    return((checkcalcstr[0] == check[0])
 8003574:	7a3a      	ldrb	r2, [r7, #8]
 8003576:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8003578:	429a      	cmp	r2, r3
 800357a:	d108      	bne.n	800358e <GPS_validate+0xb6>
 800357c:	e001      	b.n	8003582 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 800357e:	2300      	movs	r3, #0
 8003580:	e006      	b.n	8003590 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8003582:	7a7a      	ldrb	r2, [r7, #9]
 8003584:	7b7b      	ldrb	r3, [r7, #13]
 8003586:	429a      	cmp	r2, r3
 8003588:	d101      	bne.n	800358e <GPS_validate+0xb6>
 800358a:	2301      	movs	r3, #1
 800358c:	e000      	b.n	8003590 <GPS_validate+0xb8>
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3718      	adds	r7, #24
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	0801fb1c 	.word	0x0801fb1c

0800359c <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 800359c:	b580      	push	{r7, lr}
 800359e:	b08a      	sub	sp, #40	; 0x28
 80035a0:	af08      	add	r7, sp, #32
 80035a2:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 80035a4:	2206      	movs	r2, #6
 80035a6:	496d      	ldr	r1, [pc, #436]	; (800375c <GPS_parse+0x1c0>)
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f018 fa66 	bl	801ba7a <strncmp>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d139      	bne.n	8003628 <GPS_parse+0x8c>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 80035b4:	4b6a      	ldr	r3, [pc, #424]	; (8003760 <GPS_parse+0x1c4>)
 80035b6:	9307      	str	r3, [sp, #28]
 80035b8:	4b6a      	ldr	r3, [pc, #424]	; (8003764 <GPS_parse+0x1c8>)
 80035ba:	9306      	str	r3, [sp, #24]
 80035bc:	4b6a      	ldr	r3, [pc, #424]	; (8003768 <GPS_parse+0x1cc>)
 80035be:	9305      	str	r3, [sp, #20]
 80035c0:	4b6a      	ldr	r3, [pc, #424]	; (800376c <GPS_parse+0x1d0>)
 80035c2:	9304      	str	r3, [sp, #16]
 80035c4:	4b6a      	ldr	r3, [pc, #424]	; (8003770 <GPS_parse+0x1d4>)
 80035c6:	9303      	str	r3, [sp, #12]
 80035c8:	4b6a      	ldr	r3, [pc, #424]	; (8003774 <GPS_parse+0x1d8>)
 80035ca:	9302      	str	r3, [sp, #8]
 80035cc:	4b6a      	ldr	r3, [pc, #424]	; (8003778 <GPS_parse+0x1dc>)
 80035ce:	9301      	str	r3, [sp, #4]
 80035d0:	4b6a      	ldr	r3, [pc, #424]	; (800377c <GPS_parse+0x1e0>)
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	4b6a      	ldr	r3, [pc, #424]	; (8003780 <GPS_parse+0x1e4>)
 80035d6:	4a6b      	ldr	r2, [pc, #428]	; (8003784 <GPS_parse+0x1e8>)
 80035d8:	496b      	ldr	r1, [pc, #428]	; (8003788 <GPS_parse+0x1ec>)
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f018 f9d4 	bl	801b988 <siscanf>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	f340 80b5 	ble.w	8003752 <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80035e8:	4b68      	ldr	r3, [pc, #416]	; (800378c <GPS_parse+0x1f0>)
 80035ea:	edd3 7a04 	vldr	s15, [r3, #16]
 80035ee:	4b67      	ldr	r3, [pc, #412]	; (800378c <GPS_parse+0x1f0>)
 80035f0:	7e1b      	ldrb	r3, [r3, #24]
 80035f2:	4618      	mov	r0, r3
 80035f4:	eeb0 0a67 	vmov.f32	s0, s15
 80035f8:	f000 f8ec 	bl	80037d4 <GPS_nmea_to_dec>
 80035fc:	eef0 7a40 	vmov.f32	s15, s0
 8003600:	4b62      	ldr	r3, [pc, #392]	; (800378c <GPS_parse+0x1f0>)
 8003602:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8003606:	4b61      	ldr	r3, [pc, #388]	; (800378c <GPS_parse+0x1f0>)
 8003608:	edd3 7a03 	vldr	s15, [r3, #12]
 800360c:	4b5f      	ldr	r3, [pc, #380]	; (800378c <GPS_parse+0x1f0>)
 800360e:	7e5b      	ldrb	r3, [r3, #25]
 8003610:	4618      	mov	r0, r3
 8003612:	eeb0 0a67 	vmov.f32	s0, s15
 8003616:	f000 f8dd 	bl	80037d4 <GPS_nmea_to_dec>
 800361a:	eef0 7a40 	vmov.f32	s15, s0
 800361e:	4b5b      	ldr	r3, [pc, #364]	; (800378c <GPS_parse+0x1f0>)
 8003620:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 8003624:	2301      	movs	r3, #1
 8003626:	e095      	b.n	8003754 <GPS_parse+0x1b8>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 8003628:	2206      	movs	r2, #6
 800362a:	4959      	ldr	r1, [pc, #356]	; (8003790 <GPS_parse+0x1f4>)
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f018 fa24 	bl	801ba7a <strncmp>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d134      	bne.n	80036a2 <GPS_parse+0x106>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 8003638:	4b56      	ldr	r3, [pc, #344]	; (8003794 <GPS_parse+0x1f8>)
 800363a:	9305      	str	r3, [sp, #20]
 800363c:	4b56      	ldr	r3, [pc, #344]	; (8003798 <GPS_parse+0x1fc>)
 800363e:	9304      	str	r3, [sp, #16]
 8003640:	4b56      	ldr	r3, [pc, #344]	; (800379c <GPS_parse+0x200>)
 8003642:	9303      	str	r3, [sp, #12]
 8003644:	4b4b      	ldr	r3, [pc, #300]	; (8003774 <GPS_parse+0x1d8>)
 8003646:	9302      	str	r3, [sp, #8]
 8003648:	4b4b      	ldr	r3, [pc, #300]	; (8003778 <GPS_parse+0x1dc>)
 800364a:	9301      	str	r3, [sp, #4]
 800364c:	4b4b      	ldr	r3, [pc, #300]	; (800377c <GPS_parse+0x1e0>)
 800364e:	9300      	str	r3, [sp, #0]
 8003650:	4b4b      	ldr	r3, [pc, #300]	; (8003780 <GPS_parse+0x1e4>)
 8003652:	4a4c      	ldr	r2, [pc, #304]	; (8003784 <GPS_parse+0x1e8>)
 8003654:	4952      	ldr	r1, [pc, #328]	; (80037a0 <GPS_parse+0x204>)
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f018 f996 	bl	801b988 <siscanf>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	dd77      	ble.n	8003752 <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8003662:	4b4a      	ldr	r3, [pc, #296]	; (800378c <GPS_parse+0x1f0>)
 8003664:	edd3 7a04 	vldr	s15, [r3, #16]
 8003668:	4b48      	ldr	r3, [pc, #288]	; (800378c <GPS_parse+0x1f0>)
 800366a:	7e1b      	ldrb	r3, [r3, #24]
 800366c:	4618      	mov	r0, r3
 800366e:	eeb0 0a67 	vmov.f32	s0, s15
 8003672:	f000 f8af 	bl	80037d4 <GPS_nmea_to_dec>
 8003676:	eef0 7a40 	vmov.f32	s15, s0
 800367a:	4b44      	ldr	r3, [pc, #272]	; (800378c <GPS_parse+0x1f0>)
 800367c:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8003680:	4b42      	ldr	r3, [pc, #264]	; (800378c <GPS_parse+0x1f0>)
 8003682:	edd3 7a03 	vldr	s15, [r3, #12]
 8003686:	4b41      	ldr	r3, [pc, #260]	; (800378c <GPS_parse+0x1f0>)
 8003688:	7e5b      	ldrb	r3, [r3, #25]
 800368a:	4618      	mov	r0, r3
 800368c:	eeb0 0a67 	vmov.f32	s0, s15
 8003690:	f000 f8a0 	bl	80037d4 <GPS_nmea_to_dec>
 8003694:	eef0 7a40 	vmov.f32	s15, s0
 8003698:	4b3c      	ldr	r3, [pc, #240]	; (800378c <GPS_parse+0x1f0>)
 800369a:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 800369e:	2301      	movs	r3, #1
 80036a0:	e058      	b.n	8003754 <GPS_parse+0x1b8>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 80036a2:	2206      	movs	r2, #6
 80036a4:	493f      	ldr	r1, [pc, #252]	; (80037a4 <GPS_parse+0x208>)
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f018 f9e7 	bl	801ba7a <strncmp>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d130      	bne.n	8003714 <GPS_parse+0x178>
        if(sscanf(GPSstrParse, "$GNGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 80036b2:	4b3d      	ldr	r3, [pc, #244]	; (80037a8 <GPS_parse+0x20c>)
 80036b4:	9303      	str	r3, [sp, #12]
 80036b6:	4b33      	ldr	r3, [pc, #204]	; (8003784 <GPS_parse+0x1e8>)
 80036b8:	9302      	str	r3, [sp, #8]
 80036ba:	4b2e      	ldr	r3, [pc, #184]	; (8003774 <GPS_parse+0x1d8>)
 80036bc:	9301      	str	r3, [sp, #4]
 80036be:	4b2e      	ldr	r3, [pc, #184]	; (8003778 <GPS_parse+0x1dc>)
 80036c0:	9300      	str	r3, [sp, #0]
 80036c2:	4b2e      	ldr	r3, [pc, #184]	; (800377c <GPS_parse+0x1e0>)
 80036c4:	4a2e      	ldr	r2, [pc, #184]	; (8003780 <GPS_parse+0x1e4>)
 80036c6:	4939      	ldr	r1, [pc, #228]	; (80037ac <GPS_parse+0x210>)
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f018 f95d 	bl	801b988 <siscanf>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	dd3e      	ble.n	8003752 <GPS_parse+0x1b6>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80036d4:	4b2d      	ldr	r3, [pc, #180]	; (800378c <GPS_parse+0x1f0>)
 80036d6:	edd3 7a04 	vldr	s15, [r3, #16]
 80036da:	4b2c      	ldr	r3, [pc, #176]	; (800378c <GPS_parse+0x1f0>)
 80036dc:	7e1b      	ldrb	r3, [r3, #24]
 80036de:	4618      	mov	r0, r3
 80036e0:	eeb0 0a67 	vmov.f32	s0, s15
 80036e4:	f000 f876 	bl	80037d4 <GPS_nmea_to_dec>
 80036e8:	eef0 7a40 	vmov.f32	s15, s0
 80036ec:	4b27      	ldr	r3, [pc, #156]	; (800378c <GPS_parse+0x1f0>)
 80036ee:	edc3 7a01 	vstr	s15, [r3, #4]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80036f2:	4b26      	ldr	r3, [pc, #152]	; (800378c <GPS_parse+0x1f0>)
 80036f4:	edd3 7a03 	vldr	s15, [r3, #12]
 80036f8:	4b24      	ldr	r3, [pc, #144]	; (800378c <GPS_parse+0x1f0>)
 80036fa:	7e5b      	ldrb	r3, [r3, #25]
 80036fc:	4618      	mov	r0, r3
 80036fe:	eeb0 0a67 	vmov.f32	s0, s15
 8003702:	f000 f867 	bl	80037d4 <GPS_nmea_to_dec>
 8003706:	eef0 7a40 	vmov.f32	s15, s0
 800370a:	4b20      	ldr	r3, [pc, #128]	; (800378c <GPS_parse+0x1f0>)
 800370c:	edc3 7a00 	vstr	s15, [r3]
        	return 1;
 8003710:	2301      	movs	r3, #1
 8003712:	e01f      	b.n	8003754 <GPS_parse+0x1b8>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 8003714:	2206      	movs	r2, #6
 8003716:	4926      	ldr	r1, [pc, #152]	; (80037b0 <GPS_parse+0x214>)
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f018 f9ae 	bl	801ba7a <strncmp>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d116      	bne.n	8003752 <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8003724:	4b23      	ldr	r3, [pc, #140]	; (80037b4 <GPS_parse+0x218>)
 8003726:	9305      	str	r3, [sp, #20]
 8003728:	4b23      	ldr	r3, [pc, #140]	; (80037b8 <GPS_parse+0x21c>)
 800372a:	9304      	str	r3, [sp, #16]
 800372c:	4b23      	ldr	r3, [pc, #140]	; (80037bc <GPS_parse+0x220>)
 800372e:	9303      	str	r3, [sp, #12]
 8003730:	4b1a      	ldr	r3, [pc, #104]	; (800379c <GPS_parse+0x200>)
 8003732:	9302      	str	r3, [sp, #8]
 8003734:	4b22      	ldr	r3, [pc, #136]	; (80037c0 <GPS_parse+0x224>)
 8003736:	9301      	str	r3, [sp, #4]
 8003738:	4b22      	ldr	r3, [pc, #136]	; (80037c4 <GPS_parse+0x228>)
 800373a:	9300      	str	r3, [sp, #0]
 800373c:	4b22      	ldr	r3, [pc, #136]	; (80037c8 <GPS_parse+0x22c>)
 800373e:	4a23      	ldr	r2, [pc, #140]	; (80037cc <GPS_parse+0x230>)
 8003740:	4923      	ldr	r1, [pc, #140]	; (80037d0 <GPS_parse+0x234>)
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f018 f920 	bl	801b988 <siscanf>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	dd01      	ble.n	8003752 <GPS_parse+0x1b6>
            return 0;
 800374e:	2300      	movs	r3, #0
 8003750:	e000      	b.n	8003754 <GPS_parse+0x1b8>
    }
    return 0;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3708      	adds	r7, #8
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}
 800375c:	0801fb24 	.word	0x0801fb24
 8003760:	20006d20 	.word	0x20006d20
 8003764:	20006d1c 	.word	0x20006d1c
 8003768:	20006d18 	.word	0x20006d18
 800376c:	20006d14 	.word	0x20006d14
 8003770:	20006d10 	.word	0x20006d10
 8003774:	20006d0d 	.word	0x20006d0d
 8003778:	20006d00 	.word	0x20006d00
 800377c:	20006d0c 	.word	0x20006d0c
 8003780:	20006d04 	.word	0x20006d04
 8003784:	20006d08 	.word	0x20006d08
 8003788:	0801fb2c 	.word	0x0801fb2c
 800378c:	20006cf4 	.word	0x20006cf4
 8003790:	0801fb54 	.word	0x0801fb54
 8003794:	20006d2c 	.word	0x20006d2c
 8003798:	20006d28 	.word	0x20006d28
 800379c:	20006d24 	.word	0x20006d24
 80037a0:	0801fb5c 	.word	0x0801fb5c
 80037a4:	0801fb7c 	.word	0x0801fb7c
 80037a8:	20006d30 	.word	0x20006d30
 80037ac:	0801fb84 	.word	0x0801fb84
 80037b0:	0801fba0 	.word	0x0801fba0
 80037b4:	20006d48 	.word	0x20006d48
 80037b8:	20006d44 	.word	0x20006d44
 80037bc:	20006d41 	.word	0x20006d41
 80037c0:	20006d40 	.word	0x20006d40
 80037c4:	20006d3c 	.word	0x20006d3c
 80037c8:	20006d38 	.word	0x20006d38
 80037cc:	20006d34 	.word	0x20006d34
 80037d0:	0801fba8 	.word	0x0801fba8

080037d4 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 80037d4:	b480      	push	{r7}
 80037d6:	b087      	sub	sp, #28
 80037d8:	af00      	add	r7, sp, #0
 80037da:	ed87 0a01 	vstr	s0, [r7, #4]
 80037de:	4603      	mov	r3, r0
 80037e0:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 80037e2:	ed97 7a01 	vldr	s14, [r7, #4]
 80037e6:	eddf 6a20 	vldr	s13, [pc, #128]	; 8003868 <GPS_nmea_to_dec+0x94>
 80037ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037f2:	ee17 3a90 	vmov	r3, s15
 80037f6:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	2264      	movs	r2, #100	; 0x64
 80037fc:	fb02 f303 	mul.w	r3, r2, r3
 8003800:	ee07 3a90 	vmov	s15, r3
 8003804:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003808:	ed97 7a01 	vldr	s14, [r7, #4]
 800380c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003810:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8003814:	ed97 7a03 	vldr	s14, [r7, #12]
 8003818:	eddf 6a14 	vldr	s13, [pc, #80]	; 800386c <GPS_nmea_to_dec+0x98>
 800381c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003820:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	ee07 3a90 	vmov	s15, r3
 800382a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800382e:	ed97 7a02 	vldr	s14, [r7, #8]
 8003832:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003836:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 800383a:	78fb      	ldrb	r3, [r7, #3]
 800383c:	2b53      	cmp	r3, #83	; 0x53
 800383e:	d002      	beq.n	8003846 <GPS_nmea_to_dec+0x72>
 8003840:	78fb      	ldrb	r3, [r7, #3]
 8003842:	2b57      	cmp	r3, #87	; 0x57
 8003844:	d105      	bne.n	8003852 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8003846:	edd7 7a05 	vldr	s15, [r7, #20]
 800384a:	eef1 7a67 	vneg.f32	s15, s15
 800384e:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	ee07 3a90 	vmov	s15, r3
}
 8003858:	eeb0 0a67 	vmov.f32	s0, s15
 800385c:	371c      	adds	r7, #28
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	42c80000 	.word	0x42c80000
 800386c:	42700000 	.word	0x42700000

08003870 <GPS_init>:

/*
 * TODO MRT code
 */

void GPS_init(UART_HandleTypeDef* data_uart, UART_HandleTypeDef* transmit_uart){
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
	GPS_USART = data_uart;
 800387a:	4a09      	ldr	r2, [pc, #36]	; (80038a0 <GPS_init+0x30>)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6013      	str	r3, [r2, #0]
	SERIAL_USART = transmit_uart;
 8003880:	4a08      	ldr	r2, [pc, #32]	; (80038a4 <GPS_init+0x34>)
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	6013      	str	r3, [r2, #0]
	HAL_UART_Transmit(SERIAL_USART,"\r\n\r\nGPS Init\r\n\r\n",16,HAL_MAX_DELAY);
 8003886:	4b07      	ldr	r3, [pc, #28]	; (80038a4 <GPS_init+0x34>)
 8003888:	6818      	ldr	r0, [r3, #0]
 800388a:	f04f 33ff 	mov.w	r3, #4294967295
 800388e:	2210      	movs	r2, #16
 8003890:	4905      	ldr	r1, [pc, #20]	; (80038a8 <GPS_init+0x38>)
 8003892:	f00a fe3a 	bl	800e50a <HAL_UART_Transmit>
}
 8003896:	bf00      	nop
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	20005fb8 	.word	0x20005fb8
 80038a4:	20006db0 	.word	0x20006db0
 80038a8:	0801fbc8 	.word	0x0801fbc8

080038ac <__NVIC_SystemReset>:
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80038b0:	f3bf 8f4f 	dsb	sy
}
 80038b4:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80038b6:	4b06      	ldr	r3, [pc, #24]	; (80038d0 <__NVIC_SystemReset+0x24>)
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80038be:	4904      	ldr	r1, [pc, #16]	; (80038d0 <__NVIC_SystemReset+0x24>)
 80038c0:	4b04      	ldr	r3, [pc, #16]	; (80038d4 <__NVIC_SystemReset+0x28>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80038c6:	f3bf 8f4f 	dsb	sy
}
 80038ca:	bf00      	nop
    __NOP();
 80038cc:	bf00      	nop
 80038ce:	e7fd      	b.n	80038cc <__NVIC_SystemReset+0x20>
 80038d0:	e000ed00 	.word	0xe000ed00
 80038d4:	05fa0004 	.word	0x05fa0004

080038d8 <MRT_externalFlashSetup>:


/*
 * User functions
 */
void MRT_externalFlashSetup(UART_HandleTypeDef* uart){
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < NB_OF_FLAGS; i++){
 80038e0:	2300      	movs	r3, #0
 80038e2:	60fb      	str	r3, [r7, #12]
 80038e4:	e007      	b.n	80038f6 <MRT_externalFlashSetup+0x1e>
		FLAGS_NULL_BUFFER[i] = 0; //Setup the flags null buffer for the correct number of values
 80038e6:	4a10      	ldr	r2, [pc, #64]	; (8003928 <MRT_externalFlashSetup+0x50>)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	4413      	add	r3, r2
 80038ec:	2200      	movs	r2, #0
 80038ee:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	3301      	adds	r3, #1
 80038f4:	60fb      	str	r3, [r7, #12]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	ddf4      	ble.n	80038e6 <MRT_externalFlashSetup+0xe>
	}

	if (!W25qxx_Init()) {
 80038fc:	f000 fbc6 	bl	800408c <W25qxx_Init>
 8003900:	4603      	mov	r3, r0
 8003902:	f083 0301 	eor.w	r3, r3, #1
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <MRT_externalFlashSetup+0x38>
		Error_Handler(); // hangs and blinks LEDF
 800390c:	f7ff f86c 	bl	80029e8 <Error_Handler>
	}
	MRT_WUProcedure(); //Needs to be called before getFlags() and after the W25xx_Init()
 8003910:	f004 f90a 	bl	8007b28 <MRT_WUProcedure>
	MRT_getFlags();
 8003914:	f000 f86c 	bl	80039f0 <MRT_getFlags>
	MRT_resetInfo(uart);
 8003918:	6878      	ldr	r0, [r7, #4]
 800391a:	f000 f94f 	bl	8003bbc <MRT_resetInfo>
}
 800391e:	bf00      	nop
 8003920:	3710      	adds	r7, #16
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
 8003926:	bf00      	nop
 8003928:	20006db4 	.word	0x20006db4

0800392c <HAL_GPIO_EXTI_Callback>:


/*
 * Helper functions
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	4603      	mov	r3, r0
 8003934:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == IN_Button_Pin){
 8003936:	88fb      	ldrh	r3, [r7, #6]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d101      	bne.n	8003940 <HAL_GPIO_EXTI_Callback+0x14>
		//Manual reset from external button
		MRT_resetFromStart();
 800393c:	f000 f804 	bl	8003948 <MRT_resetFromStart>
	}

}
 8003940:	bf00      	nop
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <MRT_resetFromStart>:


void MRT_resetFromStart(void){
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
	//Clear wakeup and reset flags
	W25qxx_EraseSector(1);
 800394c:	2001      	movs	r0, #1
 800394e:	f000 fcef 	bl	8004330 <W25qxx_EraseSector>
	W25qxx_WriteSector(FLAGS_NULL_BUFFER, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003952:	2303      	movs	r3, #3
 8003954:	2200      	movs	r2, #0
 8003956:	2101      	movs	r1, #1
 8003958:	4807      	ldr	r0, [pc, #28]	; (8003978 <MRT_resetFromStart+0x30>)
 800395a:	f000 fe33 	bl	80045c4 <W25qxx_WriteSector>

	//Clear RTC time (last recorded)
	W25qxx_EraseSector(2);
 800395e:	2002      	movs	r0, #2
 8003960:	f000 fce6 	bl	8004330 <W25qxx_EraseSector>
	W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, 2, RTC_TIME_OFFSET, 3);
 8003964:	2303      	movs	r3, #3
 8003966:	2200      	movs	r2, #0
 8003968:	2102      	movs	r1, #2
 800396a:	4804      	ldr	r0, [pc, #16]	; (800397c <MRT_resetFromStart+0x34>)
 800396c:	f000 fe2a 	bl	80045c4 <W25qxx_WriteSector>

	//Clear all saved data of ejection stages
	//TODO

	//Shutdown Iridium
	MRT_Static_Iridium_Shutdown();
 8003970:	f002 fcc4 	bl	80062fc <MRT_Static_Iridium_Shutdown>

	//Reset function
	NVIC_SystemReset();
 8003974:	f7ff ff9a 	bl	80038ac <__NVIC_SystemReset>
 8003978:	20006db4 	.word	0x20006db4
 800397c:	20000438 	.word	0x20000438

08003980 <MRT_updateExternalFlashBuffers>:
}


void MRT_updateExternalFlashBuffers(void){
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003986:	2300      	movs	r3, #0
 8003988:	607b      	str	r3, [r7, #4]
 800398a:	e00c      	b.n	80039a6 <MRT_updateExternalFlashBuffers+0x26>
		flash_flags_buffer[i] = *flash_flags[i];
 800398c:	4a14      	ldr	r2, [pc, #80]	; (80039e0 <MRT_updateExternalFlashBuffers+0x60>)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003994:	7819      	ldrb	r1, [r3, #0]
 8003996:	4a13      	ldr	r2, [pc, #76]	; (80039e4 <MRT_updateExternalFlashBuffers+0x64>)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4413      	add	r3, r2
 800399c:	460a      	mov	r2, r1
 800399e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	3301      	adds	r3, #1
 80039a4:	607b      	str	r3, [r7, #4]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	ddef      	ble.n	800398c <MRT_updateExternalFlashBuffers+0xc>
	}
	for (int i = 0; i < 3; i++){
 80039ac:	2300      	movs	r3, #0
 80039ae:	603b      	str	r3, [r7, #0]
 80039b0:	e00c      	b.n	80039cc <MRT_updateExternalFlashBuffers+0x4c>
		flash_time_buffer[i] = *flash_time[i];
 80039b2:	4a0d      	ldr	r2, [pc, #52]	; (80039e8 <MRT_updateExternalFlashBuffers+0x68>)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ba:	7819      	ldrb	r1, [r3, #0]
 80039bc:	4a0b      	ldr	r2, [pc, #44]	; (80039ec <MRT_updateExternalFlashBuffers+0x6c>)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	4413      	add	r3, r2
 80039c2:	460a      	mov	r2, r1
 80039c4:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++){
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	3301      	adds	r3, #1
 80039ca:	603b      	str	r3, [r7, #0]
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	ddef      	ble.n	80039b2 <MRT_updateExternalFlashBuffers+0x32>
	}
}
 80039d2:	bf00      	nop
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr
 80039e0:	20000004 	.word	0x20000004
 80039e4:	20006058 	.word	0x20006058
 80039e8:	20000010 	.word	0x20000010
 80039ec:	200067b8 	.word	0x200067b8

080039f0 <MRT_getFlags>:


void MRT_getFlags(void){
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0

	//Retrieve flags
	W25qxx_ReadSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80039f6:	2303      	movs	r3, #3
 80039f8:	2200      	movs	r2, #0
 80039fa:	2101      	movs	r1, #1
 80039fc:	4865      	ldr	r0, [pc, #404]	; (8003b94 <MRT_getFlags+0x1a4>)
 80039fe:	f000 ff1f 	bl	8004840 <W25qxx_ReadSector>

	//Retrieve RTC time (last recorded)
	W25qxx_ReadSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003a02:	2303      	movs	r3, #3
 8003a04:	2200      	movs	r2, #0
 8003a06:	2102      	movs	r1, #2
 8003a08:	4863      	ldr	r0, [pc, #396]	; (8003b98 <MRT_getFlags+0x1a8>)
 8003a0a:	f000 ff19 	bl	8004840 <W25qxx_ReadSector>

	//If RTC detected a wake up, update the flash memory
	if (wu_flag == 1){
 8003a0e:	4b63      	ldr	r3, [pc, #396]	; (8003b9c <MRT_getFlags+0x1ac>)
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d10e      	bne.n	8003a34 <MRT_getFlags+0x44>
		//Write the new number of wake up to external flash
		flash_flags_buffer[WU_FLAG_OFFSET] = flash_flags_buffer[WU_FLAG_OFFSET] + 1; //Update number of wake up
 8003a16:	4b5f      	ldr	r3, [pc, #380]	; (8003b94 <MRT_getFlags+0x1a4>)
 8003a18:	785b      	ldrb	r3, [r3, #1]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	b2da      	uxtb	r2, r3
 8003a1e:	4b5d      	ldr	r3, [pc, #372]	; (8003b94 <MRT_getFlags+0x1a4>)
 8003a20:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 8003a22:	2001      	movs	r0, #1
 8003a24:	f000 fc84 	bl	8004330 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003a28:	2303      	movs	r3, #3
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	2101      	movs	r1, #1
 8003a2e:	4859      	ldr	r0, [pc, #356]	; (8003b94 <MRT_getFlags+0x1a4>)
 8003a30:	f000 fdc8 	bl	80045c4 <W25qxx_WriteSector>
	}

	//Assign each value read to their variable
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003a34:	2300      	movs	r3, #0
 8003a36:	607b      	str	r3, [r7, #4]
 8003a38:	e00b      	b.n	8003a52 <MRT_getFlags+0x62>
		*flash_flags[i] = flash_flags_buffer[i];
 8003a3a:	4a59      	ldr	r2, [pc, #356]	; (8003ba0 <MRT_getFlags+0x1b0>)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a42:	4954      	ldr	r1, [pc, #336]	; (8003b94 <MRT_getFlags+0x1a4>)
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	440a      	add	r2, r1
 8003a48:	7812      	ldrb	r2, [r2, #0]
 8003a4a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	607b      	str	r3, [r7, #4]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	ddf0      	ble.n	8003a3a <MRT_getFlags+0x4a>
	}
	for (int i = 0; i < 3; i++){
 8003a58:	2300      	movs	r3, #0
 8003a5a:	603b      	str	r3, [r7, #0]
 8003a5c:	e00b      	b.n	8003a76 <MRT_getFlags+0x86>
		*flash_time[i] = flash_time_buffer[i];
 8003a5e:	4a51      	ldr	r2, [pc, #324]	; (8003ba4 <MRT_getFlags+0x1b4>)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a66:	494c      	ldr	r1, [pc, #304]	; (8003b98 <MRT_getFlags+0x1a8>)
 8003a68:	683a      	ldr	r2, [r7, #0]
 8003a6a:	440a      	add	r2, r1
 8003a6c:	7812      	ldrb	r2, [r2, #0]
 8003a6e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++){
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	3301      	adds	r3, #1
 8003a74:	603b      	str	r3, [r7, #0]
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	ddf0      	ble.n	8003a5e <MRT_getFlags+0x6e>
	}


	//Check flags values
	//Reset flag
	if (reset_flag != 0 && reset_flag !=1){ //If random value (none was written)
 8003a7c:	4b4a      	ldr	r3, [pc, #296]	; (8003ba8 <MRT_getFlags+0x1b8>)
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d013      	beq.n	8003aac <MRT_getFlags+0xbc>
 8003a84:	4b48      	ldr	r3, [pc, #288]	; (8003ba8 <MRT_getFlags+0x1b8>)
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d00f      	beq.n	8003aac <MRT_getFlags+0xbc>
		reset_flag = 0;
 8003a8c:	4b46      	ldr	r3, [pc, #280]	; (8003ba8 <MRT_getFlags+0x1b8>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8003a92:	4b45      	ldr	r3, [pc, #276]	; (8003ba8 <MRT_getFlags+0x1b8>)
 8003a94:	781a      	ldrb	r2, [r3, #0]
 8003a96:	4b3f      	ldr	r3, [pc, #252]	; (8003b94 <MRT_getFlags+0x1a4>)
 8003a98:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(1);
 8003a9a:	2001      	movs	r0, #1
 8003a9c:	f000 fc48 	bl	8004330 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	483b      	ldr	r0, [pc, #236]	; (8003b94 <MRT_getFlags+0x1a4>)
 8003aa8:	f000 fd8c 	bl	80045c4 <W25qxx_WriteSector>
	}

	//Wake up flag
	if (wu_flag != 0 && wu_flag !=1 && wu_flag !=2){ //If random value (none was written)
 8003aac:	4b3b      	ldr	r3, [pc, #236]	; (8003b9c <MRT_getFlags+0x1ac>)
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d017      	beq.n	8003ae4 <MRT_getFlags+0xf4>
 8003ab4:	4b39      	ldr	r3, [pc, #228]	; (8003b9c <MRT_getFlags+0x1ac>)
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d013      	beq.n	8003ae4 <MRT_getFlags+0xf4>
 8003abc:	4b37      	ldr	r3, [pc, #220]	; (8003b9c <MRT_getFlags+0x1ac>)
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d00f      	beq.n	8003ae4 <MRT_getFlags+0xf4>
		wu_flag = 0;
 8003ac4:	4b35      	ldr	r3, [pc, #212]	; (8003b9c <MRT_getFlags+0x1ac>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[WU_FLAG_OFFSET] = wu_flag;
 8003aca:	4b34      	ldr	r3, [pc, #208]	; (8003b9c <MRT_getFlags+0x1ac>)
 8003acc:	781a      	ldrb	r2, [r3, #0]
 8003ace:	4b31      	ldr	r3, [pc, #196]	; (8003b94 <MRT_getFlags+0x1a4>)
 8003ad0:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 8003ad2:	2001      	movs	r0, #1
 8003ad4:	f000 fc2c 	bl	8004330 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003ad8:	2303      	movs	r3, #3
 8003ada:	2200      	movs	r2, #0
 8003adc:	2101      	movs	r1, #1
 8003ade:	482d      	ldr	r0, [pc, #180]	; (8003b94 <MRT_getFlags+0x1a4>)
 8003ae0:	f000 fd70 	bl	80045c4 <W25qxx_WriteSector>
	}

	//IWDG flag
	if (iwdg_flag != 0 && iwdg_flag !=1){ //If random value (none was written)
 8003ae4:	4b31      	ldr	r3, [pc, #196]	; (8003bac <MRT_getFlags+0x1bc>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d013      	beq.n	8003b14 <MRT_getFlags+0x124>
 8003aec:	4b2f      	ldr	r3, [pc, #188]	; (8003bac <MRT_getFlags+0x1bc>)
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d00f      	beq.n	8003b14 <MRT_getFlags+0x124>
		iwdg_flag = 0;
 8003af4:	4b2d      	ldr	r3, [pc, #180]	; (8003bac <MRT_getFlags+0x1bc>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8003afa:	4b2c      	ldr	r3, [pc, #176]	; (8003bac <MRT_getFlags+0x1bc>)
 8003afc:	781a      	ldrb	r2, [r3, #0]
 8003afe:	4b25      	ldr	r3, [pc, #148]	; (8003b94 <MRT_getFlags+0x1a4>)
 8003b00:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 8003b02:	2001      	movs	r0, #1
 8003b04:	f000 fc14 	bl	8004330 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003b08:	2303      	movs	r3, #3
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	4821      	ldr	r0, [pc, #132]	; (8003b94 <MRT_getFlags+0x1a4>)
 8003b10:	f000 fd58 	bl	80045c4 <W25qxx_WriteSector>
	}


	//Check RTC time values
	//Hours
	if (!(prev_hours >= 0 && prev_hours < 24)){ //If random value (none was written)
 8003b14:	4b26      	ldr	r3, [pc, #152]	; (8003bb0 <MRT_getFlags+0x1c0>)
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	2b17      	cmp	r3, #23
 8003b1a:	d90f      	bls.n	8003b3c <MRT_getFlags+0x14c>
		prev_hours = 0;
 8003b1c:	4b24      	ldr	r3, [pc, #144]	; (8003bb0 <MRT_getFlags+0x1c0>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_HOURS_OFFSET] = prev_hours;
 8003b22:	4b23      	ldr	r3, [pc, #140]	; (8003bb0 <MRT_getFlags+0x1c0>)
 8003b24:	781a      	ldrb	r2, [r3, #0]
 8003b26:	4b1c      	ldr	r3, [pc, #112]	; (8003b98 <MRT_getFlags+0x1a8>)
 8003b28:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(2);
 8003b2a:	2002      	movs	r0, #2
 8003b2c:	f000 fc00 	bl	8004330 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003b30:	2303      	movs	r3, #3
 8003b32:	2200      	movs	r2, #0
 8003b34:	2102      	movs	r1, #2
 8003b36:	4818      	ldr	r0, [pc, #96]	; (8003b98 <MRT_getFlags+0x1a8>)
 8003b38:	f000 fd44 	bl	80045c4 <W25qxx_WriteSector>
	}

	//Minutes
	if (!(prev_min >= 0 && prev_min < 60)){ //If random value (none was written)
 8003b3c:	4b1d      	ldr	r3, [pc, #116]	; (8003bb4 <MRT_getFlags+0x1c4>)
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	2b3b      	cmp	r3, #59	; 0x3b
 8003b42:	d90f      	bls.n	8003b64 <MRT_getFlags+0x174>
		prev_min = 0;
 8003b44:	4b1b      	ldr	r3, [pc, #108]	; (8003bb4 <MRT_getFlags+0x1c4>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_MIN_OFFSET] = prev_min;
 8003b4a:	4b1a      	ldr	r3, [pc, #104]	; (8003bb4 <MRT_getFlags+0x1c4>)
 8003b4c:	781a      	ldrb	r2, [r3, #0]
 8003b4e:	4b12      	ldr	r3, [pc, #72]	; (8003b98 <MRT_getFlags+0x1a8>)
 8003b50:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(2);
 8003b52:	2002      	movs	r0, #2
 8003b54:	f000 fbec 	bl	8004330 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003b58:	2303      	movs	r3, #3
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	2102      	movs	r1, #2
 8003b5e:	480e      	ldr	r0, [pc, #56]	; (8003b98 <MRT_getFlags+0x1a8>)
 8003b60:	f000 fd30 	bl	80045c4 <W25qxx_WriteSector>
	}

	//Seconds
	if (!(prev_sec >= 0 && prev_sec < 60)){ //If random value (none was written)
 8003b64:	4b14      	ldr	r3, [pc, #80]	; (8003bb8 <MRT_getFlags+0x1c8>)
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	2b3b      	cmp	r3, #59	; 0x3b
 8003b6a:	d90f      	bls.n	8003b8c <MRT_getFlags+0x19c>
		prev_sec = 0;
 8003b6c:	4b12      	ldr	r3, [pc, #72]	; (8003bb8 <MRT_getFlags+0x1c8>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_SEC_OFFSET] = prev_sec;
 8003b72:	4b11      	ldr	r3, [pc, #68]	; (8003bb8 <MRT_getFlags+0x1c8>)
 8003b74:	781a      	ldrb	r2, [r3, #0]
 8003b76:	4b08      	ldr	r3, [pc, #32]	; (8003b98 <MRT_getFlags+0x1a8>)
 8003b78:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(2);
 8003b7a:	2002      	movs	r0, #2
 8003b7c:	f000 fbd8 	bl	8004330 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003b80:	2303      	movs	r3, #3
 8003b82:	2200      	movs	r2, #0
 8003b84:	2102      	movs	r1, #2
 8003b86:	4804      	ldr	r0, [pc, #16]	; (8003b98 <MRT_getFlags+0x1a8>)
 8003b88:	f000 fd1c 	bl	80045c4 <W25qxx_WriteSector>
	}
}
 8003b8c:	bf00      	nop
 8003b8e:	3708      	adds	r7, #8
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	20006058 	.word	0x20006058
 8003b98:	200067b8 	.word	0x200067b8
 8003b9c:	200006a9 	.word	0x200006a9
 8003ba0:	20000004 	.word	0x20000004
 8003ba4:	20000010 	.word	0x20000010
 8003ba8:	20000432 	.word	0x20000432
 8003bac:	20000433 	.word	0x20000433
 8003bb0:	20000434 	.word	0x20000434
 8003bb4:	20000435 	.word	0x20000435
 8003bb8:	20000436 	.word	0x20000436

08003bbc <MRT_resetInfo>:


void MRT_resetInfo(UART_HandleTypeDef* uart){
 8003bbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bbe:	b0a7      	sub	sp, #156	; 0x9c
 8003bc0:	af04      	add	r7, sp, #16
 8003bc2:	6078      	str	r0, [r7, #4]

	  char buffer[100];
	  sprintf(buffer,"Reset: %i,  WU: %i,  IWDG: %i\r\nPrevious RTC time: %i:%i:%i\r\n",reset_flag, wu_flag, iwdg_flag, prev_hours, prev_min, prev_sec);
 8003bc4:	4b54      	ldr	r3, [pc, #336]	; (8003d18 <MRT_resetInfo+0x15c>)
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	461d      	mov	r5, r3
 8003bca:	4b54      	ldr	r3, [pc, #336]	; (8003d1c <MRT_resetInfo+0x160>)
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	461e      	mov	r6, r3
 8003bd0:	4b53      	ldr	r3, [pc, #332]	; (8003d20 <MRT_resetInfo+0x164>)
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	4b53      	ldr	r3, [pc, #332]	; (8003d24 <MRT_resetInfo+0x168>)
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	4619      	mov	r1, r3
 8003bdc:	4b52      	ldr	r3, [pc, #328]	; (8003d28 <MRT_resetInfo+0x16c>)
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	461c      	mov	r4, r3
 8003be2:	4b52      	ldr	r3, [pc, #328]	; (8003d2c <MRT_resetInfo+0x170>)
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	f107 0020 	add.w	r0, r7, #32
 8003bea:	9303      	str	r3, [sp, #12]
 8003bec:	9402      	str	r4, [sp, #8]
 8003bee:	9101      	str	r1, [sp, #4]
 8003bf0:	9200      	str	r2, [sp, #0]
 8003bf2:	4633      	mov	r3, r6
 8003bf4:	462a      	mov	r2, r5
 8003bf6:	494e      	ldr	r1, [pc, #312]	; (8003d30 <MRT_resetInfo+0x174>)
 8003bf8:	f017 fea6 	bl	801b948 <siprintf>
	  HAL_UART_Transmit(uart, buffer, strlen(buffer), HAL_MAX_DELAY);
 8003bfc:	f107 0320 	add.w	r3, r7, #32
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7fc faf5 	bl	80001f0 <strlen>
 8003c06:	4603      	mov	r3, r0
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	f107 0120 	add.w	r1, r7, #32
 8003c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f00a fc79 	bl	800e50a <HAL_UART_Transmit>

	  //Check if IWDG is being deactivated
	  if (iwdg_flag==1){
 8003c18:	4b41      	ldr	r3, [pc, #260]	; (8003d20 <MRT_resetInfo+0x164>)
 8003c1a:	781b      	ldrb	r3, [r3, #0]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d11d      	bne.n	8003c5c <MRT_resetInfo+0xa0>
		  HAL_UART_Transmit(uart, "Deactivating IWDG\r\n", 19, HAL_MAX_DELAY);
 8003c20:	f04f 33ff 	mov.w	r3, #4294967295
 8003c24:	2213      	movs	r2, #19
 8003c26:	4943      	ldr	r1, [pc, #268]	; (8003d34 <MRT_resetInfo+0x178>)
 8003c28:	6878      	ldr	r0, [r7, #4]
 8003c2a:	f00a fc6e 	bl	800e50a <HAL_UART_Transmit>

		  iwdg_flag = 0; //Flip flag
 8003c2e:	4b3c      	ldr	r3, [pc, #240]	; (8003d20 <MRT_resetInfo+0x164>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
		  flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8003c34:	4b3a      	ldr	r3, [pc, #232]	; (8003d20 <MRT_resetInfo+0x164>)
 8003c36:	781a      	ldrb	r2, [r3, #0]
 8003c38:	4b3f      	ldr	r3, [pc, #252]	; (8003d38 <MRT_resetInfo+0x17c>)
 8003c3a:	709a      	strb	r2, [r3, #2]
		  W25qxx_EraseSector(1);
 8003c3c:	2001      	movs	r0, #1
 8003c3e:	f000 fb77 	bl	8004330 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003c42:	2303      	movs	r3, #3
 8003c44:	2200      	movs	r2, #0
 8003c46:	2101      	movs	r1, #1
 8003c48:	483b      	ldr	r0, [pc, #236]	; (8003d38 <MRT_resetInfo+0x17c>)
 8003c4a:	f000 fcbb 	bl	80045c4 <W25qxx_WriteSector>

		  HAL_Delay(1000);
 8003c4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c52:	f004 fc21 	bl	8008498 <HAL_Delay>

		  //Go to sleep
		  MRT_StandByMode(SLEEP_TIME);
 8003c56:	2005      	movs	r0, #5
 8003c58:	f004 f824 	bl	8007ca4 <MRT_StandByMode>
	  }


	  //Check if we are after waking up (and at which wake up we are at)
	  if (wu_flag>0){
 8003c5c:	4b2f      	ldr	r3, [pc, #188]	; (8003d1c <MRT_resetInfo+0x160>)
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d03a      	beq.n	8003cda <MRT_resetInfo+0x11e>
		  char buf[20];
		  sprintf(buf, "FC wake up %i\r\n", wu_flag);
 8003c64:	4b2d      	ldr	r3, [pc, #180]	; (8003d1c <MRT_resetInfo+0x160>)
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	461a      	mov	r2, r3
 8003c6a:	f107 030c 	add.w	r3, r7, #12
 8003c6e:	4933      	ldr	r1, [pc, #204]	; (8003d3c <MRT_resetInfo+0x180>)
 8003c70:	4618      	mov	r0, r3
 8003c72:	f017 fe69 	bl	801b948 <siprintf>
		  HAL_UART_Transmit(uart, buf, strlen(buf), HAL_MAX_DELAY);
 8003c76:	f107 030c 	add.w	r3, r7, #12
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7fc fab8 	bl	80001f0 <strlen>
 8003c80:	4603      	mov	r3, r0
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	f107 010c 	add.w	r1, r7, #12
 8003c88:	f04f 33ff 	mov.w	r3, #4294967295
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f00a fc3c 	bl	800e50a <HAL_UART_Transmit>

		  HAL_UART_Transmit(uart, "Resetting RTC time\r\n", 20, HAL_MAX_DELAY);
 8003c92:	f04f 33ff 	mov.w	r3, #4294967295
 8003c96:	2214      	movs	r2, #20
 8003c98:	4929      	ldr	r1, [pc, #164]	; (8003d40 <MRT_resetInfo+0x184>)
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f00a fc35 	bl	800e50a <HAL_UART_Transmit>


		  //Clear RTC time (last recorded)
		  W25qxx_EraseSector(2);
 8003ca0:	2002      	movs	r0, #2
 8003ca2:	f000 fb45 	bl	8004330 <W25qxx_EraseSector>
		  W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, 2, RTC_TIME_OFFSET, 3);
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	2200      	movs	r2, #0
 8003caa:	2102      	movs	r1, #2
 8003cac:	4825      	ldr	r0, [pc, #148]	; (8003d44 <MRT_resetInfo+0x188>)
 8003cae:	f000 fc89 	bl	80045c4 <W25qxx_WriteSector>

		  //Update variables (to 0)
		  for (int i = 0; i < 3; i++){
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003cb8:	e00b      	b.n	8003cd2 <MRT_resetInfo+0x116>
			  *flash_time[i] = 0x0;
 8003cba:	4a23      	ldr	r2, [pc, #140]	; (8003d48 <MRT_resetInfo+0x18c>)
 8003cbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	701a      	strb	r2, [r3, #0]
		  for (int i = 0; i < 3; i++){
 8003cc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ccc:	3301      	adds	r3, #1
 8003cce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003cd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	ddef      	ble.n	8003cba <MRT_resetInfo+0xfe>

	  }


	  //Check if we start from the beginning
	  if (reset_flag==0){
 8003cda:	4b0f      	ldr	r3, [pc, #60]	; (8003d18 <MRT_resetInfo+0x15c>)
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d116      	bne.n	8003d10 <MRT_resetInfo+0x154>
		  HAL_UART_Transmit(uart, "FC restarted\r\n", 14, HAL_MAX_DELAY);
 8003ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ce6:	220e      	movs	r2, #14
 8003ce8:	4918      	ldr	r1, [pc, #96]	; (8003d4c <MRT_resetInfo+0x190>)
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f00a fc0d 	bl	800e50a <HAL_UART_Transmit>

		  reset_flag = 1; //Flip flag
 8003cf0:	4b09      	ldr	r3, [pc, #36]	; (8003d18 <MRT_resetInfo+0x15c>)
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
	      flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8003cf6:	4b08      	ldr	r3, [pc, #32]	; (8003d18 <MRT_resetInfo+0x15c>)
 8003cf8:	781a      	ldrb	r2, [r3, #0]
 8003cfa:	4b0f      	ldr	r3, [pc, #60]	; (8003d38 <MRT_resetInfo+0x17c>)
 8003cfc:	701a      	strb	r2, [r3, #0]
		  W25qxx_EraseSector(1);
 8003cfe:	2001      	movs	r0, #1
 8003d00:	f000 fb16 	bl	8004330 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003d04:	2303      	movs	r3, #3
 8003d06:	2200      	movs	r2, #0
 8003d08:	2101      	movs	r1, #1
 8003d0a:	480b      	ldr	r0, [pc, #44]	; (8003d38 <MRT_resetInfo+0x17c>)
 8003d0c:	f000 fc5a 	bl	80045c4 <W25qxx_WriteSector>
	  }
}
 8003d10:	bf00      	nop
 8003d12:	378c      	adds	r7, #140	; 0x8c
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d18:	20000432 	.word	0x20000432
 8003d1c:	200006a9 	.word	0x200006a9
 8003d20:	20000433 	.word	0x20000433
 8003d24:	20000434 	.word	0x20000434
 8003d28:	20000435 	.word	0x20000435
 8003d2c:	20000436 	.word	0x20000436
 8003d30:	0801fc0c 	.word	0x0801fc0c
 8003d34:	0801fc4c 	.word	0x0801fc4c
 8003d38:	20006058 	.word	0x20006058
 8003d3c:	0801fc60 	.word	0x0801fc60
 8003d40:	0801fc70 	.word	0x0801fc70
 8003d44:	20000438 	.word	0x20000438
 8003d48:	20000010 	.word	0x20000010
 8003d4c:	0801fc88 	.word	0x0801fc88

08003d50 <MRT_saveRTCTime>:


/*
 * Update and save the RTC time in external flash memory
 */
void MRT_saveRTCTime(void){
 8003d50:	b580      	push	{r7, lr}
 8003d52:	af00      	add	r7, sp, #0
	MRT_updateExternalFlashBuffers();
 8003d54:	f7ff fe14 	bl	8003980 <MRT_updateExternalFlashBuffers>

	//Write new RTC time to flash memory
	W25qxx_EraseSector(2);
 8003d58:	2002      	movs	r0, #2
 8003d5a:	f000 fae9 	bl	8004330 <W25qxx_EraseSector>
	W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003d5e:	2303      	movs	r3, #3
 8003d60:	2200      	movs	r2, #0
 8003d62:	2102      	movs	r1, #2
 8003d64:	4802      	ldr	r0, [pc, #8]	; (8003d70 <MRT_saveRTCTime+0x20>)
 8003d66:	f000 fc2d 	bl	80045c4 <W25qxx_WriteSector>
}
 8003d6a:	bf00      	nop
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	200067b8 	.word	0x200067b8

08003d74 <MRT_getContinuity>:
 * Checks the continuity of the gates
 *
 * returns a binary number in its decimal form. Each bit is the state of a gate.
 * bit3 bit2 bit1 bit0 = drogue1 drogue2 prop1 prop2
 */
uint8_t MRT_getContinuity(void){
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
	uint8_t drogue1 = HAL_GPIO_ReadPin(IN_EJ_Drogue_Cont_GPIO_Port, IN_EJ_Drogue_Cont_Pin);
 8003d7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003d7e:	4815      	ldr	r0, [pc, #84]	; (8003dd4 <MRT_getContinuity+0x60>)
 8003d80:	f005 f8e0 	bl	8008f44 <HAL_GPIO_ReadPin>
 8003d84:	4603      	mov	r3, r0
 8003d86:	71fb      	strb	r3, [r7, #7]
	uint8_t drogue2 = HAL_GPIO_ReadPin(IN_EJ_Main_Cont_GPIO_Port, IN_EJ_Main_Cont_Pin);
 8003d88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d8c:	4811      	ldr	r0, [pc, #68]	; (8003dd4 <MRT_getContinuity+0x60>)
 8003d8e:	f005 f8d9 	bl	8008f44 <HAL_GPIO_ReadPin>
 8003d92:	4603      	mov	r3, r0
 8003d94:	71bb      	strb	r3, [r7, #6]
	uint8_t prop1 = HAL_GPIO_ReadPin(IN_PyroValve_Cont_1_GPIO_Port, IN_PyroValve_Cont_1_Pin);
 8003d96:	2101      	movs	r1, #1
 8003d98:	480e      	ldr	r0, [pc, #56]	; (8003dd4 <MRT_getContinuity+0x60>)
 8003d9a:	f005 f8d3 	bl	8008f44 <HAL_GPIO_ReadPin>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	717b      	strb	r3, [r7, #5]
	uint8_t prop2 = HAL_GPIO_ReadPin(IN_PyroValve_Cont_2_GPIO_Port, IN_PyroValve_Cont_2_Pin);
 8003da2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003da6:	480c      	ldr	r0, [pc, #48]	; (8003dd8 <MRT_getContinuity+0x64>)
 8003da8:	f005 f8cc 	bl	8008f44 <HAL_GPIO_ReadPin>
 8003dac:	4603      	mov	r3, r0
 8003dae:	713b      	strb	r3, [r7, #4]
	uint8_t continuity = 8*drogue1 + 4*drogue2 + 2*prop1 + prop2;
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	005a      	lsls	r2, r3, #1
 8003db4:	79bb      	ldrb	r3, [r7, #6]
 8003db6:	4413      	add	r3, r2
 8003db8:	005a      	lsls	r2, r3, #1
 8003dba:	797b      	ldrb	r3, [r7, #5]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	005b      	lsls	r3, r3, #1
 8003dc2:	b2da      	uxtb	r2, r3
 8003dc4:	793b      	ldrb	r3, [r7, #4]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	70fb      	strb	r3, [r7, #3]
	return continuity;
 8003dca:	78fb      	ldrb	r3, [r7, #3]
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3708      	adds	r7, #8
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	40021800 	.word	0x40021800
 8003dd8:	40021400 	.word	0x40021400
 8003ddc:	00000000 	.word	0x00000000

08003de0 <MRT_getAltitude>:

/*
 * Gets the altitude using temperature, pressure and sea-level pressure
 *https://www.mide.com/air-pressure-at-altitude-calculator
 */
float MRT_getAltitude(float pressure){
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	ed87 0a01 	vstr	s0, [r7, #4]
	return BASE_HEIGHT+(SEA_LEVEL_TEMPERATURE/-0.0065)*(pow(pressure/SEA_LEVEL_PRESSURE,(-R*-0.0065/(go*M)))-1);
 8003dea:	edd7 7a01 	vldr	s15, [r7, #4]
 8003dee:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003e70 <MRT_getAltitude+0x90>
 8003df2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003df6:	ee16 0a90 	vmov	r0, s13
 8003dfa:	f7fc fbb5 	bl	8000568 <__aeabi_f2d>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	460b      	mov	r3, r1
 8003e02:	ed9f 1b17 	vldr	d1, [pc, #92]	; 8003e60 <MRT_getAltitude+0x80>
 8003e06:	ec43 2b10 	vmov	d0, r2, r3
 8003e0a:	f015 fc0f 	bl	801962c <pow>
 8003e0e:	ec51 0b10 	vmov	r0, r1, d0
 8003e12:	f04f 0200 	mov.w	r2, #0
 8003e16:	4b17      	ldr	r3, [pc, #92]	; (8003e74 <MRT_getAltitude+0x94>)
 8003e18:	f7fc fa46 	bl	80002a8 <__aeabi_dsub>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	460b      	mov	r3, r1
 8003e20:	4610      	mov	r0, r2
 8003e22:	4619      	mov	r1, r3
 8003e24:	a310      	add	r3, pc, #64	; (adr r3, 8003e68 <MRT_getAltitude+0x88>)
 8003e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e2a:	f7fc fbf5 	bl	8000618 <__aeabi_dmul>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	460b      	mov	r3, r1
 8003e32:	4610      	mov	r0, r2
 8003e34:	4619      	mov	r1, r3
 8003e36:	f04f 0200 	mov.w	r2, #0
 8003e3a:	4b0f      	ldr	r3, [pc, #60]	; (8003e78 <MRT_getAltitude+0x98>)
 8003e3c:	f7fc fa36 	bl	80002ac <__adddf3>
 8003e40:	4602      	mov	r2, r0
 8003e42:	460b      	mov	r3, r1
 8003e44:	4610      	mov	r0, r2
 8003e46:	4619      	mov	r1, r3
 8003e48:	f7fc fede 	bl	8000c08 <__aeabi_d2f>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	ee07 3a90 	vmov	s15, r3
}
 8003e52:	eeb0 0a67 	vmov.f32	s0, s15
 8003e56:	3708      	adds	r7, #8
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	f3af 8000 	nop.w
 8003e60:	b537afba 	.word	0xb537afba
 8003e64:	3fc85a8b 	.word	0x3fc85a8b
 8003e68:	76276276 	.word	0x76276276
 8003e6c:	c0e481c2 	.word	0xc0e481c2
 8003e70:	447d8000 	.word	0x447d8000
 8003e74:	3ff00000 	.word	0x3ff00000
 8003e78:	40590000 	.word	0x40590000

08003e7c <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b086      	sub	sp, #24
 8003e80:	af02      	add	r7, sp, #8
 8003e82:	4603      	mov	r3, r0
 8003e84:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8003e86:	f107 020f 	add.w	r2, r7, #15
 8003e8a:	1df9      	adds	r1, r7, #7
 8003e8c:	2364      	movs	r3, #100	; 0x64
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	2301      	movs	r3, #1
 8003e92:	4804      	ldr	r0, [pc, #16]	; (8003ea4 <W25qxx_Spi+0x28>)
 8003e94:	f009 fa2e 	bl	800d2f4 <HAL_SPI_TransmitReceive>
	return ret;
 8003e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	20005fbc 	.word	0x20005fbc

08003ea8 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	60fb      	str	r3, [r7, #12]
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	60bb      	str	r3, [r7, #8]
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	607b      	str	r3, [r7, #4]
 8003eba:	2300      	movs	r3, #0
 8003ebc:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	2140      	movs	r1, #64	; 0x40
 8003ec2:	4813      	ldr	r0, [pc, #76]	; (8003f10 <W25qxx_ReadID+0x68>)
 8003ec4:	f005 f856 	bl	8008f74 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8003ec8:	209f      	movs	r0, #159	; 0x9f
 8003eca:	f7ff ffd7 	bl	8003e7c <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003ece:	20a5      	movs	r0, #165	; 0xa5
 8003ed0:	f7ff ffd4 	bl	8003e7c <W25qxx_Spi>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003ed8:	20a5      	movs	r0, #165	; 0xa5
 8003eda:	f7ff ffcf 	bl	8003e7c <W25qxx_Spi>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003ee2:	20a5      	movs	r0, #165	; 0xa5
 8003ee4:	f7ff ffca 	bl	8003e7c <W25qxx_Spi>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003eec:	2201      	movs	r2, #1
 8003eee:	2140      	movs	r1, #64	; 0x40
 8003ef0:	4807      	ldr	r0, [pc, #28]	; (8003f10 <W25qxx_ReadID+0x68>)
 8003ef2:	f005 f83f 	bl	8008f74 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	041a      	lsls	r2, r3, #16
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	021b      	lsls	r3, r3, #8
 8003efe:	4313      	orrs	r3, r2
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	60fb      	str	r3, [r7, #12]
	return Temp;
 8003f06:	68fb      	ldr	r3, [r7, #12]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40020c00 	.word	0x40020c00

08003f14 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8003f14:	b590      	push	{r4, r7, lr}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	2140      	movs	r1, #64	; 0x40
 8003f1e:	4816      	ldr	r0, [pc, #88]	; (8003f78 <W25qxx_ReadUniqID+0x64>)
 8003f20:	f005 f828 	bl	8008f74 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8003f24:	204b      	movs	r0, #75	; 0x4b
 8003f26:	f7ff ffa9 	bl	8003e7c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	71fb      	strb	r3, [r7, #7]
 8003f2e:	e005      	b.n	8003f3c <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003f30:	20a5      	movs	r0, #165	; 0xa5
 8003f32:	f7ff ffa3 	bl	8003e7c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 8003f36:	79fb      	ldrb	r3, [r7, #7]
 8003f38:	3301      	adds	r3, #1
 8003f3a:	71fb      	strb	r3, [r7, #7]
 8003f3c:	79fb      	ldrb	r3, [r7, #7]
 8003f3e:	2b03      	cmp	r3, #3
 8003f40:	d9f6      	bls.n	8003f30 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 8003f42:	2300      	movs	r3, #0
 8003f44:	71bb      	strb	r3, [r7, #6]
 8003f46:	e00b      	b.n	8003f60 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003f48:	79bc      	ldrb	r4, [r7, #6]
 8003f4a:	20a5      	movs	r0, #165	; 0xa5
 8003f4c:	f7ff ff96 	bl	8003e7c <W25qxx_Spi>
 8003f50:	4603      	mov	r3, r0
 8003f52:	461a      	mov	r2, r3
 8003f54:	4b09      	ldr	r3, [pc, #36]	; (8003f7c <W25qxx_ReadUniqID+0x68>)
 8003f56:	4423      	add	r3, r4
 8003f58:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 8003f5a:	79bb      	ldrb	r3, [r7, #6]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	71bb      	strb	r3, [r7, #6]
 8003f60:	79bb      	ldrb	r3, [r7, #6]
 8003f62:	2b07      	cmp	r3, #7
 8003f64:	d9f0      	bls.n	8003f48 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003f66:	2201      	movs	r2, #1
 8003f68:	2140      	movs	r1, #64	; 0x40
 8003f6a:	4803      	ldr	r0, [pc, #12]	; (8003f78 <W25qxx_ReadUniqID+0x64>)
 8003f6c:	f005 f802 	bl	8008f74 <HAL_GPIO_WritePin>
}
 8003f70:	bf00      	nop
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd90      	pop	{r4, r7, pc}
 8003f78:	40020c00 	.word	0x40020c00
 8003f7c:	20006db8 	.word	0x20006db8

08003f80 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003f84:	2200      	movs	r2, #0
 8003f86:	2140      	movs	r1, #64	; 0x40
 8003f88:	4807      	ldr	r0, [pc, #28]	; (8003fa8 <W25qxx_WriteEnable+0x28>)
 8003f8a:	f004 fff3 	bl	8008f74 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8003f8e:	2006      	movs	r0, #6
 8003f90:	f7ff ff74 	bl	8003e7c <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8003f94:	2201      	movs	r2, #1
 8003f96:	2140      	movs	r1, #64	; 0x40
 8003f98:	4803      	ldr	r0, [pc, #12]	; (8003fa8 <W25qxx_WriteEnable+0x28>)
 8003f9a:	f004 ffeb 	bl	8008f74 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8003f9e:	2001      	movs	r0, #1
 8003fa0:	f011 fb93 	bl	80156ca <osDelay>
}
 8003fa4:	bf00      	nop
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	40020c00 	.word	0x40020c00

08003fac <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b084      	sub	sp, #16
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8003fba:	2200      	movs	r2, #0
 8003fbc:	2140      	movs	r1, #64	; 0x40
 8003fbe:	481c      	ldr	r0, [pc, #112]	; (8004030 <W25qxx_ReadStatusRegister+0x84>)
 8003fc0:	f004 ffd8 	bl	8008f74 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8003fc4:	79fb      	ldrb	r3, [r7, #7]
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d10c      	bne.n	8003fe4 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8003fca:	2005      	movs	r0, #5
 8003fcc:	f7ff ff56 	bl	8003e7c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003fd0:	20a5      	movs	r0, #165	; 0xa5
 8003fd2:	f7ff ff53 	bl	8003e7c <W25qxx_Spi>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8003fda:	4a16      	ldr	r2, [pc, #88]	; (8004034 <W25qxx_ReadStatusRegister+0x88>)
 8003fdc:	7bfb      	ldrb	r3, [r7, #15]
 8003fde:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8003fe2:	e01b      	b.n	800401c <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8003fe4:	79fb      	ldrb	r3, [r7, #7]
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d10c      	bne.n	8004004 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8003fea:	2035      	movs	r0, #53	; 0x35
 8003fec:	f7ff ff46 	bl	8003e7c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8003ff0:	20a5      	movs	r0, #165	; 0xa5
 8003ff2:	f7ff ff43 	bl	8003e7c <W25qxx_Spi>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8003ffa:	4a0e      	ldr	r2, [pc, #56]	; (8004034 <W25qxx_ReadStatusRegister+0x88>)
 8003ffc:	7bfb      	ldrb	r3, [r7, #15]
 8003ffe:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8004002:	e00b      	b.n	800401c <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8004004:	2015      	movs	r0, #21
 8004006:	f7ff ff39 	bl	8003e7c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800400a:	20a5      	movs	r0, #165	; 0xa5
 800400c:	f7ff ff36 	bl	8003e7c <W25qxx_Spi>
 8004010:	4603      	mov	r3, r0
 8004012:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8004014:	4a07      	ldr	r2, [pc, #28]	; (8004034 <W25qxx_ReadStatusRegister+0x88>)
 8004016:	7bfb      	ldrb	r3, [r7, #15]
 8004018:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800401c:	2201      	movs	r2, #1
 800401e:	2140      	movs	r1, #64	; 0x40
 8004020:	4803      	ldr	r0, [pc, #12]	; (8004030 <W25qxx_ReadStatusRegister+0x84>)
 8004022:	f004 ffa7 	bl	8008f74 <HAL_GPIO_WritePin>
	return status;
 8004026:	7bfb      	ldrb	r3, [r7, #15]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40020c00 	.word	0x40020c00
 8004034:	20006db8 	.word	0x20006db8

08004038 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 800403c:	2001      	movs	r0, #1
 800403e:	f011 fb44 	bl	80156ca <osDelay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004042:	2200      	movs	r2, #0
 8004044:	2140      	movs	r1, #64	; 0x40
 8004046:	480f      	ldr	r0, [pc, #60]	; (8004084 <W25qxx_WaitForWriteEnd+0x4c>)
 8004048:	f004 ff94 	bl	8008f74 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 800404c:	2005      	movs	r0, #5
 800404e:	f7ff ff15 	bl	8003e7c <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004052:	20a5      	movs	r0, #165	; 0xa5
 8004054:	f7ff ff12 	bl	8003e7c <W25qxx_Spi>
 8004058:	4603      	mov	r3, r0
 800405a:	461a      	mov	r2, r3
 800405c:	4b0a      	ldr	r3, [pc, #40]	; (8004088 <W25qxx_WaitForWriteEnd+0x50>)
 800405e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8004062:	2001      	movs	r0, #1
 8004064:	f011 fb31 	bl	80156ca <osDelay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8004068:	4b07      	ldr	r3, [pc, #28]	; (8004088 <W25qxx_WaitForWriteEnd+0x50>)
 800406a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800406e:	f003 0301 	and.w	r3, r3, #1
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1ed      	bne.n	8004052 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004076:	2201      	movs	r2, #1
 8004078:	2140      	movs	r1, #64	; 0x40
 800407a:	4802      	ldr	r0, [pc, #8]	; (8004084 <W25qxx_WaitForWriteEnd+0x4c>)
 800407c:	f004 ff7a 	bl	8008f74 <HAL_GPIO_WritePin>
}
 8004080:	bf00      	nop
 8004082:	bd80      	pop	{r7, pc}
 8004084:	40020c00 	.word	0x40020c00
 8004088:	20006db8 	.word	0x20006db8

0800408c <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b082      	sub	sp, #8
 8004090:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8004092:	4b90      	ldr	r3, [pc, #576]	; (80042d4 <W25qxx_Init+0x248>)
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800409a:	e002      	b.n	80040a2 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 800409c:	2001      	movs	r0, #1
 800409e:	f011 fb14 	bl	80156ca <osDelay>
	while (HAL_GetTick() < 100)
 80040a2:	f004 f9ed 	bl	8008480 <HAL_GetTick>
 80040a6:	4603      	mov	r3, r0
 80040a8:	2b63      	cmp	r3, #99	; 0x63
 80040aa:	d9f7      	bls.n	800409c <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80040ac:	2201      	movs	r2, #1
 80040ae:	2140      	movs	r1, #64	; 0x40
 80040b0:	4889      	ldr	r0, [pc, #548]	; (80042d8 <W25qxx_Init+0x24c>)
 80040b2:	f004 ff5f 	bl	8008f74 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 80040b6:	2064      	movs	r0, #100	; 0x64
 80040b8:	f011 fb07 	bl	80156ca <osDelay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
 80040bc:	4887      	ldr	r0, [pc, #540]	; (80042dc <W25qxx_Init+0x250>)
 80040be:	f017 fb77 	bl	801b7b0 <puts>
#endif
	id = W25qxx_ReadID();
 80040c2:	f7ff fef1 	bl	8003ea8 <W25qxx_ReadID>
 80040c6:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
 80040c8:	6879      	ldr	r1, [r7, #4]
 80040ca:	4885      	ldr	r0, [pc, #532]	; (80042e0 <W25qxx_Init+0x254>)
 80040cc:	f017 faea 	bl	801b6a4 <iprintf>
#endif
	switch (id & 0x000000FF)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	3b11      	subs	r3, #17
 80040d6:	2b0f      	cmp	r3, #15
 80040d8:	f200 808b 	bhi.w	80041f2 <W25qxx_Init+0x166>
 80040dc:	a201      	add	r2, pc, #4	; (adr r2, 80040e4 <W25qxx_Init+0x58>)
 80040de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e2:	bf00      	nop
 80040e4:	080041df 	.word	0x080041df
 80040e8:	080041cb 	.word	0x080041cb
 80040ec:	080041b7 	.word	0x080041b7
 80040f0:	080041a3 	.word	0x080041a3
 80040f4:	0800418f 	.word	0x0800418f
 80040f8:	0800417b 	.word	0x0800417b
 80040fc:	08004167 	.word	0x08004167
 8004100:	08004151 	.word	0x08004151
 8004104:	0800413b 	.word	0x0800413b
 8004108:	080041f3 	.word	0x080041f3
 800410c:	080041f3 	.word	0x080041f3
 8004110:	080041f3 	.word	0x080041f3
 8004114:	080041f3 	.word	0x080041f3
 8004118:	080041f3 	.word	0x080041f3
 800411c:	080041f3 	.word	0x080041f3
 8004120:	08004125 	.word	0x08004125
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8004124:	4b6b      	ldr	r3, [pc, #428]	; (80042d4 <W25qxx_Init+0x248>)
 8004126:	220a      	movs	r2, #10
 8004128:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 800412a:	4b6a      	ldr	r3, [pc, #424]	; (80042d4 <W25qxx_Init+0x248>)
 800412c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004130:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
 8004132:	486c      	ldr	r0, [pc, #432]	; (80042e4 <W25qxx_Init+0x258>)
 8004134:	f017 fb3c 	bl	801b7b0 <puts>
#endif
		break;
 8004138:	e064      	b.n	8004204 <W25qxx_Init+0x178>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 800413a:	4b66      	ldr	r3, [pc, #408]	; (80042d4 <W25qxx_Init+0x248>)
 800413c:	2209      	movs	r2, #9
 800413e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8004140:	4b64      	ldr	r3, [pc, #400]	; (80042d4 <W25qxx_Init+0x248>)
 8004142:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004146:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
 8004148:	4867      	ldr	r0, [pc, #412]	; (80042e8 <W25qxx_Init+0x25c>)
 800414a:	f017 fb31 	bl	801b7b0 <puts>
#endif
		break;
 800414e:	e059      	b.n	8004204 <W25qxx_Init+0x178>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8004150:	4b60      	ldr	r3, [pc, #384]	; (80042d4 <W25qxx_Init+0x248>)
 8004152:	2208      	movs	r2, #8
 8004154:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8004156:	4b5f      	ldr	r3, [pc, #380]	; (80042d4 <W25qxx_Init+0x248>)
 8004158:	f44f 7280 	mov.w	r2, #256	; 0x100
 800415c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
 800415e:	4863      	ldr	r0, [pc, #396]	; (80042ec <W25qxx_Init+0x260>)
 8004160:	f017 fb26 	bl	801b7b0 <puts>
#endif
		break;
 8004164:	e04e      	b.n	8004204 <W25qxx_Init+0x178>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8004166:	4b5b      	ldr	r3, [pc, #364]	; (80042d4 <W25qxx_Init+0x248>)
 8004168:	2207      	movs	r2, #7
 800416a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 800416c:	4b59      	ldr	r3, [pc, #356]	; (80042d4 <W25qxx_Init+0x248>)
 800416e:	2280      	movs	r2, #128	; 0x80
 8004170:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
 8004172:	485f      	ldr	r0, [pc, #380]	; (80042f0 <W25qxx_Init+0x264>)
 8004174:	f017 fb1c 	bl	801b7b0 <puts>
#endif
		break;
 8004178:	e044      	b.n	8004204 <W25qxx_Init+0x178>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 800417a:	4b56      	ldr	r3, [pc, #344]	; (80042d4 <W25qxx_Init+0x248>)
 800417c:	2206      	movs	r2, #6
 800417e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8004180:	4b54      	ldr	r3, [pc, #336]	; (80042d4 <W25qxx_Init+0x248>)
 8004182:	2240      	movs	r2, #64	; 0x40
 8004184:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
 8004186:	485b      	ldr	r0, [pc, #364]	; (80042f4 <W25qxx_Init+0x268>)
 8004188:	f017 fb12 	bl	801b7b0 <puts>
#endif
		break;
 800418c:	e03a      	b.n	8004204 <W25qxx_Init+0x178>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 800418e:	4b51      	ldr	r3, [pc, #324]	; (80042d4 <W25qxx_Init+0x248>)
 8004190:	2205      	movs	r2, #5
 8004192:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8004194:	4b4f      	ldr	r3, [pc, #316]	; (80042d4 <W25qxx_Init+0x248>)
 8004196:	2220      	movs	r2, #32
 8004198:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
 800419a:	4857      	ldr	r0, [pc, #348]	; (80042f8 <W25qxx_Init+0x26c>)
 800419c:	f017 fb08 	bl	801b7b0 <puts>
#endif
		break;
 80041a0:	e030      	b.n	8004204 <W25qxx_Init+0x178>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 80041a2:	4b4c      	ldr	r3, [pc, #304]	; (80042d4 <W25qxx_Init+0x248>)
 80041a4:	2204      	movs	r2, #4
 80041a6:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 80041a8:	4b4a      	ldr	r3, [pc, #296]	; (80042d4 <W25qxx_Init+0x248>)
 80041aa:	2210      	movs	r2, #16
 80041ac:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
 80041ae:	4853      	ldr	r0, [pc, #332]	; (80042fc <W25qxx_Init+0x270>)
 80041b0:	f017 fafe 	bl	801b7b0 <puts>
#endif
		break;
 80041b4:	e026      	b.n	8004204 <W25qxx_Init+0x178>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 80041b6:	4b47      	ldr	r3, [pc, #284]	; (80042d4 <W25qxx_Init+0x248>)
 80041b8:	2203      	movs	r2, #3
 80041ba:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 80041bc:	4b45      	ldr	r3, [pc, #276]	; (80042d4 <W25qxx_Init+0x248>)
 80041be:	2208      	movs	r2, #8
 80041c0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
 80041c2:	484f      	ldr	r0, [pc, #316]	; (8004300 <W25qxx_Init+0x274>)
 80041c4:	f017 faf4 	bl	801b7b0 <puts>
#endif
		break;
 80041c8:	e01c      	b.n	8004204 <W25qxx_Init+0x178>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 80041ca:	4b42      	ldr	r3, [pc, #264]	; (80042d4 <W25qxx_Init+0x248>)
 80041cc:	2202      	movs	r2, #2
 80041ce:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 80041d0:	4b40      	ldr	r3, [pc, #256]	; (80042d4 <W25qxx_Init+0x248>)
 80041d2:	2204      	movs	r2, #4
 80041d4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
 80041d6:	484b      	ldr	r0, [pc, #300]	; (8004304 <W25qxx_Init+0x278>)
 80041d8:	f017 faea 	bl	801b7b0 <puts>
#endif
		break;
 80041dc:	e012      	b.n	8004204 <W25qxx_Init+0x178>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 80041de:	4b3d      	ldr	r3, [pc, #244]	; (80042d4 <W25qxx_Init+0x248>)
 80041e0:	2201      	movs	r2, #1
 80041e2:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 80041e4:	4b3b      	ldr	r3, [pc, #236]	; (80042d4 <W25qxx_Init+0x248>)
 80041e6:	2202      	movs	r2, #2
 80041e8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
 80041ea:	4847      	ldr	r0, [pc, #284]	; (8004308 <W25qxx_Init+0x27c>)
 80041ec:	f017 fae0 	bl	801b7b0 <puts>
#endif
		break;
 80041f0:	e008      	b.n	8004204 <W25qxx_Init+0x178>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
 80041f2:	4846      	ldr	r0, [pc, #280]	; (800430c <W25qxx_Init+0x280>)
 80041f4:	f017 fadc 	bl	801b7b0 <puts>
#endif
		w25qxx.Lock = 0;
 80041f8:	4b36      	ldr	r3, [pc, #216]	; (80042d4 <W25qxx_Init+0x248>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8004200:	2300      	movs	r3, #0
 8004202:	e063      	b.n	80042cc <W25qxx_Init+0x240>
	}
	w25qxx.PageSize = 256;
 8004204:	4b33      	ldr	r3, [pc, #204]	; (80042d4 <W25qxx_Init+0x248>)
 8004206:	f44f 7280 	mov.w	r2, #256	; 0x100
 800420a:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 800420c:	4b31      	ldr	r3, [pc, #196]	; (80042d4 <W25qxx_Init+0x248>)
 800420e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004212:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8004214:	4b2f      	ldr	r3, [pc, #188]	; (80042d4 <W25qxx_Init+0x248>)
 8004216:	69db      	ldr	r3, [r3, #28]
 8004218:	011b      	lsls	r3, r3, #4
 800421a:	4a2e      	ldr	r2, [pc, #184]	; (80042d4 <W25qxx_Init+0x248>)
 800421c:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 800421e:	4b2d      	ldr	r3, [pc, #180]	; (80042d4 <W25qxx_Init+0x248>)
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	4a2c      	ldr	r2, [pc, #176]	; (80042d4 <W25qxx_Init+0x248>)
 8004224:	6912      	ldr	r2, [r2, #16]
 8004226:	fb02 f303 	mul.w	r3, r2, r3
 800422a:	4a2a      	ldr	r2, [pc, #168]	; (80042d4 <W25qxx_Init+0x248>)
 800422c:	8952      	ldrh	r2, [r2, #10]
 800422e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004232:	4a28      	ldr	r2, [pc, #160]	; (80042d4 <W25qxx_Init+0x248>)
 8004234:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8004236:	4b27      	ldr	r3, [pc, #156]	; (80042d4 <W25qxx_Init+0x248>)
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	011b      	lsls	r3, r3, #4
 800423c:	4a25      	ldr	r2, [pc, #148]	; (80042d4 <W25qxx_Init+0x248>)
 800423e:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8004240:	4b24      	ldr	r3, [pc, #144]	; (80042d4 <W25qxx_Init+0x248>)
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	4a23      	ldr	r2, [pc, #140]	; (80042d4 <W25qxx_Init+0x248>)
 8004246:	6912      	ldr	r2, [r2, #16]
 8004248:	fb02 f303 	mul.w	r3, r2, r3
 800424c:	0a9b      	lsrs	r3, r3, #10
 800424e:	4a21      	ldr	r2, [pc, #132]	; (80042d4 <W25qxx_Init+0x248>)
 8004250:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8004252:	f7ff fe5f 	bl	8003f14 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8004256:	2001      	movs	r0, #1
 8004258:	f7ff fea8 	bl	8003fac <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 800425c:	2002      	movs	r0, #2
 800425e:	f7ff fea5 	bl	8003fac <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8004262:	2003      	movs	r0, #3
 8004264:	f7ff fea2 	bl	8003fac <W25qxx_ReadStatusRegister>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Page Size: %d Bytes\r\n", w25qxx.PageSize);
 8004268:	4b1a      	ldr	r3, [pc, #104]	; (80042d4 <W25qxx_Init+0x248>)
 800426a:	895b      	ldrh	r3, [r3, #10]
 800426c:	4619      	mov	r1, r3
 800426e:	4828      	ldr	r0, [pc, #160]	; (8004310 <W25qxx_Init+0x284>)
 8004270:	f017 fa18 	bl	801b6a4 <iprintf>
	printf("w25qxx Page Count: %d\r\n", w25qxx.PageCount);
 8004274:	4b17      	ldr	r3, [pc, #92]	; (80042d4 <W25qxx_Init+0x248>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	4619      	mov	r1, r3
 800427a:	4826      	ldr	r0, [pc, #152]	; (8004314 <W25qxx_Init+0x288>)
 800427c:	f017 fa12 	bl	801b6a4 <iprintf>
	printf("w25qxx Sector Size: %d Bytes\r\n", w25qxx.SectorSize);
 8004280:	4b14      	ldr	r3, [pc, #80]	; (80042d4 <W25qxx_Init+0x248>)
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	4619      	mov	r1, r3
 8004286:	4824      	ldr	r0, [pc, #144]	; (8004318 <W25qxx_Init+0x28c>)
 8004288:	f017 fa0c 	bl	801b6a4 <iprintf>
	printf("w25qxx Sector Count: %d\r\n", w25qxx.SectorCount);
 800428c:	4b11      	ldr	r3, [pc, #68]	; (80042d4 <W25qxx_Init+0x248>)
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	4619      	mov	r1, r3
 8004292:	4822      	ldr	r0, [pc, #136]	; (800431c <W25qxx_Init+0x290>)
 8004294:	f017 fa06 	bl	801b6a4 <iprintf>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
 8004298:	4b0e      	ldr	r3, [pc, #56]	; (80042d4 <W25qxx_Init+0x248>)
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	4619      	mov	r1, r3
 800429e:	4820      	ldr	r0, [pc, #128]	; (8004320 <W25qxx_Init+0x294>)
 80042a0:	f017 fa00 	bl	801b6a4 <iprintf>
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
 80042a4:	4b0b      	ldr	r3, [pc, #44]	; (80042d4 <W25qxx_Init+0x248>)
 80042a6:	69db      	ldr	r3, [r3, #28]
 80042a8:	4619      	mov	r1, r3
 80042aa:	481e      	ldr	r0, [pc, #120]	; (8004324 <W25qxx_Init+0x298>)
 80042ac:	f017 f9fa 	bl	801b6a4 <iprintf>
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
 80042b0:	4b08      	ldr	r3, [pc, #32]	; (80042d4 <W25qxx_Init+0x248>)
 80042b2:	6a1b      	ldr	r3, [r3, #32]
 80042b4:	4619      	mov	r1, r3
 80042b6:	481c      	ldr	r0, [pc, #112]	; (8004328 <W25qxx_Init+0x29c>)
 80042b8:	f017 f9f4 	bl	801b6a4 <iprintf>
	printf("w25qxx Init Done\r\n");
 80042bc:	481b      	ldr	r0, [pc, #108]	; (800432c <W25qxx_Init+0x2a0>)
 80042be:	f017 fa77 	bl	801b7b0 <puts>
#endif
	w25qxx.Lock = 0;
 80042c2:	4b04      	ldr	r3, [pc, #16]	; (80042d4 <W25qxx_Init+0x248>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 80042ca:	2301      	movs	r3, #1
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3708      	adds	r7, #8
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	20006db8 	.word	0x20006db8
 80042d8:	40020c00 	.word	0x40020c00
 80042dc:	0801fc98 	.word	0x0801fc98
 80042e0:	0801fcb0 	.word	0x0801fcb0
 80042e4:	0801fcc4 	.word	0x0801fcc4
 80042e8:	0801fcdc 	.word	0x0801fcdc
 80042ec:	0801fcf4 	.word	0x0801fcf4
 80042f0:	0801fd0c 	.word	0x0801fd0c
 80042f4:	0801fd24 	.word	0x0801fd24
 80042f8:	0801fd3c 	.word	0x0801fd3c
 80042fc:	0801fd54 	.word	0x0801fd54
 8004300:	0801fd6c 	.word	0x0801fd6c
 8004304:	0801fd84 	.word	0x0801fd84
 8004308:	0801fd9c 	.word	0x0801fd9c
 800430c:	0801fdb4 	.word	0x0801fdb4
 8004310:	0801fdc8 	.word	0x0801fdc8
 8004314:	0801fde8 	.word	0x0801fde8
 8004318:	0801fe00 	.word	0x0801fe00
 800431c:	0801fe20 	.word	0x0801fe20
 8004320:	0801fe3c 	.word	0x0801fe3c
 8004324:	0801fe5c 	.word	0x0801fe5c
 8004328:	0801fe78 	.word	0x0801fe78
 800432c:	0801fe98 	.word	0x0801fe98

08004330 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8004338:	e002      	b.n	8004340 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 800433a:	2001      	movs	r0, #1
 800433c:	f011 f9c5 	bl	80156ca <osDelay>
	while (w25qxx.Lock == 1)
 8004340:	4b2d      	ldr	r3, [pc, #180]	; (80043f8 <W25qxx_EraseSector+0xc8>)
 8004342:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004346:	2b01      	cmp	r3, #1
 8004348:	d0f7      	beq.n	800433a <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 800434a:	4b2b      	ldr	r3, [pc, #172]	; (80043f8 <W25qxx_EraseSector+0xc8>)
 800434c:	2201      	movs	r2, #1
 800434e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
 8004352:	f004 f895 	bl	8008480 <HAL_GetTick>
 8004356:	60f8      	str	r0, [r7, #12]
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
 8004358:	6879      	ldr	r1, [r7, #4]
 800435a:	4828      	ldr	r0, [pc, #160]	; (80043fc <W25qxx_EraseSector+0xcc>)
 800435c:	f017 f9a2 	bl	801b6a4 <iprintf>
#endif
	W25qxx_WaitForWriteEnd();
 8004360:	f7ff fe6a 	bl	8004038 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8004364:	4b24      	ldr	r3, [pc, #144]	; (80043f8 <W25qxx_EraseSector+0xc8>)
 8004366:	691a      	ldr	r2, [r3, #16]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	fb02 f303 	mul.w	r3, r2, r3
 800436e:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8004370:	f7ff fe06 	bl	8003f80 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004374:	2200      	movs	r2, #0
 8004376:	2140      	movs	r1, #64	; 0x40
 8004378:	4821      	ldr	r0, [pc, #132]	; (8004400 <W25qxx_EraseSector+0xd0>)
 800437a:	f004 fdfb 	bl	8008f74 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 800437e:	4b1e      	ldr	r3, [pc, #120]	; (80043f8 <W25qxx_EraseSector+0xc8>)
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	2b08      	cmp	r3, #8
 8004384:	d909      	bls.n	800439a <W25qxx_EraseSector+0x6a>
	{
		W25qxx_Spi(0x21);
 8004386:	2021      	movs	r0, #33	; 0x21
 8004388:	f7ff fd78 	bl	8003e7c <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	0e1b      	lsrs	r3, r3, #24
 8004390:	b2db      	uxtb	r3, r3
 8004392:	4618      	mov	r0, r3
 8004394:	f7ff fd72 	bl	8003e7c <W25qxx_Spi>
 8004398:	e002      	b.n	80043a0 <W25qxx_EraseSector+0x70>
	}
	else
	{
		W25qxx_Spi(0x20);
 800439a:	2020      	movs	r0, #32
 800439c:	f7ff fd6e 	bl	8003e7c <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	0c1b      	lsrs	r3, r3, #16
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	4618      	mov	r0, r3
 80043a8:	f7ff fd68 	bl	8003e7c <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	0a1b      	lsrs	r3, r3, #8
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	4618      	mov	r0, r3
 80043b4:	f7ff fd62 	bl	8003e7c <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	b2db      	uxtb	r3, r3
 80043bc:	4618      	mov	r0, r3
 80043be:	f7ff fd5d 	bl	8003e7c <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80043c2:	2201      	movs	r2, #1
 80043c4:	2140      	movs	r1, #64	; 0x40
 80043c6:	480e      	ldr	r0, [pc, #56]	; (8004400 <W25qxx_EraseSector+0xd0>)
 80043c8:	f004 fdd4 	bl	8008f74 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80043cc:	f7ff fe34 	bl	8004038 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
 80043d0:	f004 f856 	bl	8008480 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	4619      	mov	r1, r3
 80043dc:	4809      	ldr	r0, [pc, #36]	; (8004404 <W25qxx_EraseSector+0xd4>)
 80043de:	f017 f961 	bl	801b6a4 <iprintf>
#endif
	W25qxx_Delay(1);
 80043e2:	2001      	movs	r0, #1
 80043e4:	f011 f971 	bl	80156ca <osDelay>
	w25qxx.Lock = 0;
 80043e8:	4b03      	ldr	r3, [pc, #12]	; (80043f8 <W25qxx_EraseSector+0xc8>)
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80043f0:	bf00      	nop
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	20006db8 	.word	0x20006db8
 80043fc:	0801fef0 	.word	0x0801fef0
 8004400:	40020c00 	.word	0x40020c00
 8004404:	0801ff14 	.word	0x0801ff14

08004408 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8004410:	4b07      	ldr	r3, [pc, #28]	; (8004430 <W25qxx_SectorToPage+0x28>)
 8004412:	691b      	ldr	r3, [r3, #16]
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	fb02 f303 	mul.w	r3, r2, r3
 800441a:	4a05      	ldr	r2, [pc, #20]	; (8004430 <W25qxx_SectorToPage+0x28>)
 800441c:	8952      	ldrh	r2, [r2, #10]
 800441e:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8004422:	4618      	mov	r0, r3
 8004424:	370c      	adds	r7, #12
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	20006db8 	.word	0x20006db8

08004434 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af00      	add	r7, sp, #0
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	60b9      	str	r1, [r7, #8]
 800443e:	607a      	str	r2, [r7, #4]
 8004440:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8004442:	e002      	b.n	800444a <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8004444:	2001      	movs	r0, #1
 8004446:	f011 f940 	bl	80156ca <osDelay>
	while (w25qxx.Lock == 1)
 800444a:	4b57      	ldr	r3, [pc, #348]	; (80045a8 <W25qxx_WritePage+0x174>)
 800444c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004450:	2b01      	cmp	r3, #1
 8004452:	d0f7      	beq.n	8004444 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8004454:	4b54      	ldr	r3, [pc, #336]	; (80045a8 <W25qxx_WritePage+0x174>)
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 800445c:	683a      	ldr	r2, [r7, #0]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4413      	add	r3, r2
 8004462:	4a51      	ldr	r2, [pc, #324]	; (80045a8 <W25qxx_WritePage+0x174>)
 8004464:	8952      	ldrh	r2, [r2, #10]
 8004466:	4293      	cmp	r3, r2
 8004468:	d802      	bhi.n	8004470 <W25qxx_WritePage+0x3c>
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d105      	bne.n	800447c <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004470:	4b4d      	ldr	r3, [pc, #308]	; (80045a8 <W25qxx_WritePage+0x174>)
 8004472:	895b      	ldrh	r3, [r3, #10]
 8004474:	461a      	mov	r2, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	4413      	add	r3, r2
 8004482:	4a49      	ldr	r2, [pc, #292]	; (80045a8 <W25qxx_WritePage+0x174>)
 8004484:	8952      	ldrh	r2, [r2, #10]
 8004486:	4293      	cmp	r3, r2
 8004488:	d905      	bls.n	8004496 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800448a:	4b47      	ldr	r3, [pc, #284]	; (80045a8 <W25qxx_WritePage+0x174>)
 800448c:	895b      	ldrh	r3, [r3, #10]
 800448e:	461a      	mov	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	1ad3      	subs	r3, r2, r3
 8004494:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	68b9      	ldr	r1, [r7, #8]
 800449c:	4843      	ldr	r0, [pc, #268]	; (80045ac <W25qxx_WritePage+0x178>)
 800449e:	f017 f901 	bl	801b6a4 <iprintf>
	W25qxx_Delay(100);
 80044a2:	2064      	movs	r0, #100	; 0x64
 80044a4:	f011 f911 	bl	80156ca <osDelay>
	uint32_t StartTime = HAL_GetTick();
 80044a8:	f003 ffea 	bl	8008480 <HAL_GetTick>
 80044ac:	6138      	str	r0, [r7, #16]
#endif
	W25qxx_WaitForWriteEnd();
 80044ae:	f7ff fdc3 	bl	8004038 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 80044b2:	f7ff fd65 	bl	8003f80 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80044b6:	2200      	movs	r2, #0
 80044b8:	2140      	movs	r1, #64	; 0x40
 80044ba:	483d      	ldr	r0, [pc, #244]	; (80045b0 <W25qxx_WritePage+0x17c>)
 80044bc:	f004 fd5a 	bl	8008f74 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 80044c0:	4b39      	ldr	r3, [pc, #228]	; (80045a8 <W25qxx_WritePage+0x174>)
 80044c2:	895b      	ldrh	r3, [r3, #10]
 80044c4:	461a      	mov	r2, r3
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	fb03 f302 	mul.w	r3, r3, r2
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	4413      	add	r3, r2
 80044d0:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 80044d2:	4b35      	ldr	r3, [pc, #212]	; (80045a8 <W25qxx_WritePage+0x174>)
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	2b08      	cmp	r3, #8
 80044d8:	d909      	bls.n	80044ee <W25qxx_WritePage+0xba>
	{
		W25qxx_Spi(0x12);
 80044da:	2012      	movs	r0, #18
 80044dc:	f7ff fcce 	bl	8003e7c <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	0e1b      	lsrs	r3, r3, #24
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7ff fcc8 	bl	8003e7c <W25qxx_Spi>
 80044ec:	e002      	b.n	80044f4 <W25qxx_WritePage+0xc0>
	}
	else
	{
		W25qxx_Spi(0x02);
 80044ee:	2002      	movs	r0, #2
 80044f0:	f7ff fcc4 	bl	8003e7c <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	0c1b      	lsrs	r3, r3, #16
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7ff fcbe 	bl	8003e7c <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	0a1b      	lsrs	r3, r3, #8
 8004504:	b2db      	uxtb	r3, r3
 8004506:	4618      	mov	r0, r3
 8004508:	f7ff fcb8 	bl	8003e7c <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	b2db      	uxtb	r3, r3
 8004510:	4618      	mov	r0, r3
 8004512:	f7ff fcb3 	bl	8003e7c <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	b29a      	uxth	r2, r3
 800451a:	2364      	movs	r3, #100	; 0x64
 800451c:	68f9      	ldr	r1, [r7, #12]
 800451e:	4825      	ldr	r0, [pc, #148]	; (80045b4 <W25qxx_WritePage+0x180>)
 8004520:	f008 fc9b 	bl	800ce5a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004524:	2201      	movs	r2, #1
 8004526:	2140      	movs	r1, #64	; 0x40
 8004528:	4821      	ldr	r0, [pc, #132]	; (80045b0 <W25qxx_WritePage+0x17c>)
 800452a:	f004 fd23 	bl	8008f74 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 800452e:	f7ff fd83 	bl	8004038 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8004532:	f003 ffa5 	bl	8008480 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 800453e:	2300      	movs	r3, #0
 8004540:	617b      	str	r3, [r7, #20]
 8004542:	e018      	b.n	8004576 <W25qxx_WritePage+0x142>
	{
		if ((i % 8 == 0) && (i > 2))
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f003 0307 	and.w	r3, r3, #7
 800454a:	2b00      	cmp	r3, #0
 800454c:	d108      	bne.n	8004560 <W25qxx_WritePage+0x12c>
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	2b02      	cmp	r3, #2
 8004552:	d905      	bls.n	8004560 <W25qxx_WritePage+0x12c>
		{
			printf("\r\n");
 8004554:	4818      	ldr	r0, [pc, #96]	; (80045b8 <W25qxx_WritePage+0x184>)
 8004556:	f017 f92b 	bl	801b7b0 <puts>
			W25qxx_Delay(10);
 800455a:	200a      	movs	r0, #10
 800455c:	f011 f8b5 	bl	80156ca <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	4413      	add	r3, r2
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	4619      	mov	r1, r3
 800456a:	4814      	ldr	r0, [pc, #80]	; (80045bc <W25qxx_WritePage+0x188>)
 800456c:	f017 f89a 	bl	801b6a4 <iprintf>
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	3301      	adds	r3, #1
 8004574:	617b      	str	r3, [r7, #20]
 8004576:	697a      	ldr	r2, [r7, #20]
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	429a      	cmp	r2, r3
 800457c:	d3e2      	bcc.n	8004544 <W25qxx_WritePage+0x110>
	}
	printf("\r\n");
 800457e:	480e      	ldr	r0, [pc, #56]	; (80045b8 <W25qxx_WritePage+0x184>)
 8004580:	f017 f916 	bl	801b7b0 <puts>
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
 8004584:	6939      	ldr	r1, [r7, #16]
 8004586:	480e      	ldr	r0, [pc, #56]	; (80045c0 <W25qxx_WritePage+0x18c>)
 8004588:	f017 f88c 	bl	801b6a4 <iprintf>
	W25qxx_Delay(100);
 800458c:	2064      	movs	r0, #100	; 0x64
 800458e:	f011 f89c 	bl	80156ca <osDelay>
#endif
	W25qxx_Delay(1);
 8004592:	2001      	movs	r0, #1
 8004594:	f011 f899 	bl	80156ca <osDelay>
	w25qxx.Lock = 0;
 8004598:	4b03      	ldr	r3, [pc, #12]	; (80045a8 <W25qxx_WritePage+0x174>)
 800459a:	2200      	movs	r2, #0
 800459c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 80045a0:	bf00      	nop
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	20006db8 	.word	0x20006db8
 80045ac:	08020178 	.word	0x08020178
 80045b0:	40020c00 	.word	0x40020c00
 80045b4:	20005fbc 	.word	0x20005fbc
 80045b8:	080201b4 	.word	0x080201b4
 80045bc:	080201b8 	.word	0x080201b8
 80045c0:	080201c0 	.word	0x080201c0

080045c4 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b088      	sub	sp, #32
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]
 80045d0:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 80045d2:	4b36      	ldr	r3, [pc, #216]	; (80046ac <W25qxx_WriteSector+0xe8>)
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	683a      	ldr	r2, [r7, #0]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d802      	bhi.n	80045e2 <W25qxx_WriteSector+0x1e>
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d102      	bne.n	80045e8 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 80045e2:	4b32      	ldr	r3, [pc, #200]	; (80046ac <W25qxx_WriteSector+0xe8>)
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	68b9      	ldr	r1, [r7, #8]
 80045ee:	4830      	ldr	r0, [pc, #192]	; (80046b0 <W25qxx_WriteSector+0xec>)
 80045f0:	f017 f858 	bl	801b6a4 <iprintf>
	W25qxx_Delay(100);
 80045f4:	2064      	movs	r0, #100	; 0x64
 80045f6:	f011 f868 	bl	80156ca <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80045fa:	4b2c      	ldr	r3, [pc, #176]	; (80046ac <W25qxx_WriteSector+0xe8>)
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	429a      	cmp	r2, r3
 8004602:	d306      	bcc.n	8004612 <W25qxx_WriteSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx WriteSector Faild!\r\n");
 8004604:	482b      	ldr	r0, [pc, #172]	; (80046b4 <W25qxx_WriteSector+0xf0>)
 8004606:	f017 f8d3 	bl	801b7b0 <puts>
		W25qxx_Delay(100);
 800460a:	2064      	movs	r0, #100	; 0x64
 800460c:	f011 f85d 	bl	80156ca <osDelay>
#endif
		return;
 8004610:	e048      	b.n	80046a4 <W25qxx_WriteSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	441a      	add	r2, r3
 8004618:	4b24      	ldr	r3, [pc, #144]	; (80046ac <W25qxx_WriteSector+0xe8>)
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	429a      	cmp	r2, r3
 800461e:	d905      	bls.n	800462c <W25qxx_WriteSector+0x68>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8004620:	4b22      	ldr	r3, [pc, #136]	; (80046ac <W25qxx_WriteSector+0xe8>)
 8004622:	691a      	ldr	r2, [r3, #16]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	61bb      	str	r3, [r7, #24]
 800462a:	e001      	b.n	8004630 <W25qxx_WriteSector+0x6c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8004630:	68b8      	ldr	r0, [r7, #8]
 8004632:	f7ff fee9 	bl	8004408 <W25qxx_SectorToPage>
 8004636:	4602      	mov	r2, r0
 8004638:	4b1c      	ldr	r3, [pc, #112]	; (80046ac <W25qxx_WriteSector+0xe8>)
 800463a:	895b      	ldrh	r3, [r3, #10]
 800463c:	4619      	mov	r1, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	fbb3 f3f1 	udiv	r3, r3, r1
 8004644:	4413      	add	r3, r2
 8004646:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004648:	4b18      	ldr	r3, [pc, #96]	; (80046ac <W25qxx_WriteSector+0xe8>)
 800464a:	895b      	ldrh	r3, [r3, #10]
 800464c:	461a      	mov	r2, r3
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	fbb3 f1f2 	udiv	r1, r3, r2
 8004654:	fb02 f201 	mul.w	r2, r2, r1
 8004658:	1a9b      	subs	r3, r3, r2
 800465a:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	697a      	ldr	r2, [r7, #20]
 8004660:	69f9      	ldr	r1, [r7, #28]
 8004662:	68f8      	ldr	r0, [r7, #12]
 8004664:	f7ff fee6 	bl	8004434 <W25qxx_WritePage>
		StartPage++;
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	3301      	adds	r3, #1
 800466c:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 800466e:	4b0f      	ldr	r3, [pc, #60]	; (80046ac <W25qxx_WriteSector+0xe8>)
 8004670:	895b      	ldrh	r3, [r3, #10]
 8004672:	461a      	mov	r2, r3
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	1a9a      	subs	r2, r3, r2
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	4413      	add	r3, r2
 800467c:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 800467e:	4b0b      	ldr	r3, [pc, #44]	; (80046ac <W25qxx_WriteSector+0xe8>)
 8004680:	895b      	ldrh	r3, [r3, #10]
 8004682:	461a      	mov	r2, r3
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	68fa      	ldr	r2, [r7, #12]
 800468a:	4413      	add	r3, r2
 800468c:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800468e:	2300      	movs	r3, #0
 8004690:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	2b00      	cmp	r3, #0
 8004696:	dce1      	bgt.n	800465c <W25qxx_WriteSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
 8004698:	4807      	ldr	r0, [pc, #28]	; (80046b8 <W25qxx_WriteSector+0xf4>)
 800469a:	f017 f889 	bl	801b7b0 <puts>
	W25qxx_Delay(100);
 800469e:	2064      	movs	r0, #100	; 0x64
 80046a0:	f011 f813 	bl	80156ca <osDelay>
#endif
}
 80046a4:	3720      	adds	r7, #32
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	20006db8 	.word	0x20006db8
 80046b0:	080201e4 	.word	0x080201e4
 80046b4:	08020224 	.word	0x08020224
 80046b8:	08020244 	.word	0x08020244

080046bc <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b086      	sub	sp, #24
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	60f8      	str	r0, [r7, #12]
 80046c4:	60b9      	str	r1, [r7, #8]
 80046c6:	607a      	str	r2, [r7, #4]
 80046c8:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80046ca:	e002      	b.n	80046d2 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 80046cc:	2001      	movs	r0, #1
 80046ce:	f010 fffc 	bl	80156ca <osDelay>
	while (w25qxx.Lock == 1)
 80046d2:	4b54      	ldr	r3, [pc, #336]	; (8004824 <W25qxx_ReadPage+0x168>)
 80046d4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d0f7      	beq.n	80046cc <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 80046dc:	4b51      	ldr	r3, [pc, #324]	; (8004824 <W25qxx_ReadPage+0x168>)
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 80046e4:	4b4f      	ldr	r3, [pc, #316]	; (8004824 <W25qxx_ReadPage+0x168>)
 80046e6:	895b      	ldrh	r3, [r3, #10]
 80046e8:	461a      	mov	r2, r3
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d802      	bhi.n	80046f6 <W25qxx_ReadPage+0x3a>
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d102      	bne.n	80046fc <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 80046f6:	4b4b      	ldr	r3, [pc, #300]	; (8004824 <W25qxx_ReadPage+0x168>)
 80046f8:	895b      	ldrh	r3, [r3, #10]
 80046fa:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	4413      	add	r3, r2
 8004702:	4a48      	ldr	r2, [pc, #288]	; (8004824 <W25qxx_ReadPage+0x168>)
 8004704:	8952      	ldrh	r2, [r2, #10]
 8004706:	4293      	cmp	r3, r2
 8004708:	d905      	bls.n	8004716 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800470a:	4b46      	ldr	r3, [pc, #280]	; (8004824 <W25qxx_ReadPage+0x168>)
 800470c:	895b      	ldrh	r3, [r3, #10]
 800470e:	461a      	mov	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	68b9      	ldr	r1, [r7, #8]
 800471c:	4842      	ldr	r0, [pc, #264]	; (8004828 <W25qxx_ReadPage+0x16c>)
 800471e:	f016 ffc1 	bl	801b6a4 <iprintf>
	W25qxx_Delay(100);
 8004722:	2064      	movs	r0, #100	; 0x64
 8004724:	f010 ffd1 	bl	80156ca <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004728:	f003 feaa 	bl	8008480 <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 800472e:	4b3d      	ldr	r3, [pc, #244]	; (8004824 <W25qxx_ReadPage+0x168>)
 8004730:	895b      	ldrh	r3, [r3, #10]
 8004732:	461a      	mov	r2, r3
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	fb03 f302 	mul.w	r3, r3, r2
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	4413      	add	r3, r2
 800473e:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004740:	2200      	movs	r2, #0
 8004742:	2140      	movs	r1, #64	; 0x40
 8004744:	4839      	ldr	r0, [pc, #228]	; (800482c <W25qxx_ReadPage+0x170>)
 8004746:	f004 fc15 	bl	8008f74 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 800474a:	4b36      	ldr	r3, [pc, #216]	; (8004824 <W25qxx_ReadPage+0x168>)
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	2b08      	cmp	r3, #8
 8004750:	d909      	bls.n	8004766 <W25qxx_ReadPage+0xaa>
	{
		W25qxx_Spi(0x0C);
 8004752:	200c      	movs	r0, #12
 8004754:	f7ff fb92 	bl	8003e7c <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	0e1b      	lsrs	r3, r3, #24
 800475c:	b2db      	uxtb	r3, r3
 800475e:	4618      	mov	r0, r3
 8004760:	f7ff fb8c 	bl	8003e7c <W25qxx_Spi>
 8004764:	e002      	b.n	800476c <W25qxx_ReadPage+0xb0>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8004766:	200b      	movs	r0, #11
 8004768:	f7ff fb88 	bl	8003e7c <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	0c1b      	lsrs	r3, r3, #16
 8004770:	b2db      	uxtb	r3, r3
 8004772:	4618      	mov	r0, r3
 8004774:	f7ff fb82 	bl	8003e7c <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	0a1b      	lsrs	r3, r3, #8
 800477c:	b2db      	uxtb	r3, r3
 800477e:	4618      	mov	r0, r3
 8004780:	f7ff fb7c 	bl	8003e7c <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	b2db      	uxtb	r3, r3
 8004788:	4618      	mov	r0, r3
 800478a:	f7ff fb77 	bl	8003e7c <W25qxx_Spi>
	W25qxx_Spi(0);
 800478e:	2000      	movs	r0, #0
 8004790:	f7ff fb74 	bl	8003e7c <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	b29a      	uxth	r2, r3
 8004798:	2364      	movs	r3, #100	; 0x64
 800479a:	68f9      	ldr	r1, [r7, #12]
 800479c:	4824      	ldr	r0, [pc, #144]	; (8004830 <W25qxx_ReadPage+0x174>)
 800479e:	f008 fc98 	bl	800d0d2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80047a2:	2201      	movs	r2, #1
 80047a4:	2140      	movs	r1, #64	; 0x40
 80047a6:	4821      	ldr	r0, [pc, #132]	; (800482c <W25qxx_ReadPage+0x170>)
 80047a8:	f004 fbe4 	bl	8008f74 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 80047ac:	f003 fe68 	bl	8008480 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 80047b8:	2300      	movs	r3, #0
 80047ba:	617b      	str	r3, [r7, #20]
 80047bc:	e018      	b.n	80047f0 <W25qxx_ReadPage+0x134>
	{
		if ((i % 8 == 0) && (i > 2))
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f003 0307 	and.w	r3, r3, #7
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d108      	bne.n	80047da <W25qxx_ReadPage+0x11e>
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d905      	bls.n	80047da <W25qxx_ReadPage+0x11e>
		{
			printf("\r\n");
 80047ce:	4819      	ldr	r0, [pc, #100]	; (8004834 <W25qxx_ReadPage+0x178>)
 80047d0:	f016 ffee 	bl	801b7b0 <puts>
			W25qxx_Delay(10);
 80047d4:	200a      	movs	r0, #10
 80047d6:	f010 ff78 	bl	80156ca <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	4413      	add	r3, r2
 80047e0:	781b      	ldrb	r3, [r3, #0]
 80047e2:	4619      	mov	r1, r3
 80047e4:	4814      	ldr	r0, [pc, #80]	; (8004838 <W25qxx_ReadPage+0x17c>)
 80047e6:	f016 ff5d 	bl	801b6a4 <iprintf>
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	3301      	adds	r3, #1
 80047ee:	617b      	str	r3, [r7, #20]
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d3e2      	bcc.n	80047be <W25qxx_ReadPage+0x102>
	}
	printf("\r\n");
 80047f8:	480e      	ldr	r0, [pc, #56]	; (8004834 <W25qxx_ReadPage+0x178>)
 80047fa:	f016 ffd9 	bl	801b7b0 <puts>
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
 80047fe:	6939      	ldr	r1, [r7, #16]
 8004800:	480e      	ldr	r0, [pc, #56]	; (800483c <W25qxx_ReadPage+0x180>)
 8004802:	f016 ff4f 	bl	801b6a4 <iprintf>
	W25qxx_Delay(100);
 8004806:	2064      	movs	r0, #100	; 0x64
 8004808:	f010 ff5f 	bl	80156ca <osDelay>
#endif
	W25qxx_Delay(1);
 800480c:	2001      	movs	r0, #1
 800480e:	f010 ff5c 	bl	80156ca <osDelay>
	w25qxx.Lock = 0;
 8004812:	4b04      	ldr	r3, [pc, #16]	; (8004824 <W25qxx_ReadPage+0x168>)
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800481a:	bf00      	nop
 800481c:	3718      	adds	r7, #24
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	20006db8 	.word	0x20006db8
 8004828:	08020390 	.word	0x08020390
 800482c:	40020c00 	.word	0x40020c00
 8004830:	20005fbc 	.word	0x20005fbc
 8004834:	080201b4 	.word	0x080201b4
 8004838:	080201b8 	.word	0x080201b8
 800483c:	080203cc 	.word	0x080203cc

08004840 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b088      	sub	sp, #32
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	607a      	str	r2, [r7, #4]
 800484c:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 800484e:	4b36      	ldr	r3, [pc, #216]	; (8004928 <W25qxx_ReadSector+0xe8>)
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	683a      	ldr	r2, [r7, #0]
 8004854:	429a      	cmp	r2, r3
 8004856:	d802      	bhi.n	800485e <W25qxx_ReadSector+0x1e>
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d102      	bne.n	8004864 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 800485e:	4b32      	ldr	r3, [pc, #200]	; (8004928 <W25qxx_ReadSector+0xe8>)
 8004860:	691b      	ldr	r3, [r3, #16]
 8004862:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	68b9      	ldr	r1, [r7, #8]
 800486a:	4830      	ldr	r0, [pc, #192]	; (800492c <W25qxx_ReadSector+0xec>)
 800486c:	f016 ff1a 	bl	801b6a4 <iprintf>
	W25qxx_Delay(100);
 8004870:	2064      	movs	r0, #100	; 0x64
 8004872:	f010 ff2a 	bl	80156ca <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8004876:	4b2c      	ldr	r3, [pc, #176]	; (8004928 <W25qxx_ReadSector+0xe8>)
 8004878:	691b      	ldr	r3, [r3, #16]
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	429a      	cmp	r2, r3
 800487e:	d306      	bcc.n	800488e <W25qxx_ReadSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx ReadSector Faild!\r\n");
 8004880:	482b      	ldr	r0, [pc, #172]	; (8004930 <W25qxx_ReadSector+0xf0>)
 8004882:	f016 ff95 	bl	801b7b0 <puts>
		W25qxx_Delay(100);
 8004886:	2064      	movs	r0, #100	; 0x64
 8004888:	f010 ff1f 	bl	80156ca <osDelay>
#endif
		return;
 800488c:	e048      	b.n	8004920 <W25qxx_ReadSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	441a      	add	r2, r3
 8004894:	4b24      	ldr	r3, [pc, #144]	; (8004928 <W25qxx_ReadSector+0xe8>)
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	429a      	cmp	r2, r3
 800489a:	d905      	bls.n	80048a8 <W25qxx_ReadSector+0x68>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 800489c:	4b22      	ldr	r3, [pc, #136]	; (8004928 <W25qxx_ReadSector+0xe8>)
 800489e:	691a      	ldr	r2, [r3, #16]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	61bb      	str	r3, [r7, #24]
 80048a6:	e001      	b.n	80048ac <W25qxx_ReadSector+0x6c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80048ac:	68b8      	ldr	r0, [r7, #8]
 80048ae:	f7ff fdab 	bl	8004408 <W25qxx_SectorToPage>
 80048b2:	4602      	mov	r2, r0
 80048b4:	4b1c      	ldr	r3, [pc, #112]	; (8004928 <W25qxx_ReadSector+0xe8>)
 80048b6:	895b      	ldrh	r3, [r3, #10]
 80048b8:	4619      	mov	r1, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	fbb3 f3f1 	udiv	r3, r3, r1
 80048c0:	4413      	add	r3, r2
 80048c2:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 80048c4:	4b18      	ldr	r3, [pc, #96]	; (8004928 <W25qxx_ReadSector+0xe8>)
 80048c6:	895b      	ldrh	r3, [r3, #10]
 80048c8:	461a      	mov	r2, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80048d0:	fb02 f201 	mul.w	r2, r2, r1
 80048d4:	1a9b      	subs	r3, r3, r2
 80048d6:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	697a      	ldr	r2, [r7, #20]
 80048dc:	69f9      	ldr	r1, [r7, #28]
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f7ff feec 	bl	80046bc <W25qxx_ReadPage>
		StartPage++;
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	3301      	adds	r3, #1
 80048e8:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 80048ea:	4b0f      	ldr	r3, [pc, #60]	; (8004928 <W25qxx_ReadSector+0xe8>)
 80048ec:	895b      	ldrh	r3, [r3, #10]
 80048ee:	461a      	mov	r2, r3
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	1a9a      	subs	r2, r3, r2
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	4413      	add	r3, r2
 80048f8:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 80048fa:	4b0b      	ldr	r3, [pc, #44]	; (8004928 <W25qxx_ReadSector+0xe8>)
 80048fc:	895b      	ldrh	r3, [r3, #10]
 80048fe:	461a      	mov	r2, r3
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	68fa      	ldr	r2, [r7, #12]
 8004906:	4413      	add	r3, r2
 8004908:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800490a:	2300      	movs	r3, #0
 800490c:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	2b00      	cmp	r3, #0
 8004912:	dce1      	bgt.n	80048d8 <W25qxx_ReadSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
 8004914:	4807      	ldr	r0, [pc, #28]	; (8004934 <W25qxx_ReadSector+0xf4>)
 8004916:	f016 ff4b 	bl	801b7b0 <puts>
	W25qxx_Delay(100);
 800491a:	2064      	movs	r0, #100	; 0x64
 800491c:	f010 fed5 	bl	80156ca <osDelay>
#endif
}
 8004920:	3720      	adds	r7, #32
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	20006db8 	.word	0x20006db8
 800492c:	080203f0 	.word	0x080203f0
 8004930:	08020430 	.word	0x08020430
 8004934:	08020450 	.word	0x08020450

08004938 <_ZN7TwoWire5writeEi>:
    void onRequest( void (*)(void) );

    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	b2d2      	uxtb	r2, r2
 800494c:	4611      	mov	r1, r2
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	4798      	blx	r3
 8004952:	4603      	mov	r3, r0
 8004954:	4618      	mov	r0, r3
 8004956:	3708      	adds	r7, #8
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <_Z12ISBDCallbackv>:

bool ISBDCallback() __attribute__((weak));
void ISBDConsoleCallback(IridiumSBD *device, char c) __attribute__((weak));
void ISBDDiagsCallback(IridiumSBD *device, char c) __attribute__((weak));

bool ISBDCallback() { return true; }
 800495c:	b480      	push	{r7}
 800495e:	af00      	add	r7, sp, #0
 8004960:	2301      	movs	r3, #1
 8004962:	4618      	mov	r0, r3
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <_Z19ISBDConsoleCallbackP10IridiumSBDc>:
void ISBDConsoleCallback(IridiumSBD *device, char c) { }
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	460b      	mov	r3, r1
 8004976:	70fb      	strb	r3, [r7, #3]
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <_Z17ISBDDiagsCallbackP10IridiumSBDc>:
void ISBDDiagsCallback(IridiumSBD *device, char c) { }
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	460b      	mov	r3, r1
 800498e:	70fb      	strb	r3, [r7, #3]
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <_ZN10IridiumSBD5beginEv>:



// Power on the RockBLOCK or return from sleep
int IridiumSBD::begin()
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d001      	beq.n	80049b2 <_ZN10IridiumSBD5beginEv+0x16>
      return ISBD_REENTRANT;
 80049ae:	2309      	movs	r3, #9
 80049b0:	e01b      	b.n	80049ea <_ZN10IridiumSBD5beginEv+0x4e>

   this->reentrant = true;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalBegin();
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f9e6 	bl	8004d8c <_ZN10IridiumSBD13internalBeginEv>
 80049c0:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   // Absent a successful startup, keep the device turned off
   if (ret != ISBD_SUCCESS)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00b      	beq.n	80049e8 <_ZN10IridiumSBD5beginEv+0x4c>
   {
      if (this->useSerial)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d002      	beq.n	80049e0 <_ZN10IridiumSBD5beginEv+0x44>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 fd1c 	bl	8005418 <_ZN10IridiumSBD13endSerialPortEv>
      power(false);
 80049e0:	2100      	movs	r1, #0
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f000 fc66 	bl	80052b4 <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 80049e8:	68fb      	ldr	r3, [r7, #12]
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3710      	adds	r7, #16
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}

080049f2 <_ZN10IridiumSBD5sleepEv>:
   return ret;
}

// Gracefully put device to lower power mode (if sleep pin provided)
int IridiumSBD::sleep()
{
 80049f2:	b580      	push	{r7, lr}
 80049f4:	b084      	sub	sp, #16
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d001      	beq.n	8004a08 <_ZN10IridiumSBD5sleepEv+0x16>
      return ISBD_REENTRANT;
 8004a04:	2309      	movs	r3, #9
 8004a06:	e028      	b.n	8004a5a <_ZN10IridiumSBD5sleepEv+0x68>

   if (this->useSerial && (this->sleepPin == -1))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d007      	beq.n	8004a22 <_ZN10IridiumSBD5sleepEv+0x30>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1c:	d101      	bne.n	8004a22 <_ZN10IridiumSBD5sleepEv+0x30>
      return ISBD_NO_SLEEP_PIN;
 8004a1e:	230b      	movs	r3, #11
 8004a20:	e01b      	b.n	8004a5a <_ZN10IridiumSBD5sleepEv+0x68>

   this->reentrant = true;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalSleep();
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 fb38 	bl	80050a0 <_ZN10IridiumSBD13internalSleepEv>
 8004a30:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   if (ret == ISBD_SUCCESS)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d10b      	bne.n	8004a58 <_ZN10IridiumSBD5sleepEv+0x66>
   {
      if (this->useSerial)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d002      	beq.n	8004a50 <_ZN10IridiumSBD5sleepEv+0x5e>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 fce4 	bl	8005418 <_ZN10IridiumSBD13endSerialPortEv>
      power(false); // power off
 8004a50:	2100      	movs	r1, #0
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 fc2e 	bl	80052b4 <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 8004a58:	68fb      	ldr	r3, [r7, #12]
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3710      	adds	r7, #16
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <_ZN10IridiumSBD16enableRingAlertsEb>:
{
   this->msstmWorkaroundRequested = useWorkAround;
}

void IridiumSBD::enableRingAlerts(bool enable) // true to enable SBDRING alerts and RING signal pin
{
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b082      	sub	sp, #8
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	70fb      	strb	r3, [r7, #3]
   this->ringAlertsEnabled = enable;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	78fa      	ldrb	r2, [r7, #3]
 8004a72:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
   if (enable)
 8004a76:	78fb      	ldrb	r3, [r7, #3]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d00e      	beq.n	8004a9a <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
   {
      this->ringAsserted = false;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      if (!this->useSerial) // If we are using I2C, clear the ring indicator flag
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a8a:	f083 0301 	eor.w	r3, r3, #1
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d002      	beq.n	8004a9a <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
      {
        clearRingIndicator();
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 f923 	bl	8004ce0 <_ZN10IridiumSBD18clearRingIndicatorEv>
      }
   }
}
 8004a9a:	bf00      	nop
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
	...

08004aa4 <_ZN10IridiumSBD18getFirmwareVersionEPcj>:
   memcpy(&tm, localtime(&now), sizeof tm);
   return ISBD_SUCCESS;
}

int IridiumSBD::getFirmwareVersion(char *version, size_t bufferSize)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af02      	add	r7, sp, #8
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
   if (bufferSize < 8)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2b07      	cmp	r3, #7
 8004ab4:	d801      	bhi.n	8004aba <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x16>
      return ISBD_RX_OVERFLOW;
 8004ab6:	2308      	movs	r3, #8
 8004ab8:	e01e      	b.n	8004af8 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   send(F("AT+CGMR\r"));
 8004aba:	2301      	movs	r3, #1
 8004abc:	2201      	movs	r2, #1
 8004abe:	4910      	ldr	r1, [pc, #64]	; (8004b00 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x5c>)
 8004ac0:	68f8      	ldr	r0, [r7, #12]
 8004ac2:	f000 fcb7 	bl	8005434 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(version, bufferSize, "Call Processor Version: "))
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	4b0e      	ldr	r3, [pc, #56]	; (8004b04 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x60>)
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	4b0e      	ldr	r3, [pc, #56]	; (8004b08 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x64>)
 8004ace:	68b9      	ldr	r1, [r7, #8]
 8004ad0:	68f8      	ldr	r0, [r7, #12]
 8004ad2:	f000 faf7 	bl	80050c4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	f083 0301 	eor.w	r3, r3, #1
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d009      	beq.n	8004af6 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x52>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f000 fbb4 	bl	8005250 <_ZN10IridiumSBD9cancelledEv>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d001      	beq.n	8004af2 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x4e>
 8004aee:	2304      	movs	r3, #4
 8004af0:	e002      	b.n	8004af8 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>
 8004af2:	2303      	movs	r3, #3
 8004af4:	e000      	b.n	8004af8 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   return ISBD_SUCCESS;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3710      	adds	r7, #16
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	0802052c 	.word	0x0802052c
 8004b04:	08020524 	.word	0x08020524
 8004b08:	08020538 	.word	0x08020538

08004b0c <_ZN10IridiumSBD21enableSuperCapChargerEb>:

void IridiumSBD::enableSuperCapCharger(bool enable)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	460b      	mov	r3, r1
 8004b16:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the charger manually)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d004      	beq.n	8004b2c <_ZN10IridiumSBD21enableSuperCapChargerEb+0x20>
  {
    diagprint(F("enableSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004b22:	4918      	ldr	r1, [pc, #96]	; (8004b84 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x78>)
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 fd2d 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004b2a:	e028      	b.n	8004b7e <_ZN10IridiumSBD21enableSuperCapChargerEb+0x72>
  }

  // Enable/disable the supercapacitor charger by pulling its SHDN pin high/low
  check9603pins(); // Update IO_REGISTER
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f001 f80b 	bl	8005b48 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8004b32:	78fb      	ldrb	r3, [r7, #3]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00b      	beq.n	8004b50 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x44>
  {
    IO_REGISTER |= IO_SHDN; // Set the SHDN bit
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8004b44:	4313      	orrs	r3, r2
 8004b46:	b2da      	uxtb	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004b4e:	e00f      	b.n	8004b70 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_SHDN; // Clear the SHDN bit
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004b56:	b25a      	sxtb	r2, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8004b5e:	b25b      	sxtb	r3, r3
 8004b60:	43db      	mvns	r3, r3
 8004b62:	b25b      	sxtb	r3, r3
 8004b64:	4013      	ands	r3, r2
 8004b66:	b25b      	sxtb	r3, r3
 8004b68:	b2da      	uxtb	r2, r3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004b76:	4619      	mov	r1, r3
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f001 f820 	bl	8005bbe <_ZN10IridiumSBD11set9603pinsEh>
}
 8004b7e:	3708      	adds	r7, #8
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	08020554 	.word	0x08020554

08004b88 <_ZN10IridiumSBD20checkSuperCapChargerEv>:

bool IridiumSBD::checkSuperCapCharger()
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial (the user will have to check PGOOD manually)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d005      	beq.n	8004ba6 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x1e>
  {
    diagprint(F("checkSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004b9a:	4912      	ldr	r1, [pc, #72]	; (8004be4 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x5c>)
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 fcf1 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return(false);
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	e01a      	b.n	8004bdc <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }

  // Check the status of the supercapacitor charger PGOOD pin
  check9603pins(); // Update IO_REGISTER
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f000 ffce 	bl	8005b48 <_ZN10IridiumSBD13check9603pinsEv>
  if (IO_REGISTER &= IO_PGOOD) // If the PGOOD bit is set, return true
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 8004bb8:	4013      	ands	r3, r2
 8004bba:	b2da      	uxtb	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	bf14      	ite	ne
 8004bcc:	2301      	movne	r3, #1
 8004bce:	2300      	moveq	r3, #0
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <_ZN10IridiumSBD20checkSuperCapChargerEv+0x52>
  {
    return(true);
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e000      	b.n	8004bdc <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }
  else
  {
    return(false);
 8004bda:	2300      	movs	r3, #0
  }
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3708      	adds	r7, #8
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	080205a0 	.word	0x080205a0

08004be8 <_ZN10IridiumSBD16enable9603NpowerEb>:

void IridiumSBD::enable9603Npower(bool enable)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N power manually)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d004      	beq.n	8004c08 <_ZN10IridiumSBD16enable9603NpowerEb+0x20>
  {
    diagprint(F("enable9603Npower is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004bfe:	4918      	ldr	r1, [pc, #96]	; (8004c60 <_ZN10IridiumSBD16enable9603NpowerEb+0x78>)
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f000 fcbf 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004c06:	e028      	b.n	8004c5a <_ZN10IridiumSBD16enable9603NpowerEb+0x72>
  }

  // Enable/disable power to the 9603N by pulling PWR_EN high/low
  check9603pins(); // Update IO_REGISTER
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f000 ff9d 	bl	8005b48 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8004c0e:	78fb      	ldrb	r3, [r7, #3]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d00b      	beq.n	8004c2c <_ZN10IridiumSBD16enable9603NpowerEb+0x44>
  {
    IO_REGISTER |= IO_PWR_EN; // Set the PWR_EN bit
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8004c20:	4313      	orrs	r3, r2
 8004c22:	b2da      	uxtb	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004c2a:	e00f      	b.n	8004c4c <_ZN10IridiumSBD16enable9603NpowerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_PWR_EN; // Clear the PWR_EN bit
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004c32:	b25a      	sxtb	r2, r3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8004c3a:	b25b      	sxtb	r3, r3
 8004c3c:	43db      	mvns	r3, r3
 8004c3e:	b25b      	sxtb	r3, r3
 8004c40:	4013      	ands	r3, r2
 8004c42:	b25b      	sxtb	r3, r3
 8004c44:	b2da      	uxtb	r2, r3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004c52:	4619      	mov	r1, r3
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 ffb2 	bl	8005bbe <_ZN10IridiumSBD11set9603pinsEh>
}
 8004c5a:	3708      	adds	r7, #8
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	080205ec 	.word	0x080205ec

08004c64 <_ZN10IridiumSBD10enable9603Eb>:

void IridiumSBD::enable9603(bool enable)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N manually)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d004      	beq.n	8004c84 <_ZN10IridiumSBD10enable9603Eb+0x20>
  {
    diagprint(F("enable9603 is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004c7a:	4918      	ldr	r1, [pc, #96]	; (8004cdc <_ZN10IridiumSBD10enable9603Eb+0x78>)
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 fc81 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004c82:	e028      	b.n	8004cd6 <_ZN10IridiumSBD10enable9603Eb+0x72>
  }

  // Enable/disable the 9603 by pulling ON_OFF high/low
  check9603pins(); // Update IO_REGISTER
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 ff5f 	bl	8005b48 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8004c8a:	78fb      	ldrb	r3, [r7, #3]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00b      	beq.n	8004ca8 <_ZN10IridiumSBD10enable9603Eb+0x44>
  {
    IO_REGISTER |= IO_ON_OFF; // Set the ON_OFF bit
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	b2da      	uxtb	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004ca6:	e00f      	b.n	8004cc8 <_ZN10IridiumSBD10enable9603Eb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_ON_OFF; // Clear the ON_OFF bit
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004cae:	b25a      	sxtb	r2, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8004cb6:	b25b      	sxtb	r3, r3
 8004cb8:	43db      	mvns	r3, r3
 8004cba:	b25b      	sxtb	r3, r3
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	b25b      	sxtb	r3, r3
 8004cc0:	b2da      	uxtb	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004cce:	4619      	mov	r1, r3
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 ff74 	bl	8005bbe <_ZN10IridiumSBD11set9603pinsEh>
}
 8004cd6:	3708      	adds	r7, #8
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	08020634 	.word	0x08020634

08004ce0 <_ZN10IridiumSBD18clearRingIndicatorEv>:
    return(false);
  }
}

void IridiumSBD::clearRingIndicator()
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d004      	beq.n	8004cfc <_ZN10IridiumSBD18clearRingIndicatorEv+0x1c>
  {
    diagprint(F("clearRingIndicator is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004cf2:	4913      	ldr	r1, [pc, #76]	; (8004d40 <_ZN10IridiumSBD18clearRingIndicatorEv+0x60>)
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 fc45 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004cfa:	e01d      	b.n	8004d38 <_ZN10IridiumSBD18clearRingIndicatorEv+0x58>
  }

  // Clear the 9603 RI flag
  check9603pins(); // Update IO_REGISTER
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 ff23 	bl	8005b48 <_ZN10IridiumSBD13check9603pinsEv>
  IO_REGISTER &= ~IO_RI; // Clear the RI bit
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004d08:	b25a      	sxtb	r2, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8004d10:	b25b      	sxtb	r3, r3
 8004d12:	43db      	mvns	r3, r3
 8004d14:	b25b      	sxtb	r3, r3
 8004d16:	4013      	ands	r3, r2
 8004d18:	b25b      	sxtb	r3, r3
 8004d1a:	b2da      	uxtb	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  set9603pins(IO_REGISTER); // Update the pins
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004d28:	4619      	mov	r1, r3
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 ff47 	bl	8005bbe <_ZN10IridiumSBD11set9603pinsEh>
  this->ringAsserted = false; // Also clear the ringAsserted flag
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
}
 8004d38:	3708      	adds	r7, #8
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	08020704 	.word	0x08020704

08004d44 <_ZN10IridiumSBD11isConnectedEv>:

//Returns true if the I2C device is connected
//Always returns true for serial
//boolean IridiumSBD::isConnected() TODO
bool IridiumSBD::isConnected()
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
   if (this->useSerial) // If we are using Serial
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <_ZN10IridiumSBD11isConnectedEv+0x16>
   {
		return true;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e013      	b.n	8004d82 <_ZN10IridiumSBD11isConnectedEv+0x3e>
   }
   else
   {
		wireport->beginTransmission((uint8_t)deviceaddress);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d64:	4619      	mov	r1, r3
 8004d66:	4610      	mov	r0, r2
 8004d68:	f001 fbee 	bl	8006548 <_ZN7TwoWire17beginTransmissionEh>
		return (wireport->endTransmission() == 0); // Check that the device ack's
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d70:	4618      	mov	r0, r3
 8004d72:	f001 fc33 	bl	80065dc <_ZN7TwoWire15endTransmissionEv>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	bf0c      	ite	eq
 8004d7c:	2301      	moveq	r3, #1
 8004d7e:	2300      	movne	r3, #0
 8004d80:	b2db      	uxtb	r3, r3
   }
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3708      	adds	r7, #8
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
	...

08004d8c <_ZN10IridiumSBD13internalBeginEv>:
/*
Private interface
*/

int IridiumSBD::internalBegin()
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b090      	sub	sp, #64	; 0x40
 8004d90:	af02      	add	r7, sp, #8
 8004d92:	6078      	str	r0, [r7, #4]
   diagprint(F("Calling internalBegin\r\n"));
 8004d94:	49b1      	ldr	r1, [pc, #708]	; (800505c <_ZN10IridiumSBD13internalBeginEv+0x2d0>)
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f000 fbf4 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (!this->asleep)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8004da2:	f083 0301 	eor.w	r3, r3, #1
 8004da6:	b2db      	uxtb	r3, r3
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <_ZN10IridiumSBD13internalBeginEv+0x24>
      return ISBD_ALREADY_AWAKE;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e150      	b.n	8005052 <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (!this->useSerial) // If we are using I2C
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004db6:	f083 0301 	eor.w	r3, r3, #1
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d005      	beq.n	8004dcc <_ZN10IridiumSBD13internalBeginEv+0x40>
   {
      check9603pins(); // Update IO_REGISTER with the status of the 9603 pins
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	f000 fec1 	bl	8005b48 <_ZN10IridiumSBD13check9603pinsEv>
      check9603data(); // Get any waiting 9603 serial data
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 fde6 	bl	8005998 <_ZN10IridiumSBD13check9603dataEv>
   }

   power(true); // power on
 8004dcc:	2101      	movs	r1, #1
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f000 fa70 	bl	80052b4 <_ZN10IridiumSBD5powerEb>

   bool modemAlive = false;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

   unsigned long startupTime = 500; //ms
 8004dda:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004dde:	62fb      	str	r3, [r7, #44]	; 0x2c
   for (unsigned long start = millis(); millis() - start < startupTime;)
 8004de0:	f003 fb4e 	bl	8008480 <HAL_GetTick>
 8004de4:	62b8      	str	r0, [r7, #40]	; 0x28
 8004de6:	f003 fb4b 	bl	8008480 <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004df2:	429a      	cmp	r2, r3
 8004df4:	bf8c      	ite	hi
 8004df6:	2301      	movhi	r3, #1
 8004df8:	2300      	movls	r3, #0
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d007      	beq.n	8004e10 <_ZN10IridiumSBD13internalBeginEv+0x84>
      if (cancelled())
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 fa25 	bl	8005250 <_ZN10IridiumSBD9cancelledEv>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d0ec      	beq.n	8004de6 <_ZN10IridiumSBD13internalBeginEv+0x5a>
         return ISBD_CANCELLED;
 8004e0c:	2304      	movs	r3, #4
 8004e0e:	e120      	b.n	8005052 <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (this->useSerial) // If we are using Serial
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d002      	beq.n	8004e20 <_ZN10IridiumSBD13internalBeginEv+0x94>
      beginSerialPort(); // Apollo3 v2.1 Serial fix - begin the Serial port 500ms after power(true)
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 faee 	bl	80053fc <_ZN10IridiumSBD15beginSerialPortEv>

   // Turn on modem and wait for a response from "AT" command to begin
   for (unsigned long start = millis(); !modemAlive && millis() - start < 1000UL * this->startupTimeout;)
 8004e20:	f003 fb2e 	bl	8008480 <HAL_GetTick>
 8004e24:	6278      	str	r0, [r7, #36]	; 0x24
 8004e26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004e2a:	f083 0301 	eor.w	r3, r3, #1
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d010      	beq.n	8004e56 <_ZN10IridiumSBD13internalBeginEv+0xca>
 8004e34:	f003 fb24 	bl	8008480 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3c:	1ad2      	subs	r2, r2, r3
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004e44:	4619      	mov	r1, r3
 8004e46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e4a:	fb03 f301 	mul.w	r3, r3, r1
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d201      	bcs.n	8004e56 <_ZN10IridiumSBD13internalBeginEv+0xca>
 8004e52:	2301      	movs	r3, #1
 8004e54:	e000      	b.n	8004e58 <_ZN10IridiumSBD13internalBeginEv+0xcc>
 8004e56:	2300      	movs	r3, #0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d018      	beq.n	8004e8e <_ZN10IridiumSBD13internalBeginEv+0x102>
   {
      send(F("AT\r"));
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	2201      	movs	r2, #1
 8004e60:	497f      	ldr	r1, [pc, #508]	; (8005060 <_ZN10IridiumSBD13internalBeginEv+0x2d4>)
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 fae6 	bl	8005434 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
      modemAlive = waitForATResponse();
 8004e68:	4b7e      	ldr	r3, [pc, #504]	; (8005064 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8004e6a:	9300      	str	r3, [sp, #0]
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	2200      	movs	r2, #0
 8004e70:	2100      	movs	r1, #0
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 f926 	bl	80050c4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      if (cancelled())
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f000 f9e6 	bl	8005250 <_ZN10IridiumSBD9cancelledEv>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d0cd      	beq.n	8004e26 <_ZN10IridiumSBD13internalBeginEv+0x9a>
         return ISBD_CANCELLED;
 8004e8a:	2304      	movs	r3, #4
 8004e8c:	e0e1      	b.n	8005052 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   if (!modemAlive)
 8004e8e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004e92:	f083 0301 	eor.w	r3, r3, #1
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d005      	beq.n	8004ea8 <_ZN10IridiumSBD13internalBeginEv+0x11c>
   {
      diagprint(F("No modem detected.\r\n"));
 8004e9c:	4972      	ldr	r1, [pc, #456]	; (8005068 <_ZN10IridiumSBD13internalBeginEv+0x2dc>)
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 fb70 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      return ISBD_NO_MODEM_DETECTED;
 8004ea4:	2305      	movs	r3, #5
 8004ea6:	e0d4      	b.n	8005052 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   // The usual initialization sequence
   const char *strings[3] = { "ATE1\r", "AT&D0\r", "AT&K0\r" };
 8004ea8:	4a70      	ldr	r2, [pc, #448]	; (800506c <_ZN10IridiumSBD13internalBeginEv+0x2e0>)
 8004eaa:	f107 0310 	add.w	r3, r7, #16
 8004eae:	ca07      	ldmia	r2, {r0, r1, r2}
 8004eb0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   for (int i=0; i<3; ++i)
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	633b      	str	r3, [r7, #48]	; 0x30
 8004eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	dc26      	bgt.n	8004f0c <_ZN10IridiumSBD13internalBeginEv+0x180>
   {
      send(strings[i]);
 8004ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004ec6:	4413      	add	r3, r2
 8004ec8:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8004ecc:	4619      	mov	r1, r3
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f000 fb0a 	bl	80054e8 <_ZN10IridiumSBD4sendEPKc>
      if (!waitForATResponse())
 8004ed4:	4b63      	ldr	r3, [pc, #396]	; (8005064 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	2300      	movs	r3, #0
 8004eda:	2200      	movs	r2, #0
 8004edc:	2100      	movs	r1, #0
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 f8f0 	bl	80050c4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	f083 0301 	eor.w	r3, r3, #1
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d009      	beq.n	8004f04 <_ZN10IridiumSBD13internalBeginEv+0x178>
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 f9ad 	bl	8005250 <_ZN10IridiumSBD9cancelledEv>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d001      	beq.n	8004f00 <_ZN10IridiumSBD13internalBeginEv+0x174>
 8004efc:	2304      	movs	r3, #4
 8004efe:	e0a8      	b.n	8005052 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8004f00:	2303      	movs	r3, #3
 8004f02:	e0a6      	b.n	8005052 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   for (int i=0; i<3; ++i)
 8004f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f06:	3301      	adds	r3, #1
 8004f08:	633b      	str	r3, [r7, #48]	; 0x30
 8004f0a:	e7d5      	b.n	8004eb8 <_ZN10IridiumSBD13internalBeginEv+0x12c>
   }

   // Enable or disable RING alerts as requested by user
   // By default they are on if a RING pin was supplied on constructor
   diagprint(F("Ring alerts are")); diagprint(ringAlertsEnabled ? F("") : F(" NOT")); diagprint(F(" enabled.\r\n"));
 8004f0c:	4958      	ldr	r1, [pc, #352]	; (8005070 <_ZN10IridiumSBD13internalBeginEv+0x2e4>)
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 fb38 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <_ZN10IridiumSBD13internalBeginEv+0x196>
 8004f1e:	4b55      	ldr	r3, [pc, #340]	; (8005074 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8004f20:	e000      	b.n	8004f24 <_ZN10IridiumSBD13internalBeginEv+0x198>
 8004f22:	4b55      	ldr	r3, [pc, #340]	; (8005078 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 8004f24:	4619      	mov	r1, r3
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 fb2c 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004f2c:	4953      	ldr	r1, [pc, #332]	; (800507c <_ZN10IridiumSBD13internalBeginEv+0x2f0>)
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 fb28 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (ringAlertsEnabled) enableRingAlerts(true); // This will clear ringAsserted and the Ring Indicator flag
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d004      	beq.n	8004f48 <_ZN10IridiumSBD13internalBeginEv+0x1bc>
 8004f3e:	2101      	movs	r1, #1
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f7ff fd8e 	bl	8004a62 <_ZN10IridiumSBD16enableRingAlertsEb>
 8004f46:	e00a      	b.n	8004f5e <_ZN10IridiumSBD13internalBeginEv+0x1d2>
   else {
	   if (!this->useSerial) clearRingIndicator(); // If ring alerts are not enabled and using I2C, make sure the Ring Indicator flag is clear
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f4e:	f083 0301 	eor.w	r3, r3, #1
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d002      	beq.n	8004f5e <_ZN10IridiumSBD13internalBeginEv+0x1d2>
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f7ff fec1 	bl	8004ce0 <_ZN10IridiumSBD18clearRingIndicatorEv>
   }

   send(ringAlertsEnabled ? F("AT+SBDMTA=1\r") : F("AT+SBDMTA=0\r"));
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d001      	beq.n	8004f6c <_ZN10IridiumSBD13internalBeginEv+0x1e0>
 8004f68:	4945      	ldr	r1, [pc, #276]	; (8005080 <_ZN10IridiumSBD13internalBeginEv+0x2f4>)
 8004f6a:	e000      	b.n	8004f6e <_ZN10IridiumSBD13internalBeginEv+0x1e2>
 8004f6c:	4945      	ldr	r1, [pc, #276]	; (8005084 <_ZN10IridiumSBD13internalBeginEv+0x2f8>)
 8004f6e:	2301      	movs	r3, #1
 8004f70:	2201      	movs	r2, #1
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 fa5e 	bl	8005434 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse())
 8004f78:	4b3a      	ldr	r3, [pc, #232]	; (8005064 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8004f7a:	9300      	str	r3, [sp, #0]
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	2200      	movs	r2, #0
 8004f80:	2100      	movs	r1, #0
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 f89e 	bl	80050c4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	f083 0301 	eor.w	r3, r3, #1
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d009      	beq.n	8004fa8 <_ZN10IridiumSBD13internalBeginEv+0x21c>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 f95b 	bl	8005250 <_ZN10IridiumSBD9cancelledEv>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d001      	beq.n	8004fa4 <_ZN10IridiumSBD13internalBeginEv+0x218>
 8004fa0:	2304      	movs	r3, #4
 8004fa2:	e056      	b.n	8005052 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e054      	b.n	8005052 <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   // Decide whether the internal MSSTM workaround should be enforced on TX/RX
   // By default it is unless the firmware rev is >= TA13001
   char version[8];
   int ret = getFirmwareVersion(version, sizeof(version));
 8004fa8:	f107 0308 	add.w	r3, r7, #8
 8004fac:	2208      	movs	r2, #8
 8004fae:	4619      	mov	r1, r3
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f7ff fd77 	bl	8004aa4 <_ZN10IridiumSBD18getFirmwareVersionEPcj>
 8004fb6:	6238      	str	r0, [r7, #32]
   if (ret != ISBD_SUCCESS)
 8004fb8:	6a3b      	ldr	r3, [r7, #32]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d008      	beq.n	8004fd0 <_ZN10IridiumSBD13internalBeginEv+0x244>
   {
      diagprint(F("Unknown FW version\r\n"));
 8004fbe:	4932      	ldr	r1, [pc, #200]	; (8005088 <_ZN10IridiumSBD13internalBeginEv+0x2fc>)
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 fadf 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      msstmWorkaroundRequested = true;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2201      	movs	r2, #1
 8004fca:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 8004fce:	e027      	b.n	8005020 <_ZN10IridiumSBD13internalBeginEv+0x294>
   }
   else
   {
      diagprint(F("Firmware version is ")); diagprint(version); diagprint(F("\r\n"));
 8004fd0:	492e      	ldr	r1, [pc, #184]	; (800508c <_ZN10IridiumSBD13internalBeginEv+0x300>)
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 fad6 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8004fd8:	f107 0308 	add.w	r3, r7, #8
 8004fdc:	4619      	mov	r1, r3
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 faf6 	bl	80055d0 <_ZN10IridiumSBD9diagprintEPKc>
 8004fe4:	492a      	ldr	r1, [pc, #168]	; (8005090 <_ZN10IridiumSBD13internalBeginEv+0x304>)
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f000 facc 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (version[0] == 'T' && version[1] == 'A')
 8004fec:	7a3b      	ldrb	r3, [r7, #8]
 8004fee:	2b54      	cmp	r3, #84	; 0x54
 8004ff0:	d116      	bne.n	8005020 <_ZN10IridiumSBD13internalBeginEv+0x294>
 8004ff2:	7a7b      	ldrb	r3, [r7, #9]
 8004ff4:	2b41      	cmp	r3, #65	; 0x41
 8004ff6:	d113      	bne.n	8005020 <_ZN10IridiumSBD13internalBeginEv+0x294>
      {
         unsigned long ver = strtoul(version + 2, NULL, 10);
 8004ff8:	f107 0308 	add.w	r3, r7, #8
 8004ffc:	3302      	adds	r3, #2
 8004ffe:	220a      	movs	r2, #10
 8005000:	2100      	movs	r1, #0
 8005002:	4618      	mov	r0, r3
 8005004:	f017 fc86 	bl	801c914 <strtoul>
 8005008:	61f8      	str	r0, [r7, #28]
         msstmWorkaroundRequested = ver < ISBD_MSSTM_WORKAROUND_FW_VER;
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8005010:	4293      	cmp	r3, r2
 8005012:	bf94      	ite	ls
 8005014:	2301      	movls	r3, #1
 8005016:	2300      	movhi	r3, #0
 8005018:	b2da      	uxtb	r2, r3
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      }
   }
   diagprint(F("MSSTM workaround is")); diagprint(msstmWorkaroundRequested ? F("") : F(" NOT")); diagprint(F(" enforced.\r\n"));
 8005020:	491c      	ldr	r1, [pc, #112]	; (8005094 <_ZN10IridiumSBD13internalBeginEv+0x308>)
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 faae 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <_ZN10IridiumSBD13internalBeginEv+0x2aa>
 8005032:	4b10      	ldr	r3, [pc, #64]	; (8005074 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 8005034:	e000      	b.n	8005038 <_ZN10IridiumSBD13internalBeginEv+0x2ac>
 8005036:	4b10      	ldr	r3, [pc, #64]	; (8005078 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 8005038:	4619      	mov	r1, r3
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 faa2 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8005040:	4915      	ldr	r1, [pc, #84]	; (8005098 <_ZN10IridiumSBD13internalBeginEv+0x30c>)
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 fa9e 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   // Done!
   diagprint(F("InternalBegin: success!\r\n"));
 8005048:	4914      	ldr	r1, [pc, #80]	; (800509c <_ZN10IridiumSBD13internalBeginEv+0x310>)
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 fa9a 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   return ISBD_SUCCESS;
 8005050:	2300      	movs	r3, #0
}
 8005052:	4618      	mov	r0, r3
 8005054:	3738      	adds	r7, #56	; 0x38
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	08020824 	.word	0x08020824
 8005060:	0802083c 	.word	0x0802083c
 8005064:	08020524 	.word	0x08020524
 8005068:	08020840 	.word	0x08020840
 800506c:	08020914 	.word	0x08020914
 8005070:	08020858 	.word	0x08020858
 8005074:	08020868 	.word	0x08020868
 8005078:	0802086c 	.word	0x0802086c
 800507c:	08020874 	.word	0x08020874
 8005080:	08020880 	.word	0x08020880
 8005084:	08020890 	.word	0x08020890
 8005088:	080208a0 	.word	0x080208a0
 800508c:	080208b8 	.word	0x080208b8
 8005090:	080208d0 	.word	0x080208d0
 8005094:	080208d4 	.word	0x080208d4
 8005098:	080208e8 	.word	0x080208e8
 800509c:	080208f8 	.word	0x080208f8

080050a0 <_ZN10IridiumSBD13internalSleepEv>:
   okToProceed = isxdigit(msstmResponseBuf[0]);
   return ISBD_SUCCESS;
}

int IridiumSBD::internalSleep()
{
 80050a0:	b480      	push	{r7}
 80050a2:	b083      	sub	sp, #12
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
   if (this->asleep)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <_ZN10IridiumSBD13internalSleepEv+0x16>
      return ISBD_IS_ASLEEP;
 80050b2:	230a      	movs	r3, #10
 80050b4:	e000      	b.n	80050b8 <_ZN10IridiumSBD13internalSleepEv+0x18>

   if (!waitForATResponse())
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
#endif

   return ISBD_SUCCESS;
 80050b6:	2300      	movs	r3, #0
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>:

// Wait for response from previous AT command.  This process terminates when "terminator" string is seen or upon timeout.
// If "prompt" string is provided (example "+CSQ:"), then all characters following prompt up to the next CRLF are
// stored in response buffer for later parsing by caller.
bool IridiumSBD::waitForATResponse(char *response, int responseSize, const char *prompt, const char *terminator)
{
 80050c4:	b590      	push	{r4, r7, lr}
 80050c6:	b08b      	sub	sp, #44	; 0x2c
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]
 80050d0:	603b      	str	r3, [r7, #0]
   diagprint(F("Waiting for response "));
 80050d2:	495d      	ldr	r1, [pc, #372]	; (8005248 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x184>)
 80050d4:	68f8      	ldr	r0, [r7, #12]
 80050d6:	f000 fa55 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   diagprint(terminator);
 80050da:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f000 fa77 	bl	80055d0 <_ZN10IridiumSBD9diagprintEPKc>
   HAL_UART_Transmit(&(this->uart),(uint8_t*) terminator, strlen(terminator), HAL_MAX_DELAY); //TODO doesn't print otherwise
 80050e2:	68fc      	ldr	r4, [r7, #12]
 80050e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80050e6:	f7fb f883 	bl	80001f0 <strlen>
 80050ea:	4603      	mov	r3, r0
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	f04f 33ff 	mov.w	r3, #4294967295
 80050f2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80050f4:	4620      	mov	r0, r4
 80050f6:	f009 fa08 	bl	800e50a <HAL_UART_Transmit>
   diagprint(F("\r\n"));
 80050fa:	4954      	ldr	r1, [pc, #336]	; (800524c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x188>)
 80050fc:	68f8      	ldr	r0, [r7, #12]
 80050fe:	f000 fa41 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (response)
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d005      	beq.n	8005114 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x50>
      memset(response, 0, responseSize);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	461a      	mov	r2, r3
 800510c:	2100      	movs	r1, #0
 800510e:	68b8      	ldr	r0, [r7, #8]
 8005110:	f015 fb9c 	bl	801a84c <memset>

   int matchPromptPos = 0; // Matches chars in prompt
 8005114:	2300      	movs	r3, #0
 8005116:	627b      	str	r3, [r7, #36]	; 0x24
   int matchTerminatorPos = 0; // Matches chars in terminator
 8005118:	2300      	movs	r3, #0
 800511a:	623b      	str	r3, [r7, #32]
   enum {LOOKING_FOR_PROMPT, GATHERING_RESPONSE, LOOKING_FOR_TERMINATOR};
   int promptState = prompt ? LOOKING_FOR_PROMPT : LOOKING_FOR_TERMINATOR;
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x62>
 8005122:	2300      	movs	r3, #0
 8005124:	e000      	b.n	8005128 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x64>
 8005126:	2302      	movs	r3, #2
 8005128:	61fb      	str	r3, [r7, #28]
   //consoleprint(F("<< ")); //TODO If we comment out this it looks cleaner in the serial
   for (unsigned long start=millis(); millis() - start < 1000UL * atTimeout;)
 800512a:	f003 f9a9 	bl	8008480 <HAL_GetTick>
 800512e:	61b8      	str	r0, [r7, #24]
 8005130:	f003 f9a6 	bl	8008480 <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	1ad2      	subs	r2, r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005140:	4619      	mov	r1, r3
 8005142:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005146:	fb03 f301 	mul.w	r3, r3, r1
 800514a:	429a      	cmp	r2, r3
 800514c:	bf34      	ite	cc
 800514e:	2301      	movcc	r3, #1
 8005150:	2300      	movcs	r3, #0
 8005152:	b2db      	uxtb	r3, r3
 8005154:	2b00      	cmp	r3, #0
 8005156:	d072      	beq.n	800523e <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17a>
   {
      if (cancelled())
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f000 f879 	bl	8005250 <_ZN10IridiumSBD9cancelledEv>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d001      	beq.n	8005168 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         return false;
 8005164:	2300      	movs	r3, #0
 8005166:	e06b      	b.n	8005240 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>

      while (filteredavailable() > 0)
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f000 fbb3 	bl	80058d4 <_ZN10IridiumSBD17filteredavailableEv>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	bfcc      	ite	gt
 8005174:	2301      	movgt	r3, #1
 8005176:	2300      	movle	r3, #0
 8005178:	b2db      	uxtb	r3, r3
 800517a:	2b00      	cmp	r3, #0
 800517c:	d0d8      	beq.n	8005130 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x6c>
      {
         char c = filteredread();
 800517e:	68f8      	ldr	r0, [r7, #12]
 8005180:	f000 fbc4 	bl	800590c <_ZN10IridiumSBD12filteredreadEv>
 8005184:	4603      	mov	r3, r0
 8005186:	75fb      	strb	r3, [r7, #23]
         if (prompt)
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d03b      	beq.n	8005206 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
         {
            switch (promptState)
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d003      	beq.n	800519c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xd8>
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	2b01      	cmp	r3, #1
 8005198:	d01d      	beq.n	80051d6 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x112>
 800519a:	e034      	b.n	8005206 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
            {
            case LOOKING_FOR_PROMPT:
               if (c == prompt[matchPromptPos])
 800519c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800519e:	683a      	ldr	r2, [r7, #0]
 80051a0:	4413      	add	r3, r2
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	7dfa      	ldrb	r2, [r7, #23]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d10b      	bne.n	80051c2 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xfe>
               {
                  ++matchPromptPos;
 80051aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ac:	3301      	adds	r3, #1
 80051ae:	627b      	str	r3, [r7, #36]	; 0x24
                  if (prompt[matchPromptPos] == '\0')
 80051b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	4413      	add	r3, r2
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d121      	bne.n	8005200 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                     promptState = GATHERING_RESPONSE;
 80051bc:	2301      	movs	r3, #1
 80051be:	61fb      	str	r3, [r7, #28]
               else
               {
                  matchPromptPos = c == prompt[0] ? 1 : 0;
               }

               break;
 80051c0:	e01e      	b.n	8005200 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                  matchPromptPos = c == prompt[0] ? 1 : 0;
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	7dfa      	ldrb	r2, [r7, #23]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d101      	bne.n	80051d0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10c>
 80051cc:	2301      	movs	r3, #1
 80051ce:	e000      	b.n	80051d2 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10e>
 80051d0:	2300      	movs	r3, #0
 80051d2:	627b      	str	r3, [r7, #36]	; 0x24
               break;
 80051d4:	e014      	b.n	8005200 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
            case GATHERING_RESPONSE: // gathering response from end of prompt to first \r
               if (response)
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d013      	beq.n	8005204 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               {
                  if (c == '\r' || responseSize < 2)
 80051dc:	7dfb      	ldrb	r3, [r7, #23]
 80051de:	2b0d      	cmp	r3, #13
 80051e0:	d002      	beq.n	80051e8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x124>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	dc02      	bgt.n	80051ee <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
                  {
                     promptState = LOOKING_FOR_TERMINATOR;
 80051e8:	2302      	movs	r3, #2
 80051ea:	61fb      	str	r3, [r7, #28]
                  {
                     *response++ = c;
                     responseSize--;
                  }
               }
               break;
 80051ec:	e00a      	b.n	8005204 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
                     *response++ = c;
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	1c5a      	adds	r2, r3, #1
 80051f2:	60ba      	str	r2, [r7, #8]
 80051f4:	7dfa      	ldrb	r2, [r7, #23]
 80051f6:	701a      	strb	r2, [r3, #0]
                     responseSize--;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	3b01      	subs	r3, #1
 80051fc:	607b      	str	r3, [r7, #4]
               break;
 80051fe:	e001      	b.n	8005204 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               break;
 8005200:	bf00      	nop
 8005202:	e000      	b.n	8005206 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
               break;
 8005204:	bf00      	nop
            }
         }

         if (c == terminator[matchTerminatorPos])
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800520a:	4413      	add	r3, r2
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	7dfa      	ldrb	r2, [r7, #23]
 8005210:	429a      	cmp	r2, r3
 8005212:	d10a      	bne.n	800522a <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x166>
         {
            ++matchTerminatorPos;
 8005214:	6a3b      	ldr	r3, [r7, #32]
 8005216:	3301      	adds	r3, #1
 8005218:	623b      	str	r3, [r7, #32]
            if (terminator[matchTerminatorPos] == '\0')
 800521a:	6a3b      	ldr	r3, [r7, #32]
 800521c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800521e:	4413      	add	r3, r2
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1a0      	bne.n	8005168 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
               return true;
 8005226:	2301      	movs	r3, #1
 8005228:	e00a      	b.n	8005240 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>
         }
         else
         {
            matchTerminatorPos = c == terminator[0] ? 1 : 0;
 800522a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	7dfa      	ldrb	r2, [r7, #23]
 8005230:	429a      	cmp	r2, r3
 8005232:	d101      	bne.n	8005238 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x174>
 8005234:	2301      	movs	r3, #1
 8005236:	e000      	b.n	800523a <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x176>
 8005238:	2300      	movs	r3, #0
 800523a:	623b      	str	r3, [r7, #32]
      while (filteredavailable() > 0)
 800523c:	e794      	b.n	8005168 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         }
      } // while (filteredavailable() > 0)
   } // timer loop
   return false;
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	372c      	adds	r7, #44	; 0x2c
 8005244:	46bd      	mov	sp, r7
 8005246:	bd90      	pop	{r4, r7, pc}
 8005248:	08020a58 	.word	0x08020a58
 800524c:	080208d0 	.word	0x080208d0

08005250 <_ZN10IridiumSBD9cancelledEv>:

bool IridiumSBD::cancelled()
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
   if (this->useSerial)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800525e:	2b00      	cmp	r3, #0
 8005260:	d019      	beq.n	8005296 <_ZN10IridiumSBD9cancelledEv+0x46>
   {
	   //TODO For some reason when using digitalRead here it didn't work so simply replaced with HAL function
	   //if ((ringPin != -1) && digitalRead(ringPin) == LOW)
	     if ((ringPin != -1) && HAL_GPIO_ReadPin(ringPin_GPIO_Port,ringPin_Pin) == LOW)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800526c:	d008      	beq.n	8005280 <_ZN10IridiumSBD9cancelledEv+0x30>
 800526e:	2110      	movs	r1, #16
 8005270:	480e      	ldr	r0, [pc, #56]	; (80052ac <_ZN10IridiumSBD9cancelledEv+0x5c>)
 8005272:	f003 fe67 	bl	8008f44 <HAL_GPIO_ReadPin>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <_ZN10IridiumSBD9cancelledEv+0x30>
 800527c:	2301      	movs	r3, #1
 800527e:	e000      	b.n	8005282 <_ZN10IridiumSBD9cancelledEv+0x32>
 8005280:	2300      	movs	r3, #0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d007      	beq.n	8005296 <_ZN10IridiumSBD9cancelledEv+0x46>
	  {
         ringAsserted = true;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
		 diagprint(F("ringPin seen!\r\n"));
 800528e:	4908      	ldr	r1, [pc, #32]	; (80052b0 <_ZN10IridiumSBD9cancelledEv+0x60>)
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f000 f977 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
	  }
   }

   return !ISBDCallback();
 8005296:	f7ff fb61 	bl	800495c <_Z12ISBDCallbackv>
 800529a:	4603      	mov	r3, r0
 800529c:	f083 0301 	eor.w	r3, r3, #1
 80052a0:	b2db      	uxtb	r3, r3
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	40020800 	.word	0x40020800
 80052b0:	08020a70 	.word	0x08020a70

080052b4 <_ZN10IridiumSBD5powerEb>:

   return rxOverflow ? ISBD_RX_OVERFLOW : ISBD_SUCCESS;
}

void IridiumSBD::power(bool on)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	460b      	mov	r3, r1
 80052be:	70fb      	strb	r3, [r7, #3]
   this->asleep = !on;
 80052c0:	78fb      	ldrb	r3, [r7, #3]
 80052c2:	f083 0301 	eor.w	r3, r3, #1
 80052c6:	b2da      	uxtb	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

   if (this->useSerial)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d011      	beq.n	80052fc <_ZN10IridiumSBD5powerEb+0x48>
   {
      if (this->sleepPin == -1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80052de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052e2:	d04c      	beq.n	800537e <_ZN10IridiumSBD5powerEb+0xca>
      {
         return;
      }
      else
      {
          if (this->sleepPinConfigured == false)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d106      	bne.n	80052fc <_ZN10IridiumSBD5powerEb+0x48>
          {
             configureSleepPin();
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f84e 	bl	8005390 <_ZN10IridiumSBD17configureSleepPinEv>
             this->sleepPinConfigured = true;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
          }
      }
   }

   if (on)
 80052fc:	78fb      	ldrb	r3, [r7, #3]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d018      	beq.n	8005334 <_ZN10IridiumSBD5powerEb+0x80>
   {
      diagprint(F("Powering on modem...\r\n"));
 8005302:	4921      	ldr	r1, [pc, #132]	; (8005388 <_ZN10IridiumSBD5powerEb+0xd4>)
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f000 f93d 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005310:	2b00      	cmp	r3, #0
 8005312:	d004      	beq.n	800531e <_ZN10IridiumSBD5powerEb+0x6a>
      {
         setSleepPin(HIGH); // HIGH = awake
 8005314:	2101      	movs	r1, #1
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f848 	bl	80053ac <_ZN10IridiumSBD11setSleepPinEh>
 800531c:	e003      	b.n	8005326 <_ZN10IridiumSBD5powerEb+0x72>
      }
      else
      {
         enable9603(true);
 800531e:	2101      	movs	r1, #1
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f7ff fc9f 	bl	8004c64 <_ZN10IridiumSBD10enable9603Eb>
      }
      lastPowerOnTime = millis();
 8005326:	f003 f8ab 	bl	8008480 <HAL_GetTick>
 800532a:	4602      	mov	r2, r0
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 8005332:	e025      	b.n	8005380 <_ZN10IridiumSBD5powerEb+0xcc>
   }
   else
   {
      // Best Practices Guide suggests waiting at least 2 seconds
      // before powering off again
      unsigned long elapsed = millis() - lastPowerOnTime;
 8005334:	f003 f8a4 	bl	8008480 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	60fb      	str	r3, [r7, #12]
      if (elapsed < 2000UL)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800534a:	d205      	bcs.n	8005358 <_ZN10IridiumSBD5powerEb+0xa4>
         //delay(2000UL - elapsed); TODO
    	  HAL_Delay(2000UL - elapsed);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f5c3 63fa 	rsb	r3, r3, #2000	; 0x7d0
 8005352:	4618      	mov	r0, r3
 8005354:	f003 f8a0 	bl	8008498 <HAL_Delay>

      diagprint(F("Powering off modem...\r\n"));
 8005358:	490c      	ldr	r1, [pc, #48]	; (800538c <_ZN10IridiumSBD5powerEb+0xd8>)
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f912 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005366:	2b00      	cmp	r3, #0
 8005368:	d004      	beq.n	8005374 <_ZN10IridiumSBD5powerEb+0xc0>
      {
         setSleepPin(LOW); // LOW = asleep
 800536a:	2100      	movs	r1, #0
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f81d 	bl	80053ac <_ZN10IridiumSBD11setSleepPinEh>
 8005372:	e005      	b.n	8005380 <_ZN10IridiumSBD5powerEb+0xcc>
      }
      else
      {
         enable9603(false);
 8005374:	2100      	movs	r1, #0
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f7ff fc74 	bl	8004c64 <_ZN10IridiumSBD10enable9603Eb>
 800537c:	e000      	b.n	8005380 <_ZN10IridiumSBD5powerEb+0xcc>
         return;
 800537e:	bf00      	nop
      }
   }
}
 8005380:	3710      	adds	r7, #16
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	08020ac4 	.word	0x08020ac4
 800538c:	08020adc 	.word	0x08020adc

08005390 <_ZN10IridiumSBD17configureSleepPinEv>:

void IridiumSBD::configureSleepPin()
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
	//pinMode(sleepPin, OUTPUT); // Make the sleep pin an output TODO (doesnt work with this)
   //pinMode(sleepPin, OUTPUT_PP); // Make the sleep pin an output
   diagprint(F("configureSleepPin: sleepPin configured\r\n"));
 8005398:	4903      	ldr	r1, [pc, #12]	; (80053a8 <_ZN10IridiumSBD17configureSleepPinEv+0x18>)
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f8f2 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80053a0:	bf00      	nop
 80053a2:	3708      	adds	r7, #8
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}
 80053a8:	08020af4 	.word	0x08020af4

080053ac <_ZN10IridiumSBD11setSleepPinEh>:

void IridiumSBD::setSleepPin(uint8_t enable)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	460b      	mov	r3, r1
 80053b6:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(sleepPin_GPIO_Port,sleepPin_Pin,GPIO_PIN_SET);
 80053b8:	2201      	movs	r2, #1
 80053ba:	2108      	movs	r1, #8
 80053bc:	480b      	ldr	r0, [pc, #44]	; (80053ec <_ZN10IridiumSBD11setSleepPinEh+0x40>)
 80053be:	f003 fdd9 	bl	8008f74 <HAL_GPIO_WritePin>
   //digitalWrite(this->sleepPin, enable); // HIGH = awake, LOW = asleep TODO
   diagprint(F("setSleepPin: sleepPin set "));
 80053c2:	490b      	ldr	r1, [pc, #44]	; (80053f0 <_ZN10IridiumSBD11setSleepPinEh+0x44>)
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 f8dd 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   if (enable == HIGH)
 80053ca:	78fb      	ldrb	r3, [r7, #3]
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d104      	bne.n	80053da <_ZN10IridiumSBD11setSleepPinEh+0x2e>
      diagprint(F("HIGH\r\n"));
 80053d0:	4908      	ldr	r1, [pc, #32]	; (80053f4 <_ZN10IridiumSBD11setSleepPinEh+0x48>)
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f8d6 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   else
      diagprint(F("LOW\r\n"));
}
 80053d8:	e003      	b.n	80053e2 <_ZN10IridiumSBD11setSleepPinEh+0x36>
      diagprint(F("LOW\r\n"));
 80053da:	4907      	ldr	r1, [pc, #28]	; (80053f8 <_ZN10IridiumSBD11setSleepPinEh+0x4c>)
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f000 f8d1 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80053e2:	bf00      	nop
 80053e4:	3708      	adds	r7, #8
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	40020800 	.word	0x40020800
 80053f0:	08020b20 	.word	0x08020b20
 80053f4:	08020b3c 	.word	0x08020b3c
 80053f8:	08020b44 	.word	0x08020b44

080053fc <_ZN10IridiumSBD15beginSerialPortEv>:

void IridiumSBD::beginSerialPort()
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::beginSerialPort\r\n"));
 8005404:	4903      	ldr	r1, [pc, #12]	; (8005414 <_ZN10IridiumSBD15beginSerialPortEv+0x18>)
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f8bc 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 800540c:	bf00      	nop
 800540e:	3708      	adds	r7, #8
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	08020b4c 	.word	0x08020b4c

08005418 <_ZN10IridiumSBD13endSerialPortEv>:

void IridiumSBD::endSerialPort()
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::endSerialPort\r\n"));
 8005420:	4903      	ldr	r1, [pc, #12]	; (8005430 <_ZN10IridiumSBD13endSerialPortEv+0x18>)
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f000 f8ae 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005428:	bf00      	nop
 800542a:	3708      	adds	r7, #8
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}
 8005430:	08020b6c 	.word	0x08020b6c

08005434 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>:

void IridiumSBD::send(FlashString str, bool beginLine, bool endLine)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	4611      	mov	r1, r2
 8005440:	461a      	mov	r2, r3
 8005442:	460b      	mov	r3, r1
 8005444:	71fb      	strb	r3, [r7, #7]
 8005446:	4613      	mov	r3, r2
 8005448:	71bb      	strb	r3, [r7, #6]
   if (beginLine)
 800544a:	79fb      	ldrb	r3, [r7, #7]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d003      	beq.n	8005458 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x24>
      consoleprint(F(">> "));
 8005450:	4922      	ldr	r1, [pc, #136]	; (80054dc <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xa8>)
 8005452:	68f8      	ldr	r0, [r7, #12]
 8005454:	f000 f8de 	bl	8005614 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 8005458:	68b9      	ldr	r1, [r7, #8]
 800545a:	68f8      	ldr	r0, [r7, #12]
 800545c:	f000 f8da 	bl	8005614 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (endLine)
 8005460:	79bb      	ldrb	r3, [r7, #6]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d003      	beq.n	800546e <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x3a>
      consoleprint(F("\r\n"));
 8005466:	491e      	ldr	r1, [pc, #120]	; (80054e0 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xac>)
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f000 f8d3 	bl	8005614 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005474:	2b00      	cmp	r3, #0
 8005476:	d006      	beq.n	8005486 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x52>
   {
      stream->print(str);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800547c:	68b9      	ldr	r1, [r7, #8]
 800547e:	4618      	mov	r0, r3
 8005480:	f000 ff96 	bl	80063b0 <_ZN5Print5printEPK19__FlashStringHelper>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 8005484:	e025      	b.n	80054d2 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
      wireport->beginTransmission((uint8_t)deviceaddress);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005490:	4619      	mov	r1, r3
 8005492:	4610      	mov	r0, r2
 8005494:	f001 f858 	bl	8006548 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800549c:	21ff      	movs	r1, #255	; 0xff
 800549e:	4618      	mov	r0, r3
 80054a0:	f7ff fa4a 	bl	8004938 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054a8:	68b9      	ldr	r1, [r7, #8]
 80054aa:	4618      	mov	r0, r3
 80054ac:	f000 ff80 	bl	80063b0 <_ZN5Print5printEPK19__FlashStringHelper>
      if (wireport->endTransmission() != 0) //Release bus
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054b4:	4618      	mov	r0, r3
 80054b6:	f001 f891 	bl	80065dc <_ZN7TwoWire15endTransmissionEv>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	bf14      	ite	ne
 80054c0:	2301      	movne	r3, #1
 80054c2:	2300      	moveq	r3, #0
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d003      	beq.n	80054d2 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
         diagprint(F("I2C write was not successful!\r\n"));
 80054ca:	4906      	ldr	r1, [pc, #24]	; (80054e4 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xb0>)
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f000 f859 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80054d2:	bf00      	nop
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	08020b88 	.word	0x08020b88
 80054e0:	080208d0 	.word	0x080208d0
 80054e4:	08020950 	.word	0x08020950

080054e8 <_ZN10IridiumSBD4sendEPKc>:

void IridiumSBD::send(const char *str)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b082      	sub	sp, #8
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
   consoleprint(F(">> "));
 80054f2:	4921      	ldr	r1, [pc, #132]	; (8005578 <_ZN10IridiumSBD4sendEPKc+0x90>)
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 f88d 	bl	8005614 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 80054fa:	6839      	ldr	r1, [r7, #0]
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f000 f8af 	bl	8005660 <_ZN10IridiumSBD12consoleprintEPKc>
   consoleprint(F("\r\n"));
 8005502:	491e      	ldr	r1, [pc, #120]	; (800557c <_ZN10IridiumSBD4sendEPKc+0x94>)
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f000 f885 	bl	8005614 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005510:	2b00      	cmp	r3, #0
 8005512:	d006      	beq.n	8005522 <_ZN10IridiumSBD4sendEPKc+0x3a>
   {
      stream->print(str);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005518:	6839      	ldr	r1, [r7, #0]
 800551a:	4618      	mov	r0, r3
 800551c:	f000 ff56 	bl	80063cc <_ZN5Print5printEPKc>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 8005520:	e025      	b.n	800556e <_ZN10IridiumSBD4sendEPKc+0x86>
      wireport->beginTransmission((uint8_t)deviceaddress);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800552c:	4619      	mov	r1, r3
 800552e:	4610      	mov	r0, r2
 8005530:	f001 f80a 	bl	8006548 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005538:	21ff      	movs	r1, #255	; 0xff
 800553a:	4618      	mov	r0, r3
 800553c:	f7ff f9fc 	bl	8004938 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005544:	6839      	ldr	r1, [r7, #0]
 8005546:	4618      	mov	r0, r3
 8005548:	f000 ff40 	bl	80063cc <_ZN5Print5printEPKc>
      if (wireport->endTransmission() != 0) //Release bus
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005550:	4618      	mov	r0, r3
 8005552:	f001 f843 	bl	80065dc <_ZN7TwoWire15endTransmissionEv>
 8005556:	4603      	mov	r3, r0
 8005558:	2b00      	cmp	r3, #0
 800555a:	bf14      	ite	ne
 800555c:	2301      	movne	r3, #1
 800555e:	2300      	moveq	r3, #0
 8005560:	b2db      	uxtb	r3, r3
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <_ZN10IridiumSBD4sendEPKc+0x86>
         diagprint(F("I2C write was not successful!\r\n"));
 8005566:	4906      	ldr	r1, [pc, #24]	; (8005580 <_ZN10IridiumSBD4sendEPKc+0x98>)
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f000 f80b 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 800556e:	bf00      	nop
 8005570:	3708      	adds	r7, #8
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	08020b88 	.word	0x08020b88
 800557c:	080208d0 	.word	0x080208d0
 8005580:	08020950 	.word	0x08020950

08005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>:
         diagprint(F("I2C write was not successful!\r\n"));
   }
}

void IridiumSBD::diagprint(FlashString str)
{
 8005584:	b590      	push	{r4, r7, lr}
 8005586:	b085      	sub	sp, #20
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	1c5a      	adds	r2, r3, #1
 8005596:	60fa      	str	r2, [r7, #12]
 8005598:	781b      	ldrb	r3, [r3, #0]
 800559a:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 800559c:	7afb      	ldrb	r3, [r7, #11]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d005      	beq.n	80055ae <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0x2a>
      ISBDDiagsCallback(this, c);
 80055a2:	7afb      	ldrb	r3, [r7, #11]
 80055a4:	4619      	mov	r1, r3
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f7ff f9ec 	bl	8004984 <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   }
 80055ac:	e7f1      	b.n	8005592 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 80055ae:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*)str), HAL_MAX_DELAY);
 80055b0:	687c      	ldr	r4, [r7, #4]
 80055b2:	6838      	ldr	r0, [r7, #0]
 80055b4:	f7fa fe1c 	bl	80001f0 <strlen>
 80055b8:	4603      	mov	r3, r0
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	f04f 33ff 	mov.w	r3, #4294967295
 80055c0:	6839      	ldr	r1, [r7, #0]
 80055c2:	4620      	mov	r0, r4
 80055c4:	f008 ffa1 	bl	800e50a <HAL_UART_Transmit>
}
 80055c8:	bf00      	nop
 80055ca:	3714      	adds	r7, #20
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd90      	pop	{r4, r7, pc}

080055d0 <_ZN10IridiumSBD9diagprintEPKc>:

void IridiumSBD::diagprint(const char *str)
{
 80055d0:	b590      	push	{r4, r7, lr}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]
   while (*str)
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d008      	beq.n	80055f4 <_ZN10IridiumSBD9diagprintEPKc+0x24>
      ISBDDiagsCallback(this, *str++);
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	1c5a      	adds	r2, r3, #1
 80055e6:	603a      	str	r2, [r7, #0]
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	4619      	mov	r1, r3
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f7ff f9c9 	bl	8004984 <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   while (*str)
 80055f2:	e7f2      	b.n	80055da <_ZN10IridiumSBD9diagprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 80055f4:	687c      	ldr	r4, [r7, #4]
 80055f6:	6838      	ldr	r0, [r7, #0]
 80055f8:	f7fa fdfa 	bl	80001f0 <strlen>
 80055fc:	4603      	mov	r3, r0
 80055fe:	b29a      	uxth	r2, r3
 8005600:	f04f 33ff 	mov.w	r3, #4294967295
 8005604:	6839      	ldr	r1, [r7, #0]
 8005606:	4620      	mov	r0, r4
 8005608:	f008 ff7f 	bl	800e50a <HAL_UART_Transmit>
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	bd90      	pop	{r4, r7, pc}

08005614 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>:
   diagprint(str); //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(FlashString str)
{
 8005614:	b590      	push	{r4, r7, lr}
 8005616:	b085      	sub	sp, #20
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	1c5a      	adds	r2, r3, #1
 8005626:	60fa      	str	r2, [r7, #12]
 8005628:	781b      	ldrb	r3, [r3, #0]
 800562a:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 800562c:	7afb      	ldrb	r3, [r7, #11]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d005      	beq.n	800563e <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0x2a>
      ISBDConsoleCallback(this, c);
 8005632:	7afb      	ldrb	r3, [r7, #11]
 8005634:	4619      	mov	r1, r3
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7ff f998 	bl	800496c <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   }
 800563c:	e7f1      	b.n	8005622 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 800563e:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*) str), HAL_MAX_DELAY);
 8005640:	687c      	ldr	r4, [r7, #4]
 8005642:	6838      	ldr	r0, [r7, #0]
 8005644:	f7fa fdd4 	bl	80001f0 <strlen>
 8005648:	4603      	mov	r3, r0
 800564a:	b29a      	uxth	r2, r3
 800564c:	f04f 33ff 	mov.w	r3, #4294967295
 8005650:	6839      	ldr	r1, [r7, #0]
 8005652:	4620      	mov	r0, r4
 8005654:	f008 ff59 	bl	800e50a <HAL_UART_Transmit>
}
 8005658:	bf00      	nop
 800565a:	3714      	adds	r7, #20
 800565c:	46bd      	mov	sp, r7
 800565e:	bd90      	pop	{r4, r7, pc}

08005660 <_ZN10IridiumSBD12consoleprintEPKc>:

void IridiumSBD::consoleprint(const char *str)
{
 8005660:	b590      	push	{r4, r7, lr}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
   while (*str)
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	781b      	ldrb	r3, [r3, #0]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d008      	beq.n	8005684 <_ZN10IridiumSBD12consoleprintEPKc+0x24>
      ISBDConsoleCallback(this, *str++);
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	1c5a      	adds	r2, r3, #1
 8005676:	603a      	str	r2, [r7, #0]
 8005678:	781b      	ldrb	r3, [r3, #0]
 800567a:	4619      	mov	r1, r3
 800567c:	6878      	ldr	r0, [r7, #4]
 800567e:	f7ff f975 	bl	800496c <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   while (*str)
 8005682:	e7f2      	b.n	800566a <_ZN10IridiumSBD12consoleprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8005684:	687c      	ldr	r4, [r7, #4]
 8005686:	6838      	ldr	r0, [r7, #0]
 8005688:	f7fa fdb2 	bl	80001f0 <strlen>
 800568c:	4603      	mov	r3, r0
 800568e:	b29a      	uxth	r2, r3
 8005690:	f04f 33ff 	mov.w	r3, #4294967295
 8005694:	6839      	ldr	r1, [r7, #0]
 8005696:	4620      	mov	r0, r4
 8005698:	f008 ff37 	bl	800e50a <HAL_UART_Transmit>
}
 800569c:	bf00      	nop
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd90      	pop	{r4, r7, pc}

080056a4 <_ZN10IridiumSBD12consoleprintEc>:
   //consoleprint((const char*) str);
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(char c)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	460b      	mov	r3, r1
 80056ae:	70fb      	strb	r3, [r7, #3]
   ISBDConsoleCallback(this, c);
 80056b0:	78fb      	ldrb	r3, [r7, #3]
 80056b2:	4619      	mov	r1, r3
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f7ff f959 	bl	800496c <_Z19ISBDConsoleCallbackP10IridiumSBDc>
}
 80056ba:	bf00      	nop
 80056bc:	3708      	adds	r7, #8
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
	...

080056c4 <_ZN10IridiumSBD11SBDRINGSeenEv>:

void IridiumSBD::SBDRINGSeen()
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
   ringAsserted = true;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
   diagprint(F("SBDRING alert seen!\r\n"));
 80056d4:	4903      	ldr	r1, [pc, #12]	; (80056e4 <_ZN10IridiumSBD11SBDRINGSeenEv+0x20>)
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f7ff ff54 	bl	8005584 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80056dc:	bf00      	nop
 80056de:	3708      	adds	r7, #8
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	08020b90 	.word	0x08020b90

080056e8 <_ZN10IridiumSBD13filterSBDRINGEv>:
// Read characters until we find one that doesn't match SBDRING
// If nextChar is -1 it means we are still entertaining a possible
// match with SBDRING\r\n.  Once we find a mismatch, stuff it into
// nextChar.
void IridiumSBD::filterSBDRING()
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b084      	sub	sp, #16
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
   if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056f6:	f083 0301 	eor.w	r3, r3, #1
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d002      	beq.n	8005706 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 f949 	bl	8005998 <_ZN10IridiumSBD13check9603dataEv>
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00b      	beq.n	8005728 <_ZN10IridiumSBD13filterSBDRINGEv+0x40>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	3308      	adds	r3, #8
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4610      	mov	r0, r2
 8005720:	4798      	blx	r3
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	dc0d      	bgt.n	8005744 <_ZN10IridiumSBD13filterSBDRINGEv+0x5c>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800572e:	f083 0301 	eor.w	r3, r3, #1
 8005732:	b2db      	uxtb	r3, r3
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00d      	beq.n	8005754 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 fa67 	bl	8005c0c <_ZN10IridiumSBD15i2cSerAvailableEv>
 800573e:	4603      	mov	r3, r0
 8005740:	2b00      	cmp	r3, #0
 8005742:	dd07      	ble.n	8005754 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800574a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800574e:	d101      	bne.n	8005754 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8005750:	2301      	movs	r3, #1
 8005752:	e000      	b.n	8005756 <_ZN10IridiumSBD13filterSBDRINGEv+0x6e>
 8005754:	2300      	movs	r3, #0
 8005756:	2b00      	cmp	r3, #0
 8005758:	f000 80b6 	beq.w	80058c8 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e0>
   {
      char c;
      if (this->useSerial)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00b      	beq.n	800577e <_ZN10IridiumSBD13filterSBDRINGEv+0x96>
      {
         c = stream->read();
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	330c      	adds	r3, #12
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4610      	mov	r0, r2
 8005776:	4798      	blx	r3
 8005778:	4603      	mov	r3, r0
 800577a:	73fb      	strb	r3, [r7, #15]
 800577c:	e004      	b.n	8005788 <_ZN10IridiumSBD13filterSBDRINGEv+0xa0>
      }
      else
      {
         c = i2cSerRead();
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f000 fa5e 	bl	8005c40 <_ZN10IridiumSBD10i2cSerReadEv>
 8005784:	4603      	mov	r3, r0
 8005786:	73fb      	strb	r3, [r7, #15]
      }
      consoleprint(c);
 8005788:	7bfb      	ldrb	r3, [r7, #15]
 800578a:	4619      	mov	r1, r3
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f7ff ff89 	bl	80056a4 <_ZN10IridiumSBD12consoleprintEc>
      if (*head != 0 && c == *head)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005798:	781b      	ldrb	r3, [r3, #0]
 800579a:	2b00      	cmp	r3, #0
 800579c:	f000 808d 	beq.w	80058ba <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	7bfa      	ldrb	r2, [r7, #15]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	f040 8085 	bne.w	80058ba <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
      {
         ++head;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80057b6:	1c5a      	adds	r2, r3, #1
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
         if (*head == 0)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80057c4:	781b      	ldrb	r3, [r3, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10d      	bne.n	80057e6 <_ZN10IridiumSBD13filterSBDRINGEv+0xfe>
         {
            SBDRINGSeen();
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f7ff ff7a 	bl	80056c4 <_ZN10IridiumSBD11SBDRINGSeenEv>
            head = tail = SBDRING;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	4a3f      	ldr	r2, [pc, #252]	; (80058d0 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e8>)
 80057d4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
            {
               --head;
               nextChar = c;
            }
         }
 80057e4:	e06e      	b.n	80058c4 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
            for (unsigned long start = millis(); ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) && millis() - start < FILTERTIMEOUT; );
 80057e6:	f002 fe4b 	bl	8008480 <HAL_GetTick>
 80057ea:	60b8      	str	r0, [r7, #8]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00b      	beq.n	800580e <_ZN10IridiumSBD13filterSBDRINGEv+0x126>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	3308      	adds	r3, #8
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4610      	mov	r0, r2
 8005806:	4798      	blx	r3
 8005808:	4603      	mov	r3, r0
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00d      	beq.n	800582a <_ZN10IridiumSBD13filterSBDRINGEv+0x142>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005814:	f083 0301 	eor.w	r3, r3, #1
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d00e      	beq.n	800583c <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f9f4 	bl	8005c0c <_ZN10IridiumSBD15i2cSerAvailableEv>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d108      	bne.n	800583c <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 800582a:	f002 fe29 	bl	8008480 <HAL_GetTick>
 800582e:	4602      	mov	r2, r0
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	2b09      	cmp	r3, #9
 8005836:	d801      	bhi.n	800583c <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8005838:	2301      	movs	r3, #1
 800583a:	e000      	b.n	800583e <_ZN10IridiumSBD13filterSBDRINGEv+0x156>
 800583c:	2300      	movs	r3, #0
 800583e:	2b00      	cmp	r3, #0
 8005840:	d000      	beq.n	8005844 <_ZN10IridiumSBD13filterSBDRINGEv+0x15c>
 8005842:	e7d3      	b.n	80057ec <_ZN10IridiumSBD13filterSBDRINGEv+0x104>
            if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800584a:	f083 0301 	eor.w	r3, r3, #1
 800584e:	b2db      	uxtb	r3, r3
 8005850:	2b00      	cmp	r3, #0
 8005852:	d002      	beq.n	800585a <_ZN10IridiumSBD13filterSBDRINGEv+0x172>
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f000 f89f 	bl	8005998 <_ZN10IridiumSBD13check9603dataEv>
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005860:	2b00      	cmp	r3, #0
 8005862:	d00b      	beq.n	800587c <_ZN10IridiumSBD13filterSBDRINGEv+0x194>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	3308      	adds	r3, #8
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4610      	mov	r0, r2
 8005874:	4798      	blx	r3
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d00d      	beq.n	8005898 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b0>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005882:	f083 0301 	eor.w	r3, r3, #1
 8005886:	b2db      	uxtb	r3, r3
 8005888:	2b00      	cmp	r3, #0
 800588a:	d007      	beq.n	800589c <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 f9bd 	bl	8005c0c <_ZN10IridiumSBD15i2cSerAvailableEv>
 8005892:	4603      	mov	r3, r0
 8005894:	2b00      	cmp	r3, #0
 8005896:	d101      	bne.n	800589c <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 8005898:	2301      	movs	r3, #1
 800589a:	e000      	b.n	800589e <_ZN10IridiumSBD13filterSBDRINGEv+0x1b6>
 800589c:	2300      	movs	r3, #0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d010      	beq.n	80058c4 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
               --head;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80058a8:	1e5a      	subs	r2, r3, #1
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
               nextChar = c;
 80058b0:	7bfa      	ldrb	r2, [r7, #15]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
         }
 80058b8:	e004      	b.n	80058c4 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
      }
      else
      {
         nextChar = c;
 80058ba:	7bfa      	ldrb	r2, [r7, #15]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80058c2:	e720      	b.n	8005706 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
         }
 80058c4:	bf00      	nop
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 80058c6:	e71e      	b.n	8005706 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
      }
   }
}
 80058c8:	bf00      	nop
 80058ca:	3710      	adds	r7, #16
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	08021664 	.word	0x08021664

080058d4 <_ZN10IridiumSBD17filteredavailableEv>:

const char IridiumSBD::SBDRING[] = "SBDRING\r\n";

int IridiumSBD::filteredavailable()
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f7ff ff03 	bl	80056e8 <_ZN10IridiumSBD13filterSBDRINGEv>
   return head - tail + (nextChar != -1 ? 1 : 0);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80058ee:	1ad3      	subs	r3, r2, r3
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	f8d2 20d8 	ldr.w	r2, [r2, #216]	; 0xd8
 80058f6:	f1b2 3fff 	cmp.w	r2, #4294967295
 80058fa:	d001      	beq.n	8005900 <_ZN10IridiumSBD17filteredavailableEv+0x2c>
 80058fc:	2201      	movs	r2, #1
 80058fe:	e000      	b.n	8005902 <_ZN10IridiumSBD17filteredavailableEv+0x2e>
 8005900:	2200      	movs	r2, #0
 8005902:	4413      	add	r3, r2
}
 8005904:	4618      	mov	r0, r3
 8005906:	3708      	adds	r7, #8
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <_ZN10IridiumSBD12filteredreadEv>:

int IridiumSBD::filteredread()
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f7ff fee7 	bl	80056e8 <_ZN10IridiumSBD13filterSBDRINGEv>

   // Use up the queue first
   if (head > tail)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005926:	429a      	cmp	r2, r3
 8005928:	d91c      	bls.n	8005964 <_ZN10IridiumSBD12filteredreadEv+0x58>
   {
      char c = *tail++;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005930:	1c59      	adds	r1, r3, #1
 8005932:	687a      	ldr	r2, [r7, #4]
 8005934:	f8c2 10d4 	str.w	r1, [r2, #212]	; 0xd4
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	73bb      	strb	r3, [r7, #14]
      if (head == tail)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005948:	429a      	cmp	r2, r3
 800594a:	d109      	bne.n	8005960 <_ZN10IridiumSBD12filteredreadEv+0x54>
         head = tail = SBDRING;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a11      	ldr	r2, [pc, #68]	; (8005994 <_ZN10IridiumSBD12filteredreadEv+0x88>)
 8005950:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      return c;
 8005960:	7bbb      	ldrb	r3, [r7, #14]
 8005962:	e012      	b.n	800598a <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   // Then the "extra" char
   else if (nextChar != -1)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800596a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800596e:	d00a      	beq.n	8005986 <_ZN10IridiumSBD12filteredreadEv+0x7a>
   {
      char c = (char)nextChar;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005976:	73fb      	strb	r3, [r7, #15]
      nextChar = -1;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f04f 32ff 	mov.w	r2, #4294967295
 800597e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      return c;
 8005982:	7bfb      	ldrb	r3, [r7, #15]
 8005984:	e001      	b.n	800598a <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   return -1;
 8005986:	f04f 33ff 	mov.w	r3, #4294967295
}
 800598a:	4618      	mov	r0, r3
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	08021664 	.word	0x08021664

08005998 <_ZN10IridiumSBD13check9603dataEv>:

//Checks the number of available serial bytes
//Reads the available serial bytes (if any) and stores them in i2c_ser_buffer
void IridiumSBD::check9603data()
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  if (millis() - lastCheck >= I2C_POLLING_WAIT_MS)
 80059a0:	f002 fd6e 	bl	8008480 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	f892 20b0 	ldrb.w	r2, [r2, #176]	; 0xb0
 80059b4:	4293      	cmp	r3, r2
 80059b6:	bf2c      	ite	cs
 80059b8:	2301      	movcs	r3, #1
 80059ba:	2300      	movcc	r3, #0
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f000 80be 	beq.w	8005b40 <_ZN10IridiumSBD13check9603dataEv+0x1a8>
  {
    //Check how many serial bytes are waiting to be read
    uint16_t bytesAvailable = 0;
 80059c4:	2300      	movs	r3, #0
 80059c6:	81fb      	strh	r3, [r7, #14]
    wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80059d2:	4619      	mov	r1, r3
 80059d4:	4610      	mov	r0, r2
 80059d6:	f000 fdb7 	bl	8006548 <_ZN7TwoWire17beginTransmissionEh>
    wireport->write(LEN_REG); // Point to the serial buffer length
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059de:	21fd      	movs	r1, #253	; 0xfd
 80059e0:	4618      	mov	r0, r3
 80059e2:	f7fe ffa9 	bl	8004938 <_ZN7TwoWire5writeEi>
    wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059ea:	4618      	mov	r0, r3
 80059ec:	f000 fdf6 	bl	80065dc <_ZN7TwoWire15endTransmissionEv>
    if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)2) == 2) // Request two bytes
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80059fa:	2202      	movs	r2, #2
 80059fc:	4619      	mov	r1, r3
 80059fe:	f000 fd90 	bl	8006522 <_ZN7TwoWire11requestFromEhh>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b02      	cmp	r3, #2
 8005a06:	bf0c      	ite	eq
 8005a08:	2301      	moveq	r3, #1
 8005a0a:	2300      	movne	r3, #0
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d01d      	beq.n	8005a4e <_ZN10IridiumSBD13check9603dataEv+0xb6>
    {
      uint8_t msb = wireport->read();
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	330c      	adds	r3, #12
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4610      	mov	r0, r2
 8005a22:	4798      	blx	r3
 8005a24:	4603      	mov	r3, r0
 8005a26:	737b      	strb	r3, [r7, #13]
      uint8_t lsb = wireport->read();
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	330c      	adds	r3, #12
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4610      	mov	r0, r2
 8005a38:	4798      	blx	r3
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	733b      	strb	r3, [r7, #12]
      bytesAvailable = (((uint16_t)msb) << 8) | lsb;
 8005a3e:	7b7b      	ldrb	r3, [r7, #13]
 8005a40:	021b      	lsls	r3, r3, #8
 8005a42:	b21a      	sxth	r2, r3
 8005a44:	7b3b      	ldrb	r3, [r7, #12]
 8005a46:	b21b      	sxth	r3, r3
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	b21b      	sxth	r3, r3
 8005a4c:	81fb      	strh	r3, [r7, #14]
    }

    //Now read the serial bytes (if any)
    if (bytesAvailable > 0)
 8005a4e:	89fb      	ldrh	r3, [r7, #14]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d06f      	beq.n	8005b34 <_ZN10IridiumSBD13check9603dataEv+0x19c>
    {
      // Request the bytes
      // Poke them into the i2c_serial buffer
      // Release the bus afterwards
      wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a5e:	4619      	mov	r1, r3
 8005a60:	4610      	mov	r0, r2
 8005a62:	f000 fd71 	bl	8006548 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the serial buffer
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a6a:	21ff      	movs	r1, #255	; 0xff
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f7fe ff63 	bl	8004938 <_ZN7TwoWire5writeEi>
      wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a76:	4618      	mov	r0, r3
 8005a78:	f000 fdb0 	bl	80065dc <_ZN7TwoWire15endTransmissionEv>
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8005a7c:	89fb      	ldrh	r3, [r7, #14]
 8005a7e:	2b08      	cmp	r3, #8
 8005a80:	d92d      	bls.n	8005ade <_ZN10IridiumSBD13check9603dataEv+0x146>
      {
        wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)SER_PACKET_SIZE, (uint8_t)false); // Request SER_PACKET_SIZE bytes, don't release the bus
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	2208      	movs	r2, #8
 8005a90:	f000 fd0c 	bl	80064ac <_ZN7TwoWire11requestFromEhhh>
        while (wireport->available())
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	3308      	adds	r3, #8
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4610      	mov	r0, r2
 8005aa4:	4798      	blx	r3
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	bf14      	ite	ne
 8005aac:	2301      	movne	r3, #1
 8005aae:	2300      	moveq	r3, #0
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00f      	beq.n	8005ad6 <_ZN10IridiumSBD13check9603dataEv+0x13e>
        {
          i2cSerPoke(wireport->read()); // Read and store each byte
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	330c      	adds	r3, #12
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4610      	mov	r0, r2
 8005ac6:	4798      	blx	r3
 8005ac8:	4603      	mov	r3, r0
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	4619      	mov	r1, r3
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 f8e2 	bl	8005c98 <_ZN10IridiumSBD10i2cSerPokeEc>
        while (wireport->available())
 8005ad4:	e7de      	b.n	8005a94 <_ZN10IridiumSBD13check9603dataEv+0xfc>
        }
        bytesAvailable -= SER_PACKET_SIZE; // Decrease the number of bytes available by SER_PACKET_SIZE
 8005ad6:	89fb      	ldrh	r3, [r7, #14]
 8005ad8:	3b08      	subs	r3, #8
 8005ada:	81fb      	strh	r3, [r7, #14]
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8005adc:	e7ce      	b.n	8005a7c <_ZN10IridiumSBD13check9603dataEv+0xe4>
      }
      wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)bytesAvailable); // Request remaining bytes, release the bus
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005ae8:	89fa      	ldrh	r2, [r7, #14]
 8005aea:	b2d2      	uxtb	r2, r2
 8005aec:	4619      	mov	r1, r3
 8005aee:	f000 fd18 	bl	8006522 <_ZN7TwoWire11requestFromEhh>
      while (wireport->available())
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	3308      	adds	r3, #8
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4610      	mov	r0, r2
 8005b02:	4798      	blx	r3
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	bf14      	ite	ne
 8005b0a:	2301      	movne	r3, #1
 8005b0c:	2300      	moveq	r3, #0
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00f      	beq.n	8005b34 <_ZN10IridiumSBD13check9603dataEv+0x19c>
      {
        i2cSerPoke(wireport->read()); // Read and store each byte
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	330c      	adds	r3, #12
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4610      	mov	r0, r2
 8005b24:	4798      	blx	r3
 8005b26:	4603      	mov	r3, r0
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f000 f8b3 	bl	8005c98 <_ZN10IridiumSBD10i2cSerPokeEc>
      while (wireport->available())
 8005b32:	e7de      	b.n	8005af2 <_ZN10IridiumSBD13check9603dataEv+0x15a>
      }
    }

    lastCheck = millis(); //Put off checking to avoid excessive I2C bus traffic
 8005b34:	f002 fca4 	bl	8008480 <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  }
}
 8005b40:	bf00      	nop
 8005b42:	3710      	adds	r7, #16
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <_ZN10IridiumSBD13check9603pinsEv>:

//Reads the IO pins and update IO_REGISTER
void IridiumSBD::check9603pins()
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  //Read the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	4610      	mov	r0, r2
 8005b5e:	f000 fcf3 	bl	8006548 <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b66:	2110      	movs	r1, #16
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f7fe fee5 	bl	8004938 <_ZN7TwoWire5writeEi>
  wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b72:	4618      	mov	r0, r3
 8005b74:	f000 fd32 	bl	80065dc <_ZN7TwoWire15endTransmissionEv>
  if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)1) == 1) // Request one byte from the IO register
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b82:	2201      	movs	r2, #1
 8005b84:	4619      	mov	r1, r3
 8005b86:	f000 fccc 	bl	8006522 <_ZN7TwoWire11requestFromEhh>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	bf0c      	ite	eq
 8005b90:	2301      	moveq	r3, #1
 8005b92:	2300      	movne	r3, #0
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d00d      	beq.n	8005bb6 <_ZN10IridiumSBD13check9603pinsEv+0x6e>
  {
    IO_REGISTER = wireport->read(); // Read the IO register
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	330c      	adds	r3, #12
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4610      	mov	r0, r2
 8005baa:	4798      	blx	r3
 8005bac:	4603      	mov	r3, r0
 8005bae:	b2da      	uxtb	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
}
 8005bb6:	bf00      	nop
 8005bb8:	3708      	adds	r7, #8
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}

08005bbe <_ZN10IridiumSBD11set9603pinsEh>:

//Set the IO pins
void IridiumSBD::set9603pins(uint8_t pins)
{
 8005bbe:	b580      	push	{r7, lr}
 8005bc0:	b082      	sub	sp, #8
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	6078      	str	r0, [r7, #4]
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	70fb      	strb	r3, [r7, #3]
  //Write to the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005bd4:	4619      	mov	r1, r3
 8005bd6:	4610      	mov	r0, r2
 8005bd8:	f000 fcb6 	bl	8006548 <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005be0:	2110      	movs	r1, #16
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7fe fea8 	bl	8004938 <_ZN7TwoWire5writeEi>
  wireport->write(pins); // Set the pins
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	78f9      	ldrb	r1, [r7, #3]
 8005bf6:	4610      	mov	r0, r2
 8005bf8:	4798      	blx	r3
  wireport->endTransmission(); // Send data and surrender the bus
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f000 fcec 	bl	80065dc <_ZN7TwoWire15endTransmissionEv>
}
 8005c04:	bf00      	nop
 8005c06:	3708      	adds	r7, #8
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <_ZN10IridiumSBD15i2cSerAvailableEv>:
    return(ISBD_SUCCESS);
}

// I2C_SER functions
int IridiumSBD::i2cSerAvailable()
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  return (i2c_ser_buffer_tail + I2C_SER_MAX_BUFF - i2c_ser_buffer_head) % I2C_SER_MAX_BUFF;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c1a:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	425a      	negs	r2, r3
 8005c28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c2c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005c30:	bf58      	it	pl
 8005c32:	4253      	negpl	r3, r2
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	370c      	adds	r7, #12
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <_ZN10IridiumSBD10i2cSerReadEv>:

int IridiumSBD::i2cSerRead()
{
 8005c40:	b480      	push	{r7}
 8005c42:	b085      	sub	sp, #20
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  // Empty buffer?
  if (i2c_ser_buffer_head == i2c_ser_buffer_tail)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d102      	bne.n	8005c5e <_ZN10IridiumSBD10i2cSerReadEv+0x1e>
    return -1;
 8005c58:	f04f 33ff 	mov.w	r3, #4294967295
 8005c5c:	e016      	b.n	8005c8c <_ZN10IridiumSBD10i2cSerReadEv+0x4c>

  // Read from "head"
  uint8_t d = i2c_ser_buffer[i2c_ser_buffer_head]; // grab next byte
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c64:	687a      	ldr	r2, [r7, #4]
 8005c66:	4413      	add	r3, r2
 8005c68:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8005c6c:	73fb      	strb	r3, [r7, #15]
  i2c_ser_buffer_head = (i2c_ser_buffer_head + 1) % I2C_SER_MAX_BUFF; // update head
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c74:	3301      	adds	r3, #1
 8005c76:	425a      	negs	r2, r3
 8005c78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c7c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005c80:	bf58      	it	pl
 8005c82:	4253      	negpl	r3, r2
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  return d;
 8005c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	3714      	adds	r7, #20
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr

08005c98 <_ZN10IridiumSBD10i2cSerPokeEc>:

void IridiumSBD::i2cSerPoke(char serChar)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b085      	sub	sp, #20
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	460b      	mov	r3, r1
 8005ca2:	70fb      	strb	r3, [r7, #3]
  // Calculate the new value for the tail
  int next = (i2c_ser_buffer_tail + 1) % I2C_SER_MAX_BUFF;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005caa:	3301      	adds	r3, #1
 8005cac:	425a      	negs	r2, r3
 8005cae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005cb2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005cb6:	bf58      	it	pl
 8005cb8:	4253      	negpl	r3, r2
 8005cba:	60fb      	str	r3, [r7, #12]
  // If the buffer is not full (i.e. we are not about to overwrite the head byte)
  // If the buffer is full, the byte is lost
  if (next != i2c_ser_buffer_head)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005cc2:	68fa      	ldr	r2, [r7, #12]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	d00b      	beq.n	8005ce0 <_ZN10IridiumSBD10i2cSerPokeEc+0x48>
  {
    // save new data in buffer: tail points to where byte goes
    i2c_ser_buffer[i2c_ser_buffer_tail] = serChar; // save new byte
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	4413      	add	r3, r2
 8005cd2:	78fa      	ldrb	r2, [r7, #3]
 8005cd4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    i2c_ser_buffer_tail = next;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  }
}
 8005ce0:	bf00      	nop
 8005ce2:	3714      	adds	r7, #20
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>:
	#endif
}


//uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart,POWERPROFILE profile){ TODO
uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart){
 8005cec:	b084      	sub	sp, #16
 8005cee:	b580      	push	{r7, lr}
 8005cf0:	b084      	sub	sp, #16
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
 8005cf6:	f107 001c 	add.w	r0, r7, #28
 8005cfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	this->uart = huart;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4618      	mov	r0, r3
 8005d02:	f107 031c 	add.w	r3, r7, #28
 8005d06:	2244      	movs	r2, #68	; 0x44
 8005d08:	4619      	mov	r1, r3
 8005d0a:	f014 fd77 	bl	801a7fc <memcpy>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nSetting up the Iridium 9603N\r\n", 32, HAL_MAX_DELAY);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f04f 33ff 	mov.w	r3, #4294967295
 8005d14:	2220      	movs	r2, #32
 8005d16:	4962      	ldr	r1, [pc, #392]	; (8005ea0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b4>)
 8005d18:	f008 fbf7 	bl	800e50a <HAL_UART_Transmit>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Checking for the device...", 28, HAL_MAX_DELAY);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d22:	221c      	movs	r2, #28
 8005d24:	495f      	ldr	r1, [pc, #380]	; (8005ea4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b8>)
 8005d26:	f008 fbf0 	bl	800e50a <HAL_UART_Transmit>
	while(!this->isConnected()){
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f7ff f80a 	bl	8004d44 <_ZN10IridiumSBD11isConnectedEv>
 8005d30:	4603      	mov	r3, r0
 8005d32:	f083 0301 	eor.w	r3, r3, #1
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d02c      	beq.n	8005d96 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xaa>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Check if the device is connected. Trying again in\r\n", 53, HAL_MAX_DELAY);
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d42:	2235      	movs	r2, #53	; 0x35
 8005d44:	4958      	ldr	r1, [pc, #352]	; (8005ea8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1bc>)
 8005d46:	f008 fbe0 	bl	800e50a <HAL_UART_Transmit>
		HAL_Delay(500);
 8005d4a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005d4e:	f002 fba3 	bl	8008498 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r3", 3, HAL_MAX_DELAY);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f04f 33ff 	mov.w	r3, #4294967295
 8005d58:	2203      	movs	r2, #3
 8005d5a:	4954      	ldr	r1, [pc, #336]	; (8005eac <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c0>)
 8005d5c:	f008 fbd5 	bl	800e50a <HAL_UART_Transmit>
		HAL_Delay(1000);
 8005d60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005d64:	f002 fb98 	bl	8008498 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r2", 3, HAL_MAX_DELAY);
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8005d6e:	2203      	movs	r2, #3
 8005d70:	494f      	ldr	r1, [pc, #316]	; (8005eb0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c4>)
 8005d72:	f008 fbca 	bl	800e50a <HAL_UART_Transmit>
		HAL_Delay(1000);
 8005d76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005d7a:	f002 fb8d 	bl	8008498 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r1\r\n", 7, HAL_MAX_DELAY);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f04f 33ff 	mov.w	r3, #4294967295
 8005d84:	2207      	movs	r2, #7
 8005d86:	494b      	ldr	r1, [pc, #300]	; (8005eb4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c8>)
 8005d88:	f008 fbbf 	bl	800e50a <HAL_UART_Transmit>
		HAL_Delay(1000);
 8005d8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005d90:	f002 fb82 	bl	8008498 <HAL_Delay>
	while(!this->isConnected()){
 8005d94:	e7c9      	b.n	8005d2a <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x3e>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f04f 33ff 	mov.w	r3, #4294967295
 8005d9c:	2206      	movs	r2, #6
 8005d9e:	4946      	ldr	r1, [pc, #280]	; (8005eb8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005da0:	f008 fbb3 	bl	800e50a <HAL_UART_Transmit>

	//Activate the superchargers
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Activating the superchargers...", 31, HAL_MAX_DELAY);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f04f 33ff 	mov.w	r3, #4294967295
 8005daa:	221f      	movs	r2, #31
 8005dac:	4943      	ldr	r1, [pc, #268]	; (8005ebc <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d0>)
 8005dae:	f008 fbac 	bl	800e50a <HAL_UART_Transmit>
	this->enableSuperCapCharger(true);
 8005db2:	2101      	movs	r1, #1
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f7fe fea9 	bl	8004b0c <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8005dc0:	2206      	movs	r2, #6
 8005dc2:	493d      	ldr	r1, [pc, #244]	; (8005eb8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005dc4:	f008 fba1 	bl	800e50a <HAL_UART_Transmit>


	//Wait for the supercapacitors to charge
	//int start=millis();
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Waiting for the supercapacitors to charge...", 44, HAL_MAX_DELAY);
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f04f 33ff 	mov.w	r3, #4294967295
 8005dce:	222c      	movs	r2, #44	; 0x2c
 8005dd0:	493b      	ldr	r1, [pc, #236]	; (8005ec0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d4>)
 8005dd2:	f008 fb9a 	bl	800e50a <HAL_UART_Transmit>
	while (!this->checkSuperCapCharger()){
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f7fe fed6 	bl	8004b88 <_ZN10IridiumSBD20checkSuperCapChargerEv>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	f083 0301 	eor.w	r3, r3, #1
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d004      	beq.n	8005df2 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x106>
		HAL_Delay(333);
 8005de8:	f240 104d 	movw	r0, #333	; 0x14d
 8005dec:	f002 fb54 	bl	8008498 <HAL_Delay>
	while (!this->checkSuperCapCharger()){
 8005df0:	e7f1      	b.n	8005dd6 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xea>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f04f 33ff 	mov.w	r3, #4294967295
 8005df8:	2206      	movs	r2, #6
 8005dfa:	492f      	ldr	r1, [pc, #188]	; (8005eb8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005dfc:	f008 fb85 	bl	800e50a <HAL_UART_Transmit>


	//Enable power for the 9603N
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Enabling 9603N power...", 23, HAL_MAX_DELAY);
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f04f 33ff 	mov.w	r3, #4294967295
 8005e06:	2217      	movs	r2, #23
 8005e08:	492e      	ldr	r1, [pc, #184]	; (8005ec4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d8>)
 8005e0a:	f008 fb7e 	bl	800e50a <HAL_UART_Transmit>
	this->enable9603Npower(true);
 8005e0e:	2101      	movs	r1, #1
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f7fe fee9 	bl	8004be8 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f04f 33ff 	mov.w	r3, #4294967295
 8005e1c:	2206      	movs	r2, #6
 8005e1e:	4926      	ldr	r1, [pc, #152]	; (8005eb8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8005e20:	f008 fb73 	bl	800e50a <HAL_UART_Transmit>
	/*
	 * Begin satellite modem operation
	 */

	//Power on the rockblock
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Starting Modem...", 17, HAL_MAX_DELAY);
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f04f 33ff 	mov.w	r3, #4294967295
 8005e2a:	2211      	movs	r2, #17
 8005e2c:	4926      	ldr	r1, [pc, #152]	; (8005ec8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1dc>)
 8005e2e:	f008 fb6c 	bl	800e50a <HAL_UART_Transmit>
	//this->setPowerProfile(profile);
	int err = this->begin();
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f7fe fdb2 	bl	800499c <_ZN10IridiumSBD5beginEv>
 8005e38:	60f8      	str	r0, [r7, #12]
	if (err != ISBD_SUCCESS)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d015      	beq.n	8005e6c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x180>
	  {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Failed: ", 8, HAL_MAX_DELAY);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f04f 33ff 	mov.w	r3, #4294967295
 8005e46:	2208      	movs	r2, #8
 8005e48:	4920      	ldr	r1, [pc, #128]	; (8005ecc <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e0>)
 8005e4a:	f008 fb5e 	bl	800e50a <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) err, 4, HAL_MAX_DELAY);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	68f9      	ldr	r1, [r7, #12]
 8005e52:	f04f 33ff 	mov.w	r3, #4294967295
 8005e56:	2204      	movs	r2, #4
 8005e58:	f008 fb57 	bl	800e50a <HAL_UART_Transmit>
		this->MRT_Iridium_ErrorMessage(err);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	b2db      	uxtb	r3, r3
 8005e60:	4619      	mov	r1, r3
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f8b0 	bl	8005fc8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>

	    return HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e011      	b.n	8005e90 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1a4>
	  }
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "...OK\r\n", 7, HAL_MAX_DELAY);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e72:	2207      	movs	r2, #7
 8005e74:	4916      	ldr	r1, [pc, #88]	; (8005ed0 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e4>)
 8005e76:	f008 fb48 	bl	800e50a <HAL_UART_Transmit>

	//Setup default IMEI to 000000000000000 (no IMEI)
	IMEI="000000000000000";
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a15      	ldr	r2, [pc, #84]	; (8005ed4 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e8>)
 8005e7e:	645a      	str	r2, [r3, #68]	; 0x44

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "End of setup\r\n\r\n", 16, HAL_MAX_DELAY);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f04f 33ff 	mov.w	r3, #4294967295
 8005e86:	2210      	movs	r2, #16
 8005e88:	4913      	ldr	r1, [pc, #76]	; (8005ed8 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1ec>)
 8005e8a:	f008 fb3e 	bl	800e50a <HAL_UART_Transmit>

	return HAL_OK;
 8005e8e:	2300      	movs	r3, #0
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	3710      	adds	r7, #16
 8005e94:	46bd      	mov	sp, r7
 8005e96:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e9a:	b004      	add	sp, #16
 8005e9c:	4770      	bx	lr
 8005e9e:	bf00      	nop
 8005ea0:	08020c10 	.word	0x08020c10
 8005ea4:	08020c34 	.word	0x08020c34
 8005ea8:	08020c50 	.word	0x08020c50
 8005eac:	08020c84 	.word	0x08020c84
 8005eb0:	08020c88 	.word	0x08020c88
 8005eb4:	08020c8c 	.word	0x08020c8c
 8005eb8:	08020524 	.word	0x08020524
 8005ebc:	08020c94 	.word	0x08020c94
 8005ec0:	08020cb4 	.word	0x08020cb4
 8005ec4:	08020ce4 	.word	0x08020ce4
 8005ec8:	08020cfc 	.word	0x08020cfc
 8005ecc:	08020d10 	.word	0x08020d10
 8005ed0:	08020d1c 	.word	0x08020d1c
 8005ed4:	08020d24 	.word	0x08020d24
 8005ed8:	08020d34 	.word	0x08020d34

08005edc <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>:


boolean IridiumSBD::MRT_Iridium_shutdown(void){
 8005edc:	b590      	push	{r4, r7, lr}
 8005ede:	b08b      	sub	sp, #44	; 0x2c
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nShutting down the Iridium\r\n", 29, HAL_MAX_DELAY);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8005eea:	221d      	movs	r2, #29
 8005eec:	492f      	ldr	r1, [pc, #188]	; (8005fac <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd0>)
 8005eee:	f008 fb0c 	bl	800e50a <HAL_UART_Transmit>

	// Power down the modem
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Putting the 9603N to sleep...", 29, HAL_MAX_DELAY);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ef8:	221d      	movs	r2, #29
 8005efa:	492d      	ldr	r1, [pc, #180]	; (8005fb0 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd4>)
 8005efc:	f008 fb05 	bl	800e50a <HAL_UART_Transmit>
	int err = this->sleep();
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f7fe fd76 	bl	80049f2 <_ZN10IridiumSBD5sleepEv>
 8005f06:	6278      	str	r0, [r7, #36]	; 0x24
	if (err != ISBD_SUCCESS)
 8005f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d017      	beq.n	8005f3e <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x62>
	{
		char str[24+sizeof(int)];
		sprintf(str, "sleep failed: error  %i\r\n", err);
 8005f0e:	f107 0308 	add.w	r3, r7, #8
 8005f12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f14:	4927      	ldr	r1, [pc, #156]	; (8005fb4 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd8>)
 8005f16:	4618      	mov	r0, r3
 8005f18:	f015 fd16 	bl	801b948 <siprintf>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8005f1c:	687c      	ldr	r4, [r7, #4]
 8005f1e:	f107 0308 	add.w	r3, r7, #8
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fa f964 	bl	80001f0 <strlen>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	b29a      	uxth	r2, r3
 8005f2c:	f107 0108 	add.w	r1, r7, #8
 8005f30:	f04f 33ff 	mov.w	r3, #4294967295
 8005f34:	4620      	mov	r0, r4
 8005f36:	f008 fae8 	bl	800e50a <HAL_UART_Transmit>
		return false;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	e032      	b.n	8005fa4 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xc8>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f04f 33ff 	mov.w	r3, #4294967295
 8005f44:	2204      	movs	r2, #4
 8005f46:	491c      	ldr	r1, [pc, #112]	; (8005fb8 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8005f48:	f008 fadf 	bl	800e50a <HAL_UART_Transmit>

	// Disable 9603N power
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling 9603N power...", 24, HAL_MAX_DELAY);
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f52:	2218      	movs	r2, #24
 8005f54:	4919      	ldr	r1, [pc, #100]	; (8005fbc <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe0>)
 8005f56:	f008 fad8 	bl	800e50a <HAL_UART_Transmit>
	this->enable9603Npower(false);
 8005f5a:	2100      	movs	r1, #0
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f7fe fe43 	bl	8004be8 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f04f 33ff 	mov.w	r3, #4294967295
 8005f68:	2204      	movs	r2, #4
 8005f6a:	4913      	ldr	r1, [pc, #76]	; (8005fb8 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8005f6c:	f008 facd 	bl	800e50a <HAL_UART_Transmit>

	// Disable the supercapacitor charger
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling the supercapacitor charger...", 39, HAL_MAX_DELAY);
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f04f 33ff 	mov.w	r3, #4294967295
 8005f76:	2227      	movs	r2, #39	; 0x27
 8005f78:	4911      	ldr	r1, [pc, #68]	; (8005fc0 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe4>)
 8005f7a:	f008 fac6 	bl	800e50a <HAL_UART_Transmit>
	this->enableSuperCapCharger(false);
 8005f7e:	2100      	movs	r1, #0
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f7fe fdc3 	bl	8004b0c <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f04f 33ff 	mov.w	r3, #4294967295
 8005f8c:	2204      	movs	r2, #4
 8005f8e:	490a      	ldr	r1, [pc, #40]	; (8005fb8 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8005f90:	f008 fabb 	bl	800e50a <HAL_UART_Transmit>

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Iridium successfully shutdown\r\n", 32, HAL_MAX_DELAY);
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f04f 33ff 	mov.w	r3, #4294967295
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	4909      	ldr	r1, [pc, #36]	; (8005fc4 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe8>)
 8005f9e:	f008 fab4 	bl	800e50a <HAL_UART_Transmit>
	return true;
 8005fa2:	2301      	movs	r3, #1
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	372c      	adds	r7, #44	; 0x2c
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd90      	pop	{r4, r7, pc}
 8005fac:	08020d48 	.word	0x08020d48
 8005fb0:	08020d68 	.word	0x08020d68
 8005fb4:	08020d88 	.word	0x08020d88
 8005fb8:	08020524 	.word	0x08020524
 8005fbc:	08020da4 	.word	0x08020da4
 8005fc0:	08020dc0 	.word	0x08020dc0
 8005fc4:	08020de8 	.word	0x08020de8

08005fc8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>:



void IridiumSBD::MRT_Iridium_ErrorMessage(uint8_t error){
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b082      	sub	sp, #8
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nError:\t", 12, HAL_MAX_DELAY);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8005fda:	220c      	movs	r2, #12
 8005fdc:	4948      	ldr	r1, [pc, #288]	; (8006100 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x138>)
 8005fde:	f008 fa94 	bl	800e50a <HAL_UART_Transmit>
	if (error == ISBD_ALREADY_AWAKE){
 8005fe2:	78fb      	ldrb	r3, [r7, #3]
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d107      	bne.n	8005ff8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x30>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Already Awake\r\n", 17, HAL_MAX_DELAY);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f04f 33ff 	mov.w	r3, #4294967295
 8005fee:	2211      	movs	r2, #17
 8005ff0:	4944      	ldr	r1, [pc, #272]	; (8006104 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x13c>)
 8005ff2:	f008 fa8a 	bl	800e50a <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
	}
	else{
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
	}
}
 8005ff6:	e07f      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SERIAL_FAILURE){
 8005ff8:	78fb      	ldrb	r3, [r7, #3]
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	d107      	bne.n	800600e <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x46>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Serial Failure\r\n", 18, HAL_MAX_DELAY);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f04f 33ff 	mov.w	r3, #4294967295
 8006004:	2212      	movs	r2, #18
 8006006:	4940      	ldr	r1, [pc, #256]	; (8006108 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x140>)
 8006008:	f008 fa7f 	bl	800e50a <HAL_UART_Transmit>
}
 800600c:	e074      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_PROTOCOL_ERROR){
 800600e:	78fb      	ldrb	r3, [r7, #3]
 8006010:	2b03      	cmp	r3, #3
 8006012:	d107      	bne.n	8006024 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x5c>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Protocol Error\r\n", 18, HAL_MAX_DELAY);
 8006014:	6878      	ldr	r0, [r7, #4]
 8006016:	f04f 33ff 	mov.w	r3, #4294967295
 800601a:	2212      	movs	r2, #18
 800601c:	493b      	ldr	r1, [pc, #236]	; (800610c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x144>)
 800601e:	f008 fa74 	bl	800e50a <HAL_UART_Transmit>
}
 8006022:	e069      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_CANCELLED){
 8006024:	78fb      	ldrb	r3, [r7, #3]
 8006026:	2b04      	cmp	r3, #4
 8006028:	d107      	bne.n	800603a <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x72>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nCancelled", 13, HAL_MAX_DELAY);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f04f 33ff 	mov.w	r3, #4294967295
 8006030:	220d      	movs	r2, #13
 8006032:	4937      	ldr	r1, [pc, #220]	; (8006110 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x148>)
 8006034:	f008 fa69 	bl	800e50a <HAL_UART_Transmit>
}
 8006038:	e05e      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_MODEM_DETECTED){
 800603a:	78fb      	ldrb	r3, [r7, #3]
 800603c:	2b05      	cmp	r3, #5
 800603e:	d107      	bne.n	8006050 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x88>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo modem detected: check wiring.", 36, HAL_MAX_DELAY);
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f04f 33ff 	mov.w	r3, #4294967295
 8006046:	2224      	movs	r2, #36	; 0x24
 8006048:	4932      	ldr	r1, [pc, #200]	; (8006114 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x14c>)
 800604a:	f008 fa5e 	bl	800e50a <HAL_UART_Transmit>
}
 800604e:	e053      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SBDIX_FATAL_ERROR){
 8006050:	78fb      	ldrb	r3, [r7, #3]
 8006052:	2b06      	cmp	r3, #6
 8006054:	d107      	bne.n	8006066 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x9e>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "SDBIX Fatal Error\r\n", 21, HAL_MAX_DELAY);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f04f 33ff 	mov.w	r3, #4294967295
 800605c:	2215      	movs	r2, #21
 800605e:	492e      	ldr	r1, [pc, #184]	; (8006118 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x150>)
 8006060:	f008 fa53 	bl	800e50a <HAL_UART_Transmit>
}
 8006064:	e048      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SENDRECEIVE_TIMEOUT){
 8006066:	78fb      	ldrb	r3, [r7, #3]
 8006068:	2b07      	cmp	r3, #7
 800606a:	d107      	bne.n	800607c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xb4>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Send-Receive Timeout\r\n", 24, HAL_MAX_DELAY);
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f04f 33ff 	mov.w	r3, #4294967295
 8006072:	2218      	movs	r2, #24
 8006074:	4929      	ldr	r1, [pc, #164]	; (800611c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x154>)
 8006076:	f008 fa48 	bl	800e50a <HAL_UART_Transmit>
}
 800607a:	e03d      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_RX_OVERFLOW){
 800607c:	78fb      	ldrb	r3, [r7, #3]
 800607e:	2b08      	cmp	r3, #8
 8006080:	d107      	bne.n	8006092 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xca>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "RX Overflow\r\n", 15, HAL_MAX_DELAY);
 8006082:	6878      	ldr	r0, [r7, #4]
 8006084:	f04f 33ff 	mov.w	r3, #4294967295
 8006088:	220f      	movs	r2, #15
 800608a:	4925      	ldr	r1, [pc, #148]	; (8006120 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x158>)
 800608c:	f008 fa3d 	bl	800e50a <HAL_UART_Transmit>
}
 8006090:	e032      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_REENTRANT){
 8006092:	78fb      	ldrb	r3, [r7, #3]
 8006094:	2b09      	cmp	r3, #9
 8006096:	d107      	bne.n	80060a8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xe0>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "REENTRANT\r\n", 13, HAL_MAX_DELAY);
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f04f 33ff 	mov.w	r3, #4294967295
 800609e:	220d      	movs	r2, #13
 80060a0:	4920      	ldr	r1, [pc, #128]	; (8006124 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x15c>)
 80060a2:	f008 fa32 	bl	800e50a <HAL_UART_Transmit>
}
 80060a6:	e027      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_IS_ASLEEP){
 80060a8:	78fb      	ldrb	r3, [r7, #3]
 80060aa:	2b0a      	cmp	r3, #10
 80060ac:	d107      	bne.n	80060be <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xf6>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Is Asleep\r\n", 13, HAL_MAX_DELAY);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f04f 33ff 	mov.w	r3, #4294967295
 80060b4:	220d      	movs	r2, #13
 80060b6:	491c      	ldr	r1, [pc, #112]	; (8006128 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x160>)
 80060b8:	f008 fa27 	bl	800e50a <HAL_UART_Transmit>
}
 80060bc:	e01c      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_SLEEP_PIN){
 80060be:	78fb      	ldrb	r3, [r7, #3]
 80060c0:	2b0b      	cmp	r3, #11
 80060c2:	d107      	bne.n	80060d4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x10c>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "No Sleep Pin\r\n", 16, HAL_MAX_DELAY);
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f04f 33ff 	mov.w	r3, #4294967295
 80060ca:	2210      	movs	r2, #16
 80060cc:	4917      	ldr	r1, [pc, #92]	; (800612c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x164>)
 80060ce:	f008 fa1c 	bl	800e50a <HAL_UART_Transmit>
}
 80060d2:	e011      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if(error == 20){
 80060d4:	78fb      	ldrb	r3, [r7, #3]
 80060d6:	2b14      	cmp	r3, #20
 80060d8:	d107      	bne.n	80060ea <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x122>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f04f 33ff 	mov.w	r3, #4294967295
 80060e0:	2216      	movs	r2, #22
 80060e2:	4913      	ldr	r1, [pc, #76]	; (8006130 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x168>)
 80060e4:	f008 fa11 	bl	800e50a <HAL_UART_Transmit>
}
 80060e8:	e006      	b.n	80060f8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f04f 33ff 	mov.w	r3, #4294967295
 80060f0:	220b      	movs	r2, #11
 80060f2:	4910      	ldr	r1, [pc, #64]	; (8006134 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x16c>)
 80060f4:	f008 fa09 	bl	800e50a <HAL_UART_Transmit>
}
 80060f8:	bf00      	nop
 80060fa:	3708      	adds	r7, #8
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	08020e08 	.word	0x08020e08
 8006104:	08020e14 	.word	0x08020e14
 8006108:	08020e24 	.word	0x08020e24
 800610c:	08020e38 	.word	0x08020e38
 8006110:	08020e4c 	.word	0x08020e4c
 8006114:	08020e58 	.word	0x08020e58
 8006118:	08020e7c 	.word	0x08020e7c
 800611c:	08020e90 	.word	0x08020e90
 8006120:	08020ea8 	.word	0x08020ea8
 8006124:	08020eb8 	.word	0x08020eb8
 8006128:	08020ec4 	.word	0x08020ec4
 800612c:	08020ed0 	.word	0x08020ed0
 8006130:	08020ee0 	.word	0x08020ee0
 8006134:	08020ef8 	.word	0x08020ef8

08006138 <_ZN10IridiumSBDC1ER7TwoWireh>:
      if (ringPin != -1)
         pinMode(ringPin, INPUT);
   }
   */

IridiumSBD(TwoWire &wirePort = MRT_IRIDIUM_I2C, uint8_t deviceAddress = 0x63)
 8006138:	b480      	push	{r7}
 800613a:	b085      	sub	sp, #20
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	4613      	mov	r3, r2
 8006144:	71fb      	strb	r3, [r7, #7]
   {
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2200      	movs	r2, #0
 800614a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2205      	movs	r2, #5
 8006152:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2201      	movs	r2, #1
 800615a:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2202      	movs	r2, #2
 8006162:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2204      	movs	r2, #4
 800616a:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2208      	movs	r2, #8
 8006172:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2210      	movs	r2, #16
 800617a:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2220      	movs	r2, #32
 8006182:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2240      	movs	r2, #64	; 0x40
 800618a:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
      useSerial = false;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      wireport = &wirePort;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	64da      	str	r2, [r3, #76]	; 0x4c
      deviceaddress = deviceAddress;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	79fa      	ldrb	r2, [r7, #7]
 80061a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      sbdixInterval = ISBD_USB_SBDIX_INTERVAL;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	221e      	movs	r2, #30
 80061a8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      atTimeout = ISBD_DEFAULT_AT_TIMEOUT;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	221e      	movs	r2, #30
 80061b0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      sendReceiveTimeout = ISBD_DEFAULT_SENDRECEIVE_TIME;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80061ba:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      startupTimeout = ISBD_STARTUP_MAX_TIME;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	22f0      	movs	r2, #240	; 0xf0
 80061c2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      remainingMessages = -1;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f04f 32ff 	mov.w	r2, #4294967295
 80061cc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
      asleep = true;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	2201      	movs	r2, #1
 80061d4:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
      reentrant = false;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2200      	movs	r2, #0
 80061dc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
      sleepPin = -1;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f04f 32ff 	mov.w	r2, #4294967295
 80061e6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
      sleepPinConfigured = false;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2200      	movs	r2, #0
 80061ee:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
      ringPin = -1;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f04f 32ff 	mov.w	r2, #4294967295
 80061f8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      msstmWorkaroundRequested = false;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2200      	movs	r2, #0
 8006200:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      ringAlertsEnabled = true;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
      ringAsserted = false;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2200      	movs	r2, #0
 8006210:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      lastPowerOnTime = 0UL;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2200      	movs	r2, #0
 8006218:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
      head = SBDRING;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	4a0d      	ldr	r2, [pc, #52]	; (8006254 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 8006220:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      tail = SBDRING;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	4a0b      	ldr	r2, [pc, #44]	; (8006254 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 8006228:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      nextChar = -1;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f04f 32ff 	mov.w	r2, #4294967295
 8006232:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      i2c_ser_buffer_tail = 0;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2200      	movs	r2, #0
 800623a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      i2c_ser_buffer_head = 0;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2200      	movs	r2, #0
 8006242:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
   }
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	4618      	mov	r0, r3
 800624a:	3714      	adds	r7, #20
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr
 8006254:	08021664 	.word	0x08021664

08006258 <MRT_Static_Iridium_Constructor>:
#endif

static IridiumSBD *E_T = NULL;


void MRT_Static_Iridium_Constructor(){
 8006258:	b598      	push	{r3, r4, r7, lr}
 800625a:	af00      	add	r7, sp, #0
	if (E_T==NULL){
 800625c:	4b08      	ldr	r3, [pc, #32]	; (8006280 <MRT_Static_Iridium_Constructor+0x28>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d10b      	bne.n	800627c <MRT_Static_Iridium_Constructor+0x24>
		E_T = new IridiumSBD();
 8006264:	20e4      	movs	r0, #228	; 0xe4
 8006266:	f013 f9b3 	bl	80195d0 <_Znwj>
 800626a:	4603      	mov	r3, r0
 800626c:	461c      	mov	r4, r3
 800626e:	2263      	movs	r2, #99	; 0x63
 8006270:	4904      	ldr	r1, [pc, #16]	; (8006284 <MRT_Static_Iridium_Constructor+0x2c>)
 8006272:	4620      	mov	r0, r4
 8006274:	f7ff ff60 	bl	8006138 <_ZN10IridiumSBDC1ER7TwoWireh>
 8006278:	4b01      	ldr	r3, [pc, #4]	; (8006280 <MRT_Static_Iridium_Constructor+0x28>)
 800627a:	601c      	str	r4, [r3, #0]
	}
}
 800627c:	bf00      	nop
 800627e:	bd98      	pop	{r3, r4, r7, pc}
 8006280:	2000043c 	.word	0x2000043c
 8006284:	200004f8 	.word	0x200004f8

08006288 <MRT_Static_Iridium_Destructor>:

void MRT_Static_Iridium_Destructor(){
 8006288:	b480      	push	{r7}
 800628a:	af00      	add	r7, sp, #0
	if (E_T!=NULL){
 800628c:	4b05      	ldr	r3, [pc, #20]	; (80062a4 <MRT_Static_Iridium_Destructor+0x1c>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d002      	beq.n	800629a <MRT_Static_Iridium_Destructor+0x12>
		E_T = NULL;
 8006294:	4b03      	ldr	r3, [pc, #12]	; (80062a4 <MRT_Static_Iridium_Destructor+0x1c>)
 8006296:	2200      	movs	r2, #0
 8006298:	601a      	str	r2, [r3, #0]
	}
}
 800629a:	bf00      	nop
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr
 80062a4:	2000043c 	.word	0x2000043c

080062a8 <MRT_Static_Iridium_Setup>:


uint8_t MRT_Static_Iridium_Setup(UART_HandleTypeDef huart){
 80062a8:	b084      	sub	sp, #16
 80062aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062ac:	b08f      	sub	sp, #60	; 0x3c
 80062ae:	af0e      	add	r7, sp, #56	; 0x38
 80062b0:	f107 0418 	add.w	r4, r7, #24
 80062b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	MRT_Static_Iridium_Constructor();
 80062b8:	f7ff ffce 	bl	8006258 <MRT_Static_Iridium_Constructor>
	return E_T->MRT_Iridium_setup(huart);
 80062bc:	4b0e      	ldr	r3, [pc, #56]	; (80062f8 <MRT_Static_Iridium_Setup+0x50>)
 80062be:	681e      	ldr	r6, [r3, #0]
 80062c0:	466d      	mov	r5, sp
 80062c2:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80062c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80062c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80062ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80062cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80062ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80062d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80062d2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80062d6:	e885 0003 	stmia.w	r5, {r0, r1}
 80062da:	f107 0318 	add.w	r3, r7, #24
 80062de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80062e0:	4630      	mov	r0, r6
 80062e2:	f7ff fd03 	bl	8005cec <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>
 80062e6:	4603      	mov	r3, r0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3704      	adds	r7, #4
 80062ec:	46bd      	mov	sp, r7
 80062ee:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80062f2:	b004      	add	sp, #16
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop
 80062f8:	2000043c 	.word	0x2000043c

080062fc <MRT_Static_Iridium_Shutdown>:

bool MRT_Static_Iridium_Shutdown(void){
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b082      	sub	sp, #8
 8006300:	af00      	add	r7, sp, #0
	bool b = E_T->MRT_Iridium_shutdown();
 8006302:	4b09      	ldr	r3, [pc, #36]	; (8006328 <MRT_Static_Iridium_Shutdown+0x2c>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4618      	mov	r0, r3
 8006308:	f7ff fde8 	bl	8005edc <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	bf14      	ite	ne
 8006312:	2301      	movne	r3, #1
 8006314:	2300      	moveq	r3, #0
 8006316:	71fb      	strb	r3, [r7, #7]
	MRT_Static_Iridium_Destructor();
 8006318:	f7ff ffb6 	bl	8006288 <MRT_Static_Iridium_Destructor>
	return b;
 800631c:	79fb      	ldrb	r3, [r7, #7]
}
 800631e:	4618      	mov	r0, r3
 8006320:	3708      	adds	r7, #8
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}
 8006326:	bf00      	nop
 8006328:	2000043c 	.word	0x2000043c

0800632c <_ZN5Print5writeEPKc>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
 800632c:	b590      	push	{r4, r7, lr}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
      if (str == NULL) return 0;
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <_ZN5Print5writeEPKc+0x14>
 800633c:	2300      	movs	r3, #0
 800633e:	e00d      	b.n	800635c <_ZN5Print5writeEPKc+0x30>
      return write((const uint8_t *)str, strlen(str));
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	3304      	adds	r3, #4
 8006346:	681c      	ldr	r4, [r3, #0]
 8006348:	6838      	ldr	r0, [r7, #0]
 800634a:	f7f9 ff51 	bl	80001f0 <strlen>
 800634e:	4603      	mov	r3, r0
 8006350:	461a      	mov	r2, r3
 8006352:	6839      	ldr	r1, [r7, #0]
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	47a0      	blx	r4
 8006358:	4603      	mov	r3, r0
 800635a:	bf00      	nop
    }
 800635c:	4618      	mov	r0, r3
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	bd90      	pop	{r4, r7, pc}

08006364 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b086      	sub	sp, #24
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	607a      	str	r2, [r7, #4]
  size_t n = 0;
 8006370:	2300      	movs	r3, #0
 8006372:	617b      	str	r3, [r7, #20]
  while (size--) {
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	1e5a      	subs	r2, r3, #1
 8006378:	607a      	str	r2, [r7, #4]
 800637a:	2b00      	cmp	r3, #0
 800637c:	bf14      	ite	ne
 800637e:	2301      	movne	r3, #1
 8006380:	2300      	moveq	r3, #0
 8006382:	b2db      	uxtb	r3, r3
 8006384:	2b00      	cmp	r3, #0
 8006386:	d00e      	beq.n	80063a6 <_ZN5Print5writeEPKhj+0x42>
    n += write(*buffer++);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	1c59      	adds	r1, r3, #1
 8006392:	60b9      	str	r1, [r7, #8]
 8006394:	781b      	ldrb	r3, [r3, #0]
 8006396:	4619      	mov	r1, r3
 8006398:	68f8      	ldr	r0, [r7, #12]
 800639a:	4790      	blx	r2
 800639c:	4602      	mov	r2, r0
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	4413      	add	r3, r2
 80063a2:	617b      	str	r3, [r7, #20]
  while (size--) {
 80063a4:	e7e6      	b.n	8006374 <_ZN5Print5writeEPKhj+0x10>
  }
  return n;
 80063a6:	697b      	ldr	r3, [r7, #20]
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3718      	adds	r7, #24
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <_ZN5Print5printEPK19__FlashStringHelper>:

size_t Print::print(const __FlashStringHelper *ifsh)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b082      	sub	sp, #8
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
  return print(reinterpret_cast<const char *>(ifsh));
 80063ba:	6839      	ldr	r1, [r7, #0]
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 f805 	bl	80063cc <_ZN5Print5printEPKc>
 80063c2:	4603      	mov	r3, r0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3708      	adds	r7, #8
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <_ZN5Print5printEPKc>:
{
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  return write(str);
 80063d6:	6839      	ldr	r1, [r7, #0]
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f7ff ffa7 	bl	800632c <_ZN5Print5writeEPKc>
 80063de:	4603      	mov	r3, r0
}
 80063e0:	4618      	mov	r0, r3
 80063e2:	3708      	adds	r7, #8
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <_ZN5PrintC1Ev>:
    Print() : write_error(0) {}
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	4a06      	ldr	r2, [pc, #24]	; (800640c <_ZN5PrintC1Ev+0x24>)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	601a      	str	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	605a      	str	r2, [r3, #4]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	4618      	mov	r0, r3
 8006400:	370c      	adds	r7, #12
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	08021678 	.word	0x08021678

08006410 <_ZN6StreamC1Ev>:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 8006410:	b580      	push	{r7, lr}
 8006412:	b082      	sub	sp, #8
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4618      	mov	r0, r3
 800641c:	f7ff ffe4 	bl	80063e8 <_ZN5PrintC1Ev>
 8006420:	4a05      	ldr	r2, [pc, #20]	; (8006438 <_ZN6StreamC1Ev+0x28>)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	601a      	str	r2, [r3, #0]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800642c:	609a      	str	r2, [r3, #8]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4618      	mov	r0, r3
 8006432:	3708      	adds	r7, #8
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}
 8006438:	080216a8 	.word	0x080216a8

0800643c <_ZN7TwoWireC1EP11I2C_TypeDef>:

#define FLAG_TIMEOUT ((int)0x1000)
#define LONG_TIMEOUT ((int)0x8000)

// Constructors ////////////////////////////////////////////////////////////////
TwoWire::TwoWire(I2C_TypeDef *twi)
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4618      	mov	r0, r3
 800644a:	f7ff ffe1 	bl	8006410 <_ZN6StreamC1Ev>
 800644e:	4a16      	ldr	r2, [pc, #88]	; (80064a8 <_ZN7TwoWireC1EP11I2C_TypeDef+0x6c>)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	601a      	str	r2, [r3, #0]
{
  I2cHandle.Instance = twi;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	683a      	ldr	r2, [r7, #0]
 8006458:	63da      	str	r2, [r3, #60]	; 0x3c
  memset(rxBuffer, 0, BUFFER_LENGTH);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	3390      	adds	r3, #144	; 0x90
 800645e:	2220      	movs	r2, #32
 8006460:	2100      	movs	r1, #0
 8006462:	4618      	mov	r0, r3
 8006464:	f014 f9f2 	bl	801a84c <memset>
  rxBufferIndex = 0;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = 0;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  txAddress = 0;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	741a      	strb	r2, [r3, #16]
  txBufferIndex = 0;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  transmitting = 0;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  defaultAddress = 0x00;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4618      	mov	r0, r3
 80064a2:	3708      	adds	r7, #8
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	08021688 	.word	0x08021688

080064ac <_ZN7TwoWire11requestFromEhhh>:
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
  HAL_I2C_Init(&I2cHandle);
}

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity, uint8_t sendStop)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b086      	sub	sp, #24
 80064b0:	af02      	add	r7, sp, #8
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	4608      	mov	r0, r1
 80064b6:	4611      	mov	r1, r2
 80064b8:	461a      	mov	r2, r3
 80064ba:	4603      	mov	r3, r0
 80064bc:	70fb      	strb	r3, [r7, #3]
 80064be:	460b      	mov	r3, r1
 80064c0:	70bb      	strb	r3, [r7, #2]
 80064c2:	4613      	mov	r3, r2
 80064c4:	707b      	strb	r3, [r7, #1]
  uint8_t ret_val;

  disableInterrupt();
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 fc24 	bl	8006d14 <_ZN7TwoWire16disableInterruptEv>

  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
 80064cc:	78bb      	ldrb	r3, [r7, #2]
 80064ce:	2b20      	cmp	r3, #32
 80064d0:	d901      	bls.n	80064d6 <_ZN7TwoWire11requestFromEhhh+0x2a>
    quantity = BUFFER_LENGTH;
 80064d2:	2320      	movs	r3, #32
 80064d4:	70bb      	strb	r3, [r7, #2]
  }
  // perform blocking read into buffer
  int read = i2c_master_read((address << 1), (char *)rxBuffer, quantity, sendStop);
 80064d6:	78fb      	ldrb	r3, [r7, #3]
 80064d8:	005b      	lsls	r3, r3, #1
 80064da:	b2d9      	uxtb	r1, r3
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f103 0290 	add.w	r2, r3, #144	; 0x90
 80064e2:	78b8      	ldrb	r0, [r7, #2]
 80064e4:	787b      	ldrb	r3, [r7, #1]
 80064e6:	9300      	str	r3, [sp, #0]
 80064e8:	4603      	mov	r3, r0
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 f9cf 	bl	800688e <_ZN7TwoWire15i2c_master_readEhPchh>
 80064f0:	60b8      	str	r0, [r7, #8]

  if(read < 0)
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	da02      	bge.n	80064fe <_ZN7TwoWire11requestFromEhhh+0x52>
  {
    ret_val = 0;
 80064f8:	2300      	movs	r3, #0
 80064fa:	73fb      	strb	r3, [r7, #15]
 80064fc:	e001      	b.n	8006502 <_ZN7TwoWire11requestFromEhhh+0x56>
  }else
  {
    ret_val = read;
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	73fb      	strb	r3, [r7, #15]
  }

  // set rx buffer iterator vars
  rxBufferIndex = 0;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = ret_val;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	7bfa      	ldrb	r2, [r7, #15]
 800650e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1

  enableInterrupt();
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f000 fbcc 	bl	8006cb0 <_ZN7TwoWire15enableInterruptEv>

  return ret_val;
 8006518:	7bfb      	ldrb	r3, [r7, #15]
}
 800651a:	4618      	mov	r0, r3
 800651c:	3710      	adds	r7, #16
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}

08006522 <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
 8006522:	b580      	push	{r7, lr}
 8006524:	b082      	sub	sp, #8
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
 800652a:	460b      	mov	r3, r1
 800652c:	70fb      	strb	r3, [r7, #3]
 800652e:	4613      	mov	r3, r2
 8006530:	70bb      	strb	r3, [r7, #2]
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
 8006532:	78ba      	ldrb	r2, [r7, #2]
 8006534:	78f9      	ldrb	r1, [r7, #3]
 8006536:	2301      	movs	r3, #1
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f7ff ffb7 	bl	80064ac <_ZN7TwoWire11requestFromEhhh>
 800653e:	4603      	mov	r3, r0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3708      	adds	r7, #8
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <_ZN7TwoWire17beginTransmissionEh>:
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)sendStop);
}

void TwoWire::beginTransmission(uint8_t address)
{
 8006548:	b480      	push	{r7}
 800654a:	b083      	sub	sp, #12
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	460b      	mov	r3, r1
 8006552:	70fb      	strb	r3, [r7, #3]
  // indicate that we are transmitting
  transmitting = 1;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  // set address of targeted slave
  txAddress = address;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	78fa      	ldrb	r2, [r7, #3]
 8006560:	741a      	strb	r2, [r3, #16]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 8006572:	bf00      	nop
 8006574:	370c      	adds	r7, #12
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr

0800657e <_ZN7TwoWire15endTransmissionEh>:
//  is very possible to leave the bus in a hung state if
//  no call to endTransmission(true) is made. Some I2C
//  devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b086      	sub	sp, #24
 8006582:	af02      	add	r7, sp, #8
 8006584:	6078      	str	r0, [r7, #4]
 8006586:	460b      	mov	r3, r1
 8006588:	70fb      	strb	r3, [r7, #3]
  // transmit buffer (blocking)
  disableInterrupt();
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f000 fbc2 	bl	8006d14 <_ZN7TwoWire16disableInterruptEv>

  int8_t ret = i2c_master_write((txAddress << 1), (const char *)txBuffer, txBufferLength, sendStop);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	7c1b      	ldrb	r3, [r3, #16]
 8006594:	0059      	lsls	r1, r3, #1
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f103 0211 	add.w	r2, r3, #17
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80065a2:	4618      	mov	r0, r3
 80065a4:	78fb      	ldrb	r3, [r7, #3]
 80065a6:	9300      	str	r3, [sp, #0]
 80065a8:	4603      	mov	r3, r0
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f000 fa00 	bl	80069b0 <_ZN7TwoWire16i2c_master_writeEiPKcii>
 80065b0:	4603      	mov	r3, r0
 80065b2:	73fb      	strb	r3, [r7, #15]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  // indicate that we are done transmitting
  transmitting = 0;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  enableInterrupt();
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f000 fb6f 	bl	8006cb0 <_ZN7TwoWire15enableInterruptEv>

  return ret;
 80065d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3710      	adds	r7, #16
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <_ZN7TwoWire15endTransmissionEv>:

//  This provides backwards compatibility with the original
//  definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b082      	sub	sp, #8
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  return endTransmission(true);
 80065e4:	2101      	movs	r1, #1
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f7ff ffc9 	bl	800657e <_ZN7TwoWire15endTransmissionEh>
 80065ec:	4603      	mov	r3, r0
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3708      	adds	r7, #8
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}

080065f6 <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
 80065f6:	b580      	push	{r7, lr}
 80065f8:	b082      	sub	sp, #8
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
 80065fe:	460b      	mov	r3, r1
 8006600:	70fb      	strb	r3, [r7, #3]
  if(transmitting){
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8006608:	2b00      	cmp	r3, #0
 800660a:	d01d      	beq.n	8006648 <_ZN7TwoWire5writeEh+0x52>
    // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006612:	2b1f      	cmp	r3, #31
 8006614:	d901      	bls.n	800661a <_ZN7TwoWire5writeEh+0x24>
      return 0;
 8006616:	2300      	movs	r3, #0
 8006618:	e028      	b.n	800666c <_ZN7TwoWire5writeEh+0x76>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006620:	4619      	mov	r1, r3
 8006622:	78fa      	ldrb	r2, [r7, #3]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	440b      	add	r3, r1
 8006628:	745a      	strb	r2, [r3, #17]
    ++txBufferIndex;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006630:	3301      	adds	r3, #1
 8006632:	b2da      	uxtb	r2, r3
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    // update amount in buffer
    txBufferLength = txBufferIndex;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8006646:	e010      	b.n	800666a <_ZN7TwoWire5writeEh+0x74>
  }else{
    // in slave send mode
  // transmit buffer (blocking)
    disableInterrupt();
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f000 fb63 	bl	8006d14 <_ZN7TwoWire16disableInterruptEv>

    // reply to master
  i2c_slave_write((const char *)&data, 1);
 800664e:	1cfb      	adds	r3, r7, #3
 8006650:	2201      	movs	r2, #1
 8006652:	4619      	mov	r1, r3
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 fa95 	bl	8006b84 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 fb28 	bl	8006cb0 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	333c      	adds	r3, #60	; 0x3c
 8006664:	4618      	mov	r0, r3
 8006666:	f003 f91b 	bl	80098a0 <HAL_I2C_EnableListen_IT>
  }
  return 1;
 800666a:	2301      	movs	r3, #1
}
 800666c:	4618      	mov	r0, r3
 800666e:	3708      	adds	r7, #8
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}

08006674 <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b086      	sub	sp, #24
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
  if(transmitting){
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8006686:	2b00      	cmp	r3, #0
 8006688:	d013      	beq.n	80066b2 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
 800668a:	2300      	movs	r3, #0
 800668c:	617b      	str	r3, [r7, #20]
 800668e:	697a      	ldr	r2, [r7, #20]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	429a      	cmp	r2, r3
 8006694:	d21e      	bcs.n	80066d4 <_ZN7TwoWire5writeEPKhj+0x60>
      write(data[i]);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68b9      	ldr	r1, [r7, #8]
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	440a      	add	r2, r1
 80066a2:	7812      	ldrb	r2, [r2, #0]
 80066a4:	4611      	mov	r1, r2
 80066a6:	68f8      	ldr	r0, [r7, #12]
 80066a8:	4798      	blx	r3
    for(size_t i = 0; i < quantity; ++i){
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	3301      	adds	r3, #1
 80066ae:	617b      	str	r3, [r7, #20]
 80066b0:	e7ed      	b.n	800668e <_ZN7TwoWire5writeEPKhj+0x1a>
    }
  }else{
    // in slave send mode
    // reply to master
  disableInterrupt();
 80066b2:	68f8      	ldr	r0, [r7, #12]
 80066b4:	f000 fb2e 	bl	8006d14 <_ZN7TwoWire16disableInterruptEv>

  i2c_slave_write((const char *)data, quantity);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	461a      	mov	r2, r3
 80066bc:	68b9      	ldr	r1, [r7, #8]
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f000 fa60 	bl	8006b84 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f000 faf3 	bl	8006cb0 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	333c      	adds	r3, #60	; 0x3c
 80066ce:	4618      	mov	r0, r3
 80066d0:	f003 f8e6 	bl	80098a0 <HAL_I2C_EnableListen_IT>
  }
  return quantity;
 80066d4:	687b      	ldr	r3, [r7, #4]
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3718      	adds	r7, #24
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}

080066de <_ZN7TwoWire9availableEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
 80066de:	b480      	push	{r7}
 80066e0:	b083      	sub	sp, #12
 80066e2:	af00      	add	r7, sp, #0
 80066e4:	6078      	str	r0, [r7, #4]
  return rxBufferLength - rxBufferIndex;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80066ec:	b2db      	uxtb	r3, r3
 80066ee:	461a      	mov	r2, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80066f6:	b2db      	uxtb	r3, r3
 80066f8:	1ad3      	subs	r3, r2, r3
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	370c      	adds	r7, #12
 80066fe:	46bd      	mov	sp, r7
 8006700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006704:	4770      	bx	lr

08006706 <_ZN7TwoWire4readEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
 8006706:	b480      	push	{r7}
 8006708:	b085      	sub	sp, #20
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
  int value = -1;
 800670e:	f04f 33ff 	mov.w	r3, #4294967295
 8006712:	60fb      	str	r3, [r7, #12]

  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800671a:	b2da      	uxtb	r2, r3
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006722:	b2db      	uxtb	r3, r3
 8006724:	429a      	cmp	r2, r3
 8006726:	bf34      	ite	cc
 8006728:	2301      	movcc	r3, #1
 800672a:	2300      	movcs	r3, #0
 800672c:	b2db      	uxtb	r3, r3
 800672e:	2b00      	cmp	r3, #0
 8006730:	d012      	beq.n	8006758 <_ZN7TwoWire4readEv+0x52>
    value = rxBuffer[rxBufferIndex];
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006738:	b2db      	uxtb	r3, r3
 800673a:	461a      	mov	r2, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4413      	add	r3, r2
 8006740:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8006744:	60fb      	str	r3, [r7, #12]
    ++rxBufferIndex;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800674c:	b2db      	uxtb	r3, r3
 800674e:	3301      	adds	r3, #1
 8006750:	b2da      	uxtb	r2, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  }

  return value;
 8006758:	68fb      	ldr	r3, [r7, #12]
}
 800675a:	4618      	mov	r0, r3
 800675c:	3714      	adds	r7, #20
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr

08006766 <_ZN7TwoWire4peekEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
 8006766:	b480      	push	{r7}
 8006768:	b085      	sub	sp, #20
 800676a:	af00      	add	r7, sp, #0
 800676c:	6078      	str	r0, [r7, #4]
  int value = -1;
 800676e:	f04f 33ff 	mov.w	r3, #4294967295
 8006772:	60fb      	str	r3, [r7, #12]

  if(rxBufferIndex < rxBufferLength){
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800677a:	b2da      	uxtb	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006782:	b2db      	uxtb	r3, r3
 8006784:	429a      	cmp	r2, r3
 8006786:	bf34      	ite	cc
 8006788:	2301      	movcc	r3, #1
 800678a:	2300      	movcs	r3, #0
 800678c:	b2db      	uxtb	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d009      	beq.n	80067a6 <_ZN7TwoWire4peekEv+0x40>
    value = rxBuffer[rxBufferIndex];
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006798:	b2db      	uxtb	r3, r3
 800679a:	461a      	mov	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4413      	add	r3, r2
 80067a0:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 80067a4:	60fb      	str	r3, [r7, #12]
  }

  return value;
 80067a6:	68fb      	ldr	r3, [r7, #12]
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3714      	adds	r7, #20
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  // XXX: to be implemented.
}
 80067bc:	bf00      	nop
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr

080067c8 <_ZN7TwoWire16i2c_master_startEv>:
{
  user_onRequest = function;
}

int TwoWire::i2c_master_start()
{
 80067c8:	b480      	push	{r7}
 80067ca:	b085      	sub	sp, #20
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067d4:	60bb      	str	r3, [r7, #8]

    int timeout;

    // Clear Acknowledge failure flag
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80067de:	615a      	str	r2, [r3, #20]

    // Wait the STOP condition has been previously correctly sent
  // This timeout can be avoid in some specific cases by simply clearing the STOP bit
    timeout = FLAG_TIMEOUT;
 80067e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80067e4:	60fb      	str	r3, [r7, #12]
    while ((i2c->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP) {
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067f2:	bf0c      	ite	eq
 80067f4:	2301      	moveq	r3, #1
 80067f6:	2300      	movne	r3, #0
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00b      	beq.n	8006816 <_ZN7TwoWire16i2c_master_startEv+0x4e>
        if ((timeout--) == 0) {
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	1e5a      	subs	r2, r3, #1
 8006802:	60fa      	str	r2, [r7, #12]
 8006804:	2b00      	cmp	r3, #0
 8006806:	bf0c      	ite	eq
 8006808:	2301      	moveq	r3, #1
 800680a:	2300      	movne	r3, #0
 800680c:	b2db      	uxtb	r3, r3
 800680e:	2b00      	cmp	r3, #0
 8006810:	d0e9      	beq.n	80067e6 <_ZN7TwoWire16i2c_master_startEv+0x1e>
            return 1;
 8006812:	2301      	movs	r3, #1
 8006814:	e021      	b.n	800685a <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    // Generate the START condition
    i2c->CR1 |= I2C_CR1_START;
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	601a      	str	r2, [r3, #0]

    // Wait the START condition has been correctly sent
    timeout = FLAG_TIMEOUT;
 8006822:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006826:	60fb      	str	r3, [r7, #12]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800682c:	695b      	ldr	r3, [r3, #20]
 800682e:	f003 0301 	and.w	r3, r3, #1
 8006832:	2b01      	cmp	r3, #1
 8006834:	bf14      	ite	ne
 8006836:	2301      	movne	r3, #1
 8006838:	2300      	moveq	r3, #0
 800683a:	b2db      	uxtb	r3, r3
 800683c:	2b00      	cmp	r3, #0
 800683e:	d00b      	beq.n	8006858 <_ZN7TwoWire16i2c_master_startEv+0x90>
        if ((timeout--) == 0) {
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	1e5a      	subs	r2, r3, #1
 8006844:	60fa      	str	r2, [r7, #12]
 8006846:	2b00      	cmp	r3, #0
 8006848:	bf0c      	ite	eq
 800684a:	2301      	moveq	r3, #1
 800684c:	2300      	movne	r3, #0
 800684e:	b2db      	uxtb	r3, r3
 8006850:	2b00      	cmp	r3, #0
 8006852:	d0e9      	beq.n	8006828 <_ZN7TwoWire16i2c_master_startEv+0x60>
            return 1;
 8006854:	2301      	movs	r3, #1
 8006856:	e000      	b.n	800685a <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    return 0;
 8006858:	2300      	movs	r3, #0
}
 800685a:	4618      	mov	r0, r3
 800685c:	3714      	adds	r7, #20
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr

08006866 <_ZN7TwoWire15i2c_master_stopEv>:

int TwoWire::i2c_master_stop()
{
 8006866:	b480      	push	{r7}
 8006868:	b085      	sub	sp, #20
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006872:	60fb      	str	r3, [r7, #12]

    // Generate the STOP condition
    i2c->CR1 |= I2C_CR1_STOP;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	601a      	str	r2, [r3, #0]

    return 0;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3714      	adds	r7, #20
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr

0800688e <_ZN7TwoWire15i2c_master_readEhPchh>:

int TwoWire::i2c_master_read(uint8_t address, char *data, uint8_t length, uint8_t stop)
{
 800688e:	b580      	push	{r7, lr}
 8006890:	b08a      	sub	sp, #40	; 0x28
 8006892:	af00      	add	r7, sp, #0
 8006894:	60f8      	str	r0, [r7, #12]
 8006896:	607a      	str	r2, [r7, #4]
 8006898:	461a      	mov	r2, r3
 800689a:	460b      	mov	r3, r1
 800689c:	72fb      	strb	r3, [r7, #11]
 800689e:	4613      	mov	r3, r2
 80068a0:	72bb      	strb	r3, [r7, #10]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068a6:	61fb      	str	r3, [r7, #28]
    int timeout;
    int count;
    int value;
    int ret;

    i2c_master_start();
 80068a8:	68f8      	ldr	r0, [r7, #12]
 80068aa:	f7ff ff8d 	bl	80067c8 <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 80068ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068b2:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	f003 0301 	and.w	r3, r3, #1
 80068be:	2b01      	cmp	r3, #1
 80068c0:	bf14      	ite	ne
 80068c2:	2301      	movne	r3, #1
 80068c4:	2300      	moveq	r3, #0
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d008      	beq.n	80068de <_ZN7TwoWire15i2c_master_readEhPchh+0x50>
        timeout--;
 80068cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068ce:	3b01      	subs	r3, #1
 80068d0:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 80068d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d1ed      	bne.n	80068b4 <_ZN7TwoWire15i2c_master_readEhPchh+0x26>
            return -1;
 80068d8:	f04f 33ff 	mov.w	r3, #4294967295
 80068dc:	e064      	b.n	80069a8 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_READ(address);
 80068de:	7afb      	ldrb	r3, [r7, #11]
 80068e0:	f043 0301 	orr.w	r3, r3, #1
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	461a      	mov	r2, r3
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 80068ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068f0:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068f6:	695b      	ldr	r3, [r3, #20]
 80068f8:	f003 0302 	and.w	r3, r3, #2
 80068fc:	2b02      	cmp	r3, #2
 80068fe:	bf14      	ite	ne
 8006900:	2301      	movne	r3, #1
 8006902:	2300      	moveq	r3, #0
 8006904:	b2db      	uxtb	r3, r3
 8006906:	2b00      	cmp	r3, #0
 8006908:	d008      	beq.n	800691c <_ZN7TwoWire15i2c_master_readEhPchh+0x8e>
        timeout--;
 800690a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690c:	3b01      	subs	r3, #1
 800690e:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 8006910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006912:	2b00      	cmp	r3, #0
 8006914:	d1ed      	bne.n	80068f2 <_ZN7TwoWire15i2c_master_readEhPchh+0x64>
            return -1;
 8006916:	f04f 33ff 	mov.w	r3, #4294967295
 800691a:	e045      	b.n	80069a8 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 800691c:	2300      	movs	r3, #0
 800691e:	613b      	str	r3, [r7, #16]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006924:	695b      	ldr	r3, [r3, #20]
 8006926:	613b      	str	r3, [r7, #16]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800692c:	699b      	ldr	r3, [r3, #24]
 800692e:	613b      	str	r3, [r7, #16]
 8006930:	693b      	ldr	r3, [r7, #16]

    // Read all bytes except last one
    for (count = 0; count < (length - 1); count++) {
 8006932:	2300      	movs	r3, #0
 8006934:	623b      	str	r3, [r7, #32]
 8006936:	7abb      	ldrb	r3, [r7, #10]
 8006938:	3b01      	subs	r3, #1
 800693a:	6a3a      	ldr	r2, [r7, #32]
 800693c:	429a      	cmp	r2, r3
 800693e:	da17      	bge.n	8006970 <_ZN7TwoWire15i2c_master_readEhPchh+0xe2>
        ret = i2c_master_byte_read(&value, 0);
 8006940:	f107 0314 	add.w	r3, r7, #20
 8006944:	2200      	movs	r2, #0
 8006946:	4619      	mov	r1, r3
 8006948:	68f8      	ldr	r0, [r7, #12]
 800694a:	f000 f8a4 	bl	8006a96 <_ZN7TwoWire20i2c_master_byte_readEPii>
 800694e:	61b8      	str	r0, [r7, #24]
        if(ret)
 8006950:	69bb      	ldr	r3, [r7, #24]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d002      	beq.n	800695c <_ZN7TwoWire15i2c_master_readEhPchh+0xce>
        {
          return -1;
 8006956:	f04f 33ff 	mov.w	r3, #4294967295
 800695a:	e025      	b.n	80069a8 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
        data[count] = (char)value;
 800695c:	6979      	ldr	r1, [r7, #20]
 800695e:	6a3b      	ldr	r3, [r7, #32]
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	4413      	add	r3, r2
 8006964:	b2ca      	uxtb	r2, r1
 8006966:	701a      	strb	r2, [r3, #0]
    for (count = 0; count < (length - 1); count++) {
 8006968:	6a3b      	ldr	r3, [r7, #32]
 800696a:	3301      	adds	r3, #1
 800696c:	623b      	str	r3, [r7, #32]
 800696e:	e7e2      	b.n	8006936 <_ZN7TwoWire15i2c_master_readEhPchh+0xa8>
    }

    // If not repeated start, send stop.
    // Warning: must be done BEFORE the data is read.
    if (stop) {
 8006970:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8006974:	2b00      	cmp	r3, #0
 8006976:	d002      	beq.n	800697e <_ZN7TwoWire15i2c_master_readEhPchh+0xf0>
        i2c_master_stop();
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f7ff ff74 	bl	8006866 <_ZN7TwoWire15i2c_master_stopEv>
    }

    // Read the last byte
    ret = i2c_master_byte_read(&value, 1);
 800697e:	f107 0314 	add.w	r3, r7, #20
 8006982:	2201      	movs	r2, #1
 8006984:	4619      	mov	r1, r3
 8006986:	68f8      	ldr	r0, [r7, #12]
 8006988:	f000 f885 	bl	8006a96 <_ZN7TwoWire20i2c_master_byte_readEPii>
 800698c:	61b8      	str	r0, [r7, #24]
    if(ret)
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d002      	beq.n	800699a <_ZN7TwoWire15i2c_master_readEhPchh+0x10c>
    {
      return -1;
 8006994:	f04f 33ff 	mov.w	r3, #4294967295
 8006998:	e006      	b.n	80069a8 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
    }
    data[count] = (char)value;
 800699a:	6979      	ldr	r1, [r7, #20]
 800699c:	6a3b      	ldr	r3, [r7, #32]
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	4413      	add	r3, r2
 80069a2:	b2ca      	uxtb	r2, r1
 80069a4:	701a      	strb	r2, [r3, #0]

    return length;
 80069a6:	7abb      	ldrb	r3, [r7, #10]
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3728      	adds	r7, #40	; 0x28
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <_ZN7TwoWire16i2c_master_writeEiPKcii>:

int TwoWire::i2c_master_write(int address, const char *data, int length, int stop)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b088      	sub	sp, #32
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	60b9      	str	r1, [r7, #8]
 80069ba:	607a      	str	r2, [r7, #4]
 80069bc:	603b      	str	r3, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069c2:	617b      	str	r3, [r7, #20]
    int timeout;
    int count;

    i2c_master_start();
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	f7ff feff 	bl	80067c8 <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 80069ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80069ce:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069d4:	695b      	ldr	r3, [r3, #20]
 80069d6:	f003 0301 	and.w	r3, r3, #1
 80069da:	2b01      	cmp	r3, #1
 80069dc:	bf14      	ite	ne
 80069de:	2301      	movne	r3, #1
 80069e0:	2300      	moveq	r3, #0
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d007      	beq.n	80069f8 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x48>
        timeout--;
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	3b01      	subs	r3, #1
 80069ec:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 80069ee:	69fb      	ldr	r3, [r7, #28]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1ed      	bne.n	80069d0 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x20>
            return 4;
 80069f4:	2304      	movs	r3, #4
 80069f6:	e04a      	b.n	8006a8e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_WRITE(address);
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 8006a04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a08:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a0e:	695b      	ldr	r3, [r3, #20]
 8006a10:	f003 0302 	and.w	r3, r3, #2
 8006a14:	2b02      	cmp	r3, #2
 8006a16:	bf14      	ite	ne
 8006a18:	2301      	movne	r3, #1
 8006a1a:	2300      	moveq	r3, #0
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d007      	beq.n	8006a32 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x82>
        timeout--;
 8006a22:	69fb      	ldr	r3, [r7, #28]
 8006a24:	3b01      	subs	r3, #1
 8006a26:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1ed      	bne.n	8006a0a <_ZN7TwoWire16i2c_master_writeEiPKcii+0x5a>
            return 2;
 8006a2e:	2302      	movs	r3, #2
 8006a30:	e02d      	b.n	8006a8e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 8006a32:	2300      	movs	r3, #0
 8006a34:	613b      	str	r3, [r7, #16]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a3a:	695b      	ldr	r3, [r3, #20]
 8006a3c:	613b      	str	r3, [r7, #16]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a42:	699b      	ldr	r3, [r3, #24]
 8006a44:	613b      	str	r3, [r7, #16]
 8006a46:	693b      	ldr	r3, [r7, #16]

    for (count = 0; count < length; count++) {
 8006a48:	2300      	movs	r3, #0
 8006a4a:	61bb      	str	r3, [r7, #24]
 8006a4c:	69ba      	ldr	r2, [r7, #24]
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	da15      	bge.n	8006a80 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xd0>
        if (i2c_master_byte_write(data[count]) != 1) {
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	4413      	add	r3, r2
 8006a5a:	781b      	ldrb	r3, [r3, #0]
 8006a5c:	4619      	mov	r1, r3
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f000 f85a 	bl	8006b18 <_ZN7TwoWire21i2c_master_byte_writeEi>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	bf14      	ite	ne
 8006a6a:	2301      	movne	r3, #1
 8006a6c:	2300      	moveq	r3, #0
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d001      	beq.n	8006a78 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xc8>
            return 3;
 8006a74:	2303      	movs	r3, #3
 8006a76:	e00a      	b.n	8006a8e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
    for (count = 0; count < length; count++) {
 8006a78:	69bb      	ldr	r3, [r7, #24]
 8006a7a:	3301      	adds	r3, #1
 8006a7c:	61bb      	str	r3, [r7, #24]
 8006a7e:	e7e5      	b.n	8006a4c <_ZN7TwoWire16i2c_master_writeEiPKcii+0x9c>
        }
    }

    // If not repeated start, send stop.
    if (stop) {
 8006a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d002      	beq.n	8006a8c <_ZN7TwoWire16i2c_master_writeEiPKcii+0xdc>
        i2c_master_stop();
 8006a86:	68f8      	ldr	r0, [r7, #12]
 8006a88:	f7ff feed 	bl	8006866 <_ZN7TwoWire15i2c_master_stopEv>
    }

    return 0;
 8006a8c:	2300      	movs	r3, #0
}
 8006a8e:	4618      	mov	r0, r3
 8006a90:	3720      	adds	r7, #32
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}

08006a96 <_ZN7TwoWire20i2c_master_byte_readEPii>:

int TwoWire::i2c_master_byte_read(int *value, int last)
{
 8006a96:	b480      	push	{r7}
 8006a98:	b087      	sub	sp, #28
 8006a9a:	af00      	add	r7, sp, #0
 8006a9c:	60f8      	str	r0, [r7, #12]
 8006a9e:	60b9      	str	r1, [r7, #8]
 8006aa0:	607a      	str	r2, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aa6:	613b      	str	r3, [r7, #16]
    int timeout;

    if (last) {
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d006      	beq.n	8006abc <_ZN7TwoWire20i2c_master_byte_readEPii+0x26>
        // Don't acknowledge the last byte
        i2c->CR1 &= ~I2C_CR1_ACK;
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	601a      	str	r2, [r3, #0]
 8006aba:	e005      	b.n	8006ac8 <_ZN7TwoWire20i2c_master_byte_readEPii+0x32>
    } else {
        // Acknowledge the byte
        i2c->CR1 |= I2C_CR1_ACK;
 8006abc:	693b      	ldr	r3, [r7, #16]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	601a      	str	r2, [r3, #0]
    }

    // Wait until the byte is received
    timeout = FLAG_TIMEOUT;
 8006ac8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006acc:	617b      	str	r3, [r7, #20]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_RXNE) == RESET) {
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ad2:	695b      	ldr	r3, [r3, #20]
 8006ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad8:	2b40      	cmp	r3, #64	; 0x40
 8006ada:	bf14      	ite	ne
 8006adc:	2301      	movne	r3, #1
 8006ade:	2300      	moveq	r3, #0
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00c      	beq.n	8006b00 <_ZN7TwoWire20i2c_master_byte_readEPii+0x6a>
        if ((timeout--) == 0) {
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	1e5a      	subs	r2, r3, #1
 8006aea:	617a      	str	r2, [r7, #20]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	bf0c      	ite	eq
 8006af0:	2301      	moveq	r3, #1
 8006af2:	2300      	movne	r3, #0
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d0e9      	beq.n	8006ace <_ZN7TwoWire20i2c_master_byte_readEPii+0x38>
            return -1;
 8006afa:	f04f 33ff 	mov.w	r3, #4294967295
 8006afe:	e005      	b.n	8006b0c <_ZN7TwoWire20i2c_master_byte_readEPii+0x76>
        }
    }

    *value = (int)i2c->DR;
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	691b      	ldr	r3, [r3, #16]
 8006b04:	461a      	mov	r2, r3
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	601a      	str	r2, [r3, #0]

    return 0;
 8006b0a:	2300      	movs	r3, #0
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	371c      	adds	r7, #28
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <_ZN7TwoWire21i2c_master_byte_writeEi>:

int TwoWire::i2c_master_byte_write(int data)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b085      	sub	sp, #20
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
 8006b20:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b26:	60bb      	str	r3, [r7, #8]
    int timeout;

    i2c->DR = (uint8_t)data;
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	611a      	str	r2, [r3, #16]

    // Wait until the byte is transmitted
    timeout = FLAG_TIMEOUT;
 8006b32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b36:	60fb      	str	r3, [r7, #12]
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b42:	2b80      	cmp	r3, #128	; 0x80
 8006b44:	d008      	beq.n	8006b58 <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
            (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == RESET)) {
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b4a:	695b      	ldr	r3, [r3, #20]
 8006b4c:	f003 0304 	and.w	r3, r3, #4
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8006b50:	2b04      	cmp	r3, #4
 8006b52:	d001      	beq.n	8006b58 <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
 8006b54:	2301      	movs	r3, #1
 8006b56:	e000      	b.n	8006b5a <_ZN7TwoWire21i2c_master_byte_writeEi+0x42>
 8006b58:	2300      	movs	r3, #0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00b      	beq.n	8006b76 <_ZN7TwoWire21i2c_master_byte_writeEi+0x5e>
        if ((timeout--) == 0) {
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	1e5a      	subs	r2, r3, #1
 8006b62:	60fa      	str	r2, [r7, #12]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	bf0c      	ite	eq
 8006b68:	2301      	moveq	r3, #1
 8006b6a:	2300      	movne	r3, #0
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d0e2      	beq.n	8006b38 <_ZN7TwoWire21i2c_master_byte_writeEi+0x20>
            return 0;
 8006b72:	2300      	movs	r3, #0
 8006b74:	e000      	b.n	8006b78 <_ZN7TwoWire21i2c_master_byte_writeEi+0x60>
        }
    }

    return 1;
 8006b76:	2301      	movs	r3, #1
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3714      	adds	r7, #20
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <_ZN7TwoWire15i2c_slave_writeEPKci>:

int TwoWire::i2c_slave_write(const char *data, int length)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b089      	sub	sp, #36	; 0x24
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	607a      	str	r2, [r7, #4]
    uint32_t Timeout;
    int size = 0;
 8006b90:	2300      	movs	r3, #0
 8006b92:	61bb      	str	r3, [r7, #24]

    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b98:	617b      	str	r3, [r7, #20]

    while (length > 0) {
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	dd41      	ble.n	8006c24 <_ZN7TwoWire15i2c_slave_writeEPKci+0xa0>
        /* Wait until TXE flag is set */
        Timeout = FLAG_TIMEOUT;
 8006ba0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ba4:	61fb      	str	r3, [r7, #28]
        while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) {
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006baa:	695b      	ldr	r3, [r3, #20]
 8006bac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bb0:	2b80      	cmp	r3, #128	; 0x80
 8006bb2:	bf14      	ite	ne
 8006bb4:	2301      	movne	r3, #1
 8006bb6:	2300      	moveq	r3, #0
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d008      	beq.n	8006bd0 <_ZN7TwoWire15i2c_slave_writeEPKci+0x4c>
            Timeout--;
 8006bbe:	69fb      	ldr	r3, [r7, #28]
 8006bc0:	3b01      	subs	r3, #1
 8006bc2:	61fb      	str	r3, [r7, #28]
            if (Timeout == 0) {
 8006bc4:	69fb      	ldr	r3, [r7, #28]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d1ed      	bne.n	8006ba6 <_ZN7TwoWire15i2c_slave_writeEPKci+0x22>
                return -1;
 8006bca:	f04f 33ff 	mov.w	r3, #4294967295
 8006bce:	e068      	b.n	8006ca2 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
            }
        }

        /* Write data to DR */
        i2c->DR = (*data++);
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	1c5a      	adds	r2, r3, #1
 8006bd4:	60ba      	str	r2, [r7, #8]
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	611a      	str	r2, [r3, #16]
        length--;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	3b01      	subs	r3, #1
 8006be2:	607b      	str	r3, [r7, #4]
        size++;
 8006be4:	69bb      	ldr	r3, [r7, #24]
 8006be6:	3301      	adds	r3, #1
 8006be8:	61bb      	str	r3, [r7, #24]

        if ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == SET) && (length != 0)) {
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bee:	695b      	ldr	r3, [r3, #20]
 8006bf0:	f003 0304 	and.w	r3, r3, #4
 8006bf4:	2b04      	cmp	r3, #4
 8006bf6:	d104      	bne.n	8006c02 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d001      	beq.n	8006c02 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e000      	b.n	8006c04 <_ZN7TwoWire15i2c_slave_writeEPKci+0x80>
 8006c02:	2300      	movs	r3, #0
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d0c8      	beq.n	8006b9a <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
            /* Write data to DR */
            i2c->DR = (*data++);
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	1c5a      	adds	r2, r3, #1
 8006c0c:	60ba      	str	r2, [r7, #8]
 8006c0e:	781b      	ldrb	r3, [r3, #0]
 8006c10:	461a      	mov	r2, r3
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	611a      	str	r2, [r3, #16]
            length--;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	607b      	str	r3, [r7, #4]
            size++;
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	61bb      	str	r3, [r7, #24]
    while (length > 0) {
 8006c22:	e7ba      	b.n	8006b9a <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
        }
    }

    /* Wait until AF flag is set */
    Timeout = FLAG_TIMEOUT;
 8006c24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c28:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_AF) == RESET) {
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c2e:	695b      	ldr	r3, [r3, #20]
 8006c30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c38:	bf14      	ite	ne
 8006c3a:	2301      	movne	r3, #1
 8006c3c:	2300      	moveq	r3, #0
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d008      	beq.n	8006c56 <_ZN7TwoWire15i2c_slave_writeEPKci+0xd2>
        Timeout--;
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	3b01      	subs	r3, #1
 8006c48:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8006c4a:	69fb      	ldr	r3, [r7, #28]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d1ec      	bne.n	8006c2a <_ZN7TwoWire15i2c_slave_writeEPKci+0xa6>
            return -1;
 8006c50:	f04f 33ff 	mov.w	r3, #4294967295
 8006c54:	e025      	b.n	8006ca2 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006c5e:	615a      	str	r2, [r3, #20]

    /* Wait until BUSY flag is reset */
    Timeout = FLAG_TIMEOUT;
 8006c60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c64:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BUSY) == SET) {
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c6a:	699b      	ldr	r3, [r3, #24]
 8006c6c:	f003 0302 	and.w	r3, r3, #2
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	bf0c      	ite	eq
 8006c74:	2301      	moveq	r3, #1
 8006c76:	2300      	movne	r3, #0
 8006c78:	b2db      	uxtb	r3, r3
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d008      	beq.n	8006c90 <_ZN7TwoWire15i2c_slave_writeEPKci+0x10c>
        Timeout--;
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	3b01      	subs	r3, #1
 8006c82:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d1ed      	bne.n	8006c66 <_ZN7TwoWire15i2c_slave_writeEPKci+0xe2>
            return -1;
 8006c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c8e:	e008      	b.n	8006ca2 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    I2cHandle.State = HAL_I2C_STATE_READY;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

    /* Process Unlocked */
    __HAL_UNLOCK(&I2cHandle);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    return size;
 8006ca0:	69bb      	ldr	r3, [r7, #24]
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3724      	adds	r7, #36	; 0x24
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr
	...

08006cb0 <_ZN7TwoWire15enableInterruptEv>:
      }
    }
}

void TwoWire::enableInterrupt(void)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cbc:	4a12      	ldr	r2, [pc, #72]	; (8006d08 <_ZN7TwoWire15enableInterruptEv+0x58>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d106      	bne.n	8006cd0 <_ZN7TwoWire15enableInterruptEv+0x20>
    {
      HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8006cc2:	2049      	movs	r0, #73	; 0x49
 8006cc4:	f001 ff76 	bl	8008bb4 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8006cc8:	2048      	movs	r0, #72	; 0x48
 8006cca:	f001 ff73 	bl	8008bb4 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8006cce:	e016      	b.n	8006cfe <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cd4:	4a0d      	ldr	r2, [pc, #52]	; (8006d0c <_ZN7TwoWire15enableInterruptEv+0x5c>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d106      	bne.n	8006ce8 <_ZN7TwoWire15enableInterruptEv+0x38>
      HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8006cda:	2022      	movs	r0, #34	; 0x22
 8006cdc:	f001 ff6a 	bl	8008bb4 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8006ce0:	2021      	movs	r0, #33	; 0x21
 8006ce2:	f001 ff67 	bl	8008bb4 <HAL_NVIC_EnableIRQ>
}
 8006ce6:	e00a      	b.n	8006cfe <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cec:	4a08      	ldr	r2, [pc, #32]	; (8006d10 <_ZN7TwoWire15enableInterruptEv+0x60>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d105      	bne.n	8006cfe <_ZN7TwoWire15enableInterruptEv+0x4e>
      HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8006cf2:	2020      	movs	r0, #32
 8006cf4:	f001 ff5e 	bl	8008bb4 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8006cf8:	201f      	movs	r0, #31
 8006cfa:	f001 ff5b 	bl	8008bb4 <HAL_NVIC_EnableIRQ>
}
 8006cfe:	bf00      	nop
 8006d00:	3708      	adds	r7, #8
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	40005c00 	.word	0x40005c00
 8006d0c:	40005800 	.word	0x40005800
 8006d10:	40005400 	.word	0x40005400

08006d14 <_ZN7TwoWire16disableInterruptEv>:

void TwoWire::disableInterrupt(void)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b082      	sub	sp, #8
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d20:	4a12      	ldr	r2, [pc, #72]	; (8006d6c <_ZN7TwoWire16disableInterruptEv+0x58>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d106      	bne.n	8006d34 <_ZN7TwoWire16disableInterruptEv+0x20>
    {
      HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8006d26:	2049      	movs	r0, #73	; 0x49
 8006d28:	f001 ff52 	bl	8008bd0 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8006d2c:	2048      	movs	r0, #72	; 0x48
 8006d2e:	f001 ff4f 	bl	8008bd0 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8006d32:	e016      	b.n	8006d62 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d38:	4a0d      	ldr	r2, [pc, #52]	; (8006d70 <_ZN7TwoWire16disableInterruptEv+0x5c>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d106      	bne.n	8006d4c <_ZN7TwoWire16disableInterruptEv+0x38>
      HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8006d3e:	2022      	movs	r0, #34	; 0x22
 8006d40:	f001 ff46 	bl	8008bd0 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8006d44:	2021      	movs	r0, #33	; 0x21
 8006d46:	f001 ff43 	bl	8008bd0 <HAL_NVIC_DisableIRQ>
}
 8006d4a:	e00a      	b.n	8006d62 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d50:	4a08      	ldr	r2, [pc, #32]	; (8006d74 <_ZN7TwoWire16disableInterruptEv+0x60>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d105      	bne.n	8006d62 <_ZN7TwoWire16disableInterruptEv+0x4e>
      HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8006d56:	2020      	movs	r0, #32
 8006d58:	f001 ff3a 	bl	8008bd0 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8006d5c:	201f      	movs	r0, #31
 8006d5e:	f001 ff37 	bl	8008bd0 <HAL_NVIC_DisableIRQ>
}
 8006d62:	bf00      	nop
 8006d64:	3708      	adds	r7, #8
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}
 8006d6a:	bf00      	nop
 8006d6c:	40005c00 	.word	0x40005c00
 8006d70:	40005800 	.word	0x40005800
 8006d74:	40005400 	.word	0x40005400

08006d78 <_Z41__static_initialization_and_destruction_0ii>:

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire  = TwoWire(I2C1);
TwoWire Wire1 = TwoWire(I2C2);
TwoWire Wire2 = TwoWire(I2C3);
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d110      	bne.n	8006daa <_Z41__static_initialization_and_destruction_0ii+0x32>
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d10b      	bne.n	8006daa <_Z41__static_initialization_and_destruction_0ii+0x32>
TwoWire Wire  = TwoWire(I2C1);
 8006d92:	4908      	ldr	r1, [pc, #32]	; (8006db4 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8006d94:	4808      	ldr	r0, [pc, #32]	; (8006db8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8006d96:	f7ff fb51 	bl	800643c <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire1 = TwoWire(I2C2);
 8006d9a:	4908      	ldr	r1, [pc, #32]	; (8006dbc <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8006d9c:	4808      	ldr	r0, [pc, #32]	; (8006dc0 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8006d9e:	f7ff fb4d 	bl	800643c <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire2 = TwoWire(I2C3);
 8006da2:	4908      	ldr	r1, [pc, #32]	; (8006dc4 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8006da4:	4808      	ldr	r0, [pc, #32]	; (8006dc8 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8006da6:	f7ff fb49 	bl	800643c <_ZN7TwoWireC1EP11I2C_TypeDef>
 8006daa:	bf00      	nop
 8006dac:	3708      	adds	r7, #8
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	40005400 	.word	0x40005400
 8006db8:	20000440 	.word	0x20000440
 8006dbc:	40005800 	.word	0x40005800
 8006dc0:	200004f8 	.word	0x200004f8
 8006dc4:	40005c00 	.word	0x40005c00
 8006dc8:	200005b0 	.word	0x200005b0

08006dcc <_GLOBAL__sub_I__ZN7TwoWireC2EP11I2C_TypeDef>:
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	af00      	add	r7, sp, #0
 8006dd0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006dd4:	2001      	movs	r0, #1
 8006dd6:	f7ff ffcf 	bl	8006d78 <_Z41__static_initialization_and_destruction_0ii>
 8006dda:	bd80      	pop	{r7, pc}

08006ddc <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8006ddc:	b590      	push	{r4, r7, lr}
 8006dde:	b087      	sub	sp, #28
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	60f8      	str	r0, [r7, #12]
 8006de4:	607a      	str	r2, [r7, #4]
 8006de6:	461a      	mov	r2, r3
 8006de8:	460b      	mov	r3, r1
 8006dea:	72fb      	strb	r3, [r7, #11]
 8006dec:	4613      	mov	r3, r2
 8006dee:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	685c      	ldr	r4, [r3, #4]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6898      	ldr	r0, [r3, #8]
 8006df8:	893b      	ldrh	r3, [r7, #8]
 8006dfa:	7af9      	ldrb	r1, [r7, #11]
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	47a0      	blx	r4
 8006e00:	6178      	str	r0, [r7, #20]

  return ret;
 8006e02:	697b      	ldr	r3, [r7, #20]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	371c      	adds	r7, #28
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd90      	pop	{r4, r7, pc}

08006e0c <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8006e0c:	b590      	push	{r4, r7, lr}
 8006e0e:	b087      	sub	sp, #28
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	607a      	str	r2, [r7, #4]
 8006e16:	461a      	mov	r2, r3
 8006e18:	460b      	mov	r3, r1
 8006e1a:	72fb      	strb	r3, [r7, #11]
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681c      	ldr	r4, [r3, #0]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	6898      	ldr	r0, [r3, #8]
 8006e28:	893b      	ldrh	r3, [r7, #8]
 8006e2a:	7af9      	ldrb	r1, [r7, #11]
 8006e2c:	687a      	ldr	r2, [r7, #4]
 8006e2e:	47a0      	blx	r4
 8006e30:	6178      	str	r0, [r7, #20]

  return ret;
 8006e32:	697b      	ldr	r3, [r7, #20]
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	371c      	adds	r7, #28
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd90      	pop	{r4, r7, pc}

08006e3c <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	ee07 3a90 	vmov	s15, r3
 8006e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e4e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006e68 <lps22hh_from_lsb_to_hpa+0x2c>
 8006e52:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006e56:	eef0 7a66 	vmov.f32	s15, s13
}
 8006e5a:	eeb0 0a67 	vmov.f32	s0, s15
 8006e5e:	370c      	adds	r7, #12
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr
 8006e68:	49800000 	.word	0x49800000

08006e6c <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b083      	sub	sp, #12
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	4603      	mov	r3, r0
 8006e74:	80fb      	strh	r3, [r7, #6]
  return ((float_t) lsb / 100.0f);
 8006e76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006e7a:	ee07 3a90 	vmov	s15, r3
 8006e7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e82:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006e9c <lps22hh_from_lsb_to_celsius+0x30>
 8006e86:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006e8a:	eef0 7a66 	vmov.f32	s15, s13
}
 8006e8e:	eeb0 0a67 	vmov.f32	s0, s15
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr
 8006e9c:	42c80000 	.word	0x42c80000

08006ea0 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b084      	sub	sp, #16
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8006eac:	f107 0208 	add.w	r2, r7, #8
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	2110      	movs	r1, #16
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f7ff ff91 	bl	8006ddc <lps22hh_read_reg>
 8006eba:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d10f      	bne.n	8006ee2 <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8006ec2:	78fb      	ldrb	r3, [r7, #3]
 8006ec4:	f003 0301 	and.w	r3, r3, #1
 8006ec8:	b2da      	uxtb	r2, r3
 8006eca:	7a3b      	ldrb	r3, [r7, #8]
 8006ecc:	f362 0341 	bfi	r3, r2, #1, #1
 8006ed0:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8006ed2:	f107 0208 	add.w	r2, r7, #8
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	2110      	movs	r1, #16
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f7ff ff96 	bl	8006e0c <lps22hh_write_reg>
 8006ee0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}

08006eec <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b086      	sub	sp, #24
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8006ef8:	f107 0210 	add.w	r2, r7, #16
 8006efc:	2301      	movs	r3, #1
 8006efe:	2110      	movs	r1, #16
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f7ff ff6b 	bl	8006ddc <lps22hh_read_reg>
 8006f06:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d107      	bne.n	8006f1e <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8006f0e:	f107 020c 	add.w	r2, r7, #12
 8006f12:	2301      	movs	r3, #1
 8006f14:	2111      	movs	r1, #17
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f7ff ff60 	bl	8006ddc <lps22hh_read_reg>
 8006f1c:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d10f      	bne.n	8006f44 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 8006f24:	78fb      	ldrb	r3, [r7, #3]
 8006f26:	f003 0307 	and.w	r3, r3, #7
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	7c3b      	ldrb	r3, [r7, #16]
 8006f2e:	f362 1306 	bfi	r3, r2, #4, #3
 8006f32:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8006f34:	f107 0210 	add.w	r2, r7, #16
 8006f38:	2301      	movs	r3, #1
 8006f3a:	2110      	movs	r1, #16
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f7ff ff65 	bl	8006e0c <lps22hh_write_reg>
 8006f42:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d119      	bne.n	8006f7e <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 8006f4a:	78fb      	ldrb	r3, [r7, #3]
 8006f4c:	091b      	lsrs	r3, r3, #4
 8006f4e:	f003 0301 	and.w	r3, r3, #1
 8006f52:	b2da      	uxtb	r2, r3
 8006f54:	7b3b      	ldrb	r3, [r7, #12]
 8006f56:	f362 0341 	bfi	r3, r2, #1, #1
 8006f5a:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 8006f5c:	78fb      	ldrb	r3, [r7, #3]
 8006f5e:	08db      	lsrs	r3, r3, #3
 8006f60:	f003 0301 	and.w	r3, r3, #1
 8006f64:	b2da      	uxtb	r2, r3
 8006f66:	7b3b      	ldrb	r3, [r7, #12]
 8006f68:	f362 0300 	bfi	r3, r2, #0, #1
 8006f6c:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8006f6e:	f107 020c 	add.w	r2, r7, #12
 8006f72:	2301      	movs	r3, #1
 8006f74:	2111      	movs	r1, #17
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f7ff ff48 	bl	8006e0c <lps22hh_write_reg>
 8006f7c:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8006f7e:	697b      	ldr	r3, [r7, #20]
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3718      	adds	r7, #24
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}

08006f88 <lps22hh_temp_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b084      	sub	sp, #16
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 8006f92:	f107 0208 	add.w	r2, r7, #8
 8006f96:	2301      	movs	r3, #1
 8006f98:	2127      	movs	r1, #39	; 0x27
 8006f9a:	6878      	ldr	r0, [r7, #4]
 8006f9c:	f7ff ff1e 	bl	8006ddc <lps22hh_read_reg>
 8006fa0:	60f8      	str	r0, [r7, #12]
  *val = reg.t_da;
 8006fa2:	7a3b      	ldrb	r3, [r7, #8]
 8006fa4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	461a      	mov	r2, r3
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	701a      	strb	r2, [r3, #0]

  return ret;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3710      	adds	r7, #16
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b084      	sub	sp, #16
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
 8006fc2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 8006fc4:	f107 0208 	add.w	r2, r7, #8
 8006fc8:	2303      	movs	r3, #3
 8006fca:	2128      	movs	r1, #40	; 0x28
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f7ff ff05 	bl	8006ddc <lps22hh_read_reg>
 8006fd2:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 8006fd4:	7abb      	ldrb	r3, [r7, #10]
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	021b      	lsls	r3, r3, #8
 8006fe2:	7a7a      	ldrb	r2, [r7, #9]
 8006fe4:	441a      	add	r2, r3
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	021b      	lsls	r3, r3, #8
 8006ff0:	7a3a      	ldrb	r2, [r7, #8]
 8006ff2:	441a      	add	r2, r3
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	021a      	lsls	r2, r3, #8
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	601a      	str	r2, [r3, #0]

  return ret;
 8007002:	68fb      	ldr	r3, [r7, #12]
}
 8007004:	4618      	mov	r0, r3
 8007006:	3710      	adds	r7, #16
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 8007016:	f107 0208 	add.w	r2, r7, #8
 800701a:	2302      	movs	r3, #2
 800701c:	212b      	movs	r1, #43	; 0x2b
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f7ff fedc 	bl	8006ddc <lps22hh_read_reg>
 8007024:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 8007026:	7a7b      	ldrb	r3, [r7, #9]
 8007028:	b21a      	sxth	r2, r3
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007034:	b29b      	uxth	r3, r3
 8007036:	021b      	lsls	r3, r3, #8
 8007038:	b29a      	uxth	r2, r3
 800703a:	7a3b      	ldrb	r3, [r7, #8]
 800703c:	b29b      	uxth	r3, r3
 800703e:	4413      	add	r3, r2
 8007040:	b29b      	uxth	r3, r3
 8007042:	b21a      	sxth	r2, r3
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	801a      	strh	r2, [r3, #0]

  return ret;
 8007048:	68fb      	ldr	r3, [r7, #12]
}
 800704a:	4618      	mov	r0, r3
 800704c:	3710      	adds	r7, #16
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}

08007052 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8007052:	b580      	push	{r7, lr}
 8007054:	b084      	sub	sp, #16
 8007056:	af00      	add	r7, sp, #0
 8007058:	6078      	str	r0, [r7, #4]
 800705a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 800705c:	2301      	movs	r3, #1
 800705e:	683a      	ldr	r2, [r7, #0]
 8007060:	210f      	movs	r1, #15
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f7ff feba 	bl	8006ddc <lps22hh_read_reg>
 8007068:	60f8      	str	r0, [r7, #12]

  return ret;
 800706a:	68fb      	ldr	r3, [r7, #12]
}
 800706c:	4618      	mov	r0, r3
 800706e:	3710      	adds	r7, #16
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	460b      	mov	r3, r1
 800707e:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8007080:	f107 0208 	add.w	r2, r7, #8
 8007084:	2301      	movs	r3, #1
 8007086:	2111      	movs	r1, #17
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f7ff fea7 	bl	8006ddc <lps22hh_read_reg>
 800708e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10f      	bne.n	80070b6 <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 8007096:	78fb      	ldrb	r3, [r7, #3]
 8007098:	f003 0301 	and.w	r3, r3, #1
 800709c:	b2da      	uxtb	r2, r3
 800709e:	7a3b      	ldrb	r3, [r7, #8]
 80070a0:	f362 0382 	bfi	r3, r2, #2, #1
 80070a4:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80070a6:	f107 0208 	add.w	r2, r7, #8
 80070aa:	2301      	movs	r3, #1
 80070ac:	2111      	movs	r1, #17
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f7ff feac 	bl	8006e0c <lps22hh_write_reg>
 80070b4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80070b6:	68fb      	ldr	r3, [r7, #12]
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	3710      	adds	r7, #16
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}

080070c0 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80070ca:	f107 0208 	add.w	r2, r7, #8
 80070ce:	2301      	movs	r3, #1
 80070d0:	2111      	movs	r1, #17
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f7ff fe82 	bl	8006ddc <lps22hh_read_reg>
 80070d8:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 80070da:	7a3b      	ldrb	r3, [r7, #8]
 80070dc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	461a      	mov	r2, r3
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	701a      	strb	r2, [r3, #0]

  return ret;
 80070e8:	68fb      	ldr	r3, [r7, #12]
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3710      	adds	r7, #16
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80070f2:	b590      	push	{r4, r7, lr}
 80070f4:	b087      	sub	sp, #28
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	60f8      	str	r0, [r7, #12]
 80070fa:	607a      	str	r2, [r7, #4]
 80070fc:	461a      	mov	r2, r3
 80070fe:	460b      	mov	r3, r1
 8007100:	72fb      	strb	r3, [r7, #11]
 8007102:	4613      	mov	r3, r2
 8007104:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	685c      	ldr	r4, [r3, #4]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6898      	ldr	r0, [r3, #8]
 800710e:	893b      	ldrh	r3, [r7, #8]
 8007110:	7af9      	ldrb	r1, [r7, #11]
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	47a0      	blx	r4
 8007116:	6178      	str	r0, [r7, #20]

  return ret;
 8007118:	697b      	ldr	r3, [r7, #20]
}
 800711a:	4618      	mov	r0, r3
 800711c:	371c      	adds	r7, #28
 800711e:	46bd      	mov	sp, r7
 8007120:	bd90      	pop	{r4, r7, pc}

08007122 <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8007122:	b590      	push	{r4, r7, lr}
 8007124:	b087      	sub	sp, #28
 8007126:	af00      	add	r7, sp, #0
 8007128:	60f8      	str	r0, [r7, #12]
 800712a:	607a      	str	r2, [r7, #4]
 800712c:	461a      	mov	r2, r3
 800712e:	460b      	mov	r3, r1
 8007130:	72fb      	strb	r3, [r7, #11]
 8007132:	4613      	mov	r3, r2
 8007134:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681c      	ldr	r4, [r3, #0]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	6898      	ldr	r0, [r3, #8]
 800713e:	893b      	ldrh	r3, [r7, #8]
 8007140:	7af9      	ldrb	r1, [r7, #11]
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	47a0      	blx	r4
 8007146:	6178      	str	r0, [r7, #20]

  return ret;
 8007148:	697b      	ldr	r3, [r7, #20]
}
 800714a:	4618      	mov	r0, r3
 800714c:	371c      	adds	r7, #28
 800714e:	46bd      	mov	sp, r7
 8007150:	bd90      	pop	{r4, r7, pc}
	...

08007154 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	4603      	mov	r3, r0
 800715c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 800715e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007162:	ee07 3a90 	vmov	s15, r3
 8007166:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800716a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007180 <lsm6dsr_from_fs2g_to_mg+0x2c>
 800716e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8007172:	eeb0 0a67 	vmov.f32	s0, s15
 8007176:	370c      	adds	r7, #12
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr
 8007180:	3d79db23 	.word	0x3d79db23

08007184 <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 8007184:	b480      	push	{r7}
 8007186:	b083      	sub	sp, #12
 8007188:	af00      	add	r7, sp, #0
 800718a:	4603      	mov	r3, r0
 800718c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 800718e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007192:	ee07 3a90 	vmov	s15, r3
 8007196:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800719a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80071b0 <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 800719e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80071a2:	eeb0 0a67 	vmov.f32	s0, s15
 80071a6:	370c      	adds	r7, #12
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr
 80071b0:	428c0000 	.word	0x428c0000

080071b4 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	4603      	mov	r3, r0
 80071bc:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 80071be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80071c2:	ee07 3a90 	vmov	s15, r3
 80071c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80071ca:	eddf 6a07 	vldr	s13, [pc, #28]	; 80071e8 <lsm6dsr_from_lsb_to_celsius+0x34>
 80071ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80071d2:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80071d6:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80071da:	eeb0 0a67 	vmov.f32	s0, s15
 80071de:	370c      	adds	r7, #12
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr
 80071e8:	43800000 	.word	0x43800000

080071ec <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b084      	sub	sp, #16
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	460b      	mov	r3, r1
 80071f6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80071f8:	f107 0208 	add.w	r2, r7, #8
 80071fc:	2301      	movs	r3, #1
 80071fe:	2110      	movs	r1, #16
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f7ff ff76 	bl	80070f2 <lsm6dsr_read_reg>
 8007206:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d10f      	bne.n	800722e <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 800720e:	78fb      	ldrb	r3, [r7, #3]
 8007210:	f003 0303 	and.w	r3, r3, #3
 8007214:	b2da      	uxtb	r2, r3
 8007216:	7a3b      	ldrb	r3, [r7, #8]
 8007218:	f362 0383 	bfi	r3, r2, #2, #2
 800721c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 800721e:	f107 0208 	add.w	r2, r7, #8
 8007222:	2301      	movs	r3, #1
 8007224:	2110      	movs	r1, #16
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f7ff ff7b 	bl	8007122 <lsm6dsr_write_reg>
 800722c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800722e:	68fb      	ldr	r3, [r7, #12]
}
 8007230:	4618      	mov	r0, r3
 8007232:	3710      	adds	r7, #16
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b086      	sub	sp, #24
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	460b      	mov	r3, r1
 8007242:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8007244:	78fb      	ldrb	r3, [r7, #3]
 8007246:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8007248:	f107 030c 	add.w	r3, r7, #12
 800724c:	4619      	mov	r1, r3
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 fbb0 	bl	80079b4 <lsm6dsr_fsm_enable_get>
 8007254:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	2b00      	cmp	r3, #0
 800725a:	f040 80c4 	bne.w	80073e6 <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800725e:	7b3b      	ldrb	r3, [r7, #12]
 8007260:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007264:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8007266:	7b3b      	ldrb	r3, [r7, #12]
 8007268:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800726c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800726e:	4313      	orrs	r3, r2
 8007270:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8007272:	7b3b      	ldrb	r3, [r7, #12]
 8007274:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007278:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800727a:	4313      	orrs	r3, r2
 800727c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800727e:	7b3b      	ldrb	r3, [r7, #12]
 8007280:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007284:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8007286:	4313      	orrs	r3, r2
 8007288:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800728a:	7b3b      	ldrb	r3, [r7, #12]
 800728c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007290:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8007292:	4313      	orrs	r3, r2
 8007294:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8007296:	7b3b      	ldrb	r3, [r7, #12]
 8007298:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800729c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800729e:	4313      	orrs	r3, r2
 80072a0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80072a2:	7b3b      	ldrb	r3, [r7, #12]
 80072a4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80072a8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80072aa:	4313      	orrs	r3, r2
 80072ac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80072ae:	7b3b      	ldrb	r3, [r7, #12]
 80072b0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80072b4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80072b6:	4313      	orrs	r3, r2
 80072b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80072ba:	7b7b      	ldrb	r3, [r7, #13]
 80072bc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80072c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80072c2:	4313      	orrs	r3, r2
 80072c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80072c6:	7b7b      	ldrb	r3, [r7, #13]
 80072c8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80072cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80072ce:	4313      	orrs	r3, r2
 80072d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80072d2:	7b7b      	ldrb	r3, [r7, #13]
 80072d4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80072d8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80072da:	4313      	orrs	r3, r2
 80072dc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80072de:	7b7b      	ldrb	r3, [r7, #13]
 80072e0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80072e4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80072e6:	4313      	orrs	r3, r2
 80072e8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80072ea:	7b7b      	ldrb	r3, [r7, #13]
 80072ec:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80072f0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80072f2:	4313      	orrs	r3, r2
 80072f4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80072f6:	7b7b      	ldrb	r3, [r7, #13]
 80072f8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80072fc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80072fe:	4313      	orrs	r3, r2
 8007300:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8007302:	7b7b      	ldrb	r3, [r7, #13]
 8007304:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007308:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800730a:	4313      	orrs	r3, r2
 800730c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800730e:	7b7b      	ldrb	r3, [r7, #13]
 8007310:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007314:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8007316:	4313      	orrs	r3, r2
 8007318:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800731a:	2b01      	cmp	r3, #1
 800731c:	d163      	bne.n	80073e6 <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 800731e:	f107 030b 	add.w	r3, r7, #11
 8007322:	4619      	mov	r1, r3
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 fb71 	bl	8007a0c <lsm6dsr_fsm_data_rate_get>
 800732a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d159      	bne.n	80073e6 <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8007332:	7afb      	ldrb	r3, [r7, #11]
 8007334:	2b03      	cmp	r3, #3
 8007336:	d853      	bhi.n	80073e0 <lsm6dsr_xl_data_rate_set+0x1a8>
 8007338:	a201      	add	r2, pc, #4	; (adr r2, 8007340 <lsm6dsr_xl_data_rate_set+0x108>)
 800733a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800733e:	bf00      	nop
 8007340:	08007351 	.word	0x08007351
 8007344:	08007363 	.word	0x08007363
 8007348:	08007381 	.word	0x08007381
 800734c:	080073ab 	.word	0x080073ab
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 8007350:	78fb      	ldrb	r3, [r7, #3]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d102      	bne.n	800735c <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 8007356:	2301      	movs	r3, #1
 8007358:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800735a:	e045      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800735c:	78fb      	ldrb	r3, [r7, #3]
 800735e:	75fb      	strb	r3, [r7, #23]
            break;
 8007360:	e042      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8007362:	78fb      	ldrb	r3, [r7, #3]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d102      	bne.n	800736e <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8007368:	2302      	movs	r3, #2
 800736a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800736c:	e03c      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800736e:	78fb      	ldrb	r3, [r7, #3]
 8007370:	2b01      	cmp	r3, #1
 8007372:	d102      	bne.n	800737a <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8007374:	2302      	movs	r3, #2
 8007376:	75fb      	strb	r3, [r7, #23]
            break;
 8007378:	e036      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800737a:	78fb      	ldrb	r3, [r7, #3]
 800737c:	75fb      	strb	r3, [r7, #23]
            break;
 800737e:	e033      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8007380:	78fb      	ldrb	r3, [r7, #3]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d102      	bne.n	800738c <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8007386:	2303      	movs	r3, #3
 8007388:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800738a:	e02d      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800738c:	78fb      	ldrb	r3, [r7, #3]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d102      	bne.n	8007398 <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8007392:	2303      	movs	r3, #3
 8007394:	75fb      	strb	r3, [r7, #23]
            break;
 8007396:	e027      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8007398:	78fb      	ldrb	r3, [r7, #3]
 800739a:	2b02      	cmp	r3, #2
 800739c:	d102      	bne.n	80073a4 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 800739e:	2303      	movs	r3, #3
 80073a0:	75fb      	strb	r3, [r7, #23]
            break;
 80073a2:	e021      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80073a4:	78fb      	ldrb	r3, [r7, #3]
 80073a6:	75fb      	strb	r3, [r7, #23]
            break;
 80073a8:	e01e      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 80073aa:	78fb      	ldrb	r3, [r7, #3]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d102      	bne.n	80073b6 <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80073b0:	2304      	movs	r3, #4
 80073b2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80073b4:	e018      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 80073b6:	78fb      	ldrb	r3, [r7, #3]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d102      	bne.n	80073c2 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80073bc:	2304      	movs	r3, #4
 80073be:	75fb      	strb	r3, [r7, #23]
            break;
 80073c0:	e012      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 80073c2:	78fb      	ldrb	r3, [r7, #3]
 80073c4:	2b02      	cmp	r3, #2
 80073c6:	d102      	bne.n	80073ce <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80073c8:	2304      	movs	r3, #4
 80073ca:	75fb      	strb	r3, [r7, #23]
            break;
 80073cc:	e00c      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 80073ce:	78fb      	ldrb	r3, [r7, #3]
 80073d0:	2b03      	cmp	r3, #3
 80073d2:	d102      	bne.n	80073da <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80073d4:	2304      	movs	r3, #4
 80073d6:	75fb      	strb	r3, [r7, #23]
            break;
 80073d8:	e006      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80073da:	78fb      	ldrb	r3, [r7, #3]
 80073dc:	75fb      	strb	r3, [r7, #23]
            break;
 80073de:	e003      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 80073e0:	78fb      	ldrb	r3, [r7, #3]
 80073e2:	75fb      	strb	r3, [r7, #23]
            break;
 80073e4:	e000      	b.n	80073e8 <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 80073e6:	bf00      	nop
    }
  }

  if (ret == 0)
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d107      	bne.n	80073fe <lsm6dsr_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80073ee:	f107 0208 	add.w	r2, r7, #8
 80073f2:	2301      	movs	r3, #1
 80073f4:	2110      	movs	r1, #16
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f7ff fe7b 	bl	80070f2 <lsm6dsr_read_reg>
 80073fc:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d10f      	bne.n	8007424 <lsm6dsr_xl_data_rate_set+0x1ec>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8007404:	7dfb      	ldrb	r3, [r7, #23]
 8007406:	f003 030f 	and.w	r3, r3, #15
 800740a:	b2da      	uxtb	r2, r3
 800740c:	7a3b      	ldrb	r3, [r7, #8]
 800740e:	f362 1307 	bfi	r3, r2, #4, #4
 8007412:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8007414:	f107 0208 	add.w	r2, r7, #8
 8007418:	2301      	movs	r3, #1
 800741a:	2110      	movs	r1, #16
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f7ff fe80 	bl	8007122 <lsm6dsr_write_reg>
 8007422:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8007424:	693b      	ldr	r3, [r7, #16]
}
 8007426:	4618      	mov	r0, r3
 8007428:	3718      	adds	r7, #24
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop

08007430 <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b084      	sub	sp, #16
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	460b      	mov	r3, r1
 800743a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800743c:	f107 0208 	add.w	r2, r7, #8
 8007440:	2301      	movs	r3, #1
 8007442:	2111      	movs	r1, #17
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f7ff fe54 	bl	80070f2 <lsm6dsr_read_reg>
 800744a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10f      	bne.n	8007472 <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 8007452:	78fb      	ldrb	r3, [r7, #3]
 8007454:	f003 030f 	and.w	r3, r3, #15
 8007458:	b2da      	uxtb	r2, r3
 800745a:	7a3b      	ldrb	r3, [r7, #8]
 800745c:	f362 0303 	bfi	r3, r2, #0, #4
 8007460:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007462:	f107 0208 	add.w	r2, r7, #8
 8007466:	2301      	movs	r3, #1
 8007468:	2111      	movs	r1, #17
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f7ff fe59 	bl	8007122 <lsm6dsr_write_reg>
 8007470:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007472:	68fb      	ldr	r3, [r7, #12]
}
 8007474:	4618      	mov	r0, r3
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b086      	sub	sp, #24
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	460b      	mov	r3, r1
 8007486:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8007488:	78fb      	ldrb	r3, [r7, #3]
 800748a:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 800748c:	f107 030c 	add.w	r3, r7, #12
 8007490:	4619      	mov	r1, r3
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 fa8e 	bl	80079b4 <lsm6dsr_fsm_enable_get>
 8007498:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	2b00      	cmp	r3, #0
 800749e:	f040 80c4 	bne.w	800762a <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80074a2:	7b3b      	ldrb	r3, [r7, #12]
 80074a4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80074a8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80074aa:	7b3b      	ldrb	r3, [r7, #12]
 80074ac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80074b0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80074b2:	4313      	orrs	r3, r2
 80074b4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80074b6:	7b3b      	ldrb	r3, [r7, #12]
 80074b8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80074bc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80074be:	4313      	orrs	r3, r2
 80074c0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80074c2:	7b3b      	ldrb	r3, [r7, #12]
 80074c4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80074c8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80074ca:	4313      	orrs	r3, r2
 80074cc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80074ce:	7b3b      	ldrb	r3, [r7, #12]
 80074d0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80074d4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80074d6:	4313      	orrs	r3, r2
 80074d8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80074da:	7b3b      	ldrb	r3, [r7, #12]
 80074dc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80074e0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80074e2:	4313      	orrs	r3, r2
 80074e4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80074e6:	7b3b      	ldrb	r3, [r7, #12]
 80074e8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80074ec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80074ee:	4313      	orrs	r3, r2
 80074f0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80074f2:	7b3b      	ldrb	r3, [r7, #12]
 80074f4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80074f8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80074fa:	4313      	orrs	r3, r2
 80074fc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80074fe:	7b7b      	ldrb	r3, [r7, #13]
 8007500:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007504:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8007506:	4313      	orrs	r3, r2
 8007508:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800750a:	7b7b      	ldrb	r3, [r7, #13]
 800750c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007510:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8007512:	4313      	orrs	r3, r2
 8007514:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8007516:	7b7b      	ldrb	r3, [r7, #13]
 8007518:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800751c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800751e:	4313      	orrs	r3, r2
 8007520:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8007522:	7b7b      	ldrb	r3, [r7, #13]
 8007524:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007528:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800752a:	4313      	orrs	r3, r2
 800752c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800752e:	7b7b      	ldrb	r3, [r7, #13]
 8007530:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007534:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8007536:	4313      	orrs	r3, r2
 8007538:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800753a:	7b7b      	ldrb	r3, [r7, #13]
 800753c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007540:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8007542:	4313      	orrs	r3, r2
 8007544:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8007546:	7b7b      	ldrb	r3, [r7, #13]
 8007548:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800754c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800754e:	4313      	orrs	r3, r2
 8007550:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8007552:	7b7b      	ldrb	r3, [r7, #13]
 8007554:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007558:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800755a:	4313      	orrs	r3, r2
 800755c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800755e:	2b01      	cmp	r3, #1
 8007560:	d163      	bne.n	800762a <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8007562:	f107 030b 	add.w	r3, r7, #11
 8007566:	4619      	mov	r1, r3
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f000 fa4f 	bl	8007a0c <lsm6dsr_fsm_data_rate_get>
 800756e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d159      	bne.n	800762a <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8007576:	7afb      	ldrb	r3, [r7, #11]
 8007578:	2b03      	cmp	r3, #3
 800757a:	d853      	bhi.n	8007624 <lsm6dsr_gy_data_rate_set+0x1a8>
 800757c:	a201      	add	r2, pc, #4	; (adr r2, 8007584 <lsm6dsr_gy_data_rate_set+0x108>)
 800757e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007582:	bf00      	nop
 8007584:	08007595 	.word	0x08007595
 8007588:	080075a7 	.word	0x080075a7
 800758c:	080075c5 	.word	0x080075c5
 8007590:	080075ef 	.word	0x080075ef
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007594:	78fb      	ldrb	r3, [r7, #3]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d102      	bne.n	80075a0 <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 800759a:	2301      	movs	r3, #1
 800759c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800759e:	e045      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80075a0:	78fb      	ldrb	r3, [r7, #3]
 80075a2:	75fb      	strb	r3, [r7, #23]
            break;
 80075a4:	e042      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80075a6:	78fb      	ldrb	r3, [r7, #3]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d102      	bne.n	80075b2 <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 80075ac:	2302      	movs	r3, #2
 80075ae:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80075b0:	e03c      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80075b2:	78fb      	ldrb	r3, [r7, #3]
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d102      	bne.n	80075be <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 80075b8:	2302      	movs	r3, #2
 80075ba:	75fb      	strb	r3, [r7, #23]
            break;
 80075bc:	e036      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80075be:	78fb      	ldrb	r3, [r7, #3]
 80075c0:	75fb      	strb	r3, [r7, #23]
            break;
 80075c2:	e033      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80075c4:	78fb      	ldrb	r3, [r7, #3]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d102      	bne.n	80075d0 <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80075ca:	2303      	movs	r3, #3
 80075cc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80075ce:	e02d      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80075d0:	78fb      	ldrb	r3, [r7, #3]
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d102      	bne.n	80075dc <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80075d6:	2303      	movs	r3, #3
 80075d8:	75fb      	strb	r3, [r7, #23]
            break;
 80075da:	e027      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 80075dc:	78fb      	ldrb	r3, [r7, #3]
 80075de:	2b02      	cmp	r3, #2
 80075e0:	d102      	bne.n	80075e8 <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80075e2:	2303      	movs	r3, #3
 80075e4:	75fb      	strb	r3, [r7, #23]
            break;
 80075e6:	e021      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80075e8:	78fb      	ldrb	r3, [r7, #3]
 80075ea:	75fb      	strb	r3, [r7, #23]
            break;
 80075ec:	e01e      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80075ee:	78fb      	ldrb	r3, [r7, #3]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d102      	bne.n	80075fa <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 80075f4:	2304      	movs	r3, #4
 80075f6:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80075f8:	e018      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80075fa:	78fb      	ldrb	r3, [r7, #3]
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d102      	bne.n	8007606 <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8007600:	2304      	movs	r3, #4
 8007602:	75fb      	strb	r3, [r7, #23]
            break;
 8007604:	e012      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8007606:	78fb      	ldrb	r3, [r7, #3]
 8007608:	2b02      	cmp	r3, #2
 800760a:	d102      	bne.n	8007612 <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 800760c:	2304      	movs	r3, #4
 800760e:	75fb      	strb	r3, [r7, #23]
            break;
 8007610:	e00c      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 8007612:	78fb      	ldrb	r3, [r7, #3]
 8007614:	2b03      	cmp	r3, #3
 8007616:	d102      	bne.n	800761e <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8007618:	2304      	movs	r3, #4
 800761a:	75fb      	strb	r3, [r7, #23]
            break;
 800761c:	e006      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800761e:	78fb      	ldrb	r3, [r7, #3]
 8007620:	75fb      	strb	r3, [r7, #23]
            break;
 8007622:	e003      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8007624:	78fb      	ldrb	r3, [r7, #3]
 8007626:	75fb      	strb	r3, [r7, #23]
            break;
 8007628:	e000      	b.n	800762c <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 800762a:	bf00      	nop
    }
  }

  if (ret == 0)
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d107      	bne.n	8007642 <lsm6dsr_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007632:	f107 0208 	add.w	r2, r7, #8
 8007636:	2301      	movs	r3, #1
 8007638:	2111      	movs	r1, #17
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f7ff fd59 	bl	80070f2 <lsm6dsr_read_reg>
 8007640:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d10f      	bne.n	8007668 <lsm6dsr_gy_data_rate_set+0x1ec>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8007648:	7dfb      	ldrb	r3, [r7, #23]
 800764a:	f003 030f 	and.w	r3, r3, #15
 800764e:	b2da      	uxtb	r2, r3
 8007650:	7a3b      	ldrb	r3, [r7, #8]
 8007652:	f362 1307 	bfi	r3, r2, #4, #4
 8007656:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007658:	f107 0208 	add.w	r2, r7, #8
 800765c:	2301      	movs	r3, #1
 800765e:	2111      	movs	r1, #17
 8007660:	6878      	ldr	r0, [r7, #4]
 8007662:	f7ff fd5e 	bl	8007122 <lsm6dsr_write_reg>
 8007666:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8007668:	693b      	ldr	r3, [r7, #16]
}
 800766a:	4618      	mov	r0, r3
 800766c:	3718      	adds	r7, #24
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop

08007674 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	460b      	mov	r3, r1
 800767e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007680:	f107 0208 	add.w	r2, r7, #8
 8007684:	2301      	movs	r3, #1
 8007686:	2112      	movs	r1, #18
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f7ff fd32 	bl	80070f2 <lsm6dsr_read_reg>
 800768e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d10f      	bne.n	80076b6 <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8007696:	78fb      	ldrb	r3, [r7, #3]
 8007698:	f003 0301 	and.w	r3, r3, #1
 800769c:	b2da      	uxtb	r2, r3
 800769e:	7a3b      	ldrb	r3, [r7, #8]
 80076a0:	f362 1386 	bfi	r3, r2, #6, #1
 80076a4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80076a6:	f107 0208 	add.w	r2, r7, #8
 80076aa:	2301      	movs	r3, #1
 80076ac:	2112      	movs	r1, #18
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff fd37 	bl	8007122 <lsm6dsr_write_reg>
 80076b4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80076b6:	68fb      	ldr	r3, [r7, #12]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3710      	adds	r7, #16
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 80076ca:	f107 0208 	add.w	r2, r7, #8
 80076ce:	2301      	movs	r3, #1
 80076d0:	211e      	movs	r1, #30
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f7ff fd0d 	bl	80070f2 <lsm6dsr_read_reg>
 80076d8:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 80076da:	7a3b      	ldrb	r3, [r7, #8]
 80076dc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	461a      	mov	r2, r3
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	701a      	strb	r2, [r3, #0]

  return ret;
 80076e8:	68fb      	ldr	r3, [r7, #12]
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3710      	adds	r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}

080076f2 <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 80076f2:	b580      	push	{r7, lr}
 80076f4:	b084      	sub	sp, #16
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
 80076fa:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 80076fc:	f107 0208 	add.w	r2, r7, #8
 8007700:	2301      	movs	r3, #1
 8007702:	211e      	movs	r1, #30
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f7ff fcf4 	bl	80070f2 <lsm6dsr_read_reg>
 800770a:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 800770c:	7a3b      	ldrb	r3, [r7, #8]
 800770e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007712:	b2db      	uxtb	r3, r3
 8007714:	461a      	mov	r2, r3
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	701a      	strb	r2, [r3, #0]

  return ret;
 800771a:	68fb      	ldr	r3, [r7, #12]
}
 800771c:	4618      	mov	r0, r3
 800771e:	3710      	adds	r7, #16
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 800772e:	f107 0208 	add.w	r2, r7, #8
 8007732:	2301      	movs	r3, #1
 8007734:	211e      	movs	r1, #30
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f7ff fcdb 	bl	80070f2 <lsm6dsr_read_reg>
 800773c:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 800773e:	7a3b      	ldrb	r3, [r7, #8]
 8007740:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007744:	b2db      	uxtb	r3, r3
 8007746:	461a      	mov	r2, r3
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	701a      	strb	r2, [r3, #0]

  return ret;
 800774c:	68fb      	ldr	r3, [r7, #12]
}
 800774e:	4618      	mov	r0, r3
 8007750:	3710      	adds	r7, #16
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}

08007756 <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8007756:	b580      	push	{r7, lr}
 8007758:	b084      	sub	sp, #16
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
 800775e:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 8007760:	f107 0208 	add.w	r2, r7, #8
 8007764:	2302      	movs	r3, #2
 8007766:	2120      	movs	r1, #32
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f7ff fcc2 	bl	80070f2 <lsm6dsr_read_reg>
 800776e:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 8007770:	7a7b      	ldrb	r3, [r7, #9]
 8007772:	b21a      	sxth	r2, r3
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800777e:	b29b      	uxth	r3, r3
 8007780:	021b      	lsls	r3, r3, #8
 8007782:	b29a      	uxth	r2, r3
 8007784:	7a3b      	ldrb	r3, [r7, #8]
 8007786:	b29b      	uxth	r3, r3
 8007788:	4413      	add	r3, r2
 800778a:	b29b      	uxth	r3, r3
 800778c:	b21a      	sxth	r2, r3
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	801a      	strh	r2, [r3, #0]

  return ret;
 8007792:	68fb      	ldr	r3, [r7, #12]
}
 8007794:	4618      	mov	r0, r3
 8007796:	3710      	adds	r7, #16
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b086      	sub	sp, #24
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 80077a6:	f107 020c 	add.w	r2, r7, #12
 80077aa:	2306      	movs	r3, #6
 80077ac:	2122      	movs	r1, #34	; 0x22
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f7ff fc9f 	bl	80070f2 <lsm6dsr_read_reg>
 80077b4:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80077b6:	7b7b      	ldrb	r3, [r7, #13]
 80077b8:	b21a      	sxth	r2, r3
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	021b      	lsls	r3, r3, #8
 80077c8:	b29a      	uxth	r2, r3
 80077ca:	7b3b      	ldrb	r3, [r7, #12]
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	4413      	add	r3, r2
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	b21a      	sxth	r2, r3
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80077d8:	7bfa      	ldrb	r2, [r7, #15]
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	3302      	adds	r3, #2
 80077de:	b212      	sxth	r2, r2
 80077e0:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	3302      	adds	r3, #2
 80077e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	021b      	lsls	r3, r3, #8
 80077ee:	b29a      	uxth	r2, r3
 80077f0:	7bbb      	ldrb	r3, [r7, #14]
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	4413      	add	r3, r2
 80077f6:	b29a      	uxth	r2, r3
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	3302      	adds	r3, #2
 80077fc:	b212      	sxth	r2, r2
 80077fe:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8007800:	7c7a      	ldrb	r2, [r7, #17]
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	3304      	adds	r3, #4
 8007806:	b212      	sxth	r2, r2
 8007808:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	3304      	adds	r3, #4
 800780e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007812:	b29b      	uxth	r3, r3
 8007814:	021b      	lsls	r3, r3, #8
 8007816:	b29a      	uxth	r2, r3
 8007818:	7c3b      	ldrb	r3, [r7, #16]
 800781a:	b29b      	uxth	r3, r3
 800781c:	4413      	add	r3, r2
 800781e:	b29a      	uxth	r2, r3
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	3304      	adds	r3, #4
 8007824:	b212      	sxth	r2, r2
 8007826:	801a      	strh	r2, [r3, #0]

  return ret;
 8007828:	697b      	ldr	r3, [r7, #20]
}
 800782a:	4618      	mov	r0, r3
 800782c:	3718      	adds	r7, #24
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}

08007832 <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8007832:	b580      	push	{r7, lr}
 8007834:	b086      	sub	sp, #24
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
 800783a:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 800783c:	f107 020c 	add.w	r2, r7, #12
 8007840:	2306      	movs	r3, #6
 8007842:	2128      	movs	r1, #40	; 0x28
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f7ff fc54 	bl	80070f2 <lsm6dsr_read_reg>
 800784a:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800784c:	7b7b      	ldrb	r3, [r7, #13]
 800784e:	b21a      	sxth	r2, r3
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	f9b3 3000 	ldrsh.w	r3, [r3]
 800785a:	b29b      	uxth	r3, r3
 800785c:	021b      	lsls	r3, r3, #8
 800785e:	b29a      	uxth	r2, r3
 8007860:	7b3b      	ldrb	r3, [r7, #12]
 8007862:	b29b      	uxth	r3, r3
 8007864:	4413      	add	r3, r2
 8007866:	b29b      	uxth	r3, r3
 8007868:	b21a      	sxth	r2, r3
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800786e:	7bfa      	ldrb	r2, [r7, #15]
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	3302      	adds	r3, #2
 8007874:	b212      	sxth	r2, r2
 8007876:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	3302      	adds	r3, #2
 800787c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007880:	b29b      	uxth	r3, r3
 8007882:	021b      	lsls	r3, r3, #8
 8007884:	b29a      	uxth	r2, r3
 8007886:	7bbb      	ldrb	r3, [r7, #14]
 8007888:	b29b      	uxth	r3, r3
 800788a:	4413      	add	r3, r2
 800788c:	b29a      	uxth	r2, r3
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	3302      	adds	r3, #2
 8007892:	b212      	sxth	r2, r2
 8007894:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8007896:	7c7a      	ldrb	r2, [r7, #17]
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	3304      	adds	r3, #4
 800789c:	b212      	sxth	r2, r2
 800789e:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	3304      	adds	r3, #4
 80078a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	021b      	lsls	r3, r3, #8
 80078ac:	b29a      	uxth	r2, r3
 80078ae:	7c3b      	ldrb	r3, [r7, #16]
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	4413      	add	r3, r2
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	3304      	adds	r3, #4
 80078ba:	b212      	sxth	r2, r2
 80078bc:	801a      	strh	r2, [r3, #0]

  return ret;
 80078be:	697b      	ldr	r3, [r7, #20]
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3718      	adds	r7, #24
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	460b      	mov	r3, r1
 80078d2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 80078d4:	f107 0208 	add.w	r2, r7, #8
 80078d8:	2301      	movs	r3, #1
 80078da:	2101      	movs	r1, #1
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f7ff fc08 	bl	80070f2 <lsm6dsr_read_reg>
 80078e2:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d10f      	bne.n	800790a <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 80078ea:	78fb      	ldrb	r3, [r7, #3]
 80078ec:	f003 0303 	and.w	r3, r3, #3
 80078f0:	b2da      	uxtb	r2, r3
 80078f2:	7a3b      	ldrb	r3, [r7, #8]
 80078f4:	f362 1387 	bfi	r3, r2, #6, #2
 80078f8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 80078fa:	f107 0208 	add.w	r2, r7, #8
 80078fe:	2301      	movs	r3, #1
 8007900:	2101      	movs	r1, #1
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f7ff fc0d 	bl	8007122 <lsm6dsr_write_reg>
 8007908:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 800790a:	68fb      	ldr	r3, [r7, #12]
}
 800790c:	4618      	mov	r0, r3
 800790e:	3710      	adds	r7, #16
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}

08007914 <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 800791e:	2301      	movs	r3, #1
 8007920:	683a      	ldr	r2, [r7, #0]
 8007922:	210f      	movs	r1, #15
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f7ff fbe4 	bl	80070f2 <lsm6dsr_read_reg>
 800792a:	60f8      	str	r0, [r7, #12]

  return ret;
 800792c:	68fb      	ldr	r3, [r7, #12]
}
 800792e:	4618      	mov	r0, r3
 8007930:	3710      	adds	r7, #16
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}

08007936 <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007936:	b580      	push	{r7, lr}
 8007938:	b084      	sub	sp, #16
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
 800793e:	460b      	mov	r3, r1
 8007940:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007942:	f107 0208 	add.w	r2, r7, #8
 8007946:	2301      	movs	r3, #1
 8007948:	2112      	movs	r1, #18
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f7ff fbd1 	bl	80070f2 <lsm6dsr_read_reg>
 8007950:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d10f      	bne.n	8007978 <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 8007958:	78fb      	ldrb	r3, [r7, #3]
 800795a:	f003 0301 	and.w	r3, r3, #1
 800795e:	b2da      	uxtb	r2, r3
 8007960:	7a3b      	ldrb	r3, [r7, #8]
 8007962:	f362 0300 	bfi	r3, r2, #0, #1
 8007966:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007968:	f107 0208 	add.w	r2, r7, #8
 800796c:	2301      	movs	r3, #1
 800796e:	2112      	movs	r1, #18
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f7ff fbd6 	bl	8007122 <lsm6dsr_write_reg>
 8007976:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007978:	68fb      	ldr	r3, [r7, #12]
}
 800797a:	4618      	mov	r0, r3
 800797c:	3710      	adds	r7, #16
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}

08007982 <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8007982:	b580      	push	{r7, lr}
 8007984:	b084      	sub	sp, #16
 8007986:	af00      	add	r7, sp, #0
 8007988:	6078      	str	r0, [r7, #4]
 800798a:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800798c:	f107 0208 	add.w	r2, r7, #8
 8007990:	2301      	movs	r3, #1
 8007992:	2112      	movs	r1, #18
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f7ff fbac 	bl	80070f2 <lsm6dsr_read_reg>
 800799a:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 800799c:	7a3b      	ldrb	r3, [r7, #8]
 800799e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	461a      	mov	r2, r3
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	701a      	strb	r2, [r3, #0]

  return ret;
 80079aa:	68fb      	ldr	r3, [r7, #12]
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3710      	adds	r7, #16
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b084      	sub	sp, #16
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 80079be:	2102      	movs	r1, #2
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f7ff ff81 	bl	80078c8 <lsm6dsr_mem_bank_set>
 80079c6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d106      	bne.n	80079dc <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 80079ce:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 80079d0:	2301      	movs	r3, #1
 80079d2:	2146      	movs	r1, #70	; 0x46
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f7ff fb8c 	bl	80070f2 <lsm6dsr_read_reg>
 80079da:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d107      	bne.n	80079f2 <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 80079e6:	2301      	movs	r3, #1
 80079e8:	2147      	movs	r1, #71	; 0x47
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f7ff fb81 	bl	80070f2 <lsm6dsr_read_reg>
 80079f0:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d104      	bne.n	8007a02 <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 80079f8:	2100      	movs	r1, #0
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f7ff ff64 	bl	80078c8 <lsm6dsr_mem_bank_set>
 8007a00:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007a02:	68fb      	ldr	r3, [r7, #12]
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3710      	adds	r7, #16
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b084      	sub	sp, #16
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8007a16:	2102      	movs	r1, #2
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f7ff ff55 	bl	80078c8 <lsm6dsr_mem_bank_set>
 8007a1e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d107      	bne.n	8007a36 <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 8007a26:	f107 0208 	add.w	r2, r7, #8
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	215f      	movs	r1, #95	; 0x5f
 8007a2e:	6878      	ldr	r0, [r7, #4]
 8007a30:	f7ff fb5f 	bl	80070f2 <lsm6dsr_read_reg>
 8007a34:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d104      	bne.n	8007a46 <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8007a3c:	2100      	movs	r1, #0
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f7ff ff42 	bl	80078c8 <lsm6dsr_mem_bank_set>
 8007a44:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 8007a46:	7a3b      	ldrb	r3, [r7, #8]
 8007a48:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007a4c:	b2db      	uxtb	r3, r3
 8007a4e:	2b03      	cmp	r3, #3
 8007a50:	d81a      	bhi.n	8007a88 <lsm6dsr_fsm_data_rate_get+0x7c>
 8007a52:	a201      	add	r2, pc, #4	; (adr r2, 8007a58 <lsm6dsr_fsm_data_rate_get+0x4c>)
 8007a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a58:	08007a69 	.word	0x08007a69
 8007a5c:	08007a71 	.word	0x08007a71
 8007a60:	08007a79 	.word	0x08007a79
 8007a64:	08007a81 	.word	0x08007a81
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	701a      	strb	r2, [r3, #0]
      break;
 8007a6e:	e00f      	b.n	8007a90 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	2201      	movs	r2, #1
 8007a74:	701a      	strb	r2, [r3, #0]
      break;
 8007a76:	e00b      	b.n	8007a90 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	2202      	movs	r2, #2
 8007a7c:	701a      	strb	r2, [r3, #0]
      break;
 8007a7e:	e007      	b.n	8007a90 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	2203      	movs	r2, #3
 8007a84:	701a      	strb	r2, [r3, #0]
      break;
 8007a86:	e003      	b.n	8007a90 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	701a      	strb	r2, [r3, #0]
      break;
 8007a8e:	bf00      	nop
  }

  return ret;
 8007a90:	68fb      	ldr	r3, [r7, #12]
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3710      	adds	r7, #16
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}
 8007a9a:	bf00      	nop

08007a9c <HAL_RTC_AlarmAEventCallback>:
								0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39,
								0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49,
								0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59};

/*You cannot put these in the user callbacks section and I don't know why (can put in user begin 4)*/
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),(uint8_t*)"AlarmA\r\n", 8, HAL_MAX_DELAY);
 8007aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8007aa8:	2208      	movs	r2, #8
 8007aaa:	4905      	ldr	r1, [pc, #20]	; (8007ac0 <HAL_RTC_AlarmAEventCallback+0x24>)
 8007aac:	4805      	ldr	r0, [pc, #20]	; (8007ac4 <HAL_RTC_AlarmAEventCallback+0x28>)
 8007aae:	f006 fd2c 	bl	800e50a <HAL_UART_Transmit>
	flagA = 1;
 8007ab2:	4b05      	ldr	r3, [pc, #20]	; (8007ac8 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	701a      	strb	r2, [r3, #0]
}
 8007ab8:	bf00      	nop
 8007aba:	3708      	adds	r7, #8
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}
 8007ac0:	08021300 	.word	0x08021300
 8007ac4:	20006de0 	.word	0x20006de0
 8007ac8:	200006a8 	.word	0x200006a8

08007acc <MRT_SetupRTOS>:
}




void MRT_SetupRTOS(RTC_HandleTypeDef* hrtc, UART_HandleTypeDef uart,uint8_t sleepT){
 8007acc:	b084      	sub	sp, #16
 8007ace:	b580      	push	{r7, lr}
 8007ad0:	b082      	sub	sp, #8
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
 8007ad6:	f107 0014 	add.w	r0, r7, #20
 8007ada:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	rtc = hrtc;
 8007ade:	4a0f      	ldr	r2, [pc, #60]	; (8007b1c <MRT_SetupRTOS+0x50>)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6013      	str	r3, [r2, #0]
	rtos.huart = uart;
 8007ae4:	4b0e      	ldr	r3, [pc, #56]	; (8007b20 <MRT_SetupRTOS+0x54>)
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f107 0314 	add.w	r3, r7, #20
 8007aec:	2244      	movs	r2, #68	; 0x44
 8007aee:	4619      	mov	r1, r3
 8007af0:	f012 fe84 	bl	801a7fc <memcpy>
	rtos.sleepTime = sleepT;
 8007af4:	4a0a      	ldr	r2, [pc, #40]	; (8007b20 <MRT_SetupRTOS+0x54>)
 8007af6:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8007afa:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTOS\r\n", 17, HAL_MAX_DELAY);
 8007afe:	f04f 33ff 	mov.w	r3, #4294967295
 8007b02:	2211      	movs	r2, #17
 8007b04:	4907      	ldr	r1, [pc, #28]	; (8007b24 <MRT_SetupRTOS+0x58>)
 8007b06:	4806      	ldr	r0, [pc, #24]	; (8007b20 <MRT_SetupRTOS+0x54>)
 8007b08:	f006 fcff 	bl	800e50a <HAL_UART_Transmit>
}
 8007b0c:	bf00      	nop
 8007b0e:	3708      	adds	r7, #8
 8007b10:	46bd      	mov	sp, r7
 8007b12:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007b16:	b004      	add	sp, #16
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	20006e28 	.word	0x20006e28
 8007b20:	20006de0 	.word	0x20006de0
 8007b24:	08021318 	.word	0x08021318

08007b28 <MRT_WUProcedure>:



void MRT_WUProcedure(void){
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b082      	sub	sp, #8
 8007b2c:	af00      	add	r7, sp, #0

	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8007b2e:	4b15      	ldr	r3, [pc, #84]	; (8007b84 <MRT_WUProcedure+0x5c>)
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	f003 0302 	and.w	r3, r3, #2
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	d11e      	bne.n	8007b78 <MRT_WUProcedure+0x50>
	{

		wu_flag = 1;
 8007b3a:	4b13      	ldr	r3, [pc, #76]	; (8007b88 <MRT_WUProcedure+0x60>)
 8007b3c:	2201      	movs	r2, #1
 8007b3e:	701a      	strb	r2, [r3, #0]

		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8007b40:	4b10      	ldr	r3, [pc, #64]	; (8007b84 <MRT_WUProcedure+0x5c>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a0f      	ldr	r2, [pc, #60]	; (8007b84 <MRT_WUProcedure+0x5c>)
 8007b46:	f043 0308 	orr.w	r3, r3, #8
 8007b4a:	6013      	str	r3, [r2, #0]

		/** display  the string **/
		char *str = "Wakeup from the STANDBY MODE\r\n";
 8007b4c:	4b0f      	ldr	r3, [pc, #60]	; (8007b8c <MRT_WUProcedure+0x64>)
 8007b4e:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&(rtos.huart), (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f7f8 fb4d 	bl	80001f0 <strlen>
 8007b56:	4603      	mov	r3, r0
 8007b58:	b29a      	uxth	r2, r3
 8007b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8007b5e:	6879      	ldr	r1, [r7, #4]
 8007b60:	480b      	ldr	r0, [pc, #44]	; (8007b90 <MRT_WUProcedure+0x68>)
 8007b62:	f006 fcd2 	bl	800e50a <HAL_UART_Transmit>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8007b66:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007b6a:	f003 fc8d 	bl	800b488 <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(rtc);
 8007b6e:	4b09      	ldr	r3, [pc, #36]	; (8007b94 <MRT_WUProcedure+0x6c>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4618      	mov	r0, r3
 8007b74:	f005 f886 	bl	800cc84 <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_ClearFlags();
 8007b78:	f000 f80e 	bl	8007b98 <MRT_ClearFlags>
}
 8007b7c:	bf00      	nop
 8007b7e:	3708      	adds	r7, #8
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	40007000 	.word	0x40007000
 8007b88:	200006a9 	.word	0x200006a9
 8007b8c:	0802132c 	.word	0x0802132c
 8007b90:	20006de0 	.word	0x20006de0
 8007b94:	20006e28 	.word	0x20006e28

08007b98 <MRT_ClearFlags>:


void MRT_ClearFlags(void){
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	HAL_UART_Transmit(&(rtos.huart),"Clearing the flags\r\n", 20, HAL_MAX_DELAY);
 8007b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8007ba0:	2214      	movs	r2, #20
 8007ba2:	4939      	ldr	r1, [pc, #228]	; (8007c88 <MRT_ClearFlags+0xf0>)
 8007ba4:	4839      	ldr	r0, [pc, #228]	; (8007c8c <MRT_ClearFlags+0xf4>)
 8007ba6:	f006 fcb0 	bl	800e50a <HAL_UART_Transmit>
	  	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(rtc);
 8007baa:	4b39      	ldr	r3, [pc, #228]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	22ca      	movs	r2, #202	; 0xca
 8007bb2:	625a      	str	r2, [r3, #36]	; 0x24
 8007bb4:	4b36      	ldr	r3, [pc, #216]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	2253      	movs	r2, #83	; 0x53
 8007bbc:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRAF) != RESET){
 8007bbe:	e011      	b.n	8007be4 <MRT_ClearFlags+0x4c>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm A flag\r\n", 23, HAL_MAX_DELAY);
 8007bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8007bc4:	2217      	movs	r2, #23
 8007bc6:	4933      	ldr	r1, [pc, #204]	; (8007c94 <MRT_ClearFlags+0xfc>)
 8007bc8:	4830      	ldr	r0, [pc, #192]	; (8007c8c <MRT_ClearFlags+0xf4>)
 8007bca:	f006 fc9e 	bl	800e50a <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(rtc, RTC_FLAG_ALRAF);
 8007bce:	4b30      	ldr	r3, [pc, #192]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	68db      	ldr	r3, [r3, #12]
 8007bd6:	b2da      	uxtb	r2, r3
 8007bd8:	4b2d      	ldr	r3, [pc, #180]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8007be2:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRAF) != RESET){
 8007be4:	4b2a      	ldr	r3, [pc, #168]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1e5      	bne.n	8007bc0 <MRT_ClearFlags+0x28>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(rtc);
 8007bf4:	4b26      	ldr	r3, [pc, #152]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	22ff      	movs	r2, #255	; 0xff
 8007bfc:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007bfe:	4b26      	ldr	r3, [pc, #152]	; (8007c98 <MRT_ClearFlags+0x100>)
 8007c00:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007c04:	615a      	str	r2, [r3, #20]


  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(rtc);
 8007c06:	4b22      	ldr	r3, [pc, #136]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	22ca      	movs	r2, #202	; 0xca
 8007c0e:	625a      	str	r2, [r3, #36]	; 0x24
 8007c10:	4b1f      	ldr	r3, [pc, #124]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	2253      	movs	r2, #83	; 0x53
 8007c18:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRBF) != RESET){
 8007c1a:	e011      	b.n	8007c40 <MRT_ClearFlags+0xa8>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm B flag\r\n", 23, HAL_MAX_DELAY);
 8007c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8007c20:	2217      	movs	r2, #23
 8007c22:	491e      	ldr	r1, [pc, #120]	; (8007c9c <MRT_ClearFlags+0x104>)
 8007c24:	4819      	ldr	r0, [pc, #100]	; (8007c8c <MRT_ClearFlags+0xf4>)
 8007c26:	f006 fc70 	bl	800e50a <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(rtc, RTC_FLAG_ALRBF);
 8007c2a:	4b19      	ldr	r3, [pc, #100]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	68db      	ldr	r3, [r3, #12]
 8007c32:	b2da      	uxtb	r2, r3
 8007c34:	4b16      	ldr	r3, [pc, #88]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f462 7220 	orn	r2, r2, #640	; 0x280
 8007c3e:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRBF) != RESET){
 8007c40:	4b13      	ldr	r3, [pc, #76]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d1e5      	bne.n	8007c1c <MRT_ClearFlags+0x84>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(rtc);
 8007c50:	4b0f      	ldr	r3, [pc, #60]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	22ff      	movs	r2, #255	; 0xff
 8007c58:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8007c5a:	4b0f      	ldr	r3, [pc, #60]	; (8007c98 <MRT_ClearFlags+0x100>)
 8007c5c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007c60:	615a      	str	r2, [r3, #20]


	/* Clear the WU FLAG */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing WU flag\r\n", 18, HAL_MAX_DELAY);
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8007c62:	4b0f      	ldr	r3, [pc, #60]	; (8007ca0 <MRT_ClearFlags+0x108>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a0e      	ldr	r2, [pc, #56]	; (8007ca0 <MRT_ClearFlags+0x108>)
 8007c68:	f043 0304 	orr.w	r3, r3, #4
 8007c6c:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing RTC WU flag\r\n", 22, HAL_MAX_DELAY);
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(rtc, RTC_FLAG_WUTF);
 8007c6e:	4b08      	ldr	r3, [pc, #32]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	68db      	ldr	r3, [r3, #12]
 8007c76:	b2da      	uxtb	r2, r3
 8007c78:	4b05      	ldr	r3, [pc, #20]	; (8007c90 <MRT_ClearFlags+0xf8>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8007c82:	60da      	str	r2, [r3, #12]
}
 8007c84:	bf00      	nop
 8007c86:	bd80      	pop	{r7, pc}
 8007c88:	0802134c 	.word	0x0802134c
 8007c8c:	20006de0 	.word	0x20006de0
 8007c90:	20006e28 	.word	0x20006e28
 8007c94:	08021364 	.word	0x08021364
 8007c98:	40013c00 	.word	0x40013c00
 8007c9c:	0802137c 	.word	0x0802137c
 8007ca0:	40007000 	.word	0x40007000

08007ca4 <MRT_StandByMode>:

/*
 * This function is called to enter standby mode
 * @param seconds: time before it wakes up (max of 36 hours)
 */
void MRT_StandByMode( uint32_t seconds){
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b0a4      	sub	sp, #144	; 0x90
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),"\r\nStandByMode\r\n", 15, HAL_MAX_DELAY);
 8007cac:	f04f 33ff 	mov.w	r3, #4294967295
 8007cb0:	220f      	movs	r2, #15
 8007cb2:	491c      	ldr	r1, [pc, #112]	; (8007d24 <MRT_StandByMode+0x80>)
 8007cb4:	481c      	ldr	r0, [pc, #112]	; (8007d28 <MRT_StandByMode+0x84>)
 8007cb6:	f006 fc28 	bl	800e50a <HAL_UART_Transmit>

	/* Enable the WAKEUP PIN
	 * (Needs to be placed BEFORE clearing up the flags or else it wakes up as soon as we enter standby mode)*/
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8007cba:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007cbe:	f003 fbd1 	bl	800b464 <HAL_PWR_EnableWakeUpPin>

	/*Clear the flags so it doesn't wake up as soon as it goes to sleep*/
	MRT_ClearFlags();
 8007cc2:	f7ff ff69 	bl	8007b98 <MRT_ClearFlags>

	//Setup RTC wake up timer
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTCW\r\n", 17, HAL_MAX_DELAY);
 8007cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8007cca:	2211      	movs	r2, #17
 8007ccc:	4917      	ldr	r1, [pc, #92]	; (8007d2c <MRT_StandByMode+0x88>)
 8007cce:	4816      	ldr	r0, [pc, #88]	; (8007d28 <MRT_StandByMode+0x84>)
 8007cd0:	f006 fc1b 	bl	800e50a <HAL_UART_Transmit>
	  Error_Handler();
	}
	*/

	char* msg[30+sizeof(uint32_t)];
	sprintf(msg,"Going to sleep for %i seconds\r\n",seconds);
 8007cd4:	f107 0308 	add.w	r3, r7, #8
 8007cd8:	687a      	ldr	r2, [r7, #4]
 8007cda:	4915      	ldr	r1, [pc, #84]	; (8007d30 <MRT_StandByMode+0x8c>)
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f013 fe33 	bl	801b948 <siprintf>
	HAL_UART_Transmit(&(rtos.huart), msg,strlen(msg),HAL_MAX_DELAY);
 8007ce2:	f107 0308 	add.w	r3, r7, #8
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f7f8 fa82 	bl	80001f0 <strlen>
 8007cec:	4603      	mov	r3, r0
 8007cee:	b29a      	uxth	r2, r3
 8007cf0:	f107 0108 	add.w	r1, r7, #8
 8007cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8007cf8:	480b      	ldr	r0, [pc, #44]	; (8007d28 <MRT_StandByMode+0x84>)
 8007cfa:	f006 fc06 	bl	800e50a <HAL_UART_Transmit>

	if (HAL_RTCEx_SetWakeUpTimer_IT(rtc,seconds, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8007cfe:	4b0d      	ldr	r3, [pc, #52]	; (8007d34 <MRT_StandByMode+0x90>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	2204      	movs	r2, #4
 8007d04:	6879      	ldr	r1, [r7, #4]
 8007d06:	4618      	mov	r0, r3
 8007d08:	f004 fefc 	bl	800cb04 <HAL_RTCEx_SetWakeUpTimer_IT>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d001      	beq.n	8007d16 <MRT_StandByMode+0x72>
	{
	  Error_Handler();
 8007d12:	f7fa fe69 	bl	80029e8 <Error_Handler>
	}

	HAL_PWR_EnterSTANDBYMode();
 8007d16:	f003 fbcb 	bl	800b4b0 <HAL_PWR_EnterSTANDBYMode>
}
 8007d1a:	bf00      	nop
 8007d1c:	3790      	adds	r7, #144	; 0x90
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}
 8007d22:	bf00      	nop
 8007d24:	08021394 	.word	0x08021394
 8007d28:	20006de0 	.word	0x20006de0
 8007d2c:	080213a4 	.word	0x080213a4
 8007d30:	080213b8 	.word	0x080213b8
 8007d34:	20006e28 	.word	0x20006e28

08007d38 <MRT_setAlarmA>:


void MRT_setAlarmA(uint8_t h, uint8_t m, uint8_t s){
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b082      	sub	sp, #8
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	4603      	mov	r3, r0
 8007d40:	71fb      	strb	r3, [r7, #7]
 8007d42:	460b      	mov	r3, r1
 8007d44:	71bb      	strb	r3, [r7, #6]
 8007d46:	4613      	mov	r3, r2
 8007d48:	717b      	strb	r3, [r7, #5]
	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = int_to_hex_table[h];
 8007d4a:	79fb      	ldrb	r3, [r7, #7]
 8007d4c:	4a1b      	ldr	r2, [pc, #108]	; (8007dbc <MRT_setAlarmA+0x84>)
 8007d4e:	5cd2      	ldrb	r2, [r2, r3]
 8007d50:	4b1b      	ldr	r3, [pc, #108]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007d52:	701a      	strb	r2, [r3, #0]
	  sAlarm.AlarmTime.Minutes = int_to_hex_table[m];
 8007d54:	79bb      	ldrb	r3, [r7, #6]
 8007d56:	4a19      	ldr	r2, [pc, #100]	; (8007dbc <MRT_setAlarmA+0x84>)
 8007d58:	5cd2      	ldrb	r2, [r2, r3]
 8007d5a:	4b19      	ldr	r3, [pc, #100]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007d5c:	705a      	strb	r2, [r3, #1]
	  sAlarm.AlarmTime.Seconds = int_to_hex_table[s];
 8007d5e:	797b      	ldrb	r3, [r7, #5]
 8007d60:	4a16      	ldr	r2, [pc, #88]	; (8007dbc <MRT_setAlarmA+0x84>)
 8007d62:	5cd2      	ldrb	r2, [r2, r3]
 8007d64:	4b16      	ldr	r3, [pc, #88]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007d66:	709a      	strb	r2, [r3, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 8007d68:	4b15      	ldr	r3, [pc, #84]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007d6e:	4b14      	ldr	r3, [pc, #80]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007d70:	2200      	movs	r2, #0
 8007d72:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007d74:	4b12      	ldr	r3, [pc, #72]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007d76:	2200      	movs	r2, #0
 8007d78:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8007d7a:	4b11      	ldr	r3, [pc, #68]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8007d80:	4b0f      	ldr	r3, [pc, #60]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007d82:	2200      	movs	r2, #0
 8007d84:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8007d86:	4b0e      	ldr	r3, [pc, #56]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007d88:	2200      	movs	r2, #0
 8007d8a:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 8007d8c:	4b0c      	ldr	r3, [pc, #48]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 2020 	strb.w	r2, [r3, #32]
	  sAlarm.Alarm = RTC_ALARM_A;
 8007d94:	4b0a      	ldr	r3, [pc, #40]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007d96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007d9a:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(rtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8007d9c:	4b09      	ldr	r3, [pc, #36]	; (8007dc4 <MRT_setAlarmA+0x8c>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	2201      	movs	r2, #1
 8007da2:	4907      	ldr	r1, [pc, #28]	; (8007dc0 <MRT_setAlarmA+0x88>)
 8007da4:	4618      	mov	r0, r3
 8007da6:	f004 fc9f 	bl	800c6e8 <HAL_RTC_SetAlarm_IT>
 8007daa:	4603      	mov	r3, r0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d001      	beq.n	8007db4 <MRT_setAlarmA+0x7c>
	  {
	    Error_Handler();
 8007db0:	f7fa fe1a 	bl	80029e8 <Error_Handler>
	  }
}
 8007db4:	bf00      	nop
 8007db6:	3708      	adds	r7, #8
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	2000001c 	.word	0x2000001c
 8007dc0:	20000680 	.word	0x20000680
 8007dc4:	20006e28 	.word	0x20006e28

08007dc8 <MRT_setRTC>:


void MRT_setRTC(uint8_t h, uint8_t m, uint8_t s){
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b088      	sub	sp, #32
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	4603      	mov	r3, r0
 8007dd0:	71fb      	strb	r3, [r7, #7]
 8007dd2:	460b      	mov	r3, r1
 8007dd4:	71bb      	strb	r3, [r7, #6]
 8007dd6:	4613      	mov	r3, r2
 8007dd8:	717b      	strb	r3, [r7, #5]
	  /** Initialize RTC and set the Time and Date
	  */
	  RTC_TimeTypeDef sTime;

	  sTime.Hours = int_to_hex_table[h];
 8007dda:	79fb      	ldrb	r3, [r7, #7]
 8007ddc:	4a1b      	ldr	r2, [pc, #108]	; (8007e4c <MRT_setRTC+0x84>)
 8007dde:	5cd3      	ldrb	r3, [r2, r3]
 8007de0:	733b      	strb	r3, [r7, #12]
	  sTime.Minutes = int_to_hex_table[m];
 8007de2:	79bb      	ldrb	r3, [r7, #6]
 8007de4:	4a19      	ldr	r2, [pc, #100]	; (8007e4c <MRT_setRTC+0x84>)
 8007de6:	5cd3      	ldrb	r3, [r2, r3]
 8007de8:	737b      	strb	r3, [r7, #13]
	  sTime.Seconds = int_to_hex_table[s];
 8007dea:	797b      	ldrb	r3, [r7, #5]
 8007dec:	4a17      	ldr	r2, [pc, #92]	; (8007e4c <MRT_setRTC+0x84>)
 8007dee:	5cd3      	ldrb	r3, [r2, r3]
 8007df0:	73bb      	strb	r3, [r7, #14]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007df2:	2300      	movs	r3, #0
 8007df4:	61bb      	str	r3, [r7, #24]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007df6:	2300      	movs	r3, #0
 8007df8:	61fb      	str	r3, [r7, #28]
	  if (HAL_RTC_SetTime(rtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007dfa:	4b15      	ldr	r3, [pc, #84]	; (8007e50 <MRT_setRTC+0x88>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f107 010c 	add.w	r1, r7, #12
 8007e02:	2201      	movs	r2, #1
 8007e04:	4618      	mov	r0, r3
 8007e06:	f004 fa5e 	bl	800c2c6 <HAL_RTC_SetTime>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d001      	beq.n	8007e14 <MRT_setRTC+0x4c>
	  {
	    Error_Handler();
 8007e10:	f7fa fdea 	bl	80029e8 <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007e14:	4b0f      	ldr	r3, [pc, #60]	; (8007e54 <MRT_setRTC+0x8c>)
 8007e16:	2201      	movs	r2, #1
 8007e18:	701a      	strb	r2, [r3, #0]
	  sDate.Month = RTC_MONTH_JANUARY;
 8007e1a:	4b0e      	ldr	r3, [pc, #56]	; (8007e54 <MRT_setRTC+0x8c>)
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	705a      	strb	r2, [r3, #1]
	  sDate.Date = 0x1;
 8007e20:	4b0c      	ldr	r3, [pc, #48]	; (8007e54 <MRT_setRTC+0x8c>)
 8007e22:	2201      	movs	r2, #1
 8007e24:	709a      	strb	r2, [r3, #2]
	  sDate.Year = 0x0;
 8007e26:	4b0b      	ldr	r3, [pc, #44]	; (8007e54 <MRT_setRTC+0x8c>)
 8007e28:	2200      	movs	r2, #0
 8007e2a:	70da      	strb	r2, [r3, #3]

	  if (HAL_RTC_SetDate(rtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8007e2c:	4b08      	ldr	r3, [pc, #32]	; (8007e50 <MRT_setRTC+0x88>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	2201      	movs	r2, #1
 8007e32:	4908      	ldr	r1, [pc, #32]	; (8007e54 <MRT_setRTC+0x8c>)
 8007e34:	4618      	mov	r0, r3
 8007e36:	f004 fb61 	bl	800c4fc <HAL_RTC_SetDate>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d001      	beq.n	8007e44 <MRT_setRTC+0x7c>
	  {
	    Error_Handler();
 8007e40:	f7fa fdd2 	bl	80029e8 <Error_Handler>
	  }
}
 8007e44:	bf00      	nop
 8007e46:	3720      	adds	r7, #32
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}
 8007e4c:	2000001c 	.word	0x2000001c
 8007e50:	20006e28 	.word	0x20006e28
 8007e54:	2000067c 	.word	0x2000067c

08007e58 <Max31855_Read_Temp>:
uint32_t sign=0;									  // Sign bit
uint8_t DATARX[4];                                    // Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};                                    // Raw Data from MAX6675

// ------------------- Functions ----------------
void Max31855_Read_Temp(void) {
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b082      	sub	sp, #8
 8007e5c:	af00      	add	r7, sp, #0
	int Temp = 0;                                        // Temperature Variable
 8007e5e:	2300      	movs	r3, #0
 8007e60:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); // Low State for SPI Communication
 8007e62:	2200      	movs	r2, #0
 8007e64:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007e68:	483f      	ldr	r0, [pc, #252]	; (8007f68 <Max31855_Read_Temp+0x110>)
 8007e6a:	f001 f883 	bl	8008f74 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);                // DATA Transfer
 8007e6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007e72:	2204      	movs	r2, #4
 8007e74:	493d      	ldr	r1, [pc, #244]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007e76:	483e      	ldr	r0, [pc, #248]	; (8007f70 <Max31855_Read_Temp+0x118>)
 8007e78:	f005 f92b 	bl	800d0d2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET); // High State for SPI Communication
 8007e7c:	2201      	movs	r2, #1
 8007e7e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007e82:	4839      	ldr	r0, [pc, #228]	; (8007f68 <Max31855_Read_Temp+0x110>)
 8007e84:	f001 f876 	bl	8008f74 <HAL_GPIO_WritePin>


	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 8007e88:	4b38      	ldr	r3, [pc, #224]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007e8a:	78db      	ldrb	r3, [r3, #3]
 8007e8c:	461a      	mov	r2, r3
 8007e8e:	4b37      	ldr	r3, [pc, #220]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007e90:	789b      	ldrb	r3, [r3, #2]
 8007e92:	021b      	lsls	r3, r3, #8
 8007e94:	431a      	orrs	r2, r3
 8007e96:	4b35      	ldr	r3, [pc, #212]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007e98:	785b      	ldrb	r3, [r3, #1]
 8007e9a:	041b      	lsls	r3, r3, #16
 8007e9c:	431a      	orrs	r2, r3
 8007e9e:	4b33      	ldr	r3, [pc, #204]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	061b      	lsls	r3, r3, #24
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	603b      	str	r3, [r7, #0]

	Error = v & 0x07;								  // Error Detection
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	f003 0307 	and.w	r3, r3, #7
 8007eb0:	b2da      	uxtb	r2, r3
 8007eb2:	4b30      	ldr	r3, [pc, #192]	; (8007f74 <Max31855_Read_Temp+0x11c>)
 8007eb4:	701a      	strb	r2, [r3, #0]



		sign = (DATARX[0] & (0x80)) >> 7;					// Sign Bit calculation
 8007eb6:	4b2d      	ldr	r3, [pc, #180]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007eb8:	781b      	ldrb	r3, [r3, #0]
 8007eba:	09db      	lsrs	r3, r3, #7
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	461a      	mov	r2, r3
 8007ec0:	4b2d      	ldr	r3, [pc, #180]	; (8007f78 <Max31855_Read_Temp+0x120>)
 8007ec2:	601a      	str	r2, [r3, #0]

		if (DATARX[3] & 0x07)								 // Returns Error Number
 8007ec4:	4b29      	ldr	r3, [pc, #164]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007ec6:	78db      	ldrb	r3, [r3, #3]
 8007ec8:	f003 0307 	and.w	r3, r3, #7
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d00c      	beq.n	8007eea <Max31855_Read_Temp+0x92>
			THERMO_TEMP = (-1 * (DATARX[3] & 0x07));
 8007ed0:	4b26      	ldr	r3, [pc, #152]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007ed2:	78db      	ldrb	r3, [r3, #3]
 8007ed4:	f003 0307 	and.w	r3, r3, #7
 8007ed8:	425b      	negs	r3, r3
 8007eda:	ee07 3a90 	vmov	s15, r3
 8007ede:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ee2:	4b26      	ldr	r3, [pc, #152]	; (8007f7c <Max31855_Read_Temp+0x124>)
 8007ee4:	edc3 7a00 	vstr	s15, [r3]

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
	return centigrade;
	*/
}
 8007ee8:	e039      	b.n	8007f5e <Max31855_Read_Temp+0x106>
		else if (sign == 1) {								// Negative Temperature
 8007eea:	4b23      	ldr	r3, [pc, #140]	; (8007f78 <Max31855_Read_Temp+0x120>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	2b01      	cmp	r3, #1
 8007ef0:	d120      	bne.n	8007f34 <Max31855_Read_Temp+0xdc>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 8007ef2:	4b1e      	ldr	r3, [pc, #120]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007ef4:	781b      	ldrb	r3, [r3, #0]
 8007ef6:	019b      	lsls	r3, r3, #6
 8007ef8:	4a1c      	ldr	r2, [pc, #112]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007efa:	7852      	ldrb	r2, [r2, #1]
 8007efc:	0892      	lsrs	r2, r2, #2
 8007efe:	b2d2      	uxtb	r2, r2
 8007f00:	4313      	orrs	r3, r2
 8007f02:	607b      	str	r3, [r7, #4]
			Temp &= 0b01111111111111;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007f0a:	607b      	str	r3, [r7, #4]
			Temp ^= 0b01111111111111;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f483 53ff 	eor.w	r3, r3, #8160	; 0x1fe0
 8007f12:	f083 031f 	eor.w	r3, r3, #31
 8007f16:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) -Temp / 4);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	425b      	negs	r3, r3
 8007f1c:	ee07 3a90 	vmov	s15, r3
 8007f20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007f24:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8007f28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007f2c:	4b13      	ldr	r3, [pc, #76]	; (8007f7c <Max31855_Read_Temp+0x124>)
 8007f2e:	edc3 7a00 	vstr	s15, [r3]
}
 8007f32:	e014      	b.n	8007f5e <Max31855_Read_Temp+0x106>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 8007f34:	4b0d      	ldr	r3, [pc, #52]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007f36:	781b      	ldrb	r3, [r3, #0]
 8007f38:	019b      	lsls	r3, r3, #6
 8007f3a:	4a0c      	ldr	r2, [pc, #48]	; (8007f6c <Max31855_Read_Temp+0x114>)
 8007f3c:	7852      	ldrb	r2, [r2, #1]
 8007f3e:	0892      	lsrs	r2, r2, #2
 8007f40:	b2d2      	uxtb	r2, r2
 8007f42:	4313      	orrs	r3, r2
 8007f44:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) Temp / 4.0);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	ee07 3a90 	vmov	s15, r3
 8007f4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007f50:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8007f54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007f58:	4b08      	ldr	r3, [pc, #32]	; (8007f7c <Max31855_Read_Temp+0x124>)
 8007f5a:	edc3 7a00 	vstr	s15, [r3]
}
 8007f5e:	bf00      	nop
 8007f60:	3708      	adds	r7, #8
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}
 8007f66:	bf00      	nop
 8007f68:	40021000 	.word	0x40021000
 8007f6c:	20006e2c 	.word	0x20006e2c
 8007f70:	200068c4 	.word	0x200068c4
 8007f74:	200006aa 	.word	0x200006aa
 8007f78:	200006ac 	.word	0x200006ac
 8007f7c:	20006a00 	.word	0x20006a00

08007f80 <myprintf>:


uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value);
void str2upper(char* string, char* upper);

void myprintf(const char *fmt, ...) { // currently does nothing, was copied from a tutorial to make the code work
 8007f80:	b40f      	push	{r0, r1, r2, r3}
 8007f82:	b580      	push	{r7, lr}
 8007f84:	b082      	sub	sp, #8
 8007f86:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8007f88:	f107 0314 	add.w	r3, r7, #20
 8007f8c:	607b      	str	r3, [r7, #4]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	693a      	ldr	r2, [r7, #16]
 8007f92:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007f96:	480a      	ldr	r0, [pc, #40]	; (8007fc0 <myprintf+0x40>)
 8007f98:	f014 fcf2 	bl	801c980 <vsniprintf>
  va_end(args);

  //CDC_Transmit_FS((uint8_t *)buffer, strlen(buffer));
  HAL_UART_Transmit(&DEBUG_UART, (uint8_t*)buffer, strlen(buffer), -1);
 8007f9c:	4808      	ldr	r0, [pc, #32]	; (8007fc0 <myprintf+0x40>)
 8007f9e:	f7f8 f927 	bl	80001f0 <strlen>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	b29a      	uxth	r2, r3
 8007fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8007faa:	4905      	ldr	r1, [pc, #20]	; (8007fc0 <myprintf+0x40>)
 8007fac:	4805      	ldr	r0, [pc, #20]	; (8007fc4 <myprintf+0x44>)
 8007fae:	f006 faac 	bl	800e50a <HAL_UART_Transmit>

}
 8007fb2:	bf00      	nop
 8007fb4:	3708      	adds	r7, #8
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007fbc:	b004      	add	sp, #16
 8007fbe:	4770      	bx	lr
 8007fc0:	200006b0 	.word	0x200006b0
 8007fc4:	20005ec4 	.word	0x20005ec4

08007fc8 <sd_init_dynamic_filename>:
 * creates new file of form "[prefix][number].txt"
 * where the string composed of "[prefix][number]" is 8 characters long.
 *
 */
FRESULT sd_init_dynamic_filename(char *prefix, char *header_text, char* return_filename)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b08a      	sub	sp, #40	; 0x28
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
	FRESULT fres = f_mount(&FatFs, "", 1);
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	4932      	ldr	r1, [pc, #200]	; (80080a0 <sd_init_dynamic_filename+0xd8>)
 8007fd8:	4832      	ldr	r0, [pc, #200]	; (80080a4 <sd_init_dynamic_filename+0xdc>)
 8007fda:	f00c f9e3 	bl	80143a4 <f_mount>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (fres != FR_OK) {
 8007fe4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d008      	beq.n	8007ffe <sd_init_dynamic_filename+0x36>
		myprintf("f_mount error (%i)\r\n", fres);
 8007fec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007ff0:	4619      	mov	r1, r3
 8007ff2:	482d      	ldr	r0, [pc, #180]	; (80080a8 <sd_init_dynamic_filename+0xe0>)
 8007ff4:	f7ff ffc4 	bl	8007f80 <myprintf>
		return fres;
 8007ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007ffc:	e04b      	b.n	8008096 <sd_init_dynamic_filename+0xce>
	}

	// scan files on drive to figure out what suffix number is appropriate
	uint32_t max_used_value = 0;
 8007ffe:	2300      	movs	r3, #0
 8008000:	623b      	str	r3, [r7, #32]
	fres = scan_files("", prefix, &max_used_value);
 8008002:	f107 0320 	add.w	r3, r7, #32
 8008006:	461a      	mov	r2, r3
 8008008:	68f9      	ldr	r1, [r7, #12]
 800800a:	4825      	ldr	r0, [pc, #148]	; (80080a0 <sd_init_dynamic_filename+0xd8>)
 800800c:	f000 f89c 	bl	8008148 <scan_files>
 8008010:	4603      	mov	r3, r0
 8008012:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// create filename (max filename length in char array is 13 without LFN)
	char filename[13];
	sprintf(filename, "fc%06lu.txt", max_used_value + 1);
 8008016:	6a3b      	ldr	r3, [r7, #32]
 8008018:	1c5a      	adds	r2, r3, #1
 800801a:	f107 0310 	add.w	r3, r7, #16
 800801e:	4923      	ldr	r1, [pc, #140]	; (80080ac <sd_init_dynamic_filename+0xe4>)
 8008020:	4618      	mov	r0, r3
 8008022:	f013 fc91 	bl	801b948 <siprintf>
	return_filename = strcpy(return_filename, filename); // needed so that other functions can open the file!
 8008026:	f107 0310 	add.w	r3, r7, #16
 800802a:	4619      	mov	r1, r3
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f013 fd1c 	bl	801ba6a <strcpy>
 8008032:	6078      	str	r0, [r7, #4]

	// open file (create file) on SD card
	fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 8008034:	f107 0310 	add.w	r3, r7, #16
 8008038:	221a      	movs	r2, #26
 800803a:	4619      	mov	r1, r3
 800803c:	481c      	ldr	r0, [pc, #112]	; (80080b0 <sd_init_dynamic_filename+0xe8>)
 800803e:	f00c fa15 	bl	801446c <f_open>
 8008042:	4603      	mov	r3, r0
 8008044:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (fres == FR_OK) {
 8008048:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800804c:	2b00      	cmp	r3, #0
 800804e:	d11a      	bne.n	8008086 <sd_init_dynamic_filename+0xbe>
		myprintf("I was able to open filename.txt for writing\r\n");
 8008050:	4818      	ldr	r0, [pc, #96]	; (80080b4 <sd_init_dynamic_filename+0xec>)
 8008052:	f7ff ff95 	bl	8007f80 <myprintf>
	} else {
		myprintf("f_open error (%i)\r\n", fres);
		return fres;
	}
	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 8008056:	4b16      	ldr	r3, [pc, #88]	; (80080b0 <sd_init_dynamic_filename+0xe8>)
 8008058:	68db      	ldr	r3, [r3, #12]
 800805a:	4619      	mov	r1, r3
 800805c:	4814      	ldr	r0, [pc, #80]	; (80080b0 <sd_init_dynamic_filename+0xe8>)
 800805e:	f00c fe26 	bl	8014cae <f_lseek>

	// save indicate start of new log session
	sprintf((char *)msg_buffer, "--- new logging session! ---\r\n");
 8008062:	4915      	ldr	r1, [pc, #84]	; (80080b8 <sd_init_dynamic_filename+0xf0>)
 8008064:	4815      	ldr	r0, [pc, #84]	; (80080bc <sd_init_dynamic_filename+0xf4>)
 8008066:	f013 fc6f 	bl	801b948 <siprintf>
	sd_write(&fil, msg_buffer);
 800806a:	4914      	ldr	r1, [pc, #80]	; (80080bc <sd_init_dynamic_filename+0xf4>)
 800806c:	4810      	ldr	r0, [pc, #64]	; (80080b0 <sd_init_dynamic_filename+0xe8>)
 800806e:	f000 f841 	bl	80080f4 <sd_write>

	// save header row to indicate what the data is
	sd_write(&fil, (uint8_t *)header_text);
 8008072:	68b9      	ldr	r1, [r7, #8]
 8008074:	480e      	ldr	r0, [pc, #56]	; (80080b0 <sd_init_dynamic_filename+0xe8>)
 8008076:	f000 f83d 	bl	80080f4 <sd_write>
	f_close(&fil);
 800807a:	480d      	ldr	r0, [pc, #52]	; (80080b0 <sd_init_dynamic_filename+0xe8>)
 800807c:	f00c fde8 	bl	8014c50 <f_close>

	return fres;
 8008080:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008084:	e007      	b.n	8008096 <sd_init_dynamic_filename+0xce>
		myprintf("f_open error (%i)\r\n", fres);
 8008086:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800808a:	4619      	mov	r1, r3
 800808c:	480c      	ldr	r0, [pc, #48]	; (80080c0 <sd_init_dynamic_filename+0xf8>)
 800808e:	f7ff ff77 	bl	8007f80 <myprintf>
		return fres;
 8008092:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008096:	4618      	mov	r0, r3
 8008098:	3728      	adds	r7, #40	; 0x28
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
 800809e:	bf00      	nop
 80080a0:	080213d8 	.word	0x080213d8
 80080a4:	20006070 	.word	0x20006070
 80080a8:	080213dc 	.word	0x080213dc
 80080ac:	08021458 	.word	0x08021458
 80080b0:	20006a74 	.word	0x20006a74
 80080b4:	080213f4 	.word	0x080213f4
 80080b8:	08021438 	.word	0x08021438
 80080bc:	20006e30 	.word	0x20006e30
 80080c0:	08021424 	.word	0x08021424

080080c4 <sd_open_file>:

/*
 * always open in mode FA_WRITE | FA_OPEN_ALWAYS and then appends.
 */
FRESULT sd_open_file(char *filename)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
	// write start to SD card
	FRESULT fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS);
 80080cc:	2212      	movs	r2, #18
 80080ce:	6879      	ldr	r1, [r7, #4]
 80080d0:	4807      	ldr	r0, [pc, #28]	; (80080f0 <sd_open_file+0x2c>)
 80080d2:	f00c f9cb 	bl	801446c <f_open>
 80080d6:	4603      	mov	r3, r0
 80080d8:	73fb      	strb	r3, [r7, #15]

	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 80080da:	4b05      	ldr	r3, [pc, #20]	; (80080f0 <sd_open_file+0x2c>)
 80080dc:	68db      	ldr	r3, [r3, #12]
 80080de:	4619      	mov	r1, r3
 80080e0:	4803      	ldr	r0, [pc, #12]	; (80080f0 <sd_open_file+0x2c>)
 80080e2:	f00c fde4 	bl	8014cae <f_lseek>

	return fres;
 80080e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3710      	adds	r7, #16
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	20006a74 	.word	0x20006a74

080080f4 <sd_write>:
 * @brief  write buffer to file on sd card.
 * @param  fp 		file to save to
 * @param  buffer	data to write to file
 */
int8_t sd_write(FIL* fp, uint8_t* buffer)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b084      	sub	sp, #16
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	6039      	str	r1, [r7, #0]
	UINT bytesWrote;
	FRESULT fres = f_write(fp, buffer, strlen((char const *)buffer), &bytesWrote);
 80080fe:	6838      	ldr	r0, [r7, #0]
 8008100:	f7f8 f876 	bl	80001f0 <strlen>
 8008104:	4602      	mov	r2, r0
 8008106:	f107 0308 	add.w	r3, r7, #8
 800810a:	6839      	ldr	r1, [r7, #0]
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f00c fb72 	bl	80147f6 <f_write>
 8008112:	4603      	mov	r3, r0
 8008114:	73fb      	strb	r3, [r7, #15]
	if (fres == FR_OK) {
 8008116:	7bfb      	ldrb	r3, [r7, #15]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d107      	bne.n	800812c <sd_write+0x38>
		myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	4619      	mov	r1, r3
 8008120:	4807      	ldr	r0, [pc, #28]	; (8008140 <sd_write+0x4c>)
 8008122:	f7ff ff2d 	bl	8007f80 <myprintf>
		return bytesWrote;
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	b25b      	sxtb	r3, r3
 800812a:	e004      	b.n	8008136 <sd_write+0x42>
	} else {
		myprintf("f_write error (%i)\r\n");
 800812c:	4805      	ldr	r0, [pc, #20]	; (8008144 <sd_write+0x50>)
 800812e:	f7ff ff27 	bl	8007f80 <myprintf>
		return -1;
 8008132:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8008136:	4618      	mov	r0, r3
 8008138:	3710      	adds	r7, #16
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
 800813e:	bf00      	nop
 8008140:	08021464 	.word	0x08021464
 8008144:	08021488 	.word	0x08021488

08008148 <scan_files>:
FRESULT scan_files (
    char* path,        /* Start node to be scanned (***also used as work area***) */
	char* prefix,	   /* prefix in the filename for our datafiles */
	uint32_t* max_used_value
)
{
 8008148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800814a:	b099      	sub	sp, #100	; 0x64
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	607a      	str	r2, [r7, #4]
 8008154:	466b      	mov	r3, sp
 8008156:	461d      	mov	r5, r3
    DIR dir;
//    UINT i;
    static FILINFO fno;

    // does not change so make it static
    uint8_t len_prefix = strlen(prefix);
 8008158:	68b8      	ldr	r0, [r7, #8]
 800815a:	f7f8 f849 	bl	80001f0 <strlen>
 800815e:	4603      	mov	r3, r0
 8008160:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    char prefix_upper[len_prefix];
 8008164:	f897 405e 	ldrb.w	r4, [r7, #94]	; 0x5e
 8008168:	4623      	mov	r3, r4
 800816a:	3b01      	subs	r3, #1
 800816c:	65bb      	str	r3, [r7, #88]	; 0x58
 800816e:	b2e0      	uxtb	r0, r4
 8008170:	f04f 0100 	mov.w	r1, #0
 8008174:	f04f 0200 	mov.w	r2, #0
 8008178:	f04f 0300 	mov.w	r3, #0
 800817c:	00cb      	lsls	r3, r1, #3
 800817e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8008182:	00c2      	lsls	r2, r0, #3
 8008184:	b2e0      	uxtb	r0, r4
 8008186:	f04f 0100 	mov.w	r1, #0
 800818a:	f04f 0200 	mov.w	r2, #0
 800818e:	f04f 0300 	mov.w	r3, #0
 8008192:	00cb      	lsls	r3, r1, #3
 8008194:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8008198:	00c2      	lsls	r2, r0, #3
 800819a:	4623      	mov	r3, r4
 800819c:	3307      	adds	r3, #7
 800819e:	08db      	lsrs	r3, r3, #3
 80081a0:	00db      	lsls	r3, r3, #3
 80081a2:	ebad 0d03 	sub.w	sp, sp, r3
 80081a6:	466b      	mov	r3, sp
 80081a8:	3300      	adds	r3, #0
 80081aa:	657b      	str	r3, [r7, #84]	; 0x54
	str2upper(prefix, prefix_upper);
 80081ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80081ae:	4619      	mov	r1, r3
 80081b0:	68b8      	ldr	r0, [r7, #8]
 80081b2:	f000 f8ff 	bl	80083b4 <str2upper>

	*max_used_value = 0; // initialize to known minimum value
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2200      	movs	r2, #0
 80081ba:	601a      	str	r2, [r3, #0]
	uint32_t num_files_fc = 0; // suffix on the files containing fc data already on sd card
 80081bc:	2300      	movs	r3, #0
 80081be:	617b      	str	r3, [r7, #20]

    res = f_opendir(&dir, path);                       /* Open the directory */
 80081c0:	f107 0318 	add.w	r3, r7, #24
 80081c4:	68f9      	ldr	r1, [r7, #12]
 80081c6:	4618      	mov	r0, r3
 80081c8:	f00c ffc4 	bl	8015154 <f_opendir>
 80081cc:	4603      	mov	r3, r0
 80081ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (res == FR_OK) {
 80081d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d16c      	bne.n	80082b4 <scan_files+0x16c>
        for (;;) {
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80081da:	f107 0318 	add.w	r3, r7, #24
 80081de:	4939      	ldr	r1, [pc, #228]	; (80082c4 <scan_files+0x17c>)
 80081e0:	4618      	mov	r0, r3
 80081e2:	f00d f85b 	bl	801529c <f_readdir>
 80081e6:	4603      	mov	r3, r0
 80081e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
            if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 80081ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d15a      	bne.n	80082aa <scan_files+0x162>
 80081f4:	4b33      	ldr	r3, [pc, #204]	; (80082c4 <scan_files+0x17c>)
 80081f6:	7a5b      	ldrb	r3, [r3, #9]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d056      	beq.n	80082aa <scan_files+0x162>
            if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 80081fc:	4b31      	ldr	r3, [pc, #196]	; (80082c4 <scan_files+0x17c>)
 80081fe:	7a1b      	ldrb	r3, [r3, #8]
 8008200:	f003 0310 	and.w	r3, r3, #16
 8008204:	2b00      	cmp	r3, #0
 8008206:	d14e      	bne.n	80082a6 <scan_files+0x15e>
//                i = strlen(path);
//                sprintf(&path[i], "/%s", fno.fname);
//                res = scan_files(path, prefix, max_used_value);    /* Enter the directory */
//                if (res != FR_OK) break;
//                path[i] = 0;
            } else {                                       /* It is a file. */
 8008208:	466b      	mov	r3, sp
 800820a:	461e      	mov	r6, r3
//                printf("%s/%s\n", path, fno.fname);

            	// check if filename contains parts of our standard prefix "FC000000.txt"
            	// but first convert to uppercase to make case insensitive

            	char fname_upper[strlen((char *)fno.fname)];
 800820c:	482e      	ldr	r0, [pc, #184]	; (80082c8 <scan_files+0x180>)
 800820e:	f7f7 ffef 	bl	80001f0 <strlen>
 8008212:	4604      	mov	r4, r0
 8008214:	4623      	mov	r3, r4
 8008216:	3b01      	subs	r3, #1
 8008218:	653b      	str	r3, [r7, #80]	; 0x50
 800821a:	4620      	mov	r0, r4
 800821c:	f04f 0100 	mov.w	r1, #0
 8008220:	f04f 0200 	mov.w	r2, #0
 8008224:	f04f 0300 	mov.w	r3, #0
 8008228:	00cb      	lsls	r3, r1, #3
 800822a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800822e:	00c2      	lsls	r2, r0, #3
 8008230:	4620      	mov	r0, r4
 8008232:	f04f 0100 	mov.w	r1, #0
 8008236:	f04f 0200 	mov.w	r2, #0
 800823a:	f04f 0300 	mov.w	r3, #0
 800823e:	00cb      	lsls	r3, r1, #3
 8008240:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8008244:	00c2      	lsls	r2, r0, #3
 8008246:	1de3      	adds	r3, r4, #7
 8008248:	08db      	lsrs	r3, r3, #3
 800824a:	00db      	lsls	r3, r3, #3
 800824c:	ebad 0d03 	sub.w	sp, sp, r3
 8008250:	466b      	mov	r3, sp
 8008252:	3300      	adds	r3, #0
 8008254:	64fb      	str	r3, [r7, #76]	; 0x4c
            	str2upper((char *)fno.fname, fname_upper);
 8008256:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008258:	4619      	mov	r1, r3
 800825a:	481b      	ldr	r0, [pc, #108]	; (80082c8 <scan_files+0x180>)
 800825c:	f000 f8aa 	bl	80083b4 <str2upper>

            	int8_t contains_prefix = strncmp(fno.fname, prefix_upper, len_prefix);
 8008260:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008262:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8008266:	4619      	mov	r1, r3
 8008268:	4817      	ldr	r0, [pc, #92]	; (80082c8 <scan_files+0x180>)
 800826a:	f013 fc06 	bl	801ba7a <strncmp>
 800826e:	4603      	mov	r3, r0
 8008270:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

            	if (contains_prefix == 0)
 8008274:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8008278:	2b00      	cmp	r3, #0
 800827a:	d112      	bne.n	80082a2 <scan_files+0x15a>
            	{
            		// can do error checking with status if desired
            		uint8_t status = extract_filename_suffix(fname_upper, len_prefix, &num_files_fc);
 800827c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800827e:	f107 0214 	add.w	r2, r7, #20
 8008282:	f897 105e 	ldrb.w	r1, [r7, #94]	; 0x5e
 8008286:	4618      	mov	r0, r3
 8008288:	f000 f820 	bl	80082cc <extract_filename_suffix>
 800828c:	4603      	mov	r3, r0
 800828e:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a

            		if (num_files_fc > *max_used_value)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681a      	ldr	r2, [r3, #0]
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	429a      	cmp	r2, r3
 800829a:	d202      	bcs.n	80082a2 <scan_files+0x15a>
            		{
            			*max_used_value = num_files_fc;
 800829c:	697a      	ldr	r2, [r7, #20]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	601a      	str	r2, [r3, #0]
 80082a2:	46b5      	mov	sp, r6
 80082a4:	e799      	b.n	80081da <scan_files+0x92>
            	continue; // don't enter directory
 80082a6:	bf00      	nop
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80082a8:	e797      	b.n	80081da <scan_files+0x92>
            		}
            	}
            }
        }

        f_closedir(&dir);
 80082aa:	f107 0318 	add.w	r3, r7, #24
 80082ae:	4618      	mov	r0, r3
 80082b0:	f00c ffc9 	bl	8015246 <f_closedir>
    }

    return res;
 80082b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082b8:	46ad      	mov	sp, r5
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3764      	adds	r7, #100	; 0x64
 80082be:	46bd      	mov	sp, r7
 80082c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082c2:	bf00      	nop
 80082c4:	200007b0 	.word	0x200007b0
 80082c8:	200007b9 	.word	0x200007b9

080082cc <extract_filename_suffix>:
 * which is assumed to be .txt. assumes that filename contains prefix.
 *
 * returns integer indicating success/fail: 0 = success, 1 = fail
 */
uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value)
{
 80082cc:	b5b0      	push	{r4, r5, r7, lr}
 80082ce:	b088      	sub	sp, #32
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	60f8      	str	r0, [r7, #12]
 80082d4:	460b      	mov	r3, r1
 80082d6:	607a      	str	r2, [r7, #4]
 80082d8:	72fb      	strb	r3, [r7, #11]
 80082da:	466b      	mov	r3, sp
 80082dc:	461d      	mov	r5, r3
	uint8_t len_filename = strlen(filename);
 80082de:	68f8      	ldr	r0, [r7, #12]
 80082e0:	f7f7 ff86 	bl	80001f0 <strlen>
 80082e4:	4603      	mov	r3, r0
 80082e6:	77bb      	strb	r3, [r7, #30]

	// add characters between prefix and filename extension to buffer
	uint8_t len_buf = 8;
 80082e8:	2308      	movs	r3, #8
 80082ea:	777b      	strb	r3, [r7, #29]
	char buf[len_buf]; // filenames can't be longer than 8 characters total
 80082ec:	7f7c      	ldrb	r4, [r7, #29]
 80082ee:	4623      	mov	r3, r4
 80082f0:	3b01      	subs	r3, #1
 80082f2:	61bb      	str	r3, [r7, #24]
 80082f4:	b2e0      	uxtb	r0, r4
 80082f6:	f04f 0100 	mov.w	r1, #0
 80082fa:	f04f 0200 	mov.w	r2, #0
 80082fe:	f04f 0300 	mov.w	r3, #0
 8008302:	00cb      	lsls	r3, r1, #3
 8008304:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8008308:	00c2      	lsls	r2, r0, #3
 800830a:	b2e0      	uxtb	r0, r4
 800830c:	f04f 0100 	mov.w	r1, #0
 8008310:	f04f 0200 	mov.w	r2, #0
 8008314:	f04f 0300 	mov.w	r3, #0
 8008318:	00cb      	lsls	r3, r1, #3
 800831a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800831e:	00c2      	lsls	r2, r0, #3
 8008320:	4623      	mov	r3, r4
 8008322:	3307      	adds	r3, #7
 8008324:	08db      	lsrs	r3, r3, #3
 8008326:	00db      	lsls	r3, r3, #3
 8008328:	ebad 0d03 	sub.w	sp, sp, r3
 800832c:	466b      	mov	r3, sp
 800832e:	3300      	adds	r3, #0
 8008330:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < len_buf; i++)
 8008332:	2300      	movs	r3, #0
 8008334:	77fb      	strb	r3, [r7, #31]
 8008336:	e014      	b.n	8008362 <extract_filename_suffix+0x96>
	{
		if (len_prefix - 1 + i < len_filename - 1) // go to end of filename
 8008338:	7afb      	ldrb	r3, [r7, #11]
 800833a:	1e5a      	subs	r2, r3, #1
 800833c:	7ffb      	ldrb	r3, [r7, #31]
 800833e:	441a      	add	r2, r3
 8008340:	7fbb      	ldrb	r3, [r7, #30]
 8008342:	3b01      	subs	r3, #1
 8008344:	429a      	cmp	r2, r3
 8008346:	da11      	bge.n	800836c <extract_filename_suffix+0xa0>
		{
			buf[i] = filename[len_prefix + i];
 8008348:	7afa      	ldrb	r2, [r7, #11]
 800834a:	7ffb      	ldrb	r3, [r7, #31]
 800834c:	4413      	add	r3, r2
 800834e:	461a      	mov	r2, r3
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	441a      	add	r2, r3
 8008354:	7ffb      	ldrb	r3, [r7, #31]
 8008356:	7811      	ldrb	r1, [r2, #0]
 8008358:	697a      	ldr	r2, [r7, #20]
 800835a:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < len_buf; i++)
 800835c:	7ffb      	ldrb	r3, [r7, #31]
 800835e:	3301      	adds	r3, #1
 8008360:	77fb      	strb	r3, [r7, #31]
 8008362:	7ffa      	ldrb	r2, [r7, #31]
 8008364:	7f7b      	ldrb	r3, [r7, #29]
 8008366:	429a      	cmp	r2, r3
 8008368:	d3e6      	bcc.n	8008338 <extract_filename_suffix+0x6c>
 800836a:	e000      	b.n	800836e <extract_filename_suffix+0xa2>
		}
		else break;
 800836c:	bf00      	nop
	}

	// change chars to integer, strtol will strip out the .txt
	char *ptr;
	*num_value = strtol(buf, &ptr, 10);
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	f107 0110 	add.w	r1, r7, #16
 8008374:	220a      	movs	r2, #10
 8008376:	4618      	mov	r0, r3
 8008378:	f014 fa44 	bl	801c804 <strtol>
 800837c:	4603      	mov	r3, r0
 800837e:	461a      	mov	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	601a      	str	r2, [r3, #0]

	if (ptr == buf || *num_value == LONG_MIN || *num_value == LONG_MAX)
 8008384:	697a      	ldr	r2, [r7, #20]
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	429a      	cmp	r2, r3
 800838a:	d00a      	beq.n	80083a2 <extract_filename_suffix+0xd6>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008394:	d005      	beq.n	80083a2 <extract_filename_suffix+0xd6>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800839e:	4293      	cmp	r3, r2
 80083a0:	d101      	bne.n	80083a6 <extract_filename_suffix+0xda>
	{
		return 1;
 80083a2:	2301      	movs	r3, #1
 80083a4:	e000      	b.n	80083a8 <extract_filename_suffix+0xdc>
	}

	return 0;
 80083a6:	2300      	movs	r3, #0
 80083a8:	46ad      	mov	sp, r5
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3720      	adds	r7, #32
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080083b4 <str2upper>:
/**
 * assumes that upper has enough characters in the array
 * to store the uppercase version.
 */
void str2upper(char* string, char* upper)
{
 80083b4:	b590      	push	{r4, r7, lr}
 80083b6:	b085      	sub	sp, #20
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80083be:	2300      	movs	r3, #0
 80083c0:	73fb      	strb	r3, [r7, #15]
 80083c2:	e019      	b.n	80083f8 <str2upper+0x44>
	{
		upper[i] = toupper(string[i]);
 80083c4:	7bfb      	ldrb	r3, [r7, #15]
 80083c6:	687a      	ldr	r2, [r7, #4]
 80083c8:	4413      	add	r3, r2
 80083ca:	781b      	ldrb	r3, [r3, #0]
 80083cc:	73bb      	strb	r3, [r7, #14]
 80083ce:	7bbb      	ldrb	r3, [r7, #14]
 80083d0:	3301      	adds	r3, #1
 80083d2:	4a0f      	ldr	r2, [pc, #60]	; (8008410 <str2upper+0x5c>)
 80083d4:	4413      	add	r3, r2
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	f003 0303 	and.w	r3, r3, #3
 80083dc:	2b02      	cmp	r3, #2
 80083de:	d102      	bne.n	80083e6 <str2upper+0x32>
 80083e0:	7bbb      	ldrb	r3, [r7, #14]
 80083e2:	3b20      	subs	r3, #32
 80083e4:	e000      	b.n	80083e8 <str2upper+0x34>
 80083e6:	7bbb      	ldrb	r3, [r7, #14]
 80083e8:	7bfa      	ldrb	r2, [r7, #15]
 80083ea:	6839      	ldr	r1, [r7, #0]
 80083ec:	440a      	add	r2, r1
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	7013      	strb	r3, [r2, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80083f2:	7bfb      	ldrb	r3, [r7, #15]
 80083f4:	3301      	adds	r3, #1
 80083f6:	73fb      	strb	r3, [r7, #15]
 80083f8:	7bfc      	ldrb	r4, [r7, #15]
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f7f7 fef8 	bl	80001f0 <strlen>
 8008400:	4603      	mov	r3, r0
 8008402:	429c      	cmp	r4, r3
 8008404:	d3de      	bcc.n	80083c4 <str2upper+0x10>
	}
}
 8008406:	bf00      	nop
 8008408:	bf00      	nop
 800840a:	3714      	adds	r7, #20
 800840c:	46bd      	mov	sp, r7
 800840e:	bd90      	pop	{r4, r7, pc}
 8008410:	08021780 	.word	0x08021780

08008414 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008418:	4b0e      	ldr	r3, [pc, #56]	; (8008454 <HAL_Init+0x40>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a0d      	ldr	r2, [pc, #52]	; (8008454 <HAL_Init+0x40>)
 800841e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008422:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008424:	4b0b      	ldr	r3, [pc, #44]	; (8008454 <HAL_Init+0x40>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a0a      	ldr	r2, [pc, #40]	; (8008454 <HAL_Init+0x40>)
 800842a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800842e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008430:	4b08      	ldr	r3, [pc, #32]	; (8008454 <HAL_Init+0x40>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a07      	ldr	r2, [pc, #28]	; (8008454 <HAL_Init+0x40>)
 8008436:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800843a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800843c:	2003      	movs	r0, #3
 800843e:	f000 fb92 	bl	8008b66 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008442:	2000      	movs	r0, #0
 8008444:	f7fa fe12 	bl	800306c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008448:	f7fa fad6 	bl	80029f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800844c:	2300      	movs	r3, #0
}
 800844e:	4618      	mov	r0, r3
 8008450:	bd80      	pop	{r7, pc}
 8008452:	bf00      	nop
 8008454:	40023c00 	.word	0x40023c00

08008458 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008458:	b480      	push	{r7}
 800845a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800845c:	4b06      	ldr	r3, [pc, #24]	; (8008478 <HAL_IncTick+0x20>)
 800845e:	781b      	ldrb	r3, [r3, #0]
 8008460:	461a      	mov	r2, r3
 8008462:	4b06      	ldr	r3, [pc, #24]	; (800847c <HAL_IncTick+0x24>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4413      	add	r3, r2
 8008468:	4a04      	ldr	r2, [pc, #16]	; (800847c <HAL_IncTick+0x24>)
 800846a:	6013      	str	r3, [r2, #0]
}
 800846c:	bf00      	nop
 800846e:	46bd      	mov	sp, r7
 8008470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008474:	4770      	bx	lr
 8008476:	bf00      	nop
 8008478:	2000005c 	.word	0x2000005c
 800847c:	20007218 	.word	0x20007218

08008480 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008480:	b480      	push	{r7}
 8008482:	af00      	add	r7, sp, #0
  return uwTick;
 8008484:	4b03      	ldr	r3, [pc, #12]	; (8008494 <HAL_GetTick+0x14>)
 8008486:	681b      	ldr	r3, [r3, #0]
}
 8008488:	4618      	mov	r0, r3
 800848a:	46bd      	mov	sp, r7
 800848c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop
 8008494:	20007218 	.word	0x20007218

08008498 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b084      	sub	sp, #16
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80084a0:	f7ff ffee 	bl	8008480 <HAL_GetTick>
 80084a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084b0:	d005      	beq.n	80084be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80084b2:	4b0a      	ldr	r3, [pc, #40]	; (80084dc <HAL_Delay+0x44>)
 80084b4:	781b      	ldrb	r3, [r3, #0]
 80084b6:	461a      	mov	r2, r3
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	4413      	add	r3, r2
 80084bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80084be:	bf00      	nop
 80084c0:	f7ff ffde 	bl	8008480 <HAL_GetTick>
 80084c4:	4602      	mov	r2, r0
 80084c6:	68bb      	ldr	r3, [r7, #8]
 80084c8:	1ad3      	subs	r3, r2, r3
 80084ca:	68fa      	ldr	r2, [r7, #12]
 80084cc:	429a      	cmp	r2, r3
 80084ce:	d8f7      	bhi.n	80084c0 <HAL_Delay+0x28>
  {
  }
}
 80084d0:	bf00      	nop
 80084d2:	bf00      	nop
 80084d4:	3710      	adds	r7, #16
 80084d6:	46bd      	mov	sp, r7
 80084d8:	bd80      	pop	{r7, pc}
 80084da:	bf00      	nop
 80084dc:	2000005c 	.word	0x2000005c

080084e0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80084e8:	2300      	movs	r3, #0
 80084ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d101      	bne.n	80084f6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	e033      	b.n	800855e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d109      	bne.n	8008512 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f7fa faa6 	bl	8002a50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008516:	f003 0310 	and.w	r3, r3, #16
 800851a:	2b00      	cmp	r3, #0
 800851c:	d118      	bne.n	8008550 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008522:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008526:	f023 0302 	bic.w	r3, r3, #2
 800852a:	f043 0202 	orr.w	r2, r3, #2
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 f94a 	bl	80087cc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008542:	f023 0303 	bic.w	r3, r3, #3
 8008546:	f043 0201 	orr.w	r2, r3, #1
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	641a      	str	r2, [r3, #64]	; 0x40
 800854e:	e001      	b.n	8008554 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8008550:	2301      	movs	r3, #1
 8008552:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2200      	movs	r2, #0
 8008558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800855c:	7bfb      	ldrb	r3, [r7, #15]
}
 800855e:	4618      	mov	r0, r3
 8008560:	3710      	adds	r7, #16
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
	...

08008568 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8008568:	b480      	push	{r7}
 800856a:	b085      	sub	sp, #20
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8008572:	2300      	movs	r3, #0
 8008574:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800857c:	2b01      	cmp	r3, #1
 800857e:	d101      	bne.n	8008584 <HAL_ADC_ConfigChannel+0x1c>
 8008580:	2302      	movs	r3, #2
 8008582:	e113      	b.n	80087ac <HAL_ADC_ConfigChannel+0x244>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	2b09      	cmp	r3, #9
 8008592:	d925      	bls.n	80085e0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	68d9      	ldr	r1, [r3, #12]
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	b29b      	uxth	r3, r3
 80085a0:	461a      	mov	r2, r3
 80085a2:	4613      	mov	r3, r2
 80085a4:	005b      	lsls	r3, r3, #1
 80085a6:	4413      	add	r3, r2
 80085a8:	3b1e      	subs	r3, #30
 80085aa:	2207      	movs	r2, #7
 80085ac:	fa02 f303 	lsl.w	r3, r2, r3
 80085b0:	43da      	mvns	r2, r3
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	400a      	ands	r2, r1
 80085b8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	68d9      	ldr	r1, [r3, #12]
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	689a      	ldr	r2, [r3, #8]
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	b29b      	uxth	r3, r3
 80085ca:	4618      	mov	r0, r3
 80085cc:	4603      	mov	r3, r0
 80085ce:	005b      	lsls	r3, r3, #1
 80085d0:	4403      	add	r3, r0
 80085d2:	3b1e      	subs	r3, #30
 80085d4:	409a      	lsls	r2, r3
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	430a      	orrs	r2, r1
 80085dc:	60da      	str	r2, [r3, #12]
 80085de:	e022      	b.n	8008626 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	6919      	ldr	r1, [r3, #16]
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	461a      	mov	r2, r3
 80085ee:	4613      	mov	r3, r2
 80085f0:	005b      	lsls	r3, r3, #1
 80085f2:	4413      	add	r3, r2
 80085f4:	2207      	movs	r2, #7
 80085f6:	fa02 f303 	lsl.w	r3, r2, r3
 80085fa:	43da      	mvns	r2, r3
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	400a      	ands	r2, r1
 8008602:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	6919      	ldr	r1, [r3, #16]
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	689a      	ldr	r2, [r3, #8]
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	b29b      	uxth	r3, r3
 8008614:	4618      	mov	r0, r3
 8008616:	4603      	mov	r3, r0
 8008618:	005b      	lsls	r3, r3, #1
 800861a:	4403      	add	r3, r0
 800861c:	409a      	lsls	r2, r3
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	430a      	orrs	r2, r1
 8008624:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	2b06      	cmp	r3, #6
 800862c:	d824      	bhi.n	8008678 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	685a      	ldr	r2, [r3, #4]
 8008638:	4613      	mov	r3, r2
 800863a:	009b      	lsls	r3, r3, #2
 800863c:	4413      	add	r3, r2
 800863e:	3b05      	subs	r3, #5
 8008640:	221f      	movs	r2, #31
 8008642:	fa02 f303 	lsl.w	r3, r2, r3
 8008646:	43da      	mvns	r2, r3
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	400a      	ands	r2, r1
 800864e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	b29b      	uxth	r3, r3
 800865c:	4618      	mov	r0, r3
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	685a      	ldr	r2, [r3, #4]
 8008662:	4613      	mov	r3, r2
 8008664:	009b      	lsls	r3, r3, #2
 8008666:	4413      	add	r3, r2
 8008668:	3b05      	subs	r3, #5
 800866a:	fa00 f203 	lsl.w	r2, r0, r3
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	430a      	orrs	r2, r1
 8008674:	635a      	str	r2, [r3, #52]	; 0x34
 8008676:	e04c      	b.n	8008712 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	2b0c      	cmp	r3, #12
 800867e:	d824      	bhi.n	80086ca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	685a      	ldr	r2, [r3, #4]
 800868a:	4613      	mov	r3, r2
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	4413      	add	r3, r2
 8008690:	3b23      	subs	r3, #35	; 0x23
 8008692:	221f      	movs	r2, #31
 8008694:	fa02 f303 	lsl.w	r3, r2, r3
 8008698:	43da      	mvns	r2, r3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	400a      	ands	r2, r1
 80086a0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	b29b      	uxth	r3, r3
 80086ae:	4618      	mov	r0, r3
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	685a      	ldr	r2, [r3, #4]
 80086b4:	4613      	mov	r3, r2
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	4413      	add	r3, r2
 80086ba:	3b23      	subs	r3, #35	; 0x23
 80086bc:	fa00 f203 	lsl.w	r2, r0, r3
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	430a      	orrs	r2, r1
 80086c6:	631a      	str	r2, [r3, #48]	; 0x30
 80086c8:	e023      	b.n	8008712 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	685a      	ldr	r2, [r3, #4]
 80086d4:	4613      	mov	r3, r2
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	4413      	add	r3, r2
 80086da:	3b41      	subs	r3, #65	; 0x41
 80086dc:	221f      	movs	r2, #31
 80086de:	fa02 f303 	lsl.w	r3, r2, r3
 80086e2:	43da      	mvns	r2, r3
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	400a      	ands	r2, r1
 80086ea:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	b29b      	uxth	r3, r3
 80086f8:	4618      	mov	r0, r3
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	685a      	ldr	r2, [r3, #4]
 80086fe:	4613      	mov	r3, r2
 8008700:	009b      	lsls	r3, r3, #2
 8008702:	4413      	add	r3, r2
 8008704:	3b41      	subs	r3, #65	; 0x41
 8008706:	fa00 f203 	lsl.w	r2, r0, r3
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	430a      	orrs	r2, r1
 8008710:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008712:	4b29      	ldr	r3, [pc, #164]	; (80087b8 <HAL_ADC_ConfigChannel+0x250>)
 8008714:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4a28      	ldr	r2, [pc, #160]	; (80087bc <HAL_ADC_ConfigChannel+0x254>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d10f      	bne.n	8008740 <HAL_ADC_ConfigChannel+0x1d8>
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	2b12      	cmp	r3, #18
 8008726:	d10b      	bne.n	8008740 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	685b      	ldr	r3, [r3, #4]
 800872c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a1d      	ldr	r2, [pc, #116]	; (80087bc <HAL_ADC_ConfigChannel+0x254>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d12b      	bne.n	80087a2 <HAL_ADC_ConfigChannel+0x23a>
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a1c      	ldr	r2, [pc, #112]	; (80087c0 <HAL_ADC_ConfigChannel+0x258>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d003      	beq.n	800875c <HAL_ADC_ConfigChannel+0x1f4>
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	2b11      	cmp	r3, #17
 800875a:	d122      	bne.n	80087a2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a11      	ldr	r2, [pc, #68]	; (80087c0 <HAL_ADC_ConfigChannel+0x258>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d111      	bne.n	80087a2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800877e:	4b11      	ldr	r3, [pc, #68]	; (80087c4 <HAL_ADC_ConfigChannel+0x25c>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a11      	ldr	r2, [pc, #68]	; (80087c8 <HAL_ADC_ConfigChannel+0x260>)
 8008784:	fba2 2303 	umull	r2, r3, r2, r3
 8008788:	0c9a      	lsrs	r2, r3, #18
 800878a:	4613      	mov	r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	4413      	add	r3, r2
 8008790:	005b      	lsls	r3, r3, #1
 8008792:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008794:	e002      	b.n	800879c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	3b01      	subs	r3, #1
 800879a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d1f9      	bne.n	8008796 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2200      	movs	r2, #0
 80087a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80087aa:	2300      	movs	r3, #0
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3714      	adds	r7, #20
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr
 80087b8:	40012300 	.word	0x40012300
 80087bc:	40012000 	.word	0x40012000
 80087c0:	10000012 	.word	0x10000012
 80087c4:	20000000 	.word	0x20000000
 80087c8:	431bde83 	.word	0x431bde83

080087cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b085      	sub	sp, #20
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80087d4:	4b79      	ldr	r3, [pc, #484]	; (80089bc <ADC_Init+0x1f0>)
 80087d6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	685a      	ldr	r2, [r3, #4]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	431a      	orrs	r2, r3
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	685a      	ldr	r2, [r3, #4]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008800:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	6859      	ldr	r1, [r3, #4]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	691b      	ldr	r3, [r3, #16]
 800880c:	021a      	lsls	r2, r3, #8
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	430a      	orrs	r2, r1
 8008814:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	685a      	ldr	r2, [r3, #4]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8008824:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	6859      	ldr	r1, [r3, #4]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	689a      	ldr	r2, [r3, #8]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	430a      	orrs	r2, r1
 8008836:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	689a      	ldr	r2, [r3, #8]
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008846:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	6899      	ldr	r1, [r3, #8]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	68da      	ldr	r2, [r3, #12]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	430a      	orrs	r2, r1
 8008858:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800885e:	4a58      	ldr	r2, [pc, #352]	; (80089c0 <ADC_Init+0x1f4>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d022      	beq.n	80088aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	689a      	ldr	r2, [r3, #8]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008872:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	6899      	ldr	r1, [r3, #8]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	430a      	orrs	r2, r1
 8008884:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	689a      	ldr	r2, [r3, #8]
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8008894:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	6899      	ldr	r1, [r3, #8]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	430a      	orrs	r2, r1
 80088a6:	609a      	str	r2, [r3, #8]
 80088a8:	e00f      	b.n	80088ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	689a      	ldr	r2, [r3, #8]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80088b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	689a      	ldr	r2, [r3, #8]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80088c8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	689a      	ldr	r2, [r3, #8]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f022 0202 	bic.w	r2, r2, #2
 80088d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	6899      	ldr	r1, [r3, #8]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	7e1b      	ldrb	r3, [r3, #24]
 80088e4:	005a      	lsls	r2, r3, #1
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	430a      	orrs	r2, r1
 80088ec:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d01b      	beq.n	8008930 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	685a      	ldr	r2, [r3, #4]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008906:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	685a      	ldr	r2, [r3, #4]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008916:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	6859      	ldr	r1, [r3, #4]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008922:	3b01      	subs	r3, #1
 8008924:	035a      	lsls	r2, r3, #13
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	430a      	orrs	r2, r1
 800892c:	605a      	str	r2, [r3, #4]
 800892e:	e007      	b.n	8008940 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	685a      	ldr	r2, [r3, #4]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800893e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800894e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	69db      	ldr	r3, [r3, #28]
 800895a:	3b01      	subs	r3, #1
 800895c:	051a      	lsls	r2, r3, #20
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	430a      	orrs	r2, r1
 8008964:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	689a      	ldr	r2, [r3, #8]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008974:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	6899      	ldr	r1, [r3, #8]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008982:	025a      	lsls	r2, r3, #9
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	430a      	orrs	r2, r1
 800898a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	689a      	ldr	r2, [r3, #8]
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800899a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	6899      	ldr	r1, [r3, #8]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	695b      	ldr	r3, [r3, #20]
 80089a6:	029a      	lsls	r2, r3, #10
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	430a      	orrs	r2, r1
 80089ae:	609a      	str	r2, [r3, #8]
}
 80089b0:	bf00      	nop
 80089b2:	3714      	adds	r7, #20
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr
 80089bc:	40012300 	.word	0x40012300
 80089c0:	0f000001 	.word	0x0f000001

080089c4 <__NVIC_SetPriorityGrouping>:
{
 80089c4:	b480      	push	{r7}
 80089c6:	b085      	sub	sp, #20
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f003 0307 	and.w	r3, r3, #7
 80089d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80089d4:	4b0c      	ldr	r3, [pc, #48]	; (8008a08 <__NVIC_SetPriorityGrouping+0x44>)
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80089da:	68ba      	ldr	r2, [r7, #8]
 80089dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80089e0:	4013      	ands	r3, r2
 80089e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80089ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80089f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80089f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80089f6:	4a04      	ldr	r2, [pc, #16]	; (8008a08 <__NVIC_SetPriorityGrouping+0x44>)
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	60d3      	str	r3, [r2, #12]
}
 80089fc:	bf00      	nop
 80089fe:	3714      	adds	r7, #20
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr
 8008a08:	e000ed00 	.word	0xe000ed00

08008a0c <__NVIC_GetPriorityGrouping>:
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008a10:	4b04      	ldr	r3, [pc, #16]	; (8008a24 <__NVIC_GetPriorityGrouping+0x18>)
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	0a1b      	lsrs	r3, r3, #8
 8008a16:	f003 0307 	and.w	r3, r3, #7
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr
 8008a24:	e000ed00 	.word	0xe000ed00

08008a28 <__NVIC_EnableIRQ>:
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b083      	sub	sp, #12
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	4603      	mov	r3, r0
 8008a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	db0b      	blt.n	8008a52 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008a3a:	79fb      	ldrb	r3, [r7, #7]
 8008a3c:	f003 021f 	and.w	r2, r3, #31
 8008a40:	4907      	ldr	r1, [pc, #28]	; (8008a60 <__NVIC_EnableIRQ+0x38>)
 8008a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a46:	095b      	lsrs	r3, r3, #5
 8008a48:	2001      	movs	r0, #1
 8008a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8008a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008a52:	bf00      	nop
 8008a54:	370c      	adds	r7, #12
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr
 8008a5e:	bf00      	nop
 8008a60:	e000e100 	.word	0xe000e100

08008a64 <__NVIC_DisableIRQ>:
{
 8008a64:	b480      	push	{r7}
 8008a66:	b083      	sub	sp, #12
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	db12      	blt.n	8008a9c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008a76:	79fb      	ldrb	r3, [r7, #7]
 8008a78:	f003 021f 	and.w	r2, r3, #31
 8008a7c:	490a      	ldr	r1, [pc, #40]	; (8008aa8 <__NVIC_DisableIRQ+0x44>)
 8008a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a82:	095b      	lsrs	r3, r3, #5
 8008a84:	2001      	movs	r0, #1
 8008a86:	fa00 f202 	lsl.w	r2, r0, r2
 8008a8a:	3320      	adds	r3, #32
 8008a8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8008a90:	f3bf 8f4f 	dsb	sy
}
 8008a94:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008a96:	f3bf 8f6f 	isb	sy
}
 8008a9a:	bf00      	nop
}
 8008a9c:	bf00      	nop
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr
 8008aa8:	e000e100 	.word	0xe000e100

08008aac <__NVIC_SetPriority>:
{
 8008aac:	b480      	push	{r7}
 8008aae:	b083      	sub	sp, #12
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	6039      	str	r1, [r7, #0]
 8008ab6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	db0a      	blt.n	8008ad6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	b2da      	uxtb	r2, r3
 8008ac4:	490c      	ldr	r1, [pc, #48]	; (8008af8 <__NVIC_SetPriority+0x4c>)
 8008ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008aca:	0112      	lsls	r2, r2, #4
 8008acc:	b2d2      	uxtb	r2, r2
 8008ace:	440b      	add	r3, r1
 8008ad0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008ad4:	e00a      	b.n	8008aec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	b2da      	uxtb	r2, r3
 8008ada:	4908      	ldr	r1, [pc, #32]	; (8008afc <__NVIC_SetPriority+0x50>)
 8008adc:	79fb      	ldrb	r3, [r7, #7]
 8008ade:	f003 030f 	and.w	r3, r3, #15
 8008ae2:	3b04      	subs	r3, #4
 8008ae4:	0112      	lsls	r2, r2, #4
 8008ae6:	b2d2      	uxtb	r2, r2
 8008ae8:	440b      	add	r3, r1
 8008aea:	761a      	strb	r2, [r3, #24]
}
 8008aec:	bf00      	nop
 8008aee:	370c      	adds	r7, #12
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr
 8008af8:	e000e100 	.word	0xe000e100
 8008afc:	e000ed00 	.word	0xe000ed00

08008b00 <NVIC_EncodePriority>:
{
 8008b00:	b480      	push	{r7}
 8008b02:	b089      	sub	sp, #36	; 0x24
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	f003 0307 	and.w	r3, r3, #7
 8008b12:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	f1c3 0307 	rsb	r3, r3, #7
 8008b1a:	2b04      	cmp	r3, #4
 8008b1c:	bf28      	it	cs
 8008b1e:	2304      	movcs	r3, #4
 8008b20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008b22:	69fb      	ldr	r3, [r7, #28]
 8008b24:	3304      	adds	r3, #4
 8008b26:	2b06      	cmp	r3, #6
 8008b28:	d902      	bls.n	8008b30 <NVIC_EncodePriority+0x30>
 8008b2a:	69fb      	ldr	r3, [r7, #28]
 8008b2c:	3b03      	subs	r3, #3
 8008b2e:	e000      	b.n	8008b32 <NVIC_EncodePriority+0x32>
 8008b30:	2300      	movs	r3, #0
 8008b32:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008b34:	f04f 32ff 	mov.w	r2, #4294967295
 8008b38:	69bb      	ldr	r3, [r7, #24]
 8008b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b3e:	43da      	mvns	r2, r3
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	401a      	ands	r2, r3
 8008b44:	697b      	ldr	r3, [r7, #20]
 8008b46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008b48:	f04f 31ff 	mov.w	r1, #4294967295
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8008b52:	43d9      	mvns	r1, r3
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008b58:	4313      	orrs	r3, r2
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	3724      	adds	r7, #36	; 0x24
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr

08008b66 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008b66:	b580      	push	{r7, lr}
 8008b68:	b082      	sub	sp, #8
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f7ff ff28 	bl	80089c4 <__NVIC_SetPriorityGrouping>
}
 8008b74:	bf00      	nop
 8008b76:	3708      	adds	r7, #8
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b086      	sub	sp, #24
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	4603      	mov	r3, r0
 8008b84:	60b9      	str	r1, [r7, #8]
 8008b86:	607a      	str	r2, [r7, #4]
 8008b88:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008b8e:	f7ff ff3d 	bl	8008a0c <__NVIC_GetPriorityGrouping>
 8008b92:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008b94:	687a      	ldr	r2, [r7, #4]
 8008b96:	68b9      	ldr	r1, [r7, #8]
 8008b98:	6978      	ldr	r0, [r7, #20]
 8008b9a:	f7ff ffb1 	bl	8008b00 <NVIC_EncodePriority>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ba4:	4611      	mov	r1, r2
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f7ff ff80 	bl	8008aac <__NVIC_SetPriority>
}
 8008bac:	bf00      	nop
 8008bae:	3718      	adds	r7, #24
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	4603      	mov	r3, r0
 8008bbc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f7ff ff30 	bl	8008a28 <__NVIC_EnableIRQ>
}
 8008bc8:	bf00      	nop
 8008bca:	3708      	adds	r7, #8
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}

08008bd0 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b082      	sub	sp, #8
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8008bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008bde:	4618      	mov	r0, r3
 8008be0:	f7ff ff40 	bl	8008a64 <__NVIC_DisableIRQ>
}
 8008be4:	bf00      	nop
 8008be6:	3708      	adds	r7, #8
 8008be8:	46bd      	mov	sp, r7
 8008bea:	bd80      	pop	{r7, pc}

08008bec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008bec:	b480      	push	{r7}
 8008bee:	b089      	sub	sp, #36	; 0x24
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008c02:	2300      	movs	r3, #0
 8008c04:	61fb      	str	r3, [r7, #28]
 8008c06:	e177      	b.n	8008ef8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008c08:	2201      	movs	r2, #1
 8008c0a:	69fb      	ldr	r3, [r7, #28]
 8008c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	697a      	ldr	r2, [r7, #20]
 8008c18:	4013      	ands	r3, r2
 8008c1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008c1c:	693a      	ldr	r2, [r7, #16]
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	429a      	cmp	r2, r3
 8008c22:	f040 8166 	bne.w	8008ef2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	f003 0303 	and.w	r3, r3, #3
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d005      	beq.n	8008c3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	685b      	ldr	r3, [r3, #4]
 8008c36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008c3a:	2b02      	cmp	r3, #2
 8008c3c:	d130      	bne.n	8008ca0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008c44:	69fb      	ldr	r3, [r7, #28]
 8008c46:	005b      	lsls	r3, r3, #1
 8008c48:	2203      	movs	r2, #3
 8008c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c4e:	43db      	mvns	r3, r3
 8008c50:	69ba      	ldr	r2, [r7, #24]
 8008c52:	4013      	ands	r3, r2
 8008c54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	68da      	ldr	r2, [r3, #12]
 8008c5a:	69fb      	ldr	r3, [r7, #28]
 8008c5c:	005b      	lsls	r3, r3, #1
 8008c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c62:	69ba      	ldr	r2, [r7, #24]
 8008c64:	4313      	orrs	r3, r2
 8008c66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	69ba      	ldr	r2, [r7, #24]
 8008c6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008c74:	2201      	movs	r2, #1
 8008c76:	69fb      	ldr	r3, [r7, #28]
 8008c78:	fa02 f303 	lsl.w	r3, r2, r3
 8008c7c:	43db      	mvns	r3, r3
 8008c7e:	69ba      	ldr	r2, [r7, #24]
 8008c80:	4013      	ands	r3, r2
 8008c82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	091b      	lsrs	r3, r3, #4
 8008c8a:	f003 0201 	and.w	r2, r3, #1
 8008c8e:	69fb      	ldr	r3, [r7, #28]
 8008c90:	fa02 f303 	lsl.w	r3, r2, r3
 8008c94:	69ba      	ldr	r2, [r7, #24]
 8008c96:	4313      	orrs	r3, r2
 8008c98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	69ba      	ldr	r2, [r7, #24]
 8008c9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	f003 0303 	and.w	r3, r3, #3
 8008ca8:	2b03      	cmp	r3, #3
 8008caa:	d017      	beq.n	8008cdc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	68db      	ldr	r3, [r3, #12]
 8008cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008cb2:	69fb      	ldr	r3, [r7, #28]
 8008cb4:	005b      	lsls	r3, r3, #1
 8008cb6:	2203      	movs	r2, #3
 8008cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cbc:	43db      	mvns	r3, r3
 8008cbe:	69ba      	ldr	r2, [r7, #24]
 8008cc0:	4013      	ands	r3, r2
 8008cc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	689a      	ldr	r2, [r3, #8]
 8008cc8:	69fb      	ldr	r3, [r7, #28]
 8008cca:	005b      	lsls	r3, r3, #1
 8008ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8008cd0:	69ba      	ldr	r2, [r7, #24]
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	69ba      	ldr	r2, [r7, #24]
 8008cda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	f003 0303 	and.w	r3, r3, #3
 8008ce4:	2b02      	cmp	r3, #2
 8008ce6:	d123      	bne.n	8008d30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008ce8:	69fb      	ldr	r3, [r7, #28]
 8008cea:	08da      	lsrs	r2, r3, #3
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	3208      	adds	r2, #8
 8008cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008cf6:	69fb      	ldr	r3, [r7, #28]
 8008cf8:	f003 0307 	and.w	r3, r3, #7
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	220f      	movs	r2, #15
 8008d00:	fa02 f303 	lsl.w	r3, r2, r3
 8008d04:	43db      	mvns	r3, r3
 8008d06:	69ba      	ldr	r2, [r7, #24]
 8008d08:	4013      	ands	r3, r2
 8008d0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	691a      	ldr	r2, [r3, #16]
 8008d10:	69fb      	ldr	r3, [r7, #28]
 8008d12:	f003 0307 	and.w	r3, r3, #7
 8008d16:	009b      	lsls	r3, r3, #2
 8008d18:	fa02 f303 	lsl.w	r3, r2, r3
 8008d1c:	69ba      	ldr	r2, [r7, #24]
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008d22:	69fb      	ldr	r3, [r7, #28]
 8008d24:	08da      	lsrs	r2, r3, #3
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	3208      	adds	r2, #8
 8008d2a:	69b9      	ldr	r1, [r7, #24]
 8008d2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008d36:	69fb      	ldr	r3, [r7, #28]
 8008d38:	005b      	lsls	r3, r3, #1
 8008d3a:	2203      	movs	r2, #3
 8008d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d40:	43db      	mvns	r3, r3
 8008d42:	69ba      	ldr	r2, [r7, #24]
 8008d44:	4013      	ands	r3, r2
 8008d46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	685b      	ldr	r3, [r3, #4]
 8008d4c:	f003 0203 	and.w	r2, r3, #3
 8008d50:	69fb      	ldr	r3, [r7, #28]
 8008d52:	005b      	lsls	r3, r3, #1
 8008d54:	fa02 f303 	lsl.w	r3, r2, r3
 8008d58:	69ba      	ldr	r2, [r7, #24]
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	69ba      	ldr	r2, [r7, #24]
 8008d62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	f000 80c0 	beq.w	8008ef2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008d72:	2300      	movs	r3, #0
 8008d74:	60fb      	str	r3, [r7, #12]
 8008d76:	4b66      	ldr	r3, [pc, #408]	; (8008f10 <HAL_GPIO_Init+0x324>)
 8008d78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d7a:	4a65      	ldr	r2, [pc, #404]	; (8008f10 <HAL_GPIO_Init+0x324>)
 8008d7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008d80:	6453      	str	r3, [r2, #68]	; 0x44
 8008d82:	4b63      	ldr	r3, [pc, #396]	; (8008f10 <HAL_GPIO_Init+0x324>)
 8008d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008d8a:	60fb      	str	r3, [r7, #12]
 8008d8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008d8e:	4a61      	ldr	r2, [pc, #388]	; (8008f14 <HAL_GPIO_Init+0x328>)
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	089b      	lsrs	r3, r3, #2
 8008d94:	3302      	adds	r3, #2
 8008d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008d9c:	69fb      	ldr	r3, [r7, #28]
 8008d9e:	f003 0303 	and.w	r3, r3, #3
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	220f      	movs	r2, #15
 8008da6:	fa02 f303 	lsl.w	r3, r2, r3
 8008daa:	43db      	mvns	r3, r3
 8008dac:	69ba      	ldr	r2, [r7, #24]
 8008dae:	4013      	ands	r3, r2
 8008db0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a58      	ldr	r2, [pc, #352]	; (8008f18 <HAL_GPIO_Init+0x32c>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d037      	beq.n	8008e2a <HAL_GPIO_Init+0x23e>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4a57      	ldr	r2, [pc, #348]	; (8008f1c <HAL_GPIO_Init+0x330>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d031      	beq.n	8008e26 <HAL_GPIO_Init+0x23a>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	4a56      	ldr	r2, [pc, #344]	; (8008f20 <HAL_GPIO_Init+0x334>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d02b      	beq.n	8008e22 <HAL_GPIO_Init+0x236>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4a55      	ldr	r2, [pc, #340]	; (8008f24 <HAL_GPIO_Init+0x338>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d025      	beq.n	8008e1e <HAL_GPIO_Init+0x232>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	4a54      	ldr	r2, [pc, #336]	; (8008f28 <HAL_GPIO_Init+0x33c>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d01f      	beq.n	8008e1a <HAL_GPIO_Init+0x22e>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	4a53      	ldr	r2, [pc, #332]	; (8008f2c <HAL_GPIO_Init+0x340>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d019      	beq.n	8008e16 <HAL_GPIO_Init+0x22a>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4a52      	ldr	r2, [pc, #328]	; (8008f30 <HAL_GPIO_Init+0x344>)
 8008de6:	4293      	cmp	r3, r2
 8008de8:	d013      	beq.n	8008e12 <HAL_GPIO_Init+0x226>
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	4a51      	ldr	r2, [pc, #324]	; (8008f34 <HAL_GPIO_Init+0x348>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d00d      	beq.n	8008e0e <HAL_GPIO_Init+0x222>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	4a50      	ldr	r2, [pc, #320]	; (8008f38 <HAL_GPIO_Init+0x34c>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d007      	beq.n	8008e0a <HAL_GPIO_Init+0x21e>
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	4a4f      	ldr	r2, [pc, #316]	; (8008f3c <HAL_GPIO_Init+0x350>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d101      	bne.n	8008e06 <HAL_GPIO_Init+0x21a>
 8008e02:	2309      	movs	r3, #9
 8008e04:	e012      	b.n	8008e2c <HAL_GPIO_Init+0x240>
 8008e06:	230a      	movs	r3, #10
 8008e08:	e010      	b.n	8008e2c <HAL_GPIO_Init+0x240>
 8008e0a:	2308      	movs	r3, #8
 8008e0c:	e00e      	b.n	8008e2c <HAL_GPIO_Init+0x240>
 8008e0e:	2307      	movs	r3, #7
 8008e10:	e00c      	b.n	8008e2c <HAL_GPIO_Init+0x240>
 8008e12:	2306      	movs	r3, #6
 8008e14:	e00a      	b.n	8008e2c <HAL_GPIO_Init+0x240>
 8008e16:	2305      	movs	r3, #5
 8008e18:	e008      	b.n	8008e2c <HAL_GPIO_Init+0x240>
 8008e1a:	2304      	movs	r3, #4
 8008e1c:	e006      	b.n	8008e2c <HAL_GPIO_Init+0x240>
 8008e1e:	2303      	movs	r3, #3
 8008e20:	e004      	b.n	8008e2c <HAL_GPIO_Init+0x240>
 8008e22:	2302      	movs	r3, #2
 8008e24:	e002      	b.n	8008e2c <HAL_GPIO_Init+0x240>
 8008e26:	2301      	movs	r3, #1
 8008e28:	e000      	b.n	8008e2c <HAL_GPIO_Init+0x240>
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	69fa      	ldr	r2, [r7, #28]
 8008e2e:	f002 0203 	and.w	r2, r2, #3
 8008e32:	0092      	lsls	r2, r2, #2
 8008e34:	4093      	lsls	r3, r2
 8008e36:	69ba      	ldr	r2, [r7, #24]
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008e3c:	4935      	ldr	r1, [pc, #212]	; (8008f14 <HAL_GPIO_Init+0x328>)
 8008e3e:	69fb      	ldr	r3, [r7, #28]
 8008e40:	089b      	lsrs	r3, r3, #2
 8008e42:	3302      	adds	r3, #2
 8008e44:	69ba      	ldr	r2, [r7, #24]
 8008e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008e4a:	4b3d      	ldr	r3, [pc, #244]	; (8008f40 <HAL_GPIO_Init+0x354>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e50:	693b      	ldr	r3, [r7, #16]
 8008e52:	43db      	mvns	r3, r3
 8008e54:	69ba      	ldr	r2, [r7, #24]
 8008e56:	4013      	ands	r3, r2
 8008e58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d003      	beq.n	8008e6e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008e66:	69ba      	ldr	r2, [r7, #24]
 8008e68:	693b      	ldr	r3, [r7, #16]
 8008e6a:	4313      	orrs	r3, r2
 8008e6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008e6e:	4a34      	ldr	r2, [pc, #208]	; (8008f40 <HAL_GPIO_Init+0x354>)
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008e74:	4b32      	ldr	r3, [pc, #200]	; (8008f40 <HAL_GPIO_Init+0x354>)
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008e7a:	693b      	ldr	r3, [r7, #16]
 8008e7c:	43db      	mvns	r3, r3
 8008e7e:	69ba      	ldr	r2, [r7, #24]
 8008e80:	4013      	ands	r3, r2
 8008e82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d003      	beq.n	8008e98 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008e90:	69ba      	ldr	r2, [r7, #24]
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	4313      	orrs	r3, r2
 8008e96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008e98:	4a29      	ldr	r2, [pc, #164]	; (8008f40 <HAL_GPIO_Init+0x354>)
 8008e9a:	69bb      	ldr	r3, [r7, #24]
 8008e9c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008e9e:	4b28      	ldr	r3, [pc, #160]	; (8008f40 <HAL_GPIO_Init+0x354>)
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	43db      	mvns	r3, r3
 8008ea8:	69ba      	ldr	r2, [r7, #24]
 8008eaa:	4013      	ands	r3, r2
 8008eac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d003      	beq.n	8008ec2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008eba:	69ba      	ldr	r2, [r7, #24]
 8008ebc:	693b      	ldr	r3, [r7, #16]
 8008ebe:	4313      	orrs	r3, r2
 8008ec0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008ec2:	4a1f      	ldr	r2, [pc, #124]	; (8008f40 <HAL_GPIO_Init+0x354>)
 8008ec4:	69bb      	ldr	r3, [r7, #24]
 8008ec6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008ec8:	4b1d      	ldr	r3, [pc, #116]	; (8008f40 <HAL_GPIO_Init+0x354>)
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	43db      	mvns	r3, r3
 8008ed2:	69ba      	ldr	r2, [r7, #24]
 8008ed4:	4013      	ands	r3, r2
 8008ed6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d003      	beq.n	8008eec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008ee4:	69ba      	ldr	r2, [r7, #24]
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008eec:	4a14      	ldr	r2, [pc, #80]	; (8008f40 <HAL_GPIO_Init+0x354>)
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008ef2:	69fb      	ldr	r3, [r7, #28]
 8008ef4:	3301      	adds	r3, #1
 8008ef6:	61fb      	str	r3, [r7, #28]
 8008ef8:	69fb      	ldr	r3, [r7, #28]
 8008efa:	2b0f      	cmp	r3, #15
 8008efc:	f67f ae84 	bls.w	8008c08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008f00:	bf00      	nop
 8008f02:	bf00      	nop
 8008f04:	3724      	adds	r7, #36	; 0x24
 8008f06:	46bd      	mov	sp, r7
 8008f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0c:	4770      	bx	lr
 8008f0e:	bf00      	nop
 8008f10:	40023800 	.word	0x40023800
 8008f14:	40013800 	.word	0x40013800
 8008f18:	40020000 	.word	0x40020000
 8008f1c:	40020400 	.word	0x40020400
 8008f20:	40020800 	.word	0x40020800
 8008f24:	40020c00 	.word	0x40020c00
 8008f28:	40021000 	.word	0x40021000
 8008f2c:	40021400 	.word	0x40021400
 8008f30:	40021800 	.word	0x40021800
 8008f34:	40021c00 	.word	0x40021c00
 8008f38:	40022000 	.word	0x40022000
 8008f3c:	40022400 	.word	0x40022400
 8008f40:	40013c00 	.word	0x40013c00

08008f44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b085      	sub	sp, #20
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
 8008f4c:	460b      	mov	r3, r1
 8008f4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	691a      	ldr	r2, [r3, #16]
 8008f54:	887b      	ldrh	r3, [r7, #2]
 8008f56:	4013      	ands	r3, r2
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d002      	beq.n	8008f62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	73fb      	strb	r3, [r7, #15]
 8008f60:	e001      	b.n	8008f66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008f62:	2300      	movs	r3, #0
 8008f64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3714      	adds	r7, #20
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr

08008f74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b083      	sub	sp, #12
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	460b      	mov	r3, r1
 8008f7e:	807b      	strh	r3, [r7, #2]
 8008f80:	4613      	mov	r3, r2
 8008f82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008f84:	787b      	ldrb	r3, [r7, #1]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d003      	beq.n	8008f92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008f8a:	887a      	ldrh	r2, [r7, #2]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008f90:	e003      	b.n	8008f9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008f92:	887b      	ldrh	r3, [r7, #2]
 8008f94:	041a      	lsls	r2, r3, #16
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	619a      	str	r2, [r3, #24]
}
 8008f9a:	bf00      	nop
 8008f9c:	370c      	adds	r7, #12
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa4:	4770      	bx	lr
	...

08008fa8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	4603      	mov	r3, r0
 8008fb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008fb2:	4b08      	ldr	r3, [pc, #32]	; (8008fd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008fb4:	695a      	ldr	r2, [r3, #20]
 8008fb6:	88fb      	ldrh	r3, [r7, #6]
 8008fb8:	4013      	ands	r3, r2
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d006      	beq.n	8008fcc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008fbe:	4a05      	ldr	r2, [pc, #20]	; (8008fd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008fc0:	88fb      	ldrh	r3, [r7, #6]
 8008fc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008fc4:	88fb      	ldrh	r3, [r7, #6]
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f7fa fcb0 	bl	800392c <HAL_GPIO_EXTI_Callback>
  }
}
 8008fcc:	bf00      	nop
 8008fce:	3708      	adds	r7, #8
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}
 8008fd4:	40013c00 	.word	0x40013c00

08008fd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d101      	bne.n	8008fea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e12b      	b.n	8009242 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ff0:	b2db      	uxtb	r3, r3
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d106      	bne.n	8009004 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008ffe:	6878      	ldr	r0, [r7, #4]
 8009000:	f7f9 fd6a 	bl	8002ad8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2224      	movs	r2, #36	; 0x24
 8009008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	681a      	ldr	r2, [r3, #0]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f022 0201 	bic.w	r2, r2, #1
 800901a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	681a      	ldr	r2, [r3, #0]
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800902a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	681a      	ldr	r2, [r3, #0]
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800903a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800903c:	f002 fe9a 	bl	800bd74 <HAL_RCC_GetPCLK1Freq>
 8009040:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	4a81      	ldr	r2, [pc, #516]	; (800924c <HAL_I2C_Init+0x274>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d807      	bhi.n	800905c <HAL_I2C_Init+0x84>
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	4a80      	ldr	r2, [pc, #512]	; (8009250 <HAL_I2C_Init+0x278>)
 8009050:	4293      	cmp	r3, r2
 8009052:	bf94      	ite	ls
 8009054:	2301      	movls	r3, #1
 8009056:	2300      	movhi	r3, #0
 8009058:	b2db      	uxtb	r3, r3
 800905a:	e006      	b.n	800906a <HAL_I2C_Init+0x92>
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	4a7d      	ldr	r2, [pc, #500]	; (8009254 <HAL_I2C_Init+0x27c>)
 8009060:	4293      	cmp	r3, r2
 8009062:	bf94      	ite	ls
 8009064:	2301      	movls	r3, #1
 8009066:	2300      	movhi	r3, #0
 8009068:	b2db      	uxtb	r3, r3
 800906a:	2b00      	cmp	r3, #0
 800906c:	d001      	beq.n	8009072 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	e0e7      	b.n	8009242 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	4a78      	ldr	r2, [pc, #480]	; (8009258 <HAL_I2C_Init+0x280>)
 8009076:	fba2 2303 	umull	r2, r3, r2, r3
 800907a:	0c9b      	lsrs	r3, r3, #18
 800907c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	68ba      	ldr	r2, [r7, #8]
 800908e:	430a      	orrs	r2, r1
 8009090:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	6a1b      	ldr	r3, [r3, #32]
 8009098:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	4a6a      	ldr	r2, [pc, #424]	; (800924c <HAL_I2C_Init+0x274>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d802      	bhi.n	80090ac <HAL_I2C_Init+0xd4>
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	3301      	adds	r3, #1
 80090aa:	e009      	b.n	80090c0 <HAL_I2C_Init+0xe8>
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80090b2:	fb02 f303 	mul.w	r3, r2, r3
 80090b6:	4a69      	ldr	r2, [pc, #420]	; (800925c <HAL_I2C_Init+0x284>)
 80090b8:	fba2 2303 	umull	r2, r3, r2, r3
 80090bc:	099b      	lsrs	r3, r3, #6
 80090be:	3301      	adds	r3, #1
 80090c0:	687a      	ldr	r2, [r7, #4]
 80090c2:	6812      	ldr	r2, [r2, #0]
 80090c4:	430b      	orrs	r3, r1
 80090c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	69db      	ldr	r3, [r3, #28]
 80090ce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80090d2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	495c      	ldr	r1, [pc, #368]	; (800924c <HAL_I2C_Init+0x274>)
 80090dc:	428b      	cmp	r3, r1
 80090de:	d819      	bhi.n	8009114 <HAL_I2C_Init+0x13c>
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	1e59      	subs	r1, r3, #1
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	005b      	lsls	r3, r3, #1
 80090ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80090ee:	1c59      	adds	r1, r3, #1
 80090f0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80090f4:	400b      	ands	r3, r1
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00a      	beq.n	8009110 <HAL_I2C_Init+0x138>
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	1e59      	subs	r1, r3, #1
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	005b      	lsls	r3, r3, #1
 8009104:	fbb1 f3f3 	udiv	r3, r1, r3
 8009108:	3301      	adds	r3, #1
 800910a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800910e:	e051      	b.n	80091b4 <HAL_I2C_Init+0x1dc>
 8009110:	2304      	movs	r3, #4
 8009112:	e04f      	b.n	80091b4 <HAL_I2C_Init+0x1dc>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d111      	bne.n	8009140 <HAL_I2C_Init+0x168>
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	1e58      	subs	r0, r3, #1
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6859      	ldr	r1, [r3, #4]
 8009124:	460b      	mov	r3, r1
 8009126:	005b      	lsls	r3, r3, #1
 8009128:	440b      	add	r3, r1
 800912a:	fbb0 f3f3 	udiv	r3, r0, r3
 800912e:	3301      	adds	r3, #1
 8009130:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009134:	2b00      	cmp	r3, #0
 8009136:	bf0c      	ite	eq
 8009138:	2301      	moveq	r3, #1
 800913a:	2300      	movne	r3, #0
 800913c:	b2db      	uxtb	r3, r3
 800913e:	e012      	b.n	8009166 <HAL_I2C_Init+0x18e>
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	1e58      	subs	r0, r3, #1
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6859      	ldr	r1, [r3, #4]
 8009148:	460b      	mov	r3, r1
 800914a:	009b      	lsls	r3, r3, #2
 800914c:	440b      	add	r3, r1
 800914e:	0099      	lsls	r1, r3, #2
 8009150:	440b      	add	r3, r1
 8009152:	fbb0 f3f3 	udiv	r3, r0, r3
 8009156:	3301      	adds	r3, #1
 8009158:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800915c:	2b00      	cmp	r3, #0
 800915e:	bf0c      	ite	eq
 8009160:	2301      	moveq	r3, #1
 8009162:	2300      	movne	r3, #0
 8009164:	b2db      	uxtb	r3, r3
 8009166:	2b00      	cmp	r3, #0
 8009168:	d001      	beq.n	800916e <HAL_I2C_Init+0x196>
 800916a:	2301      	movs	r3, #1
 800916c:	e022      	b.n	80091b4 <HAL_I2C_Init+0x1dc>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	689b      	ldr	r3, [r3, #8]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d10e      	bne.n	8009194 <HAL_I2C_Init+0x1bc>
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	1e58      	subs	r0, r3, #1
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6859      	ldr	r1, [r3, #4]
 800917e:	460b      	mov	r3, r1
 8009180:	005b      	lsls	r3, r3, #1
 8009182:	440b      	add	r3, r1
 8009184:	fbb0 f3f3 	udiv	r3, r0, r3
 8009188:	3301      	adds	r3, #1
 800918a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800918e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009192:	e00f      	b.n	80091b4 <HAL_I2C_Init+0x1dc>
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	1e58      	subs	r0, r3, #1
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6859      	ldr	r1, [r3, #4]
 800919c:	460b      	mov	r3, r1
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	440b      	add	r3, r1
 80091a2:	0099      	lsls	r1, r3, #2
 80091a4:	440b      	add	r3, r1
 80091a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80091aa:	3301      	adds	r3, #1
 80091ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80091b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80091b4:	6879      	ldr	r1, [r7, #4]
 80091b6:	6809      	ldr	r1, [r1, #0]
 80091b8:	4313      	orrs	r3, r2
 80091ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	69da      	ldr	r2, [r3, #28]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6a1b      	ldr	r3, [r3, #32]
 80091ce:	431a      	orrs	r2, r3
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	430a      	orrs	r2, r1
 80091d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	689b      	ldr	r3, [r3, #8]
 80091de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80091e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80091e6:	687a      	ldr	r2, [r7, #4]
 80091e8:	6911      	ldr	r1, [r2, #16]
 80091ea:	687a      	ldr	r2, [r7, #4]
 80091ec:	68d2      	ldr	r2, [r2, #12]
 80091ee:	4311      	orrs	r1, r2
 80091f0:	687a      	ldr	r2, [r7, #4]
 80091f2:	6812      	ldr	r2, [r2, #0]
 80091f4:	430b      	orrs	r3, r1
 80091f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	68db      	ldr	r3, [r3, #12]
 80091fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	695a      	ldr	r2, [r3, #20]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	699b      	ldr	r3, [r3, #24]
 800920a:	431a      	orrs	r2, r3
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	430a      	orrs	r2, r1
 8009212:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f042 0201 	orr.w	r2, r2, #1
 8009222:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2200      	movs	r2, #0
 8009228:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2220      	movs	r2, #32
 800922e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2200      	movs	r2, #0
 8009236:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009240:	2300      	movs	r3, #0
}
 8009242:	4618      	mov	r0, r3
 8009244:	3710      	adds	r7, #16
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}
 800924a:	bf00      	nop
 800924c:	000186a0 	.word	0x000186a0
 8009250:	001e847f 	.word	0x001e847f
 8009254:	003d08ff 	.word	0x003d08ff
 8009258:	431bde83 	.word	0x431bde83
 800925c:	10624dd3 	.word	0x10624dd3

08009260 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b088      	sub	sp, #32
 8009264:	af02      	add	r7, sp, #8
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	4608      	mov	r0, r1
 800926a:	4611      	mov	r1, r2
 800926c:	461a      	mov	r2, r3
 800926e:	4603      	mov	r3, r0
 8009270:	817b      	strh	r3, [r7, #10]
 8009272:	460b      	mov	r3, r1
 8009274:	813b      	strh	r3, [r7, #8]
 8009276:	4613      	mov	r3, r2
 8009278:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800927a:	f7ff f901 	bl	8008480 <HAL_GetTick>
 800927e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009286:	b2db      	uxtb	r3, r3
 8009288:	2b20      	cmp	r3, #32
 800928a:	f040 80d9 	bne.w	8009440 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	9300      	str	r3, [sp, #0]
 8009292:	2319      	movs	r3, #25
 8009294:	2201      	movs	r2, #1
 8009296:	496d      	ldr	r1, [pc, #436]	; (800944c <HAL_I2C_Mem_Write+0x1ec>)
 8009298:	68f8      	ldr	r0, [r7, #12]
 800929a:	f000 fcb5 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 800929e:	4603      	mov	r3, r0
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d001      	beq.n	80092a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80092a4:	2302      	movs	r3, #2
 80092a6:	e0cc      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d101      	bne.n	80092b6 <HAL_I2C_Mem_Write+0x56>
 80092b2:	2302      	movs	r3, #2
 80092b4:	e0c5      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2201      	movs	r2, #1
 80092ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f003 0301 	and.w	r3, r3, #1
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d007      	beq.n	80092dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f042 0201 	orr.w	r2, r2, #1
 80092da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	681a      	ldr	r2, [r3, #0]
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80092ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2221      	movs	r2, #33	; 0x21
 80092f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	2240      	movs	r2, #64	; 0x40
 80092f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	2200      	movs	r2, #0
 8009300:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	6a3a      	ldr	r2, [r7, #32]
 8009306:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800930c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009312:	b29a      	uxth	r2, r3
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	4a4d      	ldr	r2, [pc, #308]	; (8009450 <HAL_I2C_Mem_Write+0x1f0>)
 800931c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800931e:	88f8      	ldrh	r0, [r7, #6]
 8009320:	893a      	ldrh	r2, [r7, #8]
 8009322:	8979      	ldrh	r1, [r7, #10]
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	9301      	str	r3, [sp, #4]
 8009328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800932a:	9300      	str	r3, [sp, #0]
 800932c:	4603      	mov	r3, r0
 800932e:	68f8      	ldr	r0, [r7, #12]
 8009330:	f000 faec 	bl	800990c <I2C_RequestMemoryWrite>
 8009334:	4603      	mov	r3, r0
 8009336:	2b00      	cmp	r3, #0
 8009338:	d052      	beq.n	80093e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800933a:	2301      	movs	r3, #1
 800933c:	e081      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800933e:	697a      	ldr	r2, [r7, #20]
 8009340:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009342:	68f8      	ldr	r0, [r7, #12]
 8009344:	f000 fd36 	bl	8009db4 <I2C_WaitOnTXEFlagUntilTimeout>
 8009348:	4603      	mov	r3, r0
 800934a:	2b00      	cmp	r3, #0
 800934c:	d00d      	beq.n	800936a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009352:	2b04      	cmp	r3, #4
 8009354:	d107      	bne.n	8009366 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009364:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009366:	2301      	movs	r3, #1
 8009368:	e06b      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800936e:	781a      	ldrb	r2, [r3, #0]
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800937a:	1c5a      	adds	r2, r3, #1
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009384:	3b01      	subs	r3, #1
 8009386:	b29a      	uxth	r2, r3
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009390:	b29b      	uxth	r3, r3
 8009392:	3b01      	subs	r3, #1
 8009394:	b29a      	uxth	r2, r3
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	695b      	ldr	r3, [r3, #20]
 80093a0:	f003 0304 	and.w	r3, r3, #4
 80093a4:	2b04      	cmp	r3, #4
 80093a6:	d11b      	bne.n	80093e0 <HAL_I2C_Mem_Write+0x180>
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d017      	beq.n	80093e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093b4:	781a      	ldrb	r2, [r3, #0]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c0:	1c5a      	adds	r2, r3, #1
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093ca:	3b01      	subs	r3, #1
 80093cc:	b29a      	uxth	r2, r3
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	3b01      	subs	r3, #1
 80093da:	b29a      	uxth	r2, r3
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d1aa      	bne.n	800933e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093e8:	697a      	ldr	r2, [r7, #20]
 80093ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093ec:	68f8      	ldr	r0, [r7, #12]
 80093ee:	f000 fd22 	bl	8009e36 <I2C_WaitOnBTFFlagUntilTimeout>
 80093f2:	4603      	mov	r3, r0
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d00d      	beq.n	8009414 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093fc:	2b04      	cmp	r3, #4
 80093fe:	d107      	bne.n	8009410 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800940e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009410:	2301      	movs	r3, #1
 8009412:	e016      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009422:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	2220      	movs	r2, #32
 8009428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2200      	movs	r2, #0
 8009430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2200      	movs	r2, #0
 8009438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800943c:	2300      	movs	r3, #0
 800943e:	e000      	b.n	8009442 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8009440:	2302      	movs	r3, #2
  }
}
 8009442:	4618      	mov	r0, r3
 8009444:	3718      	adds	r7, #24
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}
 800944a:	bf00      	nop
 800944c:	00100002 	.word	0x00100002
 8009450:	ffff0000 	.word	0xffff0000

08009454 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b08c      	sub	sp, #48	; 0x30
 8009458:	af02      	add	r7, sp, #8
 800945a:	60f8      	str	r0, [r7, #12]
 800945c:	4608      	mov	r0, r1
 800945e:	4611      	mov	r1, r2
 8009460:	461a      	mov	r2, r3
 8009462:	4603      	mov	r3, r0
 8009464:	817b      	strh	r3, [r7, #10]
 8009466:	460b      	mov	r3, r1
 8009468:	813b      	strh	r3, [r7, #8]
 800946a:	4613      	mov	r3, r2
 800946c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800946e:	f7ff f807 	bl	8008480 <HAL_GetTick>
 8009472:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800947a:	b2db      	uxtb	r3, r3
 800947c:	2b20      	cmp	r3, #32
 800947e:	f040 8208 	bne.w	8009892 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009484:	9300      	str	r3, [sp, #0]
 8009486:	2319      	movs	r3, #25
 8009488:	2201      	movs	r2, #1
 800948a:	497b      	ldr	r1, [pc, #492]	; (8009678 <HAL_I2C_Mem_Read+0x224>)
 800948c:	68f8      	ldr	r0, [r7, #12]
 800948e:	f000 fbbb 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 8009492:	4603      	mov	r3, r0
 8009494:	2b00      	cmp	r3, #0
 8009496:	d001      	beq.n	800949c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8009498:	2302      	movs	r3, #2
 800949a:	e1fb      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d101      	bne.n	80094aa <HAL_I2C_Mem_Read+0x56>
 80094a6:	2302      	movs	r3, #2
 80094a8:	e1f4      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	2201      	movs	r2, #1
 80094ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f003 0301 	and.w	r3, r3, #1
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d007      	beq.n	80094d0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	681a      	ldr	r2, [r3, #0]
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f042 0201 	orr.w	r2, r2, #1
 80094ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	681a      	ldr	r2, [r3, #0]
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80094de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2222      	movs	r2, #34	; 0x22
 80094e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	2240      	movs	r2, #64	; 0x40
 80094ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	2200      	movs	r2, #0
 80094f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8009500:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009506:	b29a      	uxth	r2, r3
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	4a5b      	ldr	r2, [pc, #364]	; (800967c <HAL_I2C_Mem_Read+0x228>)
 8009510:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009512:	88f8      	ldrh	r0, [r7, #6]
 8009514:	893a      	ldrh	r2, [r7, #8]
 8009516:	8979      	ldrh	r1, [r7, #10]
 8009518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800951a:	9301      	str	r3, [sp, #4]
 800951c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800951e:	9300      	str	r3, [sp, #0]
 8009520:	4603      	mov	r3, r0
 8009522:	68f8      	ldr	r0, [r7, #12]
 8009524:	f000 fa88 	bl	8009a38 <I2C_RequestMemoryRead>
 8009528:	4603      	mov	r3, r0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d001      	beq.n	8009532 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800952e:	2301      	movs	r3, #1
 8009530:	e1b0      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009536:	2b00      	cmp	r3, #0
 8009538:	d113      	bne.n	8009562 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800953a:	2300      	movs	r3, #0
 800953c:	623b      	str	r3, [r7, #32]
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	695b      	ldr	r3, [r3, #20]
 8009544:	623b      	str	r3, [r7, #32]
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	699b      	ldr	r3, [r3, #24]
 800954c:	623b      	str	r3, [r7, #32]
 800954e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	681a      	ldr	r2, [r3, #0]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800955e:	601a      	str	r2, [r3, #0]
 8009560:	e184      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009566:	2b01      	cmp	r3, #1
 8009568:	d11b      	bne.n	80095a2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009578:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800957a:	2300      	movs	r3, #0
 800957c:	61fb      	str	r3, [r7, #28]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	695b      	ldr	r3, [r3, #20]
 8009584:	61fb      	str	r3, [r7, #28]
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	699b      	ldr	r3, [r3, #24]
 800958c:	61fb      	str	r3, [r7, #28]
 800958e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	681a      	ldr	r2, [r3, #0]
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800959e:	601a      	str	r2, [r3, #0]
 80095a0:	e164      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095a6:	2b02      	cmp	r3, #2
 80095a8:	d11b      	bne.n	80095e2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	681a      	ldr	r2, [r3, #0]
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80095c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095ca:	2300      	movs	r3, #0
 80095cc:	61bb      	str	r3, [r7, #24]
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	695b      	ldr	r3, [r3, #20]
 80095d4:	61bb      	str	r3, [r7, #24]
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	699b      	ldr	r3, [r3, #24]
 80095dc:	61bb      	str	r3, [r7, #24]
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	e144      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095e2:	2300      	movs	r3, #0
 80095e4:	617b      	str	r3, [r7, #20]
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	695b      	ldr	r3, [r3, #20]
 80095ec:	617b      	str	r3, [r7, #20]
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	699b      	ldr	r3, [r3, #24]
 80095f4:	617b      	str	r3, [r7, #20]
 80095f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80095f8:	e138      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095fe:	2b03      	cmp	r3, #3
 8009600:	f200 80f1 	bhi.w	80097e6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009608:	2b01      	cmp	r3, #1
 800960a:	d123      	bne.n	8009654 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800960c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800960e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	f000 fc51 	bl	8009eb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009616:	4603      	mov	r3, r0
 8009618:	2b00      	cmp	r3, #0
 800961a:	d001      	beq.n	8009620 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800961c:	2301      	movs	r3, #1
 800961e:	e139      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	691a      	ldr	r2, [r3, #16]
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800962a:	b2d2      	uxtb	r2, r2
 800962c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009632:	1c5a      	adds	r2, r3, #1
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800963c:	3b01      	subs	r3, #1
 800963e:	b29a      	uxth	r2, r3
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009648:	b29b      	uxth	r3, r3
 800964a:	3b01      	subs	r3, #1
 800964c:	b29a      	uxth	r2, r3
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009652:	e10b      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009658:	2b02      	cmp	r3, #2
 800965a:	d14e      	bne.n	80096fa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800965c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800965e:	9300      	str	r3, [sp, #0]
 8009660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009662:	2200      	movs	r2, #0
 8009664:	4906      	ldr	r1, [pc, #24]	; (8009680 <HAL_I2C_Mem_Read+0x22c>)
 8009666:	68f8      	ldr	r0, [r7, #12]
 8009668:	f000 face 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 800966c:	4603      	mov	r3, r0
 800966e:	2b00      	cmp	r3, #0
 8009670:	d008      	beq.n	8009684 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	e10e      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
 8009676:	bf00      	nop
 8009678:	00100002 	.word	0x00100002
 800967c:	ffff0000 	.word	0xffff0000
 8009680:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	681a      	ldr	r2, [r3, #0]
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009692:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	691a      	ldr	r2, [r3, #16]
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800969e:	b2d2      	uxtb	r2, r2
 80096a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096a6:	1c5a      	adds	r2, r3, #1
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096b0:	3b01      	subs	r3, #1
 80096b2:	b29a      	uxth	r2, r3
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096bc:	b29b      	uxth	r3, r3
 80096be:	3b01      	subs	r3, #1
 80096c0:	b29a      	uxth	r2, r3
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	691a      	ldr	r2, [r3, #16]
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d0:	b2d2      	uxtb	r2, r2
 80096d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d8:	1c5a      	adds	r2, r3, #1
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096e2:	3b01      	subs	r3, #1
 80096e4:	b29a      	uxth	r2, r3
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	3b01      	subs	r3, #1
 80096f2:	b29a      	uxth	r2, r3
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80096f8:	e0b8      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80096fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096fc:	9300      	str	r3, [sp, #0]
 80096fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009700:	2200      	movs	r2, #0
 8009702:	4966      	ldr	r1, [pc, #408]	; (800989c <HAL_I2C_Mem_Read+0x448>)
 8009704:	68f8      	ldr	r0, [r7, #12]
 8009706:	f000 fa7f 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 800970a:	4603      	mov	r3, r0
 800970c:	2b00      	cmp	r3, #0
 800970e:	d001      	beq.n	8009714 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009710:	2301      	movs	r3, #1
 8009712:	e0bf      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009722:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	691a      	ldr	r2, [r3, #16]
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800972e:	b2d2      	uxtb	r2, r2
 8009730:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009736:	1c5a      	adds	r2, r3, #1
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009740:	3b01      	subs	r3, #1
 8009742:	b29a      	uxth	r2, r3
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800974c:	b29b      	uxth	r3, r3
 800974e:	3b01      	subs	r3, #1
 8009750:	b29a      	uxth	r2, r3
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009758:	9300      	str	r3, [sp, #0]
 800975a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800975c:	2200      	movs	r2, #0
 800975e:	494f      	ldr	r1, [pc, #316]	; (800989c <HAL_I2C_Mem_Read+0x448>)
 8009760:	68f8      	ldr	r0, [r7, #12]
 8009762:	f000 fa51 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 8009766:	4603      	mov	r3, r0
 8009768:	2b00      	cmp	r3, #0
 800976a:	d001      	beq.n	8009770 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800976c:	2301      	movs	r3, #1
 800976e:	e091      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	681a      	ldr	r2, [r3, #0]
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800977e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	691a      	ldr	r2, [r3, #16]
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800978a:	b2d2      	uxtb	r2, r2
 800978c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009792:	1c5a      	adds	r2, r3, #1
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800979c:	3b01      	subs	r3, #1
 800979e:	b29a      	uxth	r2, r3
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	3b01      	subs	r3, #1
 80097ac:	b29a      	uxth	r2, r3
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	691a      	ldr	r2, [r3, #16]
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097bc:	b2d2      	uxtb	r2, r2
 80097be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097c4:	1c5a      	adds	r2, r3, #1
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097ce:	3b01      	subs	r3, #1
 80097d0:	b29a      	uxth	r2, r3
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097da:	b29b      	uxth	r3, r3
 80097dc:	3b01      	subs	r3, #1
 80097de:	b29a      	uxth	r2, r3
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80097e4:	e042      	b.n	800986c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80097e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80097ea:	68f8      	ldr	r0, [r7, #12]
 80097ec:	f000 fb64 	bl	8009eb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80097f0:	4603      	mov	r3, r0
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d001      	beq.n	80097fa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80097f6:	2301      	movs	r3, #1
 80097f8:	e04c      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	691a      	ldr	r2, [r3, #16]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009804:	b2d2      	uxtb	r2, r2
 8009806:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800980c:	1c5a      	adds	r2, r3, #1
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009816:	3b01      	subs	r3, #1
 8009818:	b29a      	uxth	r2, r3
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009822:	b29b      	uxth	r3, r3
 8009824:	3b01      	subs	r3, #1
 8009826:	b29a      	uxth	r2, r3
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	695b      	ldr	r3, [r3, #20]
 8009832:	f003 0304 	and.w	r3, r3, #4
 8009836:	2b04      	cmp	r3, #4
 8009838:	d118      	bne.n	800986c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	691a      	ldr	r2, [r3, #16]
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009844:	b2d2      	uxtb	r2, r2
 8009846:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800984c:	1c5a      	adds	r2, r3, #1
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009856:	3b01      	subs	r3, #1
 8009858:	b29a      	uxth	r2, r3
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009862:	b29b      	uxth	r3, r3
 8009864:	3b01      	subs	r3, #1
 8009866:	b29a      	uxth	r2, r3
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009870:	2b00      	cmp	r3, #0
 8009872:	f47f aec2 	bne.w	80095fa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	2220      	movs	r2, #32
 800987a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2200      	movs	r2, #0
 8009882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	2200      	movs	r2, #0
 800988a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800988e:	2300      	movs	r3, #0
 8009890:	e000      	b.n	8009894 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009892:	2302      	movs	r3, #2
  }
}
 8009894:	4618      	mov	r0, r3
 8009896:	3728      	adds	r7, #40	; 0x28
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}
 800989c:	00010004 	.word	0x00010004

080098a0 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b083      	sub	sp, #12
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098ae:	b2db      	uxtb	r3, r3
 80098b0:	2b20      	cmp	r3, #32
 80098b2:	d124      	bne.n	80098fe <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2228      	movs	r2, #40	; 0x28
 80098b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f003 0301 	and.w	r3, r3, #1
 80098c6:	2b01      	cmp	r3, #1
 80098c8:	d007      	beq.n	80098da <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	681a      	ldr	r2, [r3, #0]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f042 0201 	orr.w	r2, r2, #1
 80098d8:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	681a      	ldr	r2, [r3, #0]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80098e8:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	685a      	ldr	r2, [r3, #4]
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80098f8:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80098fa:	2300      	movs	r3, #0
 80098fc:	e000      	b.n	8009900 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80098fe:	2302      	movs	r3, #2
  }
}
 8009900:	4618      	mov	r0, r3
 8009902:	370c      	adds	r7, #12
 8009904:	46bd      	mov	sp, r7
 8009906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990a:	4770      	bx	lr

0800990c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b088      	sub	sp, #32
 8009910:	af02      	add	r7, sp, #8
 8009912:	60f8      	str	r0, [r7, #12]
 8009914:	4608      	mov	r0, r1
 8009916:	4611      	mov	r1, r2
 8009918:	461a      	mov	r2, r3
 800991a:	4603      	mov	r3, r0
 800991c:	817b      	strh	r3, [r7, #10]
 800991e:	460b      	mov	r3, r1
 8009920:	813b      	strh	r3, [r7, #8]
 8009922:	4613      	mov	r3, r2
 8009924:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	681a      	ldr	r2, [r3, #0]
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009934:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009938:	9300      	str	r3, [sp, #0]
 800993a:	6a3b      	ldr	r3, [r7, #32]
 800993c:	2200      	movs	r2, #0
 800993e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009942:	68f8      	ldr	r0, [r7, #12]
 8009944:	f000 f960 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 8009948:	4603      	mov	r3, r0
 800994a:	2b00      	cmp	r3, #0
 800994c:	d00d      	beq.n	800996a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009958:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800995c:	d103      	bne.n	8009966 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009964:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009966:	2303      	movs	r3, #3
 8009968:	e05f      	b.n	8009a2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800996a:	897b      	ldrh	r3, [r7, #10]
 800996c:	b2db      	uxtb	r3, r3
 800996e:	461a      	mov	r2, r3
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009978:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800997a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800997c:	6a3a      	ldr	r2, [r7, #32]
 800997e:	492d      	ldr	r1, [pc, #180]	; (8009a34 <I2C_RequestMemoryWrite+0x128>)
 8009980:	68f8      	ldr	r0, [r7, #12]
 8009982:	f000 f998 	bl	8009cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009986:	4603      	mov	r3, r0
 8009988:	2b00      	cmp	r3, #0
 800998a:	d001      	beq.n	8009990 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800998c:	2301      	movs	r3, #1
 800998e:	e04c      	b.n	8009a2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009990:	2300      	movs	r3, #0
 8009992:	617b      	str	r3, [r7, #20]
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	695b      	ldr	r3, [r3, #20]
 800999a:	617b      	str	r3, [r7, #20]
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	699b      	ldr	r3, [r3, #24]
 80099a2:	617b      	str	r3, [r7, #20]
 80099a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80099a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099a8:	6a39      	ldr	r1, [r7, #32]
 80099aa:	68f8      	ldr	r0, [r7, #12]
 80099ac:	f000 fa02 	bl	8009db4 <I2C_WaitOnTXEFlagUntilTimeout>
 80099b0:	4603      	mov	r3, r0
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d00d      	beq.n	80099d2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099ba:	2b04      	cmp	r3, #4
 80099bc:	d107      	bne.n	80099ce <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	681a      	ldr	r2, [r3, #0]
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80099cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80099ce:	2301      	movs	r3, #1
 80099d0:	e02b      	b.n	8009a2a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80099d2:	88fb      	ldrh	r3, [r7, #6]
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	d105      	bne.n	80099e4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80099d8:	893b      	ldrh	r3, [r7, #8]
 80099da:	b2da      	uxtb	r2, r3
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	611a      	str	r2, [r3, #16]
 80099e2:	e021      	b.n	8009a28 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80099e4:	893b      	ldrh	r3, [r7, #8]
 80099e6:	0a1b      	lsrs	r3, r3, #8
 80099e8:	b29b      	uxth	r3, r3
 80099ea:	b2da      	uxtb	r2, r3
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80099f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099f4:	6a39      	ldr	r1, [r7, #32]
 80099f6:	68f8      	ldr	r0, [r7, #12]
 80099f8:	f000 f9dc 	bl	8009db4 <I2C_WaitOnTXEFlagUntilTimeout>
 80099fc:	4603      	mov	r3, r0
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d00d      	beq.n	8009a1e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a06:	2b04      	cmp	r3, #4
 8009a08:	d107      	bne.n	8009a1a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a18:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e005      	b.n	8009a2a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009a1e:	893b      	ldrh	r3, [r7, #8]
 8009a20:	b2da      	uxtb	r2, r3
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009a28:	2300      	movs	r3, #0
}
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	3718      	adds	r7, #24
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}
 8009a32:	bf00      	nop
 8009a34:	00010002 	.word	0x00010002

08009a38 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b088      	sub	sp, #32
 8009a3c:	af02      	add	r7, sp, #8
 8009a3e:	60f8      	str	r0, [r7, #12]
 8009a40:	4608      	mov	r0, r1
 8009a42:	4611      	mov	r1, r2
 8009a44:	461a      	mov	r2, r3
 8009a46:	4603      	mov	r3, r0
 8009a48:	817b      	strh	r3, [r7, #10]
 8009a4a:	460b      	mov	r3, r1
 8009a4c:	813b      	strh	r3, [r7, #8]
 8009a4e:	4613      	mov	r3, r2
 8009a50:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	681a      	ldr	r2, [r3, #0]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009a60:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	681a      	ldr	r2, [r3, #0]
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009a70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a74:	9300      	str	r3, [sp, #0]
 8009a76:	6a3b      	ldr	r3, [r7, #32]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009a7e:	68f8      	ldr	r0, [r7, #12]
 8009a80:	f000 f8c2 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 8009a84:	4603      	mov	r3, r0
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d00d      	beq.n	8009aa6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a98:	d103      	bne.n	8009aa2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009aa0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009aa2:	2303      	movs	r3, #3
 8009aa4:	e0aa      	b.n	8009bfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009aa6:	897b      	ldrh	r3, [r7, #10]
 8009aa8:	b2db      	uxtb	r3, r3
 8009aaa:	461a      	mov	r2, r3
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009ab4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ab8:	6a3a      	ldr	r2, [r7, #32]
 8009aba:	4952      	ldr	r1, [pc, #328]	; (8009c04 <I2C_RequestMemoryRead+0x1cc>)
 8009abc:	68f8      	ldr	r0, [r7, #12]
 8009abe:	f000 f8fa 	bl	8009cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d001      	beq.n	8009acc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	e097      	b.n	8009bfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009acc:	2300      	movs	r3, #0
 8009ace:	617b      	str	r3, [r7, #20]
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	695b      	ldr	r3, [r3, #20]
 8009ad6:	617b      	str	r3, [r7, #20]
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	699b      	ldr	r3, [r3, #24]
 8009ade:	617b      	str	r3, [r7, #20]
 8009ae0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009ae2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ae4:	6a39      	ldr	r1, [r7, #32]
 8009ae6:	68f8      	ldr	r0, [r7, #12]
 8009ae8:	f000 f964 	bl	8009db4 <I2C_WaitOnTXEFlagUntilTimeout>
 8009aec:	4603      	mov	r3, r0
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d00d      	beq.n	8009b0e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009af6:	2b04      	cmp	r3, #4
 8009af8:	d107      	bne.n	8009b0a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	681a      	ldr	r2, [r3, #0]
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e076      	b.n	8009bfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009b0e:	88fb      	ldrh	r3, [r7, #6]
 8009b10:	2b01      	cmp	r3, #1
 8009b12:	d105      	bne.n	8009b20 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009b14:	893b      	ldrh	r3, [r7, #8]
 8009b16:	b2da      	uxtb	r2, r3
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	611a      	str	r2, [r3, #16]
 8009b1e:	e021      	b.n	8009b64 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009b20:	893b      	ldrh	r3, [r7, #8]
 8009b22:	0a1b      	lsrs	r3, r3, #8
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	b2da      	uxtb	r2, r3
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b30:	6a39      	ldr	r1, [r7, #32]
 8009b32:	68f8      	ldr	r0, [r7, #12]
 8009b34:	f000 f93e 	bl	8009db4 <I2C_WaitOnTXEFlagUntilTimeout>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d00d      	beq.n	8009b5a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b42:	2b04      	cmp	r3, #4
 8009b44:	d107      	bne.n	8009b56 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	681a      	ldr	r2, [r3, #0]
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009b56:	2301      	movs	r3, #1
 8009b58:	e050      	b.n	8009bfc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009b5a:	893b      	ldrh	r3, [r7, #8]
 8009b5c:	b2da      	uxtb	r2, r3
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b66:	6a39      	ldr	r1, [r7, #32]
 8009b68:	68f8      	ldr	r0, [r7, #12]
 8009b6a:	f000 f923 	bl	8009db4 <I2C_WaitOnTXEFlagUntilTimeout>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d00d      	beq.n	8009b90 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b78:	2b04      	cmp	r3, #4
 8009b7a:	d107      	bne.n	8009b8c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b8a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	e035      	b.n	8009bfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b9e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ba2:	9300      	str	r3, [sp, #0]
 8009ba4:	6a3b      	ldr	r3, [r7, #32]
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009bac:	68f8      	ldr	r0, [r7, #12]
 8009bae:	f000 f82b 	bl	8009c08 <I2C_WaitOnFlagUntilTimeout>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d00d      	beq.n	8009bd4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009bc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009bc6:	d103      	bne.n	8009bd0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009bce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009bd0:	2303      	movs	r3, #3
 8009bd2:	e013      	b.n	8009bfc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009bd4:	897b      	ldrh	r3, [r7, #10]
 8009bd6:	b2db      	uxtb	r3, r3
 8009bd8:	f043 0301 	orr.w	r3, r3, #1
 8009bdc:	b2da      	uxtb	r2, r3
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be6:	6a3a      	ldr	r2, [r7, #32]
 8009be8:	4906      	ldr	r1, [pc, #24]	; (8009c04 <I2C_RequestMemoryRead+0x1cc>)
 8009bea:	68f8      	ldr	r0, [r7, #12]
 8009bec:	f000 f863 	bl	8009cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d001      	beq.n	8009bfa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	e000      	b.n	8009bfc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8009bfa:	2300      	movs	r3, #0
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3718      	adds	r7, #24
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	00010002 	.word	0x00010002

08009c08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b084      	sub	sp, #16
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	60f8      	str	r0, [r7, #12]
 8009c10:	60b9      	str	r1, [r7, #8]
 8009c12:	603b      	str	r3, [r7, #0]
 8009c14:	4613      	mov	r3, r2
 8009c16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c18:	e025      	b.n	8009c66 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c20:	d021      	beq.n	8009c66 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c22:	f7fe fc2d 	bl	8008480 <HAL_GetTick>
 8009c26:	4602      	mov	r2, r0
 8009c28:	69bb      	ldr	r3, [r7, #24]
 8009c2a:	1ad3      	subs	r3, r2, r3
 8009c2c:	683a      	ldr	r2, [r7, #0]
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d302      	bcc.n	8009c38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d116      	bne.n	8009c66 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	2220      	movs	r2, #32
 8009c42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	2200      	movs	r2, #0
 8009c4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c52:	f043 0220 	orr.w	r2, r3, #32
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009c62:	2301      	movs	r3, #1
 8009c64:	e023      	b.n	8009cae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	0c1b      	lsrs	r3, r3, #16
 8009c6a:	b2db      	uxtb	r3, r3
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d10d      	bne.n	8009c8c <I2C_WaitOnFlagUntilTimeout+0x84>
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	695b      	ldr	r3, [r3, #20]
 8009c76:	43da      	mvns	r2, r3
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	4013      	ands	r3, r2
 8009c7c:	b29b      	uxth	r3, r3
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	bf0c      	ite	eq
 8009c82:	2301      	moveq	r3, #1
 8009c84:	2300      	movne	r3, #0
 8009c86:	b2db      	uxtb	r3, r3
 8009c88:	461a      	mov	r2, r3
 8009c8a:	e00c      	b.n	8009ca6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	699b      	ldr	r3, [r3, #24]
 8009c92:	43da      	mvns	r2, r3
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	4013      	ands	r3, r2
 8009c98:	b29b      	uxth	r3, r3
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	bf0c      	ite	eq
 8009c9e:	2301      	moveq	r3, #1
 8009ca0:	2300      	movne	r3, #0
 8009ca2:	b2db      	uxtb	r3, r3
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	79fb      	ldrb	r3, [r7, #7]
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d0b6      	beq.n	8009c1a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009cac:	2300      	movs	r3, #0
}
 8009cae:	4618      	mov	r0, r3
 8009cb0:	3710      	adds	r7, #16
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bd80      	pop	{r7, pc}

08009cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009cb6:	b580      	push	{r7, lr}
 8009cb8:	b084      	sub	sp, #16
 8009cba:	af00      	add	r7, sp, #0
 8009cbc:	60f8      	str	r0, [r7, #12]
 8009cbe:	60b9      	str	r1, [r7, #8]
 8009cc0:	607a      	str	r2, [r7, #4]
 8009cc2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009cc4:	e051      	b.n	8009d6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	695b      	ldr	r3, [r3, #20]
 8009ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009cd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009cd4:	d123      	bne.n	8009d1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	681a      	ldr	r2, [r3, #0]
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009ce4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009cee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	2220      	movs	r2, #32
 8009cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2200      	movs	r2, #0
 8009d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d0a:	f043 0204 	orr.w	r2, r3, #4
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2200      	movs	r2, #0
 8009d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	e046      	b.n	8009dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d24:	d021      	beq.n	8009d6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d26:	f7fe fbab 	bl	8008480 <HAL_GetTick>
 8009d2a:	4602      	mov	r2, r0
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	1ad3      	subs	r3, r2, r3
 8009d30:	687a      	ldr	r2, [r7, #4]
 8009d32:	429a      	cmp	r2, r3
 8009d34:	d302      	bcc.n	8009d3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d116      	bne.n	8009d6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2220      	movs	r2, #32
 8009d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d56:	f043 0220 	orr.w	r2, r3, #32
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	2200      	movs	r2, #0
 8009d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009d66:	2301      	movs	r3, #1
 8009d68:	e020      	b.n	8009dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	0c1b      	lsrs	r3, r3, #16
 8009d6e:	b2db      	uxtb	r3, r3
 8009d70:	2b01      	cmp	r3, #1
 8009d72:	d10c      	bne.n	8009d8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	695b      	ldr	r3, [r3, #20]
 8009d7a:	43da      	mvns	r2, r3
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	4013      	ands	r3, r2
 8009d80:	b29b      	uxth	r3, r3
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	bf14      	ite	ne
 8009d86:	2301      	movne	r3, #1
 8009d88:	2300      	moveq	r3, #0
 8009d8a:	b2db      	uxtb	r3, r3
 8009d8c:	e00b      	b.n	8009da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	699b      	ldr	r3, [r3, #24]
 8009d94:	43da      	mvns	r2, r3
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	4013      	ands	r3, r2
 8009d9a:	b29b      	uxth	r3, r3
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	bf14      	ite	ne
 8009da0:	2301      	movne	r3, #1
 8009da2:	2300      	moveq	r3, #0
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d18d      	bne.n	8009cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009daa:	2300      	movs	r3, #0
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3710      	adds	r7, #16
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b084      	sub	sp, #16
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	60f8      	str	r0, [r7, #12]
 8009dbc:	60b9      	str	r1, [r7, #8]
 8009dbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009dc0:	e02d      	b.n	8009e1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009dc2:	68f8      	ldr	r0, [r7, #12]
 8009dc4:	f000 f8ce 	bl	8009f64 <I2C_IsAcknowledgeFailed>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d001      	beq.n	8009dd2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009dce:	2301      	movs	r3, #1
 8009dd0:	e02d      	b.n	8009e2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dd8:	d021      	beq.n	8009e1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009dda:	f7fe fb51 	bl	8008480 <HAL_GetTick>
 8009dde:	4602      	mov	r2, r0
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	1ad3      	subs	r3, r2, r3
 8009de4:	68ba      	ldr	r2, [r7, #8]
 8009de6:	429a      	cmp	r2, r3
 8009de8:	d302      	bcc.n	8009df0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d116      	bne.n	8009e1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	2200      	movs	r2, #0
 8009df4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2220      	movs	r2, #32
 8009dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2200      	movs	r2, #0
 8009e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e0a:	f043 0220 	orr.w	r2, r3, #32
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	2200      	movs	r2, #0
 8009e16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	e007      	b.n	8009e2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	695b      	ldr	r3, [r3, #20]
 8009e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e28:	2b80      	cmp	r3, #128	; 0x80
 8009e2a:	d1ca      	bne.n	8009dc2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009e2c:	2300      	movs	r3, #0
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3710      	adds	r7, #16
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}

08009e36 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009e36:	b580      	push	{r7, lr}
 8009e38:	b084      	sub	sp, #16
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	60f8      	str	r0, [r7, #12]
 8009e3e:	60b9      	str	r1, [r7, #8]
 8009e40:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009e42:	e02d      	b.n	8009ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009e44:	68f8      	ldr	r0, [r7, #12]
 8009e46:	f000 f88d 	bl	8009f64 <I2C_IsAcknowledgeFailed>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d001      	beq.n	8009e54 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009e50:	2301      	movs	r3, #1
 8009e52:	e02d      	b.n	8009eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e54:	68bb      	ldr	r3, [r7, #8]
 8009e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e5a:	d021      	beq.n	8009ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e5c:	f7fe fb10 	bl	8008480 <HAL_GetTick>
 8009e60:	4602      	mov	r2, r0
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	1ad3      	subs	r3, r2, r3
 8009e66:	68ba      	ldr	r2, [r7, #8]
 8009e68:	429a      	cmp	r2, r3
 8009e6a:	d302      	bcc.n	8009e72 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d116      	bne.n	8009ea0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	2200      	movs	r2, #0
 8009e76:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2220      	movs	r2, #32
 8009e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2200      	movs	r2, #0
 8009e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e8c:	f043 0220 	orr.w	r2, r3, #32
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2200      	movs	r2, #0
 8009e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	e007      	b.n	8009eb0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	695b      	ldr	r3, [r3, #20]
 8009ea6:	f003 0304 	and.w	r3, r3, #4
 8009eaa:	2b04      	cmp	r3, #4
 8009eac:	d1ca      	bne.n	8009e44 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009eae:	2300      	movs	r3, #0
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3710      	adds	r7, #16
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009ec4:	e042      	b.n	8009f4c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	695b      	ldr	r3, [r3, #20]
 8009ecc:	f003 0310 	and.w	r3, r3, #16
 8009ed0:	2b10      	cmp	r3, #16
 8009ed2:	d119      	bne.n	8009f08 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f06f 0210 	mvn.w	r2, #16
 8009edc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	2220      	movs	r2, #32
 8009ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	2200      	movs	r2, #0
 8009ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	2200      	movs	r2, #0
 8009f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009f04:	2301      	movs	r3, #1
 8009f06:	e029      	b.n	8009f5c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f08:	f7fe faba 	bl	8008480 <HAL_GetTick>
 8009f0c:	4602      	mov	r2, r0
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	1ad3      	subs	r3, r2, r3
 8009f12:	68ba      	ldr	r2, [r7, #8]
 8009f14:	429a      	cmp	r2, r3
 8009f16:	d302      	bcc.n	8009f1e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009f18:	68bb      	ldr	r3, [r7, #8]
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d116      	bne.n	8009f4c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	2200      	movs	r2, #0
 8009f22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2220      	movs	r2, #32
 8009f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f38:	f043 0220 	orr.w	r2, r3, #32
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	2200      	movs	r2, #0
 8009f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	e007      	b.n	8009f5c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	695b      	ldr	r3, [r3, #20]
 8009f52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f56:	2b40      	cmp	r3, #64	; 0x40
 8009f58:	d1b5      	bne.n	8009ec6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009f5a:	2300      	movs	r3, #0
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3710      	adds	r7, #16
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b083      	sub	sp, #12
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	695b      	ldr	r3, [r3, #20]
 8009f72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f7a:	d11b      	bne.n	8009fb4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009f84:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2200      	movs	r2, #0
 8009f8a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2220      	movs	r2, #32
 8009f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2200      	movs	r2, #0
 8009f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fa0:	f043 0204 	orr.w	r2, r3, #4
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2200      	movs	r2, #0
 8009fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	e000      	b.n	8009fb6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009fb4:	2300      	movs	r3, #0
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	370c      	adds	r7, #12
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc0:	4770      	bx	lr

08009fc2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009fc2:	b480      	push	{r7}
 8009fc4:	b083      	sub	sp, #12
 8009fc6:	af00      	add	r7, sp, #0
 8009fc8:	6078      	str	r0, [r7, #4]
 8009fca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fd2:	b2db      	uxtb	r3, r3
 8009fd4:	2b20      	cmp	r3, #32
 8009fd6:	d129      	bne.n	800a02c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2224      	movs	r2, #36	; 0x24
 8009fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	681a      	ldr	r2, [r3, #0]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f022 0201 	bic.w	r2, r2, #1
 8009fee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f022 0210 	bic.w	r2, r2, #16
 8009ffe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	683a      	ldr	r2, [r7, #0]
 800a00c:	430a      	orrs	r2, r1
 800a00e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	681a      	ldr	r2, [r3, #0]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f042 0201 	orr.w	r2, r2, #1
 800a01e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2220      	movs	r2, #32
 800a024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a028:	2300      	movs	r3, #0
 800a02a:	e000      	b.n	800a02e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800a02c:	2302      	movs	r3, #2
  }
}
 800a02e:	4618      	mov	r0, r3
 800a030:	370c      	adds	r7, #12
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr

0800a03a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a03a:	b480      	push	{r7}
 800a03c:	b085      	sub	sp, #20
 800a03e:	af00      	add	r7, sp, #0
 800a040:	6078      	str	r0, [r7, #4]
 800a042:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800a044:	2300      	movs	r3, #0
 800a046:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a04e:	b2db      	uxtb	r3, r3
 800a050:	2b20      	cmp	r3, #32
 800a052:	d12a      	bne.n	800a0aa <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2224      	movs	r2, #36	; 0x24
 800a058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f022 0201 	bic.w	r2, r2, #1
 800a06a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a072:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800a074:	89fb      	ldrh	r3, [r7, #14]
 800a076:	f023 030f 	bic.w	r3, r3, #15
 800a07a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	b29a      	uxth	r2, r3
 800a080:	89fb      	ldrh	r3, [r7, #14]
 800a082:	4313      	orrs	r3, r2
 800a084:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	89fa      	ldrh	r2, [r7, #14]
 800a08c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	681a      	ldr	r2, [r3, #0]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f042 0201 	orr.w	r2, r2, #1
 800a09c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	2220      	movs	r2, #32
 800a0a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	e000      	b.n	800a0ac <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800a0aa:	2302      	movs	r3, #2
  }
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3714      	adds	r7, #20
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b6:	4770      	bx	lr

0800a0b8 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b084      	sub	sp, #16
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d101      	bne.n	800a0ca <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800a0c6:	2301      	movs	r3, #1
 800a0c8:	e034      	b.n	800a134 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800a0d2:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f245 5255 	movw	r2, #21845	; 0x5555
 800a0dc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	687a      	ldr	r2, [r7, #4]
 800a0e4:	6852      	ldr	r2, [r2, #4]
 800a0e6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	687a      	ldr	r2, [r7, #4]
 800a0ee:	6892      	ldr	r2, [r2, #8]
 800a0f0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800a0f2:	f7fe f9c5 	bl	8008480 <HAL_GetTick>
 800a0f6:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800a0f8:	e00f      	b.n	800a11a <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800a0fa:	f7fe f9c1 	bl	8008480 <HAL_GetTick>
 800a0fe:	4602      	mov	r2, r0
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	1ad3      	subs	r3, r2, r3
 800a104:	2b31      	cmp	r3, #49	; 0x31
 800a106:	d908      	bls.n	800a11a <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	68db      	ldr	r3, [r3, #12]
 800a10e:	f003 0303 	and.w	r3, r3, #3
 800a112:	2b00      	cmp	r3, #0
 800a114:	d001      	beq.n	800a11a <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800a116:	2303      	movs	r3, #3
 800a118:	e00c      	b.n	800a134 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	f003 0303 	and.w	r3, r3, #3
 800a124:	2b00      	cmp	r3, #0
 800a126:	d1e8      	bne.n	800a0fa <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800a130:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a132:	2300      	movs	r3, #0
}
 800a134:	4618      	mov	r0, r3
 800a136:	3710      	adds	r7, #16
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}

0800a13c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800a14c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a14e:	2300      	movs	r3, #0
}
 800a150:	4618      	mov	r0, r3
 800a152:	370c      	adds	r7, #12
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr

0800a15c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a15c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a15e:	b08f      	sub	sp, #60	; 0x3c
 800a160:	af0a      	add	r7, sp, #40	; 0x28
 800a162:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d101      	bne.n	800a16e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a16a:	2301      	movs	r3, #1
 800a16c:	e10f      	b.n	800a38e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800a17a:	b2db      	uxtb	r3, r3
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d106      	bne.n	800a18e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2200      	movs	r2, #0
 800a184:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f00e feff 	bl	8018f8c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	2203      	movs	r2, #3
 800a192:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a19a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d102      	bne.n	800a1a8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	f004 fe2c 	bl	800ee0a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	603b      	str	r3, [r7, #0]
 800a1b8:	687e      	ldr	r6, [r7, #4]
 800a1ba:	466d      	mov	r5, sp
 800a1bc:	f106 0410 	add.w	r4, r6, #16
 800a1c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a1c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a1c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a1c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a1c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a1cc:	e885 0003 	stmia.w	r5, {r0, r1}
 800a1d0:	1d33      	adds	r3, r6, #4
 800a1d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a1d4:	6838      	ldr	r0, [r7, #0]
 800a1d6:	f004 fd03 	bl	800ebe0 <USB_CoreInit>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d005      	beq.n	800a1ec <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2202      	movs	r2, #2
 800a1e4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	e0d0      	b.n	800a38e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	2100      	movs	r1, #0
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	f004 fe1a 	bl	800ee2c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	73fb      	strb	r3, [r7, #15]
 800a1fc:	e04a      	b.n	800a294 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a1fe:	7bfa      	ldrb	r2, [r7, #15]
 800a200:	6879      	ldr	r1, [r7, #4]
 800a202:	4613      	mov	r3, r2
 800a204:	00db      	lsls	r3, r3, #3
 800a206:	1a9b      	subs	r3, r3, r2
 800a208:	009b      	lsls	r3, r3, #2
 800a20a:	440b      	add	r3, r1
 800a20c:	333d      	adds	r3, #61	; 0x3d
 800a20e:	2201      	movs	r2, #1
 800a210:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a212:	7bfa      	ldrb	r2, [r7, #15]
 800a214:	6879      	ldr	r1, [r7, #4]
 800a216:	4613      	mov	r3, r2
 800a218:	00db      	lsls	r3, r3, #3
 800a21a:	1a9b      	subs	r3, r3, r2
 800a21c:	009b      	lsls	r3, r3, #2
 800a21e:	440b      	add	r3, r1
 800a220:	333c      	adds	r3, #60	; 0x3c
 800a222:	7bfa      	ldrb	r2, [r7, #15]
 800a224:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a226:	7bfa      	ldrb	r2, [r7, #15]
 800a228:	7bfb      	ldrb	r3, [r7, #15]
 800a22a:	b298      	uxth	r0, r3
 800a22c:	6879      	ldr	r1, [r7, #4]
 800a22e:	4613      	mov	r3, r2
 800a230:	00db      	lsls	r3, r3, #3
 800a232:	1a9b      	subs	r3, r3, r2
 800a234:	009b      	lsls	r3, r3, #2
 800a236:	440b      	add	r3, r1
 800a238:	3342      	adds	r3, #66	; 0x42
 800a23a:	4602      	mov	r2, r0
 800a23c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a23e:	7bfa      	ldrb	r2, [r7, #15]
 800a240:	6879      	ldr	r1, [r7, #4]
 800a242:	4613      	mov	r3, r2
 800a244:	00db      	lsls	r3, r3, #3
 800a246:	1a9b      	subs	r3, r3, r2
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	440b      	add	r3, r1
 800a24c:	333f      	adds	r3, #63	; 0x3f
 800a24e:	2200      	movs	r2, #0
 800a250:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a252:	7bfa      	ldrb	r2, [r7, #15]
 800a254:	6879      	ldr	r1, [r7, #4]
 800a256:	4613      	mov	r3, r2
 800a258:	00db      	lsls	r3, r3, #3
 800a25a:	1a9b      	subs	r3, r3, r2
 800a25c:	009b      	lsls	r3, r3, #2
 800a25e:	440b      	add	r3, r1
 800a260:	3344      	adds	r3, #68	; 0x44
 800a262:	2200      	movs	r2, #0
 800a264:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a266:	7bfa      	ldrb	r2, [r7, #15]
 800a268:	6879      	ldr	r1, [r7, #4]
 800a26a:	4613      	mov	r3, r2
 800a26c:	00db      	lsls	r3, r3, #3
 800a26e:	1a9b      	subs	r3, r3, r2
 800a270:	009b      	lsls	r3, r3, #2
 800a272:	440b      	add	r3, r1
 800a274:	3348      	adds	r3, #72	; 0x48
 800a276:	2200      	movs	r2, #0
 800a278:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a27a:	7bfa      	ldrb	r2, [r7, #15]
 800a27c:	6879      	ldr	r1, [r7, #4]
 800a27e:	4613      	mov	r3, r2
 800a280:	00db      	lsls	r3, r3, #3
 800a282:	1a9b      	subs	r3, r3, r2
 800a284:	009b      	lsls	r3, r3, #2
 800a286:	440b      	add	r3, r1
 800a288:	3350      	adds	r3, #80	; 0x50
 800a28a:	2200      	movs	r2, #0
 800a28c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a28e:	7bfb      	ldrb	r3, [r7, #15]
 800a290:	3301      	adds	r3, #1
 800a292:	73fb      	strb	r3, [r7, #15]
 800a294:	7bfa      	ldrb	r2, [r7, #15]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	429a      	cmp	r2, r3
 800a29c:	d3af      	bcc.n	800a1fe <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a29e:	2300      	movs	r3, #0
 800a2a0:	73fb      	strb	r3, [r7, #15]
 800a2a2:	e044      	b.n	800a32e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a2a4:	7bfa      	ldrb	r2, [r7, #15]
 800a2a6:	6879      	ldr	r1, [r7, #4]
 800a2a8:	4613      	mov	r3, r2
 800a2aa:	00db      	lsls	r3, r3, #3
 800a2ac:	1a9b      	subs	r3, r3, r2
 800a2ae:	009b      	lsls	r3, r3, #2
 800a2b0:	440b      	add	r3, r1
 800a2b2:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a2ba:	7bfa      	ldrb	r2, [r7, #15]
 800a2bc:	6879      	ldr	r1, [r7, #4]
 800a2be:	4613      	mov	r3, r2
 800a2c0:	00db      	lsls	r3, r3, #3
 800a2c2:	1a9b      	subs	r3, r3, r2
 800a2c4:	009b      	lsls	r3, r3, #2
 800a2c6:	440b      	add	r3, r1
 800a2c8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800a2cc:	7bfa      	ldrb	r2, [r7, #15]
 800a2ce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a2d0:	7bfa      	ldrb	r2, [r7, #15]
 800a2d2:	6879      	ldr	r1, [r7, #4]
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	00db      	lsls	r3, r3, #3
 800a2d8:	1a9b      	subs	r3, r3, r2
 800a2da:	009b      	lsls	r3, r3, #2
 800a2dc:	440b      	add	r3, r1
 800a2de:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800a2e6:	7bfa      	ldrb	r2, [r7, #15]
 800a2e8:	6879      	ldr	r1, [r7, #4]
 800a2ea:	4613      	mov	r3, r2
 800a2ec:	00db      	lsls	r3, r3, #3
 800a2ee:	1a9b      	subs	r3, r3, r2
 800a2f0:	009b      	lsls	r3, r3, #2
 800a2f2:	440b      	add	r3, r1
 800a2f4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800a2f8:	2200      	movs	r2, #0
 800a2fa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a2fc:	7bfa      	ldrb	r2, [r7, #15]
 800a2fe:	6879      	ldr	r1, [r7, #4]
 800a300:	4613      	mov	r3, r2
 800a302:	00db      	lsls	r3, r3, #3
 800a304:	1a9b      	subs	r3, r3, r2
 800a306:	009b      	lsls	r3, r3, #2
 800a308:	440b      	add	r3, r1
 800a30a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a30e:	2200      	movs	r2, #0
 800a310:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a312:	7bfa      	ldrb	r2, [r7, #15]
 800a314:	6879      	ldr	r1, [r7, #4]
 800a316:	4613      	mov	r3, r2
 800a318:	00db      	lsls	r3, r3, #3
 800a31a:	1a9b      	subs	r3, r3, r2
 800a31c:	009b      	lsls	r3, r3, #2
 800a31e:	440b      	add	r3, r1
 800a320:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800a324:	2200      	movs	r2, #0
 800a326:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a328:	7bfb      	ldrb	r3, [r7, #15]
 800a32a:	3301      	adds	r3, #1
 800a32c:	73fb      	strb	r3, [r7, #15]
 800a32e:	7bfa      	ldrb	r2, [r7, #15]
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	429a      	cmp	r2, r3
 800a336:	d3b5      	bcc.n	800a2a4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	603b      	str	r3, [r7, #0]
 800a33e:	687e      	ldr	r6, [r7, #4]
 800a340:	466d      	mov	r5, sp
 800a342:	f106 0410 	add.w	r4, r6, #16
 800a346:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a348:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a34a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a34c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a34e:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a352:	e885 0003 	stmia.w	r5, {r0, r1}
 800a356:	1d33      	adds	r3, r6, #4
 800a358:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a35a:	6838      	ldr	r0, [r7, #0]
 800a35c:	f004 fdb2 	bl	800eec4 <USB_DevInit>
 800a360:	4603      	mov	r3, r0
 800a362:	2b00      	cmp	r3, #0
 800a364:	d005      	beq.n	800a372 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2202      	movs	r2, #2
 800a36a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800a36e:	2301      	movs	r3, #1
 800a370:	e00d      	b.n	800a38e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2200      	movs	r2, #0
 800a376:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2201      	movs	r2, #1
 800a37e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	4618      	mov	r0, r3
 800a388:	f005 fe2e 	bl	800ffe8 <USB_DevDisconnect>

  return HAL_OK;
 800a38c:	2300      	movs	r3, #0
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3714      	adds	r7, #20
 800a392:	46bd      	mov	sp, r7
 800a394:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a396 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a396:	b580      	push	{r7, lr}
 800a398:	b084      	sub	sp, #16
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d101      	bne.n	800a3b2 <HAL_PCD_Start+0x1c>
 800a3ae:	2302      	movs	r3, #2
 800a3b0:	e020      	b.n	800a3f4 <HAL_PCD_Start+0x5e>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3be:	2b01      	cmp	r3, #1
 800a3c0:	d109      	bne.n	800a3d6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800a3c6:	2b01      	cmp	r3, #1
 800a3c8:	d005      	beq.n	800a3d6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3ce:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4618      	mov	r0, r3
 800a3dc:	f004 fd04 	bl	800ede8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f005 fdde 	bl	800ffa6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800a3f2:	2300      	movs	r3, #0
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3710      	adds	r7, #16
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a3fc:	b590      	push	{r4, r7, lr}
 800a3fe:	b08d      	sub	sp, #52	; 0x34
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a40a:	6a3b      	ldr	r3, [r7, #32]
 800a40c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	4618      	mov	r0, r3
 800a414:	f005 fe9c 	bl	8010150 <USB_GetMode>
 800a418:	4603      	mov	r3, r0
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	f040 839d 	bne.w	800ab5a <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	4618      	mov	r0, r3
 800a426:	f005 fe00 	bl	801002a <USB_ReadInterrupts>
 800a42a:	4603      	mov	r3, r0
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	f000 8393 	beq.w	800ab58 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4618      	mov	r0, r3
 800a438:	f005 fdf7 	bl	801002a <USB_ReadInterrupts>
 800a43c:	4603      	mov	r3, r0
 800a43e:	f003 0302 	and.w	r3, r3, #2
 800a442:	2b02      	cmp	r3, #2
 800a444:	d107      	bne.n	800a456 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	695a      	ldr	r2, [r3, #20]
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f002 0202 	and.w	r2, r2, #2
 800a454:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4618      	mov	r0, r3
 800a45c:	f005 fde5 	bl	801002a <USB_ReadInterrupts>
 800a460:	4603      	mov	r3, r0
 800a462:	f003 0310 	and.w	r3, r3, #16
 800a466:	2b10      	cmp	r3, #16
 800a468:	d161      	bne.n	800a52e <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	699a      	ldr	r2, [r3, #24]
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	f022 0210 	bic.w	r2, r2, #16
 800a478:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800a47a:	6a3b      	ldr	r3, [r7, #32]
 800a47c:	6a1b      	ldr	r3, [r3, #32]
 800a47e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800a480:	69bb      	ldr	r3, [r7, #24]
 800a482:	f003 020f 	and.w	r2, r3, #15
 800a486:	4613      	mov	r3, r2
 800a488:	00db      	lsls	r3, r3, #3
 800a48a:	1a9b      	subs	r3, r3, r2
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800a492:	687a      	ldr	r2, [r7, #4]
 800a494:	4413      	add	r3, r2
 800a496:	3304      	adds	r3, #4
 800a498:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a49a:	69bb      	ldr	r3, [r7, #24]
 800a49c:	0c5b      	lsrs	r3, r3, #17
 800a49e:	f003 030f 	and.w	r3, r3, #15
 800a4a2:	2b02      	cmp	r3, #2
 800a4a4:	d124      	bne.n	800a4f0 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800a4a6:	69ba      	ldr	r2, [r7, #24]
 800a4a8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800a4ac:	4013      	ands	r3, r2
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d035      	beq.n	800a51e <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800a4b6:	69bb      	ldr	r3, [r7, #24]
 800a4b8:	091b      	lsrs	r3, r3, #4
 800a4ba:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a4bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4c0:	b29b      	uxth	r3, r3
 800a4c2:	461a      	mov	r2, r3
 800a4c4:	6a38      	ldr	r0, [r7, #32]
 800a4c6:	f005 fc1c 	bl	800fd02 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	68da      	ldr	r2, [r3, #12]
 800a4ce:	69bb      	ldr	r3, [r7, #24]
 800a4d0:	091b      	lsrs	r3, r3, #4
 800a4d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4d6:	441a      	add	r2, r3
 800a4d8:	697b      	ldr	r3, [r7, #20]
 800a4da:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a4dc:	697b      	ldr	r3, [r7, #20]
 800a4de:	699a      	ldr	r2, [r3, #24]
 800a4e0:	69bb      	ldr	r3, [r7, #24]
 800a4e2:	091b      	lsrs	r3, r3, #4
 800a4e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4e8:	441a      	add	r2, r3
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	619a      	str	r2, [r3, #24]
 800a4ee:	e016      	b.n	800a51e <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800a4f0:	69bb      	ldr	r3, [r7, #24]
 800a4f2:	0c5b      	lsrs	r3, r3, #17
 800a4f4:	f003 030f 	and.w	r3, r3, #15
 800a4f8:	2b06      	cmp	r3, #6
 800a4fa:	d110      	bne.n	800a51e <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a502:	2208      	movs	r2, #8
 800a504:	4619      	mov	r1, r3
 800a506:	6a38      	ldr	r0, [r7, #32]
 800a508:	f005 fbfb 	bl	800fd02 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	699a      	ldr	r2, [r3, #24]
 800a510:	69bb      	ldr	r3, [r7, #24]
 800a512:	091b      	lsrs	r3, r3, #4
 800a514:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a518:	441a      	add	r2, r3
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	699a      	ldr	r2, [r3, #24]
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f042 0210 	orr.w	r2, r2, #16
 800a52c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4618      	mov	r0, r3
 800a534:	f005 fd79 	bl	801002a <USB_ReadInterrupts>
 800a538:	4603      	mov	r3, r0
 800a53a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a53e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a542:	d16e      	bne.n	800a622 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800a544:	2300      	movs	r3, #0
 800a546:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	4618      	mov	r0, r3
 800a54e:	f005 fd7f 	bl	8010050 <USB_ReadDevAllOutEpInterrupt>
 800a552:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800a554:	e062      	b.n	800a61c <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800a556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a558:	f003 0301 	and.w	r3, r3, #1
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d057      	beq.n	800a610 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a566:	b2d2      	uxtb	r2, r2
 800a568:	4611      	mov	r1, r2
 800a56a:	4618      	mov	r0, r3
 800a56c:	f005 fda4 	bl	80100b8 <USB_ReadDevOutEPInterrupt>
 800a570:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	f003 0301 	and.w	r3, r3, #1
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d00c      	beq.n	800a596 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800a57c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a57e:	015a      	lsls	r2, r3, #5
 800a580:	69fb      	ldr	r3, [r7, #28]
 800a582:	4413      	add	r3, r2
 800a584:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a588:	461a      	mov	r2, r3
 800a58a:	2301      	movs	r3, #1
 800a58c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800a58e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f000 fdb1 	bl	800b0f8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	f003 0308 	and.w	r3, r3, #8
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d00c      	beq.n	800a5ba <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800a5a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a2:	015a      	lsls	r2, r3, #5
 800a5a4:	69fb      	ldr	r3, [r7, #28]
 800a5a6:	4413      	add	r3, r2
 800a5a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	2308      	movs	r3, #8
 800a5b0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800a5b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f000 feab 	bl	800b310 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	f003 0310 	and.w	r3, r3, #16
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d008      	beq.n	800a5d6 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a5c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5c6:	015a      	lsls	r2, r3, #5
 800a5c8:	69fb      	ldr	r3, [r7, #28]
 800a5ca:	4413      	add	r3, r2
 800a5cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5d0:	461a      	mov	r2, r3
 800a5d2:	2310      	movs	r3, #16
 800a5d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a5d6:	693b      	ldr	r3, [r7, #16]
 800a5d8:	f003 0320 	and.w	r3, r3, #32
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d008      	beq.n	800a5f2 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a5e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5e2:	015a      	lsls	r2, r3, #5
 800a5e4:	69fb      	ldr	r3, [r7, #28]
 800a5e6:	4413      	add	r3, r2
 800a5e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	2320      	movs	r3, #32
 800a5f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d009      	beq.n	800a610 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a5fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5fe:	015a      	lsls	r2, r3, #5
 800a600:	69fb      	ldr	r3, [r7, #28]
 800a602:	4413      	add	r3, r2
 800a604:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a608:	461a      	mov	r2, r3
 800a60a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a60e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800a610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a612:	3301      	adds	r3, #1
 800a614:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800a616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a618:	085b      	lsrs	r3, r3, #1
 800a61a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800a61c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d199      	bne.n	800a556 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4618      	mov	r0, r3
 800a628:	f005 fcff 	bl	801002a <USB_ReadInterrupts>
 800a62c:	4603      	mov	r3, r0
 800a62e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a632:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a636:	f040 80c0 	bne.w	800a7ba <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	4618      	mov	r0, r3
 800a640:	f005 fd20 	bl	8010084 <USB_ReadDevAllInEpInterrupt>
 800a644:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800a646:	2300      	movs	r3, #0
 800a648:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800a64a:	e0b2      	b.n	800a7b2 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a64c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a64e:	f003 0301 	and.w	r3, r3, #1
 800a652:	2b00      	cmp	r3, #0
 800a654:	f000 80a7 	beq.w	800a7a6 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a65e:	b2d2      	uxtb	r2, r2
 800a660:	4611      	mov	r1, r2
 800a662:	4618      	mov	r0, r3
 800a664:	f005 fd46 	bl	80100f4 <USB_ReadDevInEPInterrupt>
 800a668:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	f003 0301 	and.w	r3, r3, #1
 800a670:	2b00      	cmp	r3, #0
 800a672:	d057      	beq.n	800a724 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a676:	f003 030f 	and.w	r3, r3, #15
 800a67a:	2201      	movs	r2, #1
 800a67c:	fa02 f303 	lsl.w	r3, r2, r3
 800a680:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a682:	69fb      	ldr	r3, [r7, #28]
 800a684:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a688:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	43db      	mvns	r3, r3
 800a68e:	69f9      	ldr	r1, [r7, #28]
 800a690:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a694:	4013      	ands	r3, r2
 800a696:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a69a:	015a      	lsls	r2, r3, #5
 800a69c:	69fb      	ldr	r3, [r7, #28]
 800a69e:	4413      	add	r3, r2
 800a6a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6a4:	461a      	mov	r2, r3
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	691b      	ldr	r3, [r3, #16]
 800a6ae:	2b01      	cmp	r3, #1
 800a6b0:	d132      	bne.n	800a718 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800a6b2:	6879      	ldr	r1, [r7, #4]
 800a6b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a6b6:	4613      	mov	r3, r2
 800a6b8:	00db      	lsls	r3, r3, #3
 800a6ba:	1a9b      	subs	r3, r3, r2
 800a6bc:	009b      	lsls	r3, r3, #2
 800a6be:	440b      	add	r3, r1
 800a6c0:	3348      	adds	r3, #72	; 0x48
 800a6c2:	6819      	ldr	r1, [r3, #0]
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a6c8:	4613      	mov	r3, r2
 800a6ca:	00db      	lsls	r3, r3, #3
 800a6cc:	1a9b      	subs	r3, r3, r2
 800a6ce:	009b      	lsls	r3, r3, #2
 800a6d0:	4403      	add	r3, r0
 800a6d2:	3344      	adds	r3, #68	; 0x44
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	4419      	add	r1, r3
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a6dc:	4613      	mov	r3, r2
 800a6de:	00db      	lsls	r3, r3, #3
 800a6e0:	1a9b      	subs	r3, r3, r2
 800a6e2:	009b      	lsls	r3, r3, #2
 800a6e4:	4403      	add	r3, r0
 800a6e6:	3348      	adds	r3, #72	; 0x48
 800a6e8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800a6ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d113      	bne.n	800a718 <HAL_PCD_IRQHandler+0x31c>
 800a6f0:	6879      	ldr	r1, [r7, #4]
 800a6f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a6f4:	4613      	mov	r3, r2
 800a6f6:	00db      	lsls	r3, r3, #3
 800a6f8:	1a9b      	subs	r3, r3, r2
 800a6fa:	009b      	lsls	r3, r3, #2
 800a6fc:	440b      	add	r3, r1
 800a6fe:	3350      	adds	r3, #80	; 0x50
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d108      	bne.n	800a718 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6818      	ldr	r0, [r3, #0]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a710:	461a      	mov	r2, r3
 800a712:	2101      	movs	r1, #1
 800a714:	f005 fd4e 	bl	80101b4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a71a:	b2db      	uxtb	r3, r3
 800a71c:	4619      	mov	r1, r3
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	f00e fcc3 	bl	80190aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a724:	693b      	ldr	r3, [r7, #16]
 800a726:	f003 0308 	and.w	r3, r3, #8
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d008      	beq.n	800a740 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a72e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a730:	015a      	lsls	r2, r3, #5
 800a732:	69fb      	ldr	r3, [r7, #28]
 800a734:	4413      	add	r3, r2
 800a736:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a73a:	461a      	mov	r2, r3
 800a73c:	2308      	movs	r3, #8
 800a73e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	f003 0310 	and.w	r3, r3, #16
 800a746:	2b00      	cmp	r3, #0
 800a748:	d008      	beq.n	800a75c <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a74a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a74c:	015a      	lsls	r2, r3, #5
 800a74e:	69fb      	ldr	r3, [r7, #28]
 800a750:	4413      	add	r3, r2
 800a752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a756:	461a      	mov	r2, r3
 800a758:	2310      	movs	r3, #16
 800a75a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a75c:	693b      	ldr	r3, [r7, #16]
 800a75e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a762:	2b00      	cmp	r3, #0
 800a764:	d008      	beq.n	800a778 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a768:	015a      	lsls	r2, r3, #5
 800a76a:	69fb      	ldr	r3, [r7, #28]
 800a76c:	4413      	add	r3, r2
 800a76e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a772:	461a      	mov	r2, r3
 800a774:	2340      	movs	r3, #64	; 0x40
 800a776:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	f003 0302 	and.w	r3, r3, #2
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d008      	beq.n	800a794 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a784:	015a      	lsls	r2, r3, #5
 800a786:	69fb      	ldr	r3, [r7, #28]
 800a788:	4413      	add	r3, r2
 800a78a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a78e:	461a      	mov	r2, r3
 800a790:	2302      	movs	r3, #2
 800a792:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d003      	beq.n	800a7a6 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800a79e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f000 fc1b 	bl	800afdc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800a7a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a8:	3301      	adds	r3, #1
 800a7aa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800a7ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7ae:	085b      	lsrs	r3, r3, #1
 800a7b0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800a7b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	f47f af49 	bne.w	800a64c <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f005 fc33 	bl	801002a <USB_ReadInterrupts>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a7ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a7ce:	d122      	bne.n	800a816 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a7d0:	69fb      	ldr	r3, [r7, #28]
 800a7d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	69fa      	ldr	r2, [r7, #28]
 800a7da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a7de:	f023 0301 	bic.w	r3, r3, #1
 800a7e2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800a7ea:	2b01      	cmp	r3, #1
 800a7ec:	d108      	bne.n	800a800 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a7f6:	2100      	movs	r1, #0
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f000 fe27 	bl	800b44c <HAL_PCDEx_LPM_Callback>
 800a7fe:	e002      	b.n	800a806 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f00e fcc9 	bl	8019198 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	695a      	ldr	r2, [r3, #20]
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800a814:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	4618      	mov	r0, r3
 800a81c:	f005 fc05 	bl	801002a <USB_ReadInterrupts>
 800a820:	4603      	mov	r3, r0
 800a822:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a826:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a82a:	d112      	bne.n	800a852 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a82c:	69fb      	ldr	r3, [r7, #28]
 800a82e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a832:	689b      	ldr	r3, [r3, #8]
 800a834:	f003 0301 	and.w	r3, r3, #1
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d102      	bne.n	800a842 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a83c:	6878      	ldr	r0, [r7, #4]
 800a83e:	f00e fc85 	bl	801914c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	695a      	ldr	r2, [r3, #20]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800a850:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	4618      	mov	r0, r3
 800a858:	f005 fbe7 	bl	801002a <USB_ReadInterrupts>
 800a85c:	4603      	mov	r3, r0
 800a85e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a862:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a866:	f040 80c7 	bne.w	800a9f8 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a86a:	69fb      	ldr	r3, [r7, #28]
 800a86c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	69fa      	ldr	r2, [r7, #28]
 800a874:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a878:	f023 0301 	bic.w	r3, r3, #1
 800a87c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	2110      	movs	r1, #16
 800a884:	4618      	mov	r0, r3
 800a886:	f004 fc81 	bl	800f18c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a88a:	2300      	movs	r3, #0
 800a88c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a88e:	e056      	b.n	800a93e <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800a890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a892:	015a      	lsls	r2, r3, #5
 800a894:	69fb      	ldr	r3, [r7, #28]
 800a896:	4413      	add	r3, r2
 800a898:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a89c:	461a      	mov	r2, r3
 800a89e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a8a2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a8a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8a6:	015a      	lsls	r2, r3, #5
 800a8a8:	69fb      	ldr	r3, [r7, #28]
 800a8aa:	4413      	add	r3, r2
 800a8ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a8b4:	0151      	lsls	r1, r2, #5
 800a8b6:	69fa      	ldr	r2, [r7, #28]
 800a8b8:	440a      	add	r2, r1
 800a8ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8be:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a8c2:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a8c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8c6:	015a      	lsls	r2, r3, #5
 800a8c8:	69fb      	ldr	r3, [r7, #28]
 800a8ca:	4413      	add	r3, r2
 800a8cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a8d4:	0151      	lsls	r1, r2, #5
 800a8d6:	69fa      	ldr	r2, [r7, #28]
 800a8d8:	440a      	add	r2, r1
 800a8da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8de:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a8e2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a8e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8e6:	015a      	lsls	r2, r3, #5
 800a8e8:	69fb      	ldr	r3, [r7, #28]
 800a8ea:	4413      	add	r3, r2
 800a8ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8f0:	461a      	mov	r2, r3
 800a8f2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a8f6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a8f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8fa:	015a      	lsls	r2, r3, #5
 800a8fc:	69fb      	ldr	r3, [r7, #28]
 800a8fe:	4413      	add	r3, r2
 800a900:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a908:	0151      	lsls	r1, r2, #5
 800a90a:	69fa      	ldr	r2, [r7, #28]
 800a90c:	440a      	add	r2, r1
 800a90e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a912:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a916:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a91a:	015a      	lsls	r2, r3, #5
 800a91c:	69fb      	ldr	r3, [r7, #28]
 800a91e:	4413      	add	r3, r2
 800a920:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a928:	0151      	lsls	r1, r2, #5
 800a92a:	69fa      	ldr	r2, [r7, #28]
 800a92c:	440a      	add	r2, r1
 800a92e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a932:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a936:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a93a:	3301      	adds	r3, #1
 800a93c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	685b      	ldr	r3, [r3, #4]
 800a942:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a944:	429a      	cmp	r2, r3
 800a946:	d3a3      	bcc.n	800a890 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a948:	69fb      	ldr	r3, [r7, #28]
 800a94a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a94e:	69db      	ldr	r3, [r3, #28]
 800a950:	69fa      	ldr	r2, [r7, #28]
 800a952:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a956:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800a95a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a960:	2b00      	cmp	r3, #0
 800a962:	d016      	beq.n	800a992 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a964:	69fb      	ldr	r3, [r7, #28]
 800a966:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a96a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a96e:	69fa      	ldr	r2, [r7, #28]
 800a970:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a974:	f043 030b 	orr.w	r3, r3, #11
 800a978:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800a97c:	69fb      	ldr	r3, [r7, #28]
 800a97e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a984:	69fa      	ldr	r2, [r7, #28]
 800a986:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a98a:	f043 030b 	orr.w	r3, r3, #11
 800a98e:	6453      	str	r3, [r2, #68]	; 0x44
 800a990:	e015      	b.n	800a9be <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800a992:	69fb      	ldr	r3, [r7, #28]
 800a994:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a998:	695b      	ldr	r3, [r3, #20]
 800a99a:	69fa      	ldr	r2, [r7, #28]
 800a99c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a9a4:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800a9a8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800a9aa:	69fb      	ldr	r3, [r7, #28]
 800a9ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9b0:	691b      	ldr	r3, [r3, #16]
 800a9b2:	69fa      	ldr	r2, [r7, #28]
 800a9b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9b8:	f043 030b 	orr.w	r3, r3, #11
 800a9bc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800a9be:	69fb      	ldr	r3, [r7, #28]
 800a9c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	69fa      	ldr	r2, [r7, #28]
 800a9c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a9cc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a9d0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6818      	ldr	r0, [r3, #0]
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	691b      	ldr	r3, [r3, #16]
 800a9da:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800a9e2:	461a      	mov	r2, r3
 800a9e4:	f005 fbe6 	bl	80101b4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	695a      	ldr	r2, [r3, #20]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800a9f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	f005 fb14 	bl	801002a <USB_ReadInterrupts>
 800aa02:	4603      	mov	r3, r0
 800aa04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800aa08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa0c:	d124      	bne.n	800aa58 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	4618      	mov	r0, r3
 800aa14:	f005 fbaa 	bl	801016c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f004 fc12 	bl	800f246 <USB_GetDevSpeed>
 800aa22:	4603      	mov	r3, r0
 800aa24:	461a      	mov	r2, r3
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681c      	ldr	r4, [r3, #0]
 800aa2e:	f001 f995 	bl	800bd5c <HAL_RCC_GetHCLKFreq>
 800aa32:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800aa38:	b2db      	uxtb	r3, r3
 800aa3a:	461a      	mov	r2, r3
 800aa3c:	4620      	mov	r0, r4
 800aa3e:	f004 f931 	bl	800eca4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	f00e fb59 	bl	80190fa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	695a      	ldr	r2, [r3, #20]
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800aa56:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f005 fae4 	bl	801002a <USB_ReadInterrupts>
 800aa62:	4603      	mov	r3, r0
 800aa64:	f003 0308 	and.w	r3, r3, #8
 800aa68:	2b08      	cmp	r3, #8
 800aa6a:	d10a      	bne.n	800aa82 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800aa6c:	6878      	ldr	r0, [r7, #4]
 800aa6e:	f00e fb36 	bl	80190de <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	695a      	ldr	r2, [r3, #20]
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f002 0208 	and.w	r2, r2, #8
 800aa80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	4618      	mov	r0, r3
 800aa88:	f005 facf 	bl	801002a <USB_ReadInterrupts>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aa92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aa96:	d10f      	bne.n	800aab8 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800aa98:	2300      	movs	r3, #0
 800aa9a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800aa9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa9e:	b2db      	uxtb	r3, r3
 800aaa0:	4619      	mov	r1, r3
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f00e fb98 	bl	80191d8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	695a      	ldr	r2, [r3, #20]
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800aab6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4618      	mov	r0, r3
 800aabe:	f005 fab4 	bl	801002a <USB_ReadInterrupts>
 800aac2:	4603      	mov	r3, r0
 800aac4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aac8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aacc:	d10f      	bne.n	800aaee <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800aace:	2300      	movs	r3, #0
 800aad0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800aad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aad4:	b2db      	uxtb	r3, r3
 800aad6:	4619      	mov	r1, r3
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f00e fb6b 	bl	80191b4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	695a      	ldr	r2, [r3, #20]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800aaec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f005 fa99 	bl	801002a <USB_ReadInterrupts>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800aafe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab02:	d10a      	bne.n	800ab1a <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f00e fb79 	bl	80191fc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	695a      	ldr	r2, [r3, #20]
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800ab18:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f005 fa83 	bl	801002a <USB_ReadInterrupts>
 800ab24:	4603      	mov	r3, r0
 800ab26:	f003 0304 	and.w	r3, r3, #4
 800ab2a:	2b04      	cmp	r3, #4
 800ab2c:	d115      	bne.n	800ab5a <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	685b      	ldr	r3, [r3, #4]
 800ab34:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800ab36:	69bb      	ldr	r3, [r7, #24]
 800ab38:	f003 0304 	and.w	r3, r3, #4
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d002      	beq.n	800ab46 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800ab40:	6878      	ldr	r0, [r7, #4]
 800ab42:	f00e fb69 	bl	8019218 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	6859      	ldr	r1, [r3, #4]
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	69ba      	ldr	r2, [r7, #24]
 800ab52:	430a      	orrs	r2, r1
 800ab54:	605a      	str	r2, [r3, #4]
 800ab56:	e000      	b.n	800ab5a <HAL_PCD_IRQHandler+0x75e>
      return;
 800ab58:	bf00      	nop
    }
  }
}
 800ab5a:	3734      	adds	r7, #52	; 0x34
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bd90      	pop	{r4, r7, pc}

0800ab60 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b082      	sub	sp, #8
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
 800ab68:	460b      	mov	r3, r1
 800ab6a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800ab72:	2b01      	cmp	r3, #1
 800ab74:	d101      	bne.n	800ab7a <HAL_PCD_SetAddress+0x1a>
 800ab76:	2302      	movs	r3, #2
 800ab78:	e013      	b.n	800aba2 <HAL_PCD_SetAddress+0x42>
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2201      	movs	r2, #1
 800ab7e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	78fa      	ldrb	r2, [r7, #3]
 800ab86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	78fa      	ldrb	r2, [r7, #3]
 800ab90:	4611      	mov	r1, r2
 800ab92:	4618      	mov	r0, r3
 800ab94:	f005 f9e1 	bl	800ff5a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800aba0:	2300      	movs	r3, #0
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3708      	adds	r7, #8
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}

0800abaa <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800abaa:	b580      	push	{r7, lr}
 800abac:	b084      	sub	sp, #16
 800abae:	af00      	add	r7, sp, #0
 800abb0:	6078      	str	r0, [r7, #4]
 800abb2:	4608      	mov	r0, r1
 800abb4:	4611      	mov	r1, r2
 800abb6:	461a      	mov	r2, r3
 800abb8:	4603      	mov	r3, r0
 800abba:	70fb      	strb	r3, [r7, #3]
 800abbc:	460b      	mov	r3, r1
 800abbe:	803b      	strh	r3, [r7, #0]
 800abc0:	4613      	mov	r3, r2
 800abc2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800abc4:	2300      	movs	r3, #0
 800abc6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800abc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	da0f      	bge.n	800abf0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800abd0:	78fb      	ldrb	r3, [r7, #3]
 800abd2:	f003 020f 	and.w	r2, r3, #15
 800abd6:	4613      	mov	r3, r2
 800abd8:	00db      	lsls	r3, r3, #3
 800abda:	1a9b      	subs	r3, r3, r2
 800abdc:	009b      	lsls	r3, r3, #2
 800abde:	3338      	adds	r3, #56	; 0x38
 800abe0:	687a      	ldr	r2, [r7, #4]
 800abe2:	4413      	add	r3, r2
 800abe4:	3304      	adds	r3, #4
 800abe6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	2201      	movs	r2, #1
 800abec:	705a      	strb	r2, [r3, #1]
 800abee:	e00f      	b.n	800ac10 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800abf0:	78fb      	ldrb	r3, [r7, #3]
 800abf2:	f003 020f 	and.w	r2, r3, #15
 800abf6:	4613      	mov	r3, r2
 800abf8:	00db      	lsls	r3, r3, #3
 800abfa:	1a9b      	subs	r3, r3, r2
 800abfc:	009b      	lsls	r3, r3, #2
 800abfe:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ac02:	687a      	ldr	r2, [r7, #4]
 800ac04:	4413      	add	r3, r2
 800ac06:	3304      	adds	r3, #4
 800ac08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800ac10:	78fb      	ldrb	r3, [r7, #3]
 800ac12:	f003 030f 	and.w	r3, r3, #15
 800ac16:	b2da      	uxtb	r2, r3
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800ac1c:	883a      	ldrh	r2, [r7, #0]
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	78ba      	ldrb	r2, [r7, #2]
 800ac26:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	785b      	ldrb	r3, [r3, #1]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d004      	beq.n	800ac3a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	b29a      	uxth	r2, r3
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800ac3a:	78bb      	ldrb	r3, [r7, #2]
 800ac3c:	2b02      	cmp	r3, #2
 800ac3e:	d102      	bne.n	800ac46 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2200      	movs	r2, #0
 800ac44:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800ac4c:	2b01      	cmp	r3, #1
 800ac4e:	d101      	bne.n	800ac54 <HAL_PCD_EP_Open+0xaa>
 800ac50:	2302      	movs	r3, #2
 800ac52:	e00e      	b.n	800ac72 <HAL_PCD_EP_Open+0xc8>
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2201      	movs	r2, #1
 800ac58:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	68f9      	ldr	r1, [r7, #12]
 800ac62:	4618      	mov	r0, r3
 800ac64:	f004 fb14 	bl	800f290 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800ac70:	7afb      	ldrb	r3, [r7, #11]
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	3710      	adds	r7, #16
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}

0800ac7a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ac7a:	b580      	push	{r7, lr}
 800ac7c:	b084      	sub	sp, #16
 800ac7e:	af00      	add	r7, sp, #0
 800ac80:	6078      	str	r0, [r7, #4]
 800ac82:	460b      	mov	r3, r1
 800ac84:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ac86:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	da0f      	bge.n	800acae <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ac8e:	78fb      	ldrb	r3, [r7, #3]
 800ac90:	f003 020f 	and.w	r2, r3, #15
 800ac94:	4613      	mov	r3, r2
 800ac96:	00db      	lsls	r3, r3, #3
 800ac98:	1a9b      	subs	r3, r3, r2
 800ac9a:	009b      	lsls	r3, r3, #2
 800ac9c:	3338      	adds	r3, #56	; 0x38
 800ac9e:	687a      	ldr	r2, [r7, #4]
 800aca0:	4413      	add	r3, r2
 800aca2:	3304      	adds	r3, #4
 800aca4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	2201      	movs	r2, #1
 800acaa:	705a      	strb	r2, [r3, #1]
 800acac:	e00f      	b.n	800acce <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800acae:	78fb      	ldrb	r3, [r7, #3]
 800acb0:	f003 020f 	and.w	r2, r3, #15
 800acb4:	4613      	mov	r3, r2
 800acb6:	00db      	lsls	r3, r3, #3
 800acb8:	1a9b      	subs	r3, r3, r2
 800acba:	009b      	lsls	r3, r3, #2
 800acbc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800acc0:	687a      	ldr	r2, [r7, #4]
 800acc2:	4413      	add	r3, r2
 800acc4:	3304      	adds	r3, #4
 800acc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	2200      	movs	r2, #0
 800accc:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800acce:	78fb      	ldrb	r3, [r7, #3]
 800acd0:	f003 030f 	and.w	r3, r3, #15
 800acd4:	b2da      	uxtb	r2, r3
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800ace0:	2b01      	cmp	r3, #1
 800ace2:	d101      	bne.n	800ace8 <HAL_PCD_EP_Close+0x6e>
 800ace4:	2302      	movs	r3, #2
 800ace6:	e00e      	b.n	800ad06 <HAL_PCD_EP_Close+0x8c>
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2201      	movs	r2, #1
 800acec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	68f9      	ldr	r1, [r7, #12]
 800acf6:	4618      	mov	r0, r3
 800acf8:	f004 fb52 	bl	800f3a0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2200      	movs	r2, #0
 800ad00:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800ad04:	2300      	movs	r3, #0
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	3710      	adds	r7, #16
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}

0800ad0e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ad0e:	b580      	push	{r7, lr}
 800ad10:	b086      	sub	sp, #24
 800ad12:	af00      	add	r7, sp, #0
 800ad14:	60f8      	str	r0, [r7, #12]
 800ad16:	607a      	str	r2, [r7, #4]
 800ad18:	603b      	str	r3, [r7, #0]
 800ad1a:	460b      	mov	r3, r1
 800ad1c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ad1e:	7afb      	ldrb	r3, [r7, #11]
 800ad20:	f003 020f 	and.w	r2, r3, #15
 800ad24:	4613      	mov	r3, r2
 800ad26:	00db      	lsls	r3, r3, #3
 800ad28:	1a9b      	subs	r3, r3, r2
 800ad2a:	009b      	lsls	r3, r3, #2
 800ad2c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ad30:	68fa      	ldr	r2, [r7, #12]
 800ad32:	4413      	add	r3, r2
 800ad34:	3304      	adds	r3, #4
 800ad36:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ad38:	697b      	ldr	r3, [r7, #20]
 800ad3a:	687a      	ldr	r2, [r7, #4]
 800ad3c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	683a      	ldr	r2, [r7, #0]
 800ad42:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	2200      	movs	r2, #0
 800ad48:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ad50:	7afb      	ldrb	r3, [r7, #11]
 800ad52:	f003 030f 	and.w	r3, r3, #15
 800ad56:	b2da      	uxtb	r2, r3
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	691b      	ldr	r3, [r3, #16]
 800ad60:	2b01      	cmp	r3, #1
 800ad62:	d102      	bne.n	800ad6a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800ad64:	687a      	ldr	r2, [r7, #4]
 800ad66:	697b      	ldr	r3, [r7, #20]
 800ad68:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ad6a:	7afb      	ldrb	r3, [r7, #11]
 800ad6c:	f003 030f 	and.w	r3, r3, #15
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d109      	bne.n	800ad88 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	6818      	ldr	r0, [r3, #0]
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	691b      	ldr	r3, [r3, #16]
 800ad7c:	b2db      	uxtb	r3, r3
 800ad7e:	461a      	mov	r2, r3
 800ad80:	6979      	ldr	r1, [r7, #20]
 800ad82:	f004 fe2d 	bl	800f9e0 <USB_EP0StartXfer>
 800ad86:	e008      	b.n	800ad9a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	6818      	ldr	r0, [r3, #0]
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	691b      	ldr	r3, [r3, #16]
 800ad90:	b2db      	uxtb	r3, r3
 800ad92:	461a      	mov	r2, r3
 800ad94:	6979      	ldr	r1, [r7, #20]
 800ad96:	f004 fbdf 	bl	800f558 <USB_EPStartXfer>
  }

  return HAL_OK;
 800ad9a:	2300      	movs	r3, #0
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	3718      	adds	r7, #24
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd80      	pop	{r7, pc}

0800ada4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ada4:	b480      	push	{r7}
 800ada6:	b083      	sub	sp, #12
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	460b      	mov	r3, r1
 800adae:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800adb0:	78fb      	ldrb	r3, [r7, #3]
 800adb2:	f003 020f 	and.w	r2, r3, #15
 800adb6:	6879      	ldr	r1, [r7, #4]
 800adb8:	4613      	mov	r3, r2
 800adba:	00db      	lsls	r3, r3, #3
 800adbc:	1a9b      	subs	r3, r3, r2
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	440b      	add	r3, r1
 800adc2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800adc6:	681b      	ldr	r3, [r3, #0]
}
 800adc8:	4618      	mov	r0, r3
 800adca:	370c      	adds	r7, #12
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b086      	sub	sp, #24
 800add8:	af00      	add	r7, sp, #0
 800adda:	60f8      	str	r0, [r7, #12]
 800addc:	607a      	str	r2, [r7, #4]
 800adde:	603b      	str	r3, [r7, #0]
 800ade0:	460b      	mov	r3, r1
 800ade2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ade4:	7afb      	ldrb	r3, [r7, #11]
 800ade6:	f003 020f 	and.w	r2, r3, #15
 800adea:	4613      	mov	r3, r2
 800adec:	00db      	lsls	r3, r3, #3
 800adee:	1a9b      	subs	r3, r3, r2
 800adf0:	009b      	lsls	r3, r3, #2
 800adf2:	3338      	adds	r3, #56	; 0x38
 800adf4:	68fa      	ldr	r2, [r7, #12]
 800adf6:	4413      	add	r3, r2
 800adf8:	3304      	adds	r3, #4
 800adfa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	687a      	ldr	r2, [r7, #4]
 800ae00:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	683a      	ldr	r2, [r7, #0]
 800ae06:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800ae0e:	697b      	ldr	r3, [r7, #20]
 800ae10:	2201      	movs	r2, #1
 800ae12:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ae14:	7afb      	ldrb	r3, [r7, #11]
 800ae16:	f003 030f 	and.w	r3, r3, #15
 800ae1a:	b2da      	uxtb	r2, r3
 800ae1c:	697b      	ldr	r3, [r7, #20]
 800ae1e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	691b      	ldr	r3, [r3, #16]
 800ae24:	2b01      	cmp	r3, #1
 800ae26:	d102      	bne.n	800ae2e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800ae28:	687a      	ldr	r2, [r7, #4]
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ae2e:	7afb      	ldrb	r3, [r7, #11]
 800ae30:	f003 030f 	and.w	r3, r3, #15
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d109      	bne.n	800ae4c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	6818      	ldr	r0, [r3, #0]
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	691b      	ldr	r3, [r3, #16]
 800ae40:	b2db      	uxtb	r3, r3
 800ae42:	461a      	mov	r2, r3
 800ae44:	6979      	ldr	r1, [r7, #20]
 800ae46:	f004 fdcb 	bl	800f9e0 <USB_EP0StartXfer>
 800ae4a:	e008      	b.n	800ae5e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	6818      	ldr	r0, [r3, #0]
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	691b      	ldr	r3, [r3, #16]
 800ae54:	b2db      	uxtb	r3, r3
 800ae56:	461a      	mov	r2, r3
 800ae58:	6979      	ldr	r1, [r7, #20]
 800ae5a:	f004 fb7d 	bl	800f558 <USB_EPStartXfer>
  }

  return HAL_OK;
 800ae5e:	2300      	movs	r3, #0
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	3718      	adds	r7, #24
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}

0800ae68 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b084      	sub	sp, #16
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
 800ae70:	460b      	mov	r3, r1
 800ae72:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ae74:	78fb      	ldrb	r3, [r7, #3]
 800ae76:	f003 020f 	and.w	r2, r3, #15
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	685b      	ldr	r3, [r3, #4]
 800ae7e:	429a      	cmp	r2, r3
 800ae80:	d901      	bls.n	800ae86 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800ae82:	2301      	movs	r3, #1
 800ae84:	e050      	b.n	800af28 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ae86:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	da0f      	bge.n	800aeae <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae8e:	78fb      	ldrb	r3, [r7, #3]
 800ae90:	f003 020f 	and.w	r2, r3, #15
 800ae94:	4613      	mov	r3, r2
 800ae96:	00db      	lsls	r3, r3, #3
 800ae98:	1a9b      	subs	r3, r3, r2
 800ae9a:	009b      	lsls	r3, r3, #2
 800ae9c:	3338      	adds	r3, #56	; 0x38
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	4413      	add	r3, r2
 800aea2:	3304      	adds	r3, #4
 800aea4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	2201      	movs	r2, #1
 800aeaa:	705a      	strb	r2, [r3, #1]
 800aeac:	e00d      	b.n	800aeca <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800aeae:	78fa      	ldrb	r2, [r7, #3]
 800aeb0:	4613      	mov	r3, r2
 800aeb2:	00db      	lsls	r3, r3, #3
 800aeb4:	1a9b      	subs	r3, r3, r2
 800aeb6:	009b      	lsls	r3, r3, #2
 800aeb8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	4413      	add	r3, r2
 800aec0:	3304      	adds	r3, #4
 800aec2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	2200      	movs	r2, #0
 800aec8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	2201      	movs	r2, #1
 800aece:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800aed0:	78fb      	ldrb	r3, [r7, #3]
 800aed2:	f003 030f 	and.w	r3, r3, #15
 800aed6:	b2da      	uxtb	r2, r3
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800aee2:	2b01      	cmp	r3, #1
 800aee4:	d101      	bne.n	800aeea <HAL_PCD_EP_SetStall+0x82>
 800aee6:	2302      	movs	r3, #2
 800aee8:	e01e      	b.n	800af28 <HAL_PCD_EP_SetStall+0xc0>
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	2201      	movs	r2, #1
 800aeee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	68f9      	ldr	r1, [r7, #12]
 800aef8:	4618      	mov	r0, r3
 800aefa:	f004 ff5a 	bl	800fdb2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800aefe:	78fb      	ldrb	r3, [r7, #3]
 800af00:	f003 030f 	and.w	r3, r3, #15
 800af04:	2b00      	cmp	r3, #0
 800af06:	d10a      	bne.n	800af1e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6818      	ldr	r0, [r3, #0]
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	691b      	ldr	r3, [r3, #16]
 800af10:	b2d9      	uxtb	r1, r3
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800af18:	461a      	mov	r2, r3
 800af1a:	f005 f94b 	bl	80101b4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	2200      	movs	r2, #0
 800af22:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800af26:	2300      	movs	r3, #0
}
 800af28:	4618      	mov	r0, r3
 800af2a:	3710      	adds	r7, #16
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}

0800af30 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b084      	sub	sp, #16
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
 800af38:	460b      	mov	r3, r1
 800af3a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800af3c:	78fb      	ldrb	r3, [r7, #3]
 800af3e:	f003 020f 	and.w	r2, r3, #15
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	685b      	ldr	r3, [r3, #4]
 800af46:	429a      	cmp	r2, r3
 800af48:	d901      	bls.n	800af4e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800af4a:	2301      	movs	r3, #1
 800af4c:	e042      	b.n	800afd4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800af4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800af52:	2b00      	cmp	r3, #0
 800af54:	da0f      	bge.n	800af76 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af56:	78fb      	ldrb	r3, [r7, #3]
 800af58:	f003 020f 	and.w	r2, r3, #15
 800af5c:	4613      	mov	r3, r2
 800af5e:	00db      	lsls	r3, r3, #3
 800af60:	1a9b      	subs	r3, r3, r2
 800af62:	009b      	lsls	r3, r3, #2
 800af64:	3338      	adds	r3, #56	; 0x38
 800af66:	687a      	ldr	r2, [r7, #4]
 800af68:	4413      	add	r3, r2
 800af6a:	3304      	adds	r3, #4
 800af6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	2201      	movs	r2, #1
 800af72:	705a      	strb	r2, [r3, #1]
 800af74:	e00f      	b.n	800af96 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800af76:	78fb      	ldrb	r3, [r7, #3]
 800af78:	f003 020f 	and.w	r2, r3, #15
 800af7c:	4613      	mov	r3, r2
 800af7e:	00db      	lsls	r3, r3, #3
 800af80:	1a9b      	subs	r3, r3, r2
 800af82:	009b      	lsls	r3, r3, #2
 800af84:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800af88:	687a      	ldr	r2, [r7, #4]
 800af8a:	4413      	add	r3, r2
 800af8c:	3304      	adds	r3, #4
 800af8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	2200      	movs	r2, #0
 800af94:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	2200      	movs	r2, #0
 800af9a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800af9c:	78fb      	ldrb	r3, [r7, #3]
 800af9e:	f003 030f 	and.w	r3, r3, #15
 800afa2:	b2da      	uxtb	r2, r3
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800afae:	2b01      	cmp	r3, #1
 800afb0:	d101      	bne.n	800afb6 <HAL_PCD_EP_ClrStall+0x86>
 800afb2:	2302      	movs	r3, #2
 800afb4:	e00e      	b.n	800afd4 <HAL_PCD_EP_ClrStall+0xa4>
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	2201      	movs	r2, #1
 800afba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	68f9      	ldr	r1, [r7, #12]
 800afc4:	4618      	mov	r0, r3
 800afc6:	f004 ff62 	bl	800fe8e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	2200      	movs	r2, #0
 800afce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800afd2:	2300      	movs	r3, #0
}
 800afd4:	4618      	mov	r0, r3
 800afd6:	3710      	adds	r7, #16
 800afd8:	46bd      	mov	sp, r7
 800afda:	bd80      	pop	{r7, pc}

0800afdc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b08a      	sub	sp, #40	; 0x28
 800afe0:	af02      	add	r7, sp, #8
 800afe2:	6078      	str	r0, [r7, #4]
 800afe4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afec:	697b      	ldr	r3, [r7, #20]
 800afee:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800aff0:	683a      	ldr	r2, [r7, #0]
 800aff2:	4613      	mov	r3, r2
 800aff4:	00db      	lsls	r3, r3, #3
 800aff6:	1a9b      	subs	r3, r3, r2
 800aff8:	009b      	lsls	r3, r3, #2
 800affa:	3338      	adds	r3, #56	; 0x38
 800affc:	687a      	ldr	r2, [r7, #4]
 800affe:	4413      	add	r3, r2
 800b000:	3304      	adds	r3, #4
 800b002:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	699a      	ldr	r2, [r3, #24]
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	695b      	ldr	r3, [r3, #20]
 800b00c:	429a      	cmp	r2, r3
 800b00e:	d901      	bls.n	800b014 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800b010:	2301      	movs	r3, #1
 800b012:	e06c      	b.n	800b0ee <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	695a      	ldr	r2, [r3, #20]
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	699b      	ldr	r3, [r3, #24]
 800b01c:	1ad3      	subs	r3, r2, r3
 800b01e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	689b      	ldr	r3, [r3, #8]
 800b024:	69fa      	ldr	r2, [r7, #28]
 800b026:	429a      	cmp	r2, r3
 800b028:	d902      	bls.n	800b030 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	689b      	ldr	r3, [r3, #8]
 800b02e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800b030:	69fb      	ldr	r3, [r7, #28]
 800b032:	3303      	adds	r3, #3
 800b034:	089b      	lsrs	r3, r3, #2
 800b036:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b038:	e02b      	b.n	800b092 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	695a      	ldr	r2, [r3, #20]
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	699b      	ldr	r3, [r3, #24]
 800b042:	1ad3      	subs	r3, r2, r3
 800b044:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	689b      	ldr	r3, [r3, #8]
 800b04a:	69fa      	ldr	r2, [r7, #28]
 800b04c:	429a      	cmp	r2, r3
 800b04e:	d902      	bls.n	800b056 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	689b      	ldr	r3, [r3, #8]
 800b054:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800b056:	69fb      	ldr	r3, [r7, #28]
 800b058:	3303      	adds	r3, #3
 800b05a:	089b      	lsrs	r3, r3, #2
 800b05c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	68d9      	ldr	r1, [r3, #12]
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	b2da      	uxtb	r2, r3
 800b066:	69fb      	ldr	r3, [r7, #28]
 800b068:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b06e:	b2db      	uxtb	r3, r3
 800b070:	9300      	str	r3, [sp, #0]
 800b072:	4603      	mov	r3, r0
 800b074:	6978      	ldr	r0, [r7, #20]
 800b076:	f004 fe06 	bl	800fc86 <USB_WritePacket>

    ep->xfer_buff  += len;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	68da      	ldr	r2, [r3, #12]
 800b07e:	69fb      	ldr	r3, [r7, #28]
 800b080:	441a      	add	r2, r3
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	699a      	ldr	r2, [r3, #24]
 800b08a:	69fb      	ldr	r3, [r7, #28]
 800b08c:	441a      	add	r2, r3
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	015a      	lsls	r2, r3, #5
 800b096:	693b      	ldr	r3, [r7, #16]
 800b098:	4413      	add	r3, r2
 800b09a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b09e:	699b      	ldr	r3, [r3, #24]
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	69ba      	ldr	r2, [r7, #24]
 800b0a4:	429a      	cmp	r2, r3
 800b0a6:	d809      	bhi.n	800b0bc <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	699a      	ldr	r2, [r3, #24]
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b0b0:	429a      	cmp	r2, r3
 800b0b2:	d203      	bcs.n	800b0bc <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	695b      	ldr	r3, [r3, #20]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d1be      	bne.n	800b03a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	695a      	ldr	r2, [r3, #20]
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	699b      	ldr	r3, [r3, #24]
 800b0c4:	429a      	cmp	r2, r3
 800b0c6:	d811      	bhi.n	800b0ec <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	f003 030f 	and.w	r3, r3, #15
 800b0ce:	2201      	movs	r2, #1
 800b0d0:	fa02 f303 	lsl.w	r3, r2, r3
 800b0d4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b0d6:	693b      	ldr	r3, [r7, #16]
 800b0d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b0dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b0de:	68bb      	ldr	r3, [r7, #8]
 800b0e0:	43db      	mvns	r3, r3
 800b0e2:	6939      	ldr	r1, [r7, #16]
 800b0e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b0e8:	4013      	ands	r3, r2
 800b0ea:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800b0ec:	2300      	movs	r3, #0
}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	3720      	adds	r7, #32
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}
	...

0800b0f8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b086      	sub	sp, #24
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
 800b100:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b10c:	697b      	ldr	r3, [r7, #20]
 800b10e:	333c      	adds	r3, #60	; 0x3c
 800b110:	3304      	adds	r3, #4
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	015a      	lsls	r2, r3, #5
 800b11a:	693b      	ldr	r3, [r7, #16]
 800b11c:	4413      	add	r3, r2
 800b11e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b122:	689b      	ldr	r3, [r3, #8]
 800b124:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	691b      	ldr	r3, [r3, #16]
 800b12a:	2b01      	cmp	r3, #1
 800b12c:	f040 80a0 	bne.w	800b270 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800b130:	68bb      	ldr	r3, [r7, #8]
 800b132:	f003 0308 	and.w	r3, r3, #8
 800b136:	2b00      	cmp	r3, #0
 800b138:	d015      	beq.n	800b166 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	4a72      	ldr	r2, [pc, #456]	; (800b308 <PCD_EP_OutXfrComplete_int+0x210>)
 800b13e:	4293      	cmp	r3, r2
 800b140:	f240 80dd 	bls.w	800b2fe <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b144:	68bb      	ldr	r3, [r7, #8]
 800b146:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	f000 80d7 	beq.w	800b2fe <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	015a      	lsls	r2, r3, #5
 800b154:	693b      	ldr	r3, [r7, #16]
 800b156:	4413      	add	r3, r2
 800b158:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b15c:	461a      	mov	r2, r3
 800b15e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b162:	6093      	str	r3, [r2, #8]
 800b164:	e0cb      	b.n	800b2fe <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	f003 0320 	and.w	r3, r3, #32
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d009      	beq.n	800b184 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	015a      	lsls	r2, r3, #5
 800b174:	693b      	ldr	r3, [r7, #16]
 800b176:	4413      	add	r3, r2
 800b178:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b17c:	461a      	mov	r2, r3
 800b17e:	2320      	movs	r3, #32
 800b180:	6093      	str	r3, [r2, #8]
 800b182:	e0bc      	b.n	800b2fe <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800b184:	68bb      	ldr	r3, [r7, #8]
 800b186:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	f040 80b7 	bne.w	800b2fe <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	4a5d      	ldr	r2, [pc, #372]	; (800b308 <PCD_EP_OutXfrComplete_int+0x210>)
 800b194:	4293      	cmp	r3, r2
 800b196:	d90f      	bls.n	800b1b8 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d00a      	beq.n	800b1b8 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	015a      	lsls	r2, r3, #5
 800b1a6:	693b      	ldr	r3, [r7, #16]
 800b1a8:	4413      	add	r3, r2
 800b1aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1ae:	461a      	mov	r2, r3
 800b1b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b1b4:	6093      	str	r3, [r2, #8]
 800b1b6:	e0a2      	b.n	800b2fe <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800b1b8:	6879      	ldr	r1, [r7, #4]
 800b1ba:	683a      	ldr	r2, [r7, #0]
 800b1bc:	4613      	mov	r3, r2
 800b1be:	00db      	lsls	r3, r3, #3
 800b1c0:	1a9b      	subs	r3, r3, r2
 800b1c2:	009b      	lsls	r3, r3, #2
 800b1c4:	440b      	add	r3, r1
 800b1c6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800b1ca:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	0159      	lsls	r1, r3, #5
 800b1d0:	693b      	ldr	r3, [r7, #16]
 800b1d2:	440b      	add	r3, r1
 800b1d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1d8:	691b      	ldr	r3, [r3, #16]
 800b1da:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800b1de:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	683a      	ldr	r2, [r7, #0]
 800b1e4:	4613      	mov	r3, r2
 800b1e6:	00db      	lsls	r3, r3, #3
 800b1e8:	1a9b      	subs	r3, r3, r2
 800b1ea:	009b      	lsls	r3, r3, #2
 800b1ec:	4403      	add	r3, r0
 800b1ee:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800b1f2:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800b1f4:	6879      	ldr	r1, [r7, #4]
 800b1f6:	683a      	ldr	r2, [r7, #0]
 800b1f8:	4613      	mov	r3, r2
 800b1fa:	00db      	lsls	r3, r3, #3
 800b1fc:	1a9b      	subs	r3, r3, r2
 800b1fe:	009b      	lsls	r3, r3, #2
 800b200:	440b      	add	r3, r1
 800b202:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b206:	6819      	ldr	r1, [r3, #0]
 800b208:	6878      	ldr	r0, [r7, #4]
 800b20a:	683a      	ldr	r2, [r7, #0]
 800b20c:	4613      	mov	r3, r2
 800b20e:	00db      	lsls	r3, r3, #3
 800b210:	1a9b      	subs	r3, r3, r2
 800b212:	009b      	lsls	r3, r3, #2
 800b214:	4403      	add	r3, r0
 800b216:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	4419      	add	r1, r3
 800b21e:	6878      	ldr	r0, [r7, #4]
 800b220:	683a      	ldr	r2, [r7, #0]
 800b222:	4613      	mov	r3, r2
 800b224:	00db      	lsls	r3, r3, #3
 800b226:	1a9b      	subs	r3, r3, r2
 800b228:	009b      	lsls	r3, r3, #2
 800b22a:	4403      	add	r3, r0
 800b22c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b230:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d114      	bne.n	800b262 <PCD_EP_OutXfrComplete_int+0x16a>
 800b238:	6879      	ldr	r1, [r7, #4]
 800b23a:	683a      	ldr	r2, [r7, #0]
 800b23c:	4613      	mov	r3, r2
 800b23e:	00db      	lsls	r3, r3, #3
 800b240:	1a9b      	subs	r3, r3, r2
 800b242:	009b      	lsls	r3, r3, #2
 800b244:	440b      	add	r3, r1
 800b246:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d108      	bne.n	800b262 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	6818      	ldr	r0, [r3, #0]
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800b25a:	461a      	mov	r2, r3
 800b25c:	2101      	movs	r1, #1
 800b25e:	f004 ffa9 	bl	80101b4 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b262:	683b      	ldr	r3, [r7, #0]
 800b264:	b2db      	uxtb	r3, r3
 800b266:	4619      	mov	r1, r3
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f00d ff03 	bl	8019074 <HAL_PCD_DataOutStageCallback>
 800b26e:	e046      	b.n	800b2fe <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	4a26      	ldr	r2, [pc, #152]	; (800b30c <PCD_EP_OutXfrComplete_int+0x214>)
 800b274:	4293      	cmp	r3, r2
 800b276:	d124      	bne.n	800b2c2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d00a      	beq.n	800b298 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	015a      	lsls	r2, r3, #5
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	4413      	add	r3, r2
 800b28a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b28e:	461a      	mov	r2, r3
 800b290:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b294:	6093      	str	r3, [r2, #8]
 800b296:	e032      	b.n	800b2fe <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	f003 0320 	and.w	r3, r3, #32
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d008      	beq.n	800b2b4 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	015a      	lsls	r2, r3, #5
 800b2a6:	693b      	ldr	r3, [r7, #16]
 800b2a8:	4413      	add	r3, r2
 800b2aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2ae:	461a      	mov	r2, r3
 800b2b0:	2320      	movs	r3, #32
 800b2b2:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	b2db      	uxtb	r3, r3
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f00d feda 	bl	8019074 <HAL_PCD_DataOutStageCallback>
 800b2c0:	e01d      	b.n	800b2fe <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d114      	bne.n	800b2f2 <PCD_EP_OutXfrComplete_int+0x1fa>
 800b2c8:	6879      	ldr	r1, [r7, #4]
 800b2ca:	683a      	ldr	r2, [r7, #0]
 800b2cc:	4613      	mov	r3, r2
 800b2ce:	00db      	lsls	r3, r3, #3
 800b2d0:	1a9b      	subs	r3, r3, r2
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	440b      	add	r3, r1
 800b2d6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d108      	bne.n	800b2f2 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	6818      	ldr	r0, [r3, #0]
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800b2ea:	461a      	mov	r2, r3
 800b2ec:	2100      	movs	r1, #0
 800b2ee:	f004 ff61 	bl	80101b4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	b2db      	uxtb	r3, r3
 800b2f6:	4619      	mov	r1, r3
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	f00d febb 	bl	8019074 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800b2fe:	2300      	movs	r3, #0
}
 800b300:	4618      	mov	r0, r3
 800b302:	3718      	adds	r7, #24
 800b304:	46bd      	mov	sp, r7
 800b306:	bd80      	pop	{r7, pc}
 800b308:	4f54300a 	.word	0x4f54300a
 800b30c:	4f54310a 	.word	0x4f54310a

0800b310 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b086      	sub	sp, #24
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b324:	697b      	ldr	r3, [r7, #20]
 800b326:	333c      	adds	r3, #60	; 0x3c
 800b328:	3304      	adds	r3, #4
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	015a      	lsls	r2, r3, #5
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	4413      	add	r3, r2
 800b336:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b33a:	689b      	ldr	r3, [r3, #8]
 800b33c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	4a15      	ldr	r2, [pc, #84]	; (800b398 <PCD_EP_OutSetupPacket_int+0x88>)
 800b342:	4293      	cmp	r3, r2
 800b344:	d90e      	bls.n	800b364 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b346:	68bb      	ldr	r3, [r7, #8]
 800b348:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d009      	beq.n	800b364 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b350:	683b      	ldr	r3, [r7, #0]
 800b352:	015a      	lsls	r2, r3, #5
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	4413      	add	r3, r2
 800b358:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b35c:	461a      	mov	r2, r3
 800b35e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b362:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f00d fe73 	bl	8019050 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	4a0a      	ldr	r2, [pc, #40]	; (800b398 <PCD_EP_OutSetupPacket_int+0x88>)
 800b36e:	4293      	cmp	r3, r2
 800b370:	d90c      	bls.n	800b38c <PCD_EP_OutSetupPacket_int+0x7c>
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	691b      	ldr	r3, [r3, #16]
 800b376:	2b01      	cmp	r3, #1
 800b378:	d108      	bne.n	800b38c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6818      	ldr	r0, [r3, #0]
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800b384:	461a      	mov	r2, r3
 800b386:	2101      	movs	r1, #1
 800b388:	f004 ff14 	bl	80101b4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800b38c:	2300      	movs	r3, #0
}
 800b38e:	4618      	mov	r0, r3
 800b390:	3718      	adds	r7, #24
 800b392:	46bd      	mov	sp, r7
 800b394:	bd80      	pop	{r7, pc}
 800b396:	bf00      	nop
 800b398:	4f54300a 	.word	0x4f54300a

0800b39c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b085      	sub	sp, #20
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	460b      	mov	r3, r1
 800b3a6:	70fb      	strb	r3, [r7, #3]
 800b3a8:	4613      	mov	r3, r2
 800b3aa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3b2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800b3b4:	78fb      	ldrb	r3, [r7, #3]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d107      	bne.n	800b3ca <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b3ba:	883b      	ldrh	r3, [r7, #0]
 800b3bc:	0419      	lsls	r1, r3, #16
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	68ba      	ldr	r2, [r7, #8]
 800b3c4:	430a      	orrs	r2, r1
 800b3c6:	629a      	str	r2, [r3, #40]	; 0x28
 800b3c8:	e028      	b.n	800b41c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3d0:	0c1b      	lsrs	r3, r3, #16
 800b3d2:	68ba      	ldr	r2, [r7, #8]
 800b3d4:	4413      	add	r3, r2
 800b3d6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b3d8:	2300      	movs	r3, #0
 800b3da:	73fb      	strb	r3, [r7, #15]
 800b3dc:	e00d      	b.n	800b3fa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681a      	ldr	r2, [r3, #0]
 800b3e2:	7bfb      	ldrb	r3, [r7, #15]
 800b3e4:	3340      	adds	r3, #64	; 0x40
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	4413      	add	r3, r2
 800b3ea:	685b      	ldr	r3, [r3, #4]
 800b3ec:	0c1b      	lsrs	r3, r3, #16
 800b3ee:	68ba      	ldr	r2, [r7, #8]
 800b3f0:	4413      	add	r3, r2
 800b3f2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b3f4:	7bfb      	ldrb	r3, [r7, #15]
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	73fb      	strb	r3, [r7, #15]
 800b3fa:	7bfa      	ldrb	r2, [r7, #15]
 800b3fc:	78fb      	ldrb	r3, [r7, #3]
 800b3fe:	3b01      	subs	r3, #1
 800b400:	429a      	cmp	r2, r3
 800b402:	d3ec      	bcc.n	800b3de <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b404:	883b      	ldrh	r3, [r7, #0]
 800b406:	0418      	lsls	r0, r3, #16
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6819      	ldr	r1, [r3, #0]
 800b40c:	78fb      	ldrb	r3, [r7, #3]
 800b40e:	3b01      	subs	r3, #1
 800b410:	68ba      	ldr	r2, [r7, #8]
 800b412:	4302      	orrs	r2, r0
 800b414:	3340      	adds	r3, #64	; 0x40
 800b416:	009b      	lsls	r3, r3, #2
 800b418:	440b      	add	r3, r1
 800b41a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800b41c:	2300      	movs	r3, #0
}
 800b41e:	4618      	mov	r0, r3
 800b420:	3714      	adds	r7, #20
 800b422:	46bd      	mov	sp, r7
 800b424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b428:	4770      	bx	lr

0800b42a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b42a:	b480      	push	{r7}
 800b42c:	b083      	sub	sp, #12
 800b42e:	af00      	add	r7, sp, #0
 800b430:	6078      	str	r0, [r7, #4]
 800b432:	460b      	mov	r3, r1
 800b434:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	887a      	ldrh	r2, [r7, #2]
 800b43c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800b43e:	2300      	movs	r3, #0
}
 800b440:	4618      	mov	r0, r3
 800b442:	370c      	adds	r7, #12
 800b444:	46bd      	mov	sp, r7
 800b446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44a:	4770      	bx	lr

0800b44c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b44c:	b480      	push	{r7}
 800b44e:	b083      	sub	sp, #12
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
 800b454:	460b      	mov	r3, r1
 800b456:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b458:	bf00      	nop
 800b45a:	370c      	adds	r7, #12
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr

0800b464 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 800b464:	b480      	push	{r7}
 800b466:	b083      	sub	sp, #12
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 800b46c:	4b05      	ldr	r3, [pc, #20]	; (800b484 <HAL_PWR_EnableWakeUpPin+0x20>)
 800b46e:	685a      	ldr	r2, [r3, #4]
 800b470:	4904      	ldr	r1, [pc, #16]	; (800b484 <HAL_PWR_EnableWakeUpPin+0x20>)
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	4313      	orrs	r3, r2
 800b476:	604b      	str	r3, [r1, #4]
}
 800b478:	bf00      	nop
 800b47a:	370c      	adds	r7, #12
 800b47c:	46bd      	mov	sp, r7
 800b47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b482:	4770      	bx	lr
 800b484:	40007000 	.word	0x40007000

0800b488 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800b488:	b480      	push	{r7}
 800b48a:	b083      	sub	sp, #12
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 800b490:	4b06      	ldr	r3, [pc, #24]	; (800b4ac <HAL_PWR_DisableWakeUpPin+0x24>)
 800b492:	685a      	ldr	r2, [r3, #4]
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	43db      	mvns	r3, r3
 800b498:	4904      	ldr	r1, [pc, #16]	; (800b4ac <HAL_PWR_DisableWakeUpPin+0x24>)
 800b49a:	4013      	ands	r3, r2
 800b49c:	604b      	str	r3, [r1, #4]
}
 800b49e:	bf00      	nop
 800b4a0:	370c      	adds	r7, #12
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4a8:	4770      	bx	lr
 800b4aa:	bf00      	nop
 800b4ac:	40007000 	.word	0x40007000

0800b4b0 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800b4b4:	4b08      	ldr	r3, [pc, #32]	; (800b4d8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	4a07      	ldr	r2, [pc, #28]	; (800b4d8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800b4ba:	f043 0302 	orr.w	r3, r3, #2
 800b4be:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800b4c0:	4b06      	ldr	r3, [pc, #24]	; (800b4dc <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800b4c2:	691b      	ldr	r3, [r3, #16]
 800b4c4:	4a05      	ldr	r2, [pc, #20]	; (800b4dc <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800b4c6:	f043 0304 	orr.w	r3, r3, #4
 800b4ca:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800b4cc:	bf30      	wfi
}
 800b4ce:	bf00      	nop
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d6:	4770      	bx	lr
 800b4d8:	40007000 	.word	0x40007000
 800b4dc:	e000ed00 	.word	0xe000ed00

0800b4e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b086      	sub	sp, #24
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d101      	bne.n	800b4f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b4ee:	2301      	movs	r3, #1
 800b4f0:	e264      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	f003 0301 	and.w	r3, r3, #1
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d075      	beq.n	800b5ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b4fe:	4ba3      	ldr	r3, [pc, #652]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b500:	689b      	ldr	r3, [r3, #8]
 800b502:	f003 030c 	and.w	r3, r3, #12
 800b506:	2b04      	cmp	r3, #4
 800b508:	d00c      	beq.n	800b524 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b50a:	4ba0      	ldr	r3, [pc, #640]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b512:	2b08      	cmp	r3, #8
 800b514:	d112      	bne.n	800b53c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b516:	4b9d      	ldr	r3, [pc, #628]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b518:	685b      	ldr	r3, [r3, #4]
 800b51a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b51e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b522:	d10b      	bne.n	800b53c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b524:	4b99      	ldr	r3, [pc, #612]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d05b      	beq.n	800b5e8 <HAL_RCC_OscConfig+0x108>
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	685b      	ldr	r3, [r3, #4]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d157      	bne.n	800b5e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b538:	2301      	movs	r3, #1
 800b53a:	e23f      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	685b      	ldr	r3, [r3, #4]
 800b540:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b544:	d106      	bne.n	800b554 <HAL_RCC_OscConfig+0x74>
 800b546:	4b91      	ldr	r3, [pc, #580]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	4a90      	ldr	r2, [pc, #576]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b54c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b550:	6013      	str	r3, [r2, #0]
 800b552:	e01d      	b.n	800b590 <HAL_RCC_OscConfig+0xb0>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	685b      	ldr	r3, [r3, #4]
 800b558:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b55c:	d10c      	bne.n	800b578 <HAL_RCC_OscConfig+0x98>
 800b55e:	4b8b      	ldr	r3, [pc, #556]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	4a8a      	ldr	r2, [pc, #552]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b564:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b568:	6013      	str	r3, [r2, #0]
 800b56a:	4b88      	ldr	r3, [pc, #544]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4a87      	ldr	r2, [pc, #540]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b570:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b574:	6013      	str	r3, [r2, #0]
 800b576:	e00b      	b.n	800b590 <HAL_RCC_OscConfig+0xb0>
 800b578:	4b84      	ldr	r3, [pc, #528]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4a83      	ldr	r2, [pc, #524]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b57e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b582:	6013      	str	r3, [r2, #0]
 800b584:	4b81      	ldr	r3, [pc, #516]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	4a80      	ldr	r2, [pc, #512]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b58a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b58e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d013      	beq.n	800b5c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b598:	f7fc ff72 	bl	8008480 <HAL_GetTick>
 800b59c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b59e:	e008      	b.n	800b5b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b5a0:	f7fc ff6e 	bl	8008480 <HAL_GetTick>
 800b5a4:	4602      	mov	r2, r0
 800b5a6:	693b      	ldr	r3, [r7, #16]
 800b5a8:	1ad3      	subs	r3, r2, r3
 800b5aa:	2b64      	cmp	r3, #100	; 0x64
 800b5ac:	d901      	bls.n	800b5b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b5ae:	2303      	movs	r3, #3
 800b5b0:	e204      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b5b2:	4b76      	ldr	r3, [pc, #472]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d0f0      	beq.n	800b5a0 <HAL_RCC_OscConfig+0xc0>
 800b5be:	e014      	b.n	800b5ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b5c0:	f7fc ff5e 	bl	8008480 <HAL_GetTick>
 800b5c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b5c6:	e008      	b.n	800b5da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b5c8:	f7fc ff5a 	bl	8008480 <HAL_GetTick>
 800b5cc:	4602      	mov	r2, r0
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	1ad3      	subs	r3, r2, r3
 800b5d2:	2b64      	cmp	r3, #100	; 0x64
 800b5d4:	d901      	bls.n	800b5da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b5d6:	2303      	movs	r3, #3
 800b5d8:	e1f0      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b5da:	4b6c      	ldr	r3, [pc, #432]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d1f0      	bne.n	800b5c8 <HAL_RCC_OscConfig+0xe8>
 800b5e6:	e000      	b.n	800b5ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b5e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f003 0302 	and.w	r3, r3, #2
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d063      	beq.n	800b6be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b5f6:	4b65      	ldr	r3, [pc, #404]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b5f8:	689b      	ldr	r3, [r3, #8]
 800b5fa:	f003 030c 	and.w	r3, r3, #12
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d00b      	beq.n	800b61a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b602:	4b62      	ldr	r3, [pc, #392]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b604:	689b      	ldr	r3, [r3, #8]
 800b606:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b60a:	2b08      	cmp	r3, #8
 800b60c:	d11c      	bne.n	800b648 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b60e:	4b5f      	ldr	r3, [pc, #380]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b610:	685b      	ldr	r3, [r3, #4]
 800b612:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b616:	2b00      	cmp	r3, #0
 800b618:	d116      	bne.n	800b648 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b61a:	4b5c      	ldr	r3, [pc, #368]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	f003 0302 	and.w	r3, r3, #2
 800b622:	2b00      	cmp	r3, #0
 800b624:	d005      	beq.n	800b632 <HAL_RCC_OscConfig+0x152>
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	68db      	ldr	r3, [r3, #12]
 800b62a:	2b01      	cmp	r3, #1
 800b62c:	d001      	beq.n	800b632 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b62e:	2301      	movs	r3, #1
 800b630:	e1c4      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b632:	4b56      	ldr	r3, [pc, #344]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	691b      	ldr	r3, [r3, #16]
 800b63e:	00db      	lsls	r3, r3, #3
 800b640:	4952      	ldr	r1, [pc, #328]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b642:	4313      	orrs	r3, r2
 800b644:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b646:	e03a      	b.n	800b6be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	68db      	ldr	r3, [r3, #12]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d020      	beq.n	800b692 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b650:	4b4f      	ldr	r3, [pc, #316]	; (800b790 <HAL_RCC_OscConfig+0x2b0>)
 800b652:	2201      	movs	r2, #1
 800b654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b656:	f7fc ff13 	bl	8008480 <HAL_GetTick>
 800b65a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b65c:	e008      	b.n	800b670 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b65e:	f7fc ff0f 	bl	8008480 <HAL_GetTick>
 800b662:	4602      	mov	r2, r0
 800b664:	693b      	ldr	r3, [r7, #16]
 800b666:	1ad3      	subs	r3, r2, r3
 800b668:	2b02      	cmp	r3, #2
 800b66a:	d901      	bls.n	800b670 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b66c:	2303      	movs	r3, #3
 800b66e:	e1a5      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b670:	4b46      	ldr	r3, [pc, #280]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	f003 0302 	and.w	r3, r3, #2
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d0f0      	beq.n	800b65e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b67c:	4b43      	ldr	r3, [pc, #268]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	691b      	ldr	r3, [r3, #16]
 800b688:	00db      	lsls	r3, r3, #3
 800b68a:	4940      	ldr	r1, [pc, #256]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b68c:	4313      	orrs	r3, r2
 800b68e:	600b      	str	r3, [r1, #0]
 800b690:	e015      	b.n	800b6be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b692:	4b3f      	ldr	r3, [pc, #252]	; (800b790 <HAL_RCC_OscConfig+0x2b0>)
 800b694:	2200      	movs	r2, #0
 800b696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b698:	f7fc fef2 	bl	8008480 <HAL_GetTick>
 800b69c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b69e:	e008      	b.n	800b6b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b6a0:	f7fc feee 	bl	8008480 <HAL_GetTick>
 800b6a4:	4602      	mov	r2, r0
 800b6a6:	693b      	ldr	r3, [r7, #16]
 800b6a8:	1ad3      	subs	r3, r2, r3
 800b6aa:	2b02      	cmp	r3, #2
 800b6ac:	d901      	bls.n	800b6b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b6ae:	2303      	movs	r3, #3
 800b6b0:	e184      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b6b2:	4b36      	ldr	r3, [pc, #216]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f003 0302 	and.w	r3, r3, #2
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d1f0      	bne.n	800b6a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	f003 0308 	and.w	r3, r3, #8
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d030      	beq.n	800b72c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	695b      	ldr	r3, [r3, #20]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d016      	beq.n	800b700 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b6d2:	4b30      	ldr	r3, [pc, #192]	; (800b794 <HAL_RCC_OscConfig+0x2b4>)
 800b6d4:	2201      	movs	r2, #1
 800b6d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6d8:	f7fc fed2 	bl	8008480 <HAL_GetTick>
 800b6dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b6de:	e008      	b.n	800b6f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b6e0:	f7fc fece 	bl	8008480 <HAL_GetTick>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	693b      	ldr	r3, [r7, #16]
 800b6e8:	1ad3      	subs	r3, r2, r3
 800b6ea:	2b02      	cmp	r3, #2
 800b6ec:	d901      	bls.n	800b6f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b6ee:	2303      	movs	r3, #3
 800b6f0:	e164      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b6f2:	4b26      	ldr	r3, [pc, #152]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b6f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b6f6:	f003 0302 	and.w	r3, r3, #2
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d0f0      	beq.n	800b6e0 <HAL_RCC_OscConfig+0x200>
 800b6fe:	e015      	b.n	800b72c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b700:	4b24      	ldr	r3, [pc, #144]	; (800b794 <HAL_RCC_OscConfig+0x2b4>)
 800b702:	2200      	movs	r2, #0
 800b704:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b706:	f7fc febb 	bl	8008480 <HAL_GetTick>
 800b70a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b70c:	e008      	b.n	800b720 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b70e:	f7fc feb7 	bl	8008480 <HAL_GetTick>
 800b712:	4602      	mov	r2, r0
 800b714:	693b      	ldr	r3, [r7, #16]
 800b716:	1ad3      	subs	r3, r2, r3
 800b718:	2b02      	cmp	r3, #2
 800b71a:	d901      	bls.n	800b720 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b71c:	2303      	movs	r3, #3
 800b71e:	e14d      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b720:	4b1a      	ldr	r3, [pc, #104]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b722:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b724:	f003 0302 	and.w	r3, r3, #2
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d1f0      	bne.n	800b70e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f003 0304 	and.w	r3, r3, #4
 800b734:	2b00      	cmp	r3, #0
 800b736:	f000 80a0 	beq.w	800b87a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b73a:	2300      	movs	r3, #0
 800b73c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b73e:	4b13      	ldr	r3, [pc, #76]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b746:	2b00      	cmp	r3, #0
 800b748:	d10f      	bne.n	800b76a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b74a:	2300      	movs	r3, #0
 800b74c:	60bb      	str	r3, [r7, #8]
 800b74e:	4b0f      	ldr	r3, [pc, #60]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b752:	4a0e      	ldr	r2, [pc, #56]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b758:	6413      	str	r3, [r2, #64]	; 0x40
 800b75a:	4b0c      	ldr	r3, [pc, #48]	; (800b78c <HAL_RCC_OscConfig+0x2ac>)
 800b75c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b75e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b762:	60bb      	str	r3, [r7, #8]
 800b764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b766:	2301      	movs	r3, #1
 800b768:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b76a:	4b0b      	ldr	r3, [pc, #44]	; (800b798 <HAL_RCC_OscConfig+0x2b8>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b772:	2b00      	cmp	r3, #0
 800b774:	d121      	bne.n	800b7ba <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b776:	4b08      	ldr	r3, [pc, #32]	; (800b798 <HAL_RCC_OscConfig+0x2b8>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	4a07      	ldr	r2, [pc, #28]	; (800b798 <HAL_RCC_OscConfig+0x2b8>)
 800b77c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b780:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b782:	f7fc fe7d 	bl	8008480 <HAL_GetTick>
 800b786:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b788:	e011      	b.n	800b7ae <HAL_RCC_OscConfig+0x2ce>
 800b78a:	bf00      	nop
 800b78c:	40023800 	.word	0x40023800
 800b790:	42470000 	.word	0x42470000
 800b794:	42470e80 	.word	0x42470e80
 800b798:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b79c:	f7fc fe70 	bl	8008480 <HAL_GetTick>
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	693b      	ldr	r3, [r7, #16]
 800b7a4:	1ad3      	subs	r3, r2, r3
 800b7a6:	2b02      	cmp	r3, #2
 800b7a8:	d901      	bls.n	800b7ae <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800b7aa:	2303      	movs	r3, #3
 800b7ac:	e106      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b7ae:	4b85      	ldr	r3, [pc, #532]	; (800b9c4 <HAL_RCC_OscConfig+0x4e4>)
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d0f0      	beq.n	800b79c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	689b      	ldr	r3, [r3, #8]
 800b7be:	2b01      	cmp	r3, #1
 800b7c0:	d106      	bne.n	800b7d0 <HAL_RCC_OscConfig+0x2f0>
 800b7c2:	4b81      	ldr	r3, [pc, #516]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b7c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b7c6:	4a80      	ldr	r2, [pc, #512]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b7c8:	f043 0301 	orr.w	r3, r3, #1
 800b7cc:	6713      	str	r3, [r2, #112]	; 0x70
 800b7ce:	e01c      	b.n	800b80a <HAL_RCC_OscConfig+0x32a>
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	689b      	ldr	r3, [r3, #8]
 800b7d4:	2b05      	cmp	r3, #5
 800b7d6:	d10c      	bne.n	800b7f2 <HAL_RCC_OscConfig+0x312>
 800b7d8:	4b7b      	ldr	r3, [pc, #492]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b7da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b7dc:	4a7a      	ldr	r2, [pc, #488]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b7de:	f043 0304 	orr.w	r3, r3, #4
 800b7e2:	6713      	str	r3, [r2, #112]	; 0x70
 800b7e4:	4b78      	ldr	r3, [pc, #480]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b7e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b7e8:	4a77      	ldr	r2, [pc, #476]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b7ea:	f043 0301 	orr.w	r3, r3, #1
 800b7ee:	6713      	str	r3, [r2, #112]	; 0x70
 800b7f0:	e00b      	b.n	800b80a <HAL_RCC_OscConfig+0x32a>
 800b7f2:	4b75      	ldr	r3, [pc, #468]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b7f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b7f6:	4a74      	ldr	r2, [pc, #464]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b7f8:	f023 0301 	bic.w	r3, r3, #1
 800b7fc:	6713      	str	r3, [r2, #112]	; 0x70
 800b7fe:	4b72      	ldr	r3, [pc, #456]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b802:	4a71      	ldr	r2, [pc, #452]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b804:	f023 0304 	bic.w	r3, r3, #4
 800b808:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	689b      	ldr	r3, [r3, #8]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d015      	beq.n	800b83e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b812:	f7fc fe35 	bl	8008480 <HAL_GetTick>
 800b816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b818:	e00a      	b.n	800b830 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b81a:	f7fc fe31 	bl	8008480 <HAL_GetTick>
 800b81e:	4602      	mov	r2, r0
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	1ad3      	subs	r3, r2, r3
 800b824:	f241 3288 	movw	r2, #5000	; 0x1388
 800b828:	4293      	cmp	r3, r2
 800b82a:	d901      	bls.n	800b830 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800b82c:	2303      	movs	r3, #3
 800b82e:	e0c5      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b830:	4b65      	ldr	r3, [pc, #404]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b834:	f003 0302 	and.w	r3, r3, #2
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d0ee      	beq.n	800b81a <HAL_RCC_OscConfig+0x33a>
 800b83c:	e014      	b.n	800b868 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b83e:	f7fc fe1f 	bl	8008480 <HAL_GetTick>
 800b842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b844:	e00a      	b.n	800b85c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b846:	f7fc fe1b 	bl	8008480 <HAL_GetTick>
 800b84a:	4602      	mov	r2, r0
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	1ad3      	subs	r3, r2, r3
 800b850:	f241 3288 	movw	r2, #5000	; 0x1388
 800b854:	4293      	cmp	r3, r2
 800b856:	d901      	bls.n	800b85c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800b858:	2303      	movs	r3, #3
 800b85a:	e0af      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b85c:	4b5a      	ldr	r3, [pc, #360]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b85e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b860:	f003 0302 	and.w	r3, r3, #2
 800b864:	2b00      	cmp	r3, #0
 800b866:	d1ee      	bne.n	800b846 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b868:	7dfb      	ldrb	r3, [r7, #23]
 800b86a:	2b01      	cmp	r3, #1
 800b86c:	d105      	bne.n	800b87a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b86e:	4b56      	ldr	r3, [pc, #344]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b872:	4a55      	ldr	r2, [pc, #340]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b874:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b878:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	699b      	ldr	r3, [r3, #24]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	f000 809b 	beq.w	800b9ba <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b884:	4b50      	ldr	r3, [pc, #320]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b886:	689b      	ldr	r3, [r3, #8]
 800b888:	f003 030c 	and.w	r3, r3, #12
 800b88c:	2b08      	cmp	r3, #8
 800b88e:	d05c      	beq.n	800b94a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	699b      	ldr	r3, [r3, #24]
 800b894:	2b02      	cmp	r3, #2
 800b896:	d141      	bne.n	800b91c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b898:	4b4c      	ldr	r3, [pc, #304]	; (800b9cc <HAL_RCC_OscConfig+0x4ec>)
 800b89a:	2200      	movs	r2, #0
 800b89c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b89e:	f7fc fdef 	bl	8008480 <HAL_GetTick>
 800b8a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b8a4:	e008      	b.n	800b8b8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b8a6:	f7fc fdeb 	bl	8008480 <HAL_GetTick>
 800b8aa:	4602      	mov	r2, r0
 800b8ac:	693b      	ldr	r3, [r7, #16]
 800b8ae:	1ad3      	subs	r3, r2, r3
 800b8b0:	2b02      	cmp	r3, #2
 800b8b2:	d901      	bls.n	800b8b8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800b8b4:	2303      	movs	r3, #3
 800b8b6:	e081      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b8b8:	4b43      	ldr	r3, [pc, #268]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d1f0      	bne.n	800b8a6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	69da      	ldr	r2, [r3, #28]
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	6a1b      	ldr	r3, [r3, #32]
 800b8cc:	431a      	orrs	r2, r3
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8d2:	019b      	lsls	r3, r3, #6
 800b8d4:	431a      	orrs	r2, r3
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8da:	085b      	lsrs	r3, r3, #1
 800b8dc:	3b01      	subs	r3, #1
 800b8de:	041b      	lsls	r3, r3, #16
 800b8e0:	431a      	orrs	r2, r3
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8e6:	061b      	lsls	r3, r3, #24
 800b8e8:	4937      	ldr	r1, [pc, #220]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b8ea:	4313      	orrs	r3, r2
 800b8ec:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b8ee:	4b37      	ldr	r3, [pc, #220]	; (800b9cc <HAL_RCC_OscConfig+0x4ec>)
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b8f4:	f7fc fdc4 	bl	8008480 <HAL_GetTick>
 800b8f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b8fa:	e008      	b.n	800b90e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b8fc:	f7fc fdc0 	bl	8008480 <HAL_GetTick>
 800b900:	4602      	mov	r2, r0
 800b902:	693b      	ldr	r3, [r7, #16]
 800b904:	1ad3      	subs	r3, r2, r3
 800b906:	2b02      	cmp	r3, #2
 800b908:	d901      	bls.n	800b90e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800b90a:	2303      	movs	r3, #3
 800b90c:	e056      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b90e:	4b2e      	ldr	r3, [pc, #184]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b916:	2b00      	cmp	r3, #0
 800b918:	d0f0      	beq.n	800b8fc <HAL_RCC_OscConfig+0x41c>
 800b91a:	e04e      	b.n	800b9ba <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b91c:	4b2b      	ldr	r3, [pc, #172]	; (800b9cc <HAL_RCC_OscConfig+0x4ec>)
 800b91e:	2200      	movs	r2, #0
 800b920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b922:	f7fc fdad 	bl	8008480 <HAL_GetTick>
 800b926:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b928:	e008      	b.n	800b93c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b92a:	f7fc fda9 	bl	8008480 <HAL_GetTick>
 800b92e:	4602      	mov	r2, r0
 800b930:	693b      	ldr	r3, [r7, #16]
 800b932:	1ad3      	subs	r3, r2, r3
 800b934:	2b02      	cmp	r3, #2
 800b936:	d901      	bls.n	800b93c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800b938:	2303      	movs	r3, #3
 800b93a:	e03f      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b93c:	4b22      	ldr	r3, [pc, #136]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b944:	2b00      	cmp	r3, #0
 800b946:	d1f0      	bne.n	800b92a <HAL_RCC_OscConfig+0x44a>
 800b948:	e037      	b.n	800b9ba <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	699b      	ldr	r3, [r3, #24]
 800b94e:	2b01      	cmp	r3, #1
 800b950:	d101      	bne.n	800b956 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800b952:	2301      	movs	r3, #1
 800b954:	e032      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b956:	4b1c      	ldr	r3, [pc, #112]	; (800b9c8 <HAL_RCC_OscConfig+0x4e8>)
 800b958:	685b      	ldr	r3, [r3, #4]
 800b95a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	699b      	ldr	r3, [r3, #24]
 800b960:	2b01      	cmp	r3, #1
 800b962:	d028      	beq.n	800b9b6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b96e:	429a      	cmp	r2, r3
 800b970:	d121      	bne.n	800b9b6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b97c:	429a      	cmp	r2, r3
 800b97e:	d11a      	bne.n	800b9b6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b980:	68fa      	ldr	r2, [r7, #12]
 800b982:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800b986:	4013      	ands	r3, r2
 800b988:	687a      	ldr	r2, [r7, #4]
 800b98a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b98c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b98e:	4293      	cmp	r3, r2
 800b990:	d111      	bne.n	800b9b6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b99c:	085b      	lsrs	r3, r3, #1
 800b99e:	3b01      	subs	r3, #1
 800b9a0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b9a2:	429a      	cmp	r2, r3
 800b9a4:	d107      	bne.n	800b9b6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9b0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b9b2:	429a      	cmp	r2, r3
 800b9b4:	d001      	beq.n	800b9ba <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	e000      	b.n	800b9bc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800b9ba:	2300      	movs	r3, #0
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3718      	adds	r7, #24
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}
 800b9c4:	40007000 	.word	0x40007000
 800b9c8:	40023800 	.word	0x40023800
 800b9cc:	42470060 	.word	0x42470060

0800b9d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b084      	sub	sp, #16
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	6078      	str	r0, [r7, #4]
 800b9d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d101      	bne.n	800b9e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	e0cc      	b.n	800bb7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b9e4:	4b68      	ldr	r3, [pc, #416]	; (800bb88 <HAL_RCC_ClockConfig+0x1b8>)
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	f003 030f 	and.w	r3, r3, #15
 800b9ec:	683a      	ldr	r2, [r7, #0]
 800b9ee:	429a      	cmp	r2, r3
 800b9f0:	d90c      	bls.n	800ba0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b9f2:	4b65      	ldr	r3, [pc, #404]	; (800bb88 <HAL_RCC_ClockConfig+0x1b8>)
 800b9f4:	683a      	ldr	r2, [r7, #0]
 800b9f6:	b2d2      	uxtb	r2, r2
 800b9f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b9fa:	4b63      	ldr	r3, [pc, #396]	; (800bb88 <HAL_RCC_ClockConfig+0x1b8>)
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f003 030f 	and.w	r3, r3, #15
 800ba02:	683a      	ldr	r2, [r7, #0]
 800ba04:	429a      	cmp	r2, r3
 800ba06:	d001      	beq.n	800ba0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ba08:	2301      	movs	r3, #1
 800ba0a:	e0b8      	b.n	800bb7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	f003 0302 	and.w	r3, r3, #2
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d020      	beq.n	800ba5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f003 0304 	and.w	r3, r3, #4
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d005      	beq.n	800ba30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800ba24:	4b59      	ldr	r3, [pc, #356]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800ba26:	689b      	ldr	r3, [r3, #8]
 800ba28:	4a58      	ldr	r2, [pc, #352]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800ba2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800ba2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	f003 0308 	and.w	r3, r3, #8
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d005      	beq.n	800ba48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800ba3c:	4b53      	ldr	r3, [pc, #332]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800ba3e:	689b      	ldr	r3, [r3, #8]
 800ba40:	4a52      	ldr	r2, [pc, #328]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800ba42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800ba46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ba48:	4b50      	ldr	r3, [pc, #320]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800ba4a:	689b      	ldr	r3, [r3, #8]
 800ba4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	689b      	ldr	r3, [r3, #8]
 800ba54:	494d      	ldr	r1, [pc, #308]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800ba56:	4313      	orrs	r3, r2
 800ba58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f003 0301 	and.w	r3, r3, #1
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d044      	beq.n	800baf0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	685b      	ldr	r3, [r3, #4]
 800ba6a:	2b01      	cmp	r3, #1
 800ba6c:	d107      	bne.n	800ba7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ba6e:	4b47      	ldr	r3, [pc, #284]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d119      	bne.n	800baae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	e07f      	b.n	800bb7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	685b      	ldr	r3, [r3, #4]
 800ba82:	2b02      	cmp	r3, #2
 800ba84:	d003      	beq.n	800ba8e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ba8a:	2b03      	cmp	r3, #3
 800ba8c:	d107      	bne.n	800ba9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ba8e:	4b3f      	ldr	r3, [pc, #252]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d109      	bne.n	800baae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	e06f      	b.n	800bb7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ba9e:	4b3b      	ldr	r3, [pc, #236]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f003 0302 	and.w	r3, r3, #2
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d101      	bne.n	800baae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800baaa:	2301      	movs	r3, #1
 800baac:	e067      	b.n	800bb7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800baae:	4b37      	ldr	r3, [pc, #220]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	f023 0203 	bic.w	r2, r3, #3
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	685b      	ldr	r3, [r3, #4]
 800baba:	4934      	ldr	r1, [pc, #208]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800babc:	4313      	orrs	r3, r2
 800babe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800bac0:	f7fc fcde 	bl	8008480 <HAL_GetTick>
 800bac4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bac6:	e00a      	b.n	800bade <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bac8:	f7fc fcda 	bl	8008480 <HAL_GetTick>
 800bacc:	4602      	mov	r2, r0
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	1ad3      	subs	r3, r2, r3
 800bad2:	f241 3288 	movw	r2, #5000	; 0x1388
 800bad6:	4293      	cmp	r3, r2
 800bad8:	d901      	bls.n	800bade <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800bada:	2303      	movs	r3, #3
 800badc:	e04f      	b.n	800bb7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bade:	4b2b      	ldr	r3, [pc, #172]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800bae0:	689b      	ldr	r3, [r3, #8]
 800bae2:	f003 020c 	and.w	r2, r3, #12
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	685b      	ldr	r3, [r3, #4]
 800baea:	009b      	lsls	r3, r3, #2
 800baec:	429a      	cmp	r2, r3
 800baee:	d1eb      	bne.n	800bac8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800baf0:	4b25      	ldr	r3, [pc, #148]	; (800bb88 <HAL_RCC_ClockConfig+0x1b8>)
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	f003 030f 	and.w	r3, r3, #15
 800baf8:	683a      	ldr	r2, [r7, #0]
 800bafa:	429a      	cmp	r2, r3
 800bafc:	d20c      	bcs.n	800bb18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bafe:	4b22      	ldr	r3, [pc, #136]	; (800bb88 <HAL_RCC_ClockConfig+0x1b8>)
 800bb00:	683a      	ldr	r2, [r7, #0]
 800bb02:	b2d2      	uxtb	r2, r2
 800bb04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bb06:	4b20      	ldr	r3, [pc, #128]	; (800bb88 <HAL_RCC_ClockConfig+0x1b8>)
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	f003 030f 	and.w	r3, r3, #15
 800bb0e:	683a      	ldr	r2, [r7, #0]
 800bb10:	429a      	cmp	r2, r3
 800bb12:	d001      	beq.n	800bb18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800bb14:	2301      	movs	r3, #1
 800bb16:	e032      	b.n	800bb7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f003 0304 	and.w	r3, r3, #4
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d008      	beq.n	800bb36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bb24:	4b19      	ldr	r3, [pc, #100]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800bb26:	689b      	ldr	r3, [r3, #8]
 800bb28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	68db      	ldr	r3, [r3, #12]
 800bb30:	4916      	ldr	r1, [pc, #88]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800bb32:	4313      	orrs	r3, r2
 800bb34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f003 0308 	and.w	r3, r3, #8
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d009      	beq.n	800bb56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bb42:	4b12      	ldr	r3, [pc, #72]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800bb44:	689b      	ldr	r3, [r3, #8]
 800bb46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	691b      	ldr	r3, [r3, #16]
 800bb4e:	00db      	lsls	r3, r3, #3
 800bb50:	490e      	ldr	r1, [pc, #56]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800bb52:	4313      	orrs	r3, r2
 800bb54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800bb56:	f000 f821 	bl	800bb9c <HAL_RCC_GetSysClockFreq>
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	4b0b      	ldr	r3, [pc, #44]	; (800bb8c <HAL_RCC_ClockConfig+0x1bc>)
 800bb5e:	689b      	ldr	r3, [r3, #8]
 800bb60:	091b      	lsrs	r3, r3, #4
 800bb62:	f003 030f 	and.w	r3, r3, #15
 800bb66:	490a      	ldr	r1, [pc, #40]	; (800bb90 <HAL_RCC_ClockConfig+0x1c0>)
 800bb68:	5ccb      	ldrb	r3, [r1, r3]
 800bb6a:	fa22 f303 	lsr.w	r3, r2, r3
 800bb6e:	4a09      	ldr	r2, [pc, #36]	; (800bb94 <HAL_RCC_ClockConfig+0x1c4>)
 800bb70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800bb72:	4b09      	ldr	r3, [pc, #36]	; (800bb98 <HAL_RCC_ClockConfig+0x1c8>)
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	4618      	mov	r0, r3
 800bb78:	f7f7 fa78 	bl	800306c <HAL_InitTick>

  return HAL_OK;
 800bb7c:	2300      	movs	r3, #0
}
 800bb7e:	4618      	mov	r0, r3
 800bb80:	3710      	adds	r7, #16
 800bb82:	46bd      	mov	sp, r7
 800bb84:	bd80      	pop	{r7, pc}
 800bb86:	bf00      	nop
 800bb88:	40023c00 	.word	0x40023c00
 800bb8c:	40023800 	.word	0x40023800
 800bb90:	0802164c 	.word	0x0802164c
 800bb94:	20000000 	.word	0x20000000
 800bb98:	20000058 	.word	0x20000058

0800bb9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bb9c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800bba0:	b084      	sub	sp, #16
 800bba2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800bba4:	2300      	movs	r3, #0
 800bba6:	607b      	str	r3, [r7, #4]
 800bba8:	2300      	movs	r3, #0
 800bbaa:	60fb      	str	r3, [r7, #12]
 800bbac:	2300      	movs	r3, #0
 800bbae:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800bbb4:	4b67      	ldr	r3, [pc, #412]	; (800bd54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800bbb6:	689b      	ldr	r3, [r3, #8]
 800bbb8:	f003 030c 	and.w	r3, r3, #12
 800bbbc:	2b08      	cmp	r3, #8
 800bbbe:	d00d      	beq.n	800bbdc <HAL_RCC_GetSysClockFreq+0x40>
 800bbc0:	2b08      	cmp	r3, #8
 800bbc2:	f200 80bd 	bhi.w	800bd40 <HAL_RCC_GetSysClockFreq+0x1a4>
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d002      	beq.n	800bbd0 <HAL_RCC_GetSysClockFreq+0x34>
 800bbca:	2b04      	cmp	r3, #4
 800bbcc:	d003      	beq.n	800bbd6 <HAL_RCC_GetSysClockFreq+0x3a>
 800bbce:	e0b7      	b.n	800bd40 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800bbd0:	4b61      	ldr	r3, [pc, #388]	; (800bd58 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800bbd2:	60bb      	str	r3, [r7, #8]
       break;
 800bbd4:	e0b7      	b.n	800bd46 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800bbd6:	4b60      	ldr	r3, [pc, #384]	; (800bd58 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800bbd8:	60bb      	str	r3, [r7, #8]
      break;
 800bbda:	e0b4      	b.n	800bd46 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bbdc:	4b5d      	ldr	r3, [pc, #372]	; (800bd54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800bbde:	685b      	ldr	r3, [r3, #4]
 800bbe0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bbe4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800bbe6:	4b5b      	ldr	r3, [pc, #364]	; (800bd54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800bbe8:	685b      	ldr	r3, [r3, #4]
 800bbea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d04d      	beq.n	800bc8e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bbf2:	4b58      	ldr	r3, [pc, #352]	; (800bd54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	099b      	lsrs	r3, r3, #6
 800bbf8:	461a      	mov	r2, r3
 800bbfa:	f04f 0300 	mov.w	r3, #0
 800bbfe:	f240 10ff 	movw	r0, #511	; 0x1ff
 800bc02:	f04f 0100 	mov.w	r1, #0
 800bc06:	ea02 0800 	and.w	r8, r2, r0
 800bc0a:	ea03 0901 	and.w	r9, r3, r1
 800bc0e:	4640      	mov	r0, r8
 800bc10:	4649      	mov	r1, r9
 800bc12:	f04f 0200 	mov.w	r2, #0
 800bc16:	f04f 0300 	mov.w	r3, #0
 800bc1a:	014b      	lsls	r3, r1, #5
 800bc1c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800bc20:	0142      	lsls	r2, r0, #5
 800bc22:	4610      	mov	r0, r2
 800bc24:	4619      	mov	r1, r3
 800bc26:	ebb0 0008 	subs.w	r0, r0, r8
 800bc2a:	eb61 0109 	sbc.w	r1, r1, r9
 800bc2e:	f04f 0200 	mov.w	r2, #0
 800bc32:	f04f 0300 	mov.w	r3, #0
 800bc36:	018b      	lsls	r3, r1, #6
 800bc38:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800bc3c:	0182      	lsls	r2, r0, #6
 800bc3e:	1a12      	subs	r2, r2, r0
 800bc40:	eb63 0301 	sbc.w	r3, r3, r1
 800bc44:	f04f 0000 	mov.w	r0, #0
 800bc48:	f04f 0100 	mov.w	r1, #0
 800bc4c:	00d9      	lsls	r1, r3, #3
 800bc4e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800bc52:	00d0      	lsls	r0, r2, #3
 800bc54:	4602      	mov	r2, r0
 800bc56:	460b      	mov	r3, r1
 800bc58:	eb12 0208 	adds.w	r2, r2, r8
 800bc5c:	eb43 0309 	adc.w	r3, r3, r9
 800bc60:	f04f 0000 	mov.w	r0, #0
 800bc64:	f04f 0100 	mov.w	r1, #0
 800bc68:	0299      	lsls	r1, r3, #10
 800bc6a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800bc6e:	0290      	lsls	r0, r2, #10
 800bc70:	4602      	mov	r2, r0
 800bc72:	460b      	mov	r3, r1
 800bc74:	4610      	mov	r0, r2
 800bc76:	4619      	mov	r1, r3
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	461a      	mov	r2, r3
 800bc7c:	f04f 0300 	mov.w	r3, #0
 800bc80:	f7f5 f812 	bl	8000ca8 <__aeabi_uldivmod>
 800bc84:	4602      	mov	r2, r0
 800bc86:	460b      	mov	r3, r1
 800bc88:	4613      	mov	r3, r2
 800bc8a:	60fb      	str	r3, [r7, #12]
 800bc8c:	e04a      	b.n	800bd24 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bc8e:	4b31      	ldr	r3, [pc, #196]	; (800bd54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800bc90:	685b      	ldr	r3, [r3, #4]
 800bc92:	099b      	lsrs	r3, r3, #6
 800bc94:	461a      	mov	r2, r3
 800bc96:	f04f 0300 	mov.w	r3, #0
 800bc9a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800bc9e:	f04f 0100 	mov.w	r1, #0
 800bca2:	ea02 0400 	and.w	r4, r2, r0
 800bca6:	ea03 0501 	and.w	r5, r3, r1
 800bcaa:	4620      	mov	r0, r4
 800bcac:	4629      	mov	r1, r5
 800bcae:	f04f 0200 	mov.w	r2, #0
 800bcb2:	f04f 0300 	mov.w	r3, #0
 800bcb6:	014b      	lsls	r3, r1, #5
 800bcb8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800bcbc:	0142      	lsls	r2, r0, #5
 800bcbe:	4610      	mov	r0, r2
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	1b00      	subs	r0, r0, r4
 800bcc4:	eb61 0105 	sbc.w	r1, r1, r5
 800bcc8:	f04f 0200 	mov.w	r2, #0
 800bccc:	f04f 0300 	mov.w	r3, #0
 800bcd0:	018b      	lsls	r3, r1, #6
 800bcd2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800bcd6:	0182      	lsls	r2, r0, #6
 800bcd8:	1a12      	subs	r2, r2, r0
 800bcda:	eb63 0301 	sbc.w	r3, r3, r1
 800bcde:	f04f 0000 	mov.w	r0, #0
 800bce2:	f04f 0100 	mov.w	r1, #0
 800bce6:	00d9      	lsls	r1, r3, #3
 800bce8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800bcec:	00d0      	lsls	r0, r2, #3
 800bcee:	4602      	mov	r2, r0
 800bcf0:	460b      	mov	r3, r1
 800bcf2:	1912      	adds	r2, r2, r4
 800bcf4:	eb45 0303 	adc.w	r3, r5, r3
 800bcf8:	f04f 0000 	mov.w	r0, #0
 800bcfc:	f04f 0100 	mov.w	r1, #0
 800bd00:	0299      	lsls	r1, r3, #10
 800bd02:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800bd06:	0290      	lsls	r0, r2, #10
 800bd08:	4602      	mov	r2, r0
 800bd0a:	460b      	mov	r3, r1
 800bd0c:	4610      	mov	r0, r2
 800bd0e:	4619      	mov	r1, r3
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	461a      	mov	r2, r3
 800bd14:	f04f 0300 	mov.w	r3, #0
 800bd18:	f7f4 ffc6 	bl	8000ca8 <__aeabi_uldivmod>
 800bd1c:	4602      	mov	r2, r0
 800bd1e:	460b      	mov	r3, r1
 800bd20:	4613      	mov	r3, r2
 800bd22:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800bd24:	4b0b      	ldr	r3, [pc, #44]	; (800bd54 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800bd26:	685b      	ldr	r3, [r3, #4]
 800bd28:	0c1b      	lsrs	r3, r3, #16
 800bd2a:	f003 0303 	and.w	r3, r3, #3
 800bd2e:	3301      	adds	r3, #1
 800bd30:	005b      	lsls	r3, r3, #1
 800bd32:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800bd34:	68fa      	ldr	r2, [r7, #12]
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd3c:	60bb      	str	r3, [r7, #8]
      break;
 800bd3e:	e002      	b.n	800bd46 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800bd40:	4b05      	ldr	r3, [pc, #20]	; (800bd58 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800bd42:	60bb      	str	r3, [r7, #8]
      break;
 800bd44:	bf00      	nop
    }
  }
  return sysclockfreq;
 800bd46:	68bb      	ldr	r3, [r7, #8]
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3710      	adds	r7, #16
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800bd52:	bf00      	nop
 800bd54:	40023800 	.word	0x40023800
 800bd58:	00f42400 	.word	0x00f42400

0800bd5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bd5c:	b480      	push	{r7}
 800bd5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bd60:	4b03      	ldr	r3, [pc, #12]	; (800bd70 <HAL_RCC_GetHCLKFreq+0x14>)
 800bd62:	681b      	ldr	r3, [r3, #0]
}
 800bd64:	4618      	mov	r0, r3
 800bd66:	46bd      	mov	sp, r7
 800bd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6c:	4770      	bx	lr
 800bd6e:	bf00      	nop
 800bd70:	20000000 	.word	0x20000000

0800bd74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800bd78:	f7ff fff0 	bl	800bd5c <HAL_RCC_GetHCLKFreq>
 800bd7c:	4602      	mov	r2, r0
 800bd7e:	4b05      	ldr	r3, [pc, #20]	; (800bd94 <HAL_RCC_GetPCLK1Freq+0x20>)
 800bd80:	689b      	ldr	r3, [r3, #8]
 800bd82:	0a9b      	lsrs	r3, r3, #10
 800bd84:	f003 0307 	and.w	r3, r3, #7
 800bd88:	4903      	ldr	r1, [pc, #12]	; (800bd98 <HAL_RCC_GetPCLK1Freq+0x24>)
 800bd8a:	5ccb      	ldrb	r3, [r1, r3]
 800bd8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	bd80      	pop	{r7, pc}
 800bd94:	40023800 	.word	0x40023800
 800bd98:	0802165c 	.word	0x0802165c

0800bd9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800bda0:	f7ff ffdc 	bl	800bd5c <HAL_RCC_GetHCLKFreq>
 800bda4:	4602      	mov	r2, r0
 800bda6:	4b05      	ldr	r3, [pc, #20]	; (800bdbc <HAL_RCC_GetPCLK2Freq+0x20>)
 800bda8:	689b      	ldr	r3, [r3, #8]
 800bdaa:	0b5b      	lsrs	r3, r3, #13
 800bdac:	f003 0307 	and.w	r3, r3, #7
 800bdb0:	4903      	ldr	r1, [pc, #12]	; (800bdc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bdb2:	5ccb      	ldrb	r3, [r1, r3]
 800bdb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bdb8:	4618      	mov	r0, r3
 800bdba:	bd80      	pop	{r7, pc}
 800bdbc:	40023800 	.word	0x40023800
 800bdc0:	0802165c 	.word	0x0802165c

0800bdc4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800bdc4:	b480      	push	{r7}
 800bdc6:	b083      	sub	sp, #12
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
 800bdcc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	220f      	movs	r2, #15
 800bdd2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800bdd4:	4b12      	ldr	r3, [pc, #72]	; (800be20 <HAL_RCC_GetClockConfig+0x5c>)
 800bdd6:	689b      	ldr	r3, [r3, #8]
 800bdd8:	f003 0203 	and.w	r2, r3, #3
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800bde0:	4b0f      	ldr	r3, [pc, #60]	; (800be20 <HAL_RCC_GetClockConfig+0x5c>)
 800bde2:	689b      	ldr	r3, [r3, #8]
 800bde4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800bdec:	4b0c      	ldr	r3, [pc, #48]	; (800be20 <HAL_RCC_GetClockConfig+0x5c>)
 800bdee:	689b      	ldr	r3, [r3, #8]
 800bdf0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800bdf8:	4b09      	ldr	r3, [pc, #36]	; (800be20 <HAL_RCC_GetClockConfig+0x5c>)
 800bdfa:	689b      	ldr	r3, [r3, #8]
 800bdfc:	08db      	lsrs	r3, r3, #3
 800bdfe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800be06:	4b07      	ldr	r3, [pc, #28]	; (800be24 <HAL_RCC_GetClockConfig+0x60>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	f003 020f 	and.w	r2, r3, #15
 800be0e:	683b      	ldr	r3, [r7, #0]
 800be10:	601a      	str	r2, [r3, #0]
}
 800be12:	bf00      	nop
 800be14:	370c      	adds	r7, #12
 800be16:	46bd      	mov	sp, r7
 800be18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1c:	4770      	bx	lr
 800be1e:	bf00      	nop
 800be20:	40023800 	.word	0x40023800
 800be24:	40023c00 	.word	0x40023c00

0800be28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b086      	sub	sp, #24
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800be30:	2300      	movs	r3, #0
 800be32:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800be34:	2300      	movs	r3, #0
 800be36:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f003 0301 	and.w	r3, r3, #1
 800be40:	2b00      	cmp	r3, #0
 800be42:	d10b      	bne.n	800be5c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d105      	bne.n	800be5c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d075      	beq.n	800bf48 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800be5c:	4bad      	ldr	r3, [pc, #692]	; (800c114 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800be5e:	2200      	movs	r2, #0
 800be60:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800be62:	f7fc fb0d 	bl	8008480 <HAL_GetTick>
 800be66:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800be68:	e008      	b.n	800be7c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800be6a:	f7fc fb09 	bl	8008480 <HAL_GetTick>
 800be6e:	4602      	mov	r2, r0
 800be70:	697b      	ldr	r3, [r7, #20]
 800be72:	1ad3      	subs	r3, r2, r3
 800be74:	2b02      	cmp	r3, #2
 800be76:	d901      	bls.n	800be7c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800be78:	2303      	movs	r3, #3
 800be7a:	e18b      	b.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800be7c:	4ba6      	ldr	r3, [pc, #664]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800be84:	2b00      	cmp	r3, #0
 800be86:	d1f0      	bne.n	800be6a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	f003 0301 	and.w	r3, r3, #1
 800be90:	2b00      	cmp	r3, #0
 800be92:	d009      	beq.n	800bea8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	685b      	ldr	r3, [r3, #4]
 800be98:	019a      	lsls	r2, r3, #6
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	689b      	ldr	r3, [r3, #8]
 800be9e:	071b      	lsls	r3, r3, #28
 800bea0:	499d      	ldr	r1, [pc, #628]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bea2:	4313      	orrs	r3, r2
 800bea4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f003 0302 	and.w	r3, r3, #2
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d01f      	beq.n	800bef4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800beb4:	4b98      	ldr	r3, [pc, #608]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800beb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800beba:	0f1b      	lsrs	r3, r3, #28
 800bebc:	f003 0307 	and.w	r3, r3, #7
 800bec0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	685b      	ldr	r3, [r3, #4]
 800bec6:	019a      	lsls	r2, r3, #6
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	68db      	ldr	r3, [r3, #12]
 800becc:	061b      	lsls	r3, r3, #24
 800bece:	431a      	orrs	r2, r3
 800bed0:	693b      	ldr	r3, [r7, #16]
 800bed2:	071b      	lsls	r3, r3, #28
 800bed4:	4990      	ldr	r1, [pc, #576]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bed6:	4313      	orrs	r3, r2
 800bed8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800bedc:	4b8e      	ldr	r3, [pc, #568]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bede:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bee2:	f023 021f 	bic.w	r2, r3, #31
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	69db      	ldr	r3, [r3, #28]
 800beea:	3b01      	subs	r3, #1
 800beec:	498a      	ldr	r1, [pc, #552]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800beee:	4313      	orrs	r3, r2
 800bef0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800befc:	2b00      	cmp	r3, #0
 800befe:	d00d      	beq.n	800bf1c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	685b      	ldr	r3, [r3, #4]
 800bf04:	019a      	lsls	r2, r3, #6
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	68db      	ldr	r3, [r3, #12]
 800bf0a:	061b      	lsls	r3, r3, #24
 800bf0c:	431a      	orrs	r2, r3
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	689b      	ldr	r3, [r3, #8]
 800bf12:	071b      	lsls	r3, r3, #28
 800bf14:	4980      	ldr	r1, [pc, #512]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bf16:	4313      	orrs	r3, r2
 800bf18:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800bf1c:	4b7d      	ldr	r3, [pc, #500]	; (800c114 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800bf1e:	2201      	movs	r2, #1
 800bf20:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800bf22:	f7fc faad 	bl	8008480 <HAL_GetTick>
 800bf26:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bf28:	e008      	b.n	800bf3c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800bf2a:	f7fc faa9 	bl	8008480 <HAL_GetTick>
 800bf2e:	4602      	mov	r2, r0
 800bf30:	697b      	ldr	r3, [r7, #20]
 800bf32:	1ad3      	subs	r3, r2, r3
 800bf34:	2b02      	cmp	r3, #2
 800bf36:	d901      	bls.n	800bf3c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bf38:	2303      	movs	r3, #3
 800bf3a:	e12b      	b.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bf3c:	4b76      	ldr	r3, [pc, #472]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d0f0      	beq.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	f003 0304 	and.w	r3, r3, #4
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d105      	bne.n	800bf60 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d079      	beq.n	800c054 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800bf60:	4b6e      	ldr	r3, [pc, #440]	; (800c11c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800bf62:	2200      	movs	r2, #0
 800bf64:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800bf66:	f7fc fa8b 	bl	8008480 <HAL_GetTick>
 800bf6a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bf6c:	e008      	b.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800bf6e:	f7fc fa87 	bl	8008480 <HAL_GetTick>
 800bf72:	4602      	mov	r2, r0
 800bf74:	697b      	ldr	r3, [r7, #20]
 800bf76:	1ad3      	subs	r3, r2, r3
 800bf78:	2b02      	cmp	r3, #2
 800bf7a:	d901      	bls.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bf7c:	2303      	movs	r3, #3
 800bf7e:	e109      	b.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bf80:	4b65      	ldr	r3, [pc, #404]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bf88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bf8c:	d0ef      	beq.n	800bf6e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	f003 0304 	and.w	r3, r3, #4
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d020      	beq.n	800bfdc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800bf9a:	4b5f      	ldr	r3, [pc, #380]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bf9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfa0:	0f1b      	lsrs	r3, r3, #28
 800bfa2:	f003 0307 	and.w	r3, r3, #7
 800bfa6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	691b      	ldr	r3, [r3, #16]
 800bfac:	019a      	lsls	r2, r3, #6
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	695b      	ldr	r3, [r3, #20]
 800bfb2:	061b      	lsls	r3, r3, #24
 800bfb4:	431a      	orrs	r2, r3
 800bfb6:	693b      	ldr	r3, [r7, #16]
 800bfb8:	071b      	lsls	r3, r3, #28
 800bfba:	4957      	ldr	r1, [pc, #348]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bfbc:	4313      	orrs	r3, r2
 800bfbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800bfc2:	4b55      	ldr	r3, [pc, #340]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bfc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bfc8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	6a1b      	ldr	r3, [r3, #32]
 800bfd0:	3b01      	subs	r3, #1
 800bfd2:	021b      	lsls	r3, r3, #8
 800bfd4:	4950      	ldr	r1, [pc, #320]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bfd6:	4313      	orrs	r3, r2
 800bfd8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	f003 0308 	and.w	r3, r3, #8
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d01e      	beq.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800bfe8:	4b4b      	ldr	r3, [pc, #300]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bfea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfee:	0e1b      	lsrs	r3, r3, #24
 800bff0:	f003 030f 	and.w	r3, r3, #15
 800bff4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	691b      	ldr	r3, [r3, #16]
 800bffa:	019a      	lsls	r2, r3, #6
 800bffc:	693b      	ldr	r3, [r7, #16]
 800bffe:	061b      	lsls	r3, r3, #24
 800c000:	431a      	orrs	r2, r3
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	699b      	ldr	r3, [r3, #24]
 800c006:	071b      	lsls	r3, r3, #28
 800c008:	4943      	ldr	r1, [pc, #268]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c00a:	4313      	orrs	r3, r2
 800c00c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c010:	4b41      	ldr	r3, [pc, #260]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c012:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c016:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c01e:	493e      	ldr	r1, [pc, #248]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c020:	4313      	orrs	r3, r2
 800c022:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c026:	4b3d      	ldr	r3, [pc, #244]	; (800c11c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c028:	2201      	movs	r2, #1
 800c02a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c02c:	f7fc fa28 	bl	8008480 <HAL_GetTick>
 800c030:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c032:	e008      	b.n	800c046 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c034:	f7fc fa24 	bl	8008480 <HAL_GetTick>
 800c038:	4602      	mov	r2, r0
 800c03a:	697b      	ldr	r3, [r7, #20]
 800c03c:	1ad3      	subs	r3, r2, r3
 800c03e:	2b02      	cmp	r3, #2
 800c040:	d901      	bls.n	800c046 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c042:	2303      	movs	r3, #3
 800c044:	e0a6      	b.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c046:	4b34      	ldr	r3, [pc, #208]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c04e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c052:	d1ef      	bne.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f003 0320 	and.w	r3, r3, #32
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	f000 808d 	beq.w	800c17c <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c062:	2300      	movs	r3, #0
 800c064:	60fb      	str	r3, [r7, #12]
 800c066:	4b2c      	ldr	r3, [pc, #176]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c06a:	4a2b      	ldr	r2, [pc, #172]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c06c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c070:	6413      	str	r3, [r2, #64]	; 0x40
 800c072:	4b29      	ldr	r3, [pc, #164]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c07a:	60fb      	str	r3, [r7, #12]
 800c07c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800c07e:	4b28      	ldr	r3, [pc, #160]	; (800c120 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	4a27      	ldr	r2, [pc, #156]	; (800c120 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800c084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c088:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c08a:	f7fc f9f9 	bl	8008480 <HAL_GetTick>
 800c08e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c090:	e008      	b.n	800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800c092:	f7fc f9f5 	bl	8008480 <HAL_GetTick>
 800c096:	4602      	mov	r2, r0
 800c098:	697b      	ldr	r3, [r7, #20]
 800c09a:	1ad3      	subs	r3, r2, r3
 800c09c:	2b02      	cmp	r3, #2
 800c09e:	d901      	bls.n	800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 800c0a0:	2303      	movs	r3, #3
 800c0a2:	e077      	b.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c0a4:	4b1e      	ldr	r3, [pc, #120]	; (800c120 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d0f0      	beq.n	800c092 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c0b0:	4b19      	ldr	r3, [pc, #100]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c0b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c0b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c0b8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c0ba:	693b      	ldr	r3, [r7, #16]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d039      	beq.n	800c134 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c0c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c0c8:	693a      	ldr	r2, [r7, #16]
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d032      	beq.n	800c134 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c0ce:	4b12      	ldr	r3, [pc, #72]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c0d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c0d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c0d6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c0d8:	4b12      	ldr	r3, [pc, #72]	; (800c124 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800c0da:	2201      	movs	r2, #1
 800c0dc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c0de:	4b11      	ldr	r3, [pc, #68]	; (800c124 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800c0e4:	4a0c      	ldr	r2, [pc, #48]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c0e6:	693b      	ldr	r3, [r7, #16]
 800c0e8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c0ea:	4b0b      	ldr	r3, [pc, #44]	; (800c118 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c0ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c0ee:	f003 0301 	and.w	r3, r3, #1
 800c0f2:	2b01      	cmp	r3, #1
 800c0f4:	d11e      	bne.n	800c134 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800c0f6:	f7fc f9c3 	bl	8008480 <HAL_GetTick>
 800c0fa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c0fc:	e014      	b.n	800c128 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c0fe:	f7fc f9bf 	bl	8008480 <HAL_GetTick>
 800c102:	4602      	mov	r2, r0
 800c104:	697b      	ldr	r3, [r7, #20]
 800c106:	1ad3      	subs	r3, r2, r3
 800c108:	f241 3288 	movw	r2, #5000	; 0x1388
 800c10c:	4293      	cmp	r3, r2
 800c10e:	d90b      	bls.n	800c128 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 800c110:	2303      	movs	r3, #3
 800c112:	e03f      	b.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800c114:	42470068 	.word	0x42470068
 800c118:	40023800 	.word	0x40023800
 800c11c:	42470070 	.word	0x42470070
 800c120:	40007000 	.word	0x40007000
 800c124:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c128:	4b1c      	ldr	r3, [pc, #112]	; (800c19c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c12a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c12c:	f003 0302 	and.w	r3, r3, #2
 800c130:	2b00      	cmp	r3, #0
 800c132:	d0e4      	beq.n	800c0fe <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c138:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c13c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c140:	d10d      	bne.n	800c15e <HAL_RCCEx_PeriphCLKConfig+0x336>
 800c142:	4b16      	ldr	r3, [pc, #88]	; (800c19c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c144:	689b      	ldr	r3, [r3, #8]
 800c146:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c14e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c152:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c156:	4911      	ldr	r1, [pc, #68]	; (800c19c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c158:	4313      	orrs	r3, r2
 800c15a:	608b      	str	r3, [r1, #8]
 800c15c:	e005      	b.n	800c16a <HAL_RCCEx_PeriphCLKConfig+0x342>
 800c15e:	4b0f      	ldr	r3, [pc, #60]	; (800c19c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c160:	689b      	ldr	r3, [r3, #8]
 800c162:	4a0e      	ldr	r2, [pc, #56]	; (800c19c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c164:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800c168:	6093      	str	r3, [r2, #8]
 800c16a:	4b0c      	ldr	r3, [pc, #48]	; (800c19c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c16c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c172:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c176:	4909      	ldr	r1, [pc, #36]	; (800c19c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c178:	4313      	orrs	r3, r2
 800c17a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	f003 0310 	and.w	r3, r3, #16
 800c184:	2b00      	cmp	r3, #0
 800c186:	d004      	beq.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800c18e:	4b04      	ldr	r3, [pc, #16]	; (800c1a0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800c190:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800c192:	2300      	movs	r3, #0
}
 800c194:	4618      	mov	r0, r3
 800c196:	3718      	adds	r7, #24
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}
 800c19c:	40023800 	.word	0x40023800
 800c1a0:	424711e0 	.word	0x424711e0

0800c1a4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b082      	sub	sp, #8
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d101      	bne.n	800c1b6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800c1b2:	2301      	movs	r3, #1
 800c1b4:	e083      	b.n	800c2be <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	7f5b      	ldrb	r3, [r3, #29]
 800c1ba:	b2db      	uxtb	r3, r3
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d105      	bne.n	800c1cc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c1c6:	6878      	ldr	r0, [r7, #4]
 800c1c8:	f7f6 fd5c 	bl	8002c84 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	2202      	movs	r2, #2
 800c1d0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	22ca      	movs	r2, #202	; 0xca
 800c1d8:	625a      	str	r2, [r3, #36]	; 0x24
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	2253      	movs	r2, #83	; 0x53
 800c1e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800c1e2:	6878      	ldr	r0, [r7, #4]
 800c1e4:	f000 fc26 	bl	800ca34 <RTC_EnterInitMode>
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d008      	beq.n	800c200 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	22ff      	movs	r2, #255	; 0xff
 800c1f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	2204      	movs	r2, #4
 800c1fa:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	e05e      	b.n	800c2be <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	689b      	ldr	r3, [r3, #8]
 800c206:	687a      	ldr	r2, [r7, #4]
 800c208:	6812      	ldr	r2, [r2, #0]
 800c20a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c20e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c212:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	6899      	ldr	r1, [r3, #8]
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	685a      	ldr	r2, [r3, #4]
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	691b      	ldr	r3, [r3, #16]
 800c222:	431a      	orrs	r2, r3
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	695b      	ldr	r3, [r3, #20]
 800c228:	431a      	orrs	r2, r3
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	430a      	orrs	r2, r1
 800c230:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	687a      	ldr	r2, [r7, #4]
 800c238:	68d2      	ldr	r2, [r2, #12]
 800c23a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	6919      	ldr	r1, [r3, #16]
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	689b      	ldr	r3, [r3, #8]
 800c246:	041a      	lsls	r2, r3, #16
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	430a      	orrs	r2, r1
 800c24e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	68da      	ldr	r2, [r3, #12]
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c25e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	689b      	ldr	r3, [r3, #8]
 800c266:	f003 0320 	and.w	r3, r3, #32
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d10e      	bne.n	800c28c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f000 fbb8 	bl	800c9e4 <HAL_RTC_WaitForSynchro>
 800c274:	4603      	mov	r3, r0
 800c276:	2b00      	cmp	r3, #0
 800c278:	d008      	beq.n	800c28c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	22ff      	movs	r2, #255	; 0xff
 800c280:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	2204      	movs	r2, #4
 800c286:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800c288:	2301      	movs	r3, #1
 800c28a:	e018      	b.n	800c2be <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c29a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	699a      	ldr	r2, [r3, #24]
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	430a      	orrs	r2, r1
 800c2ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	22ff      	movs	r2, #255	; 0xff
 800c2b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	2201      	movs	r2, #1
 800c2ba:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800c2bc:	2300      	movs	r3, #0
  }
}
 800c2be:	4618      	mov	r0, r3
 800c2c0:	3708      	adds	r7, #8
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	bd80      	pop	{r7, pc}

0800c2c6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c2c6:	b590      	push	{r4, r7, lr}
 800c2c8:	b087      	sub	sp, #28
 800c2ca:	af00      	add	r7, sp, #0
 800c2cc:	60f8      	str	r0, [r7, #12]
 800c2ce:	60b9      	str	r1, [r7, #8]
 800c2d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	7f1b      	ldrb	r3, [r3, #28]
 800c2da:	2b01      	cmp	r3, #1
 800c2dc:	d101      	bne.n	800c2e2 <HAL_RTC_SetTime+0x1c>
 800c2de:	2302      	movs	r3, #2
 800c2e0:	e0aa      	b.n	800c438 <HAL_RTC_SetTime+0x172>
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	2201      	movs	r2, #1
 800c2e6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	2202      	movs	r2, #2
 800c2ec:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d126      	bne.n	800c342 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	689b      	ldr	r3, [r3, #8]
 800c2fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d102      	bne.n	800c308 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	2200      	movs	r2, #0
 800c306:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800c308:	68bb      	ldr	r3, [r7, #8]
 800c30a:	781b      	ldrb	r3, [r3, #0]
 800c30c:	4618      	mov	r0, r3
 800c30e:	f000 fbbd 	bl	800ca8c <RTC_ByteToBcd2>
 800c312:	4603      	mov	r3, r0
 800c314:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	785b      	ldrb	r3, [r3, #1]
 800c31a:	4618      	mov	r0, r3
 800c31c:	f000 fbb6 	bl	800ca8c <RTC_ByteToBcd2>
 800c320:	4603      	mov	r3, r0
 800c322:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800c324:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	789b      	ldrb	r3, [r3, #2]
 800c32a:	4618      	mov	r0, r3
 800c32c:	f000 fbae 	bl	800ca8c <RTC_ByteToBcd2>
 800c330:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800c332:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	78db      	ldrb	r3, [r3, #3]
 800c33a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800c33c:	4313      	orrs	r3, r2
 800c33e:	617b      	str	r3, [r7, #20]
 800c340:	e018      	b.n	800c374 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	689b      	ldr	r3, [r3, #8]
 800c348:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d102      	bne.n	800c356 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	2200      	movs	r2, #0
 800c354:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800c356:	68bb      	ldr	r3, [r7, #8]
 800c358:	781b      	ldrb	r3, [r3, #0]
 800c35a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800c35c:	68bb      	ldr	r3, [r7, #8]
 800c35e:	785b      	ldrb	r3, [r3, #1]
 800c360:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800c362:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800c364:	68ba      	ldr	r2, [r7, #8]
 800c366:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800c368:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800c36a:	68bb      	ldr	r3, [r7, #8]
 800c36c:	78db      	ldrb	r3, [r3, #3]
 800c36e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800c370:	4313      	orrs	r3, r2
 800c372:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	22ca      	movs	r2, #202	; 0xca
 800c37a:	625a      	str	r2, [r3, #36]	; 0x24
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	2253      	movs	r2, #83	; 0x53
 800c382:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800c384:	68f8      	ldr	r0, [r7, #12]
 800c386:	f000 fb55 	bl	800ca34 <RTC_EnterInitMode>
 800c38a:	4603      	mov	r3, r0
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d00b      	beq.n	800c3a8 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	22ff      	movs	r2, #255	; 0xff
 800c396:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	2204      	movs	r2, #4
 800c39c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	e047      	b.n	800c438 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	681a      	ldr	r2, [r3, #0]
 800c3ac:	697b      	ldr	r3, [r7, #20]
 800c3ae:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800c3b2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800c3b6:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	689a      	ldr	r2, [r3, #8]
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800c3c6:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	6899      	ldr	r1, [r3, #8]
 800c3ce:	68bb      	ldr	r3, [r7, #8]
 800c3d0:	68da      	ldr	r2, [r3, #12]
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	691b      	ldr	r3, [r3, #16]
 800c3d6:	431a      	orrs	r2, r3
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	430a      	orrs	r2, r1
 800c3de:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	68da      	ldr	r2, [r3, #12]
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c3ee:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	689b      	ldr	r3, [r3, #8]
 800c3f6:	f003 0320 	and.w	r3, r3, #32
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d111      	bne.n	800c422 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c3fe:	68f8      	ldr	r0, [r7, #12]
 800c400:	f000 faf0 	bl	800c9e4 <HAL_RTC_WaitForSynchro>
 800c404:	4603      	mov	r3, r0
 800c406:	2b00      	cmp	r3, #0
 800c408:	d00b      	beq.n	800c422 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	22ff      	movs	r2, #255	; 0xff
 800c410:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	2204      	movs	r2, #4
 800c416:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	2200      	movs	r2, #0
 800c41c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800c41e:	2301      	movs	r3, #1
 800c420:	e00a      	b.n	800c438 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	22ff      	movs	r2, #255	; 0xff
 800c428:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	2201      	movs	r2, #1
 800c42e:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	2200      	movs	r2, #0
 800c434:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800c436:	2300      	movs	r3, #0
  }
}
 800c438:	4618      	mov	r0, r3
 800c43a:	371c      	adds	r7, #28
 800c43c:	46bd      	mov	sp, r7
 800c43e:	bd90      	pop	{r4, r7, pc}

0800c440 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b086      	sub	sp, #24
 800c444:	af00      	add	r7, sp, #0
 800c446:	60f8      	str	r0, [r7, #12]
 800c448:	60b9      	str	r1, [r7, #8]
 800c44a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c44c:	2300      	movs	r3, #0
 800c44e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	691b      	ldr	r3, [r3, #16]
 800c460:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800c472:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800c476:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800c478:	697b      	ldr	r3, [r7, #20]
 800c47a:	0c1b      	lsrs	r3, r3, #16
 800c47c:	b2db      	uxtb	r3, r3
 800c47e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c482:	b2da      	uxtb	r2, r3
 800c484:	68bb      	ldr	r3, [r7, #8]
 800c486:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800c488:	697b      	ldr	r3, [r7, #20]
 800c48a:	0a1b      	lsrs	r3, r3, #8
 800c48c:	b2db      	uxtb	r3, r3
 800c48e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c492:	b2da      	uxtb	r2, r3
 800c494:	68bb      	ldr	r3, [r7, #8]
 800c496:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800c498:	697b      	ldr	r3, [r7, #20]
 800c49a:	b2db      	uxtb	r3, r3
 800c49c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c4a0:	b2da      	uxtb	r2, r3
 800c4a2:	68bb      	ldr	r3, [r7, #8]
 800c4a4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	0c1b      	lsrs	r3, r3, #16
 800c4aa:	b2db      	uxtb	r3, r3
 800c4ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4b0:	b2da      	uxtb	r2, r3
 800c4b2:	68bb      	ldr	r3, [r7, #8]
 800c4b4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d11a      	bne.n	800c4f2 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800c4bc:	68bb      	ldr	r3, [r7, #8]
 800c4be:	781b      	ldrb	r3, [r3, #0]
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	f000 fb01 	bl	800cac8 <RTC_Bcd2ToByte>
 800c4c6:	4603      	mov	r3, r0
 800c4c8:	461a      	mov	r2, r3
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800c4ce:	68bb      	ldr	r3, [r7, #8]
 800c4d0:	785b      	ldrb	r3, [r3, #1]
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	f000 faf8 	bl	800cac8 <RTC_Bcd2ToByte>
 800c4d8:	4603      	mov	r3, r0
 800c4da:	461a      	mov	r2, r3
 800c4dc:	68bb      	ldr	r3, [r7, #8]
 800c4de:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800c4e0:	68bb      	ldr	r3, [r7, #8]
 800c4e2:	789b      	ldrb	r3, [r3, #2]
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	f000 faef 	bl	800cac8 <RTC_Bcd2ToByte>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	461a      	mov	r2, r3
 800c4ee:	68bb      	ldr	r3, [r7, #8]
 800c4f0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800c4f2:	2300      	movs	r3, #0
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3718      	adds	r7, #24
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c4fc:	b590      	push	{r4, r7, lr}
 800c4fe:	b087      	sub	sp, #28
 800c500:	af00      	add	r7, sp, #0
 800c502:	60f8      	str	r0, [r7, #12]
 800c504:	60b9      	str	r1, [r7, #8]
 800c506:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c508:	2300      	movs	r3, #0
 800c50a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800c50c:	68fb      	ldr	r3, [r7, #12]
 800c50e:	7f1b      	ldrb	r3, [r3, #28]
 800c510:	2b01      	cmp	r3, #1
 800c512:	d101      	bne.n	800c518 <HAL_RTC_SetDate+0x1c>
 800c514:	2302      	movs	r3, #2
 800c516:	e094      	b.n	800c642 <HAL_RTC_SetDate+0x146>
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	2201      	movs	r2, #1
 800c51c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	2202      	movs	r2, #2
 800c522:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d10e      	bne.n	800c548 <HAL_RTC_SetDate+0x4c>
 800c52a:	68bb      	ldr	r3, [r7, #8]
 800c52c:	785b      	ldrb	r3, [r3, #1]
 800c52e:	f003 0310 	and.w	r3, r3, #16
 800c532:	2b00      	cmp	r3, #0
 800c534:	d008      	beq.n	800c548 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	785b      	ldrb	r3, [r3, #1]
 800c53a:	f023 0310 	bic.w	r3, r3, #16
 800c53e:	b2db      	uxtb	r3, r3
 800c540:	330a      	adds	r3, #10
 800c542:	b2da      	uxtb	r2, r3
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d11c      	bne.n	800c588 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800c54e:	68bb      	ldr	r3, [r7, #8]
 800c550:	78db      	ldrb	r3, [r3, #3]
 800c552:	4618      	mov	r0, r3
 800c554:	f000 fa9a 	bl	800ca8c <RTC_ByteToBcd2>
 800c558:	4603      	mov	r3, r0
 800c55a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800c55c:	68bb      	ldr	r3, [r7, #8]
 800c55e:	785b      	ldrb	r3, [r3, #1]
 800c560:	4618      	mov	r0, r3
 800c562:	f000 fa93 	bl	800ca8c <RTC_ByteToBcd2>
 800c566:	4603      	mov	r3, r0
 800c568:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800c56a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800c56c:	68bb      	ldr	r3, [r7, #8]
 800c56e:	789b      	ldrb	r3, [r3, #2]
 800c570:	4618      	mov	r0, r3
 800c572:	f000 fa8b 	bl	800ca8c <RTC_ByteToBcd2>
 800c576:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800c578:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800c57c:	68bb      	ldr	r3, [r7, #8]
 800c57e:	781b      	ldrb	r3, [r3, #0]
 800c580:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800c582:	4313      	orrs	r3, r2
 800c584:	617b      	str	r3, [r7, #20]
 800c586:	e00e      	b.n	800c5a6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800c588:	68bb      	ldr	r3, [r7, #8]
 800c58a:	78db      	ldrb	r3, [r3, #3]
 800c58c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800c58e:	68bb      	ldr	r3, [r7, #8]
 800c590:	785b      	ldrb	r3, [r3, #1]
 800c592:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800c594:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800c596:	68ba      	ldr	r2, [r7, #8]
 800c598:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800c59a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800c59c:	68bb      	ldr	r3, [r7, #8]
 800c59e:	781b      	ldrb	r3, [r3, #0]
 800c5a0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800c5a2:	4313      	orrs	r3, r2
 800c5a4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	22ca      	movs	r2, #202	; 0xca
 800c5ac:	625a      	str	r2, [r3, #36]	; 0x24
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	2253      	movs	r2, #83	; 0x53
 800c5b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800c5b6:	68f8      	ldr	r0, [r7, #12]
 800c5b8:	f000 fa3c 	bl	800ca34 <RTC_EnterInitMode>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d00b      	beq.n	800c5da <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	22ff      	movs	r2, #255	; 0xff
 800c5c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	2204      	movs	r2, #4
 800c5ce:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	e033      	b.n	800c642 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	681a      	ldr	r2, [r3, #0]
 800c5de:	697b      	ldr	r3, [r7, #20]
 800c5e0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c5e4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c5e8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	68da      	ldr	r2, [r3, #12]
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c5f8:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	689b      	ldr	r3, [r3, #8]
 800c600:	f003 0320 	and.w	r3, r3, #32
 800c604:	2b00      	cmp	r3, #0
 800c606:	d111      	bne.n	800c62c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c608:	68f8      	ldr	r0, [r7, #12]
 800c60a:	f000 f9eb 	bl	800c9e4 <HAL_RTC_WaitForSynchro>
 800c60e:	4603      	mov	r3, r0
 800c610:	2b00      	cmp	r3, #0
 800c612:	d00b      	beq.n	800c62c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	22ff      	movs	r2, #255	; 0xff
 800c61a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	2204      	movs	r2, #4
 800c620:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	2200      	movs	r2, #0
 800c626:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800c628:	2301      	movs	r3, #1
 800c62a:	e00a      	b.n	800c642 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	22ff      	movs	r2, #255	; 0xff
 800c632:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800c634:	68fb      	ldr	r3, [r7, #12]
 800c636:	2201      	movs	r2, #1
 800c638:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	2200      	movs	r2, #0
 800c63e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800c640:	2300      	movs	r3, #0
  }
}
 800c642:	4618      	mov	r0, r3
 800c644:	371c      	adds	r7, #28
 800c646:	46bd      	mov	sp, r7
 800c648:	bd90      	pop	{r4, r7, pc}

0800c64a <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c64a:	b580      	push	{r7, lr}
 800c64c:	b086      	sub	sp, #24
 800c64e:	af00      	add	r7, sp, #0
 800c650:	60f8      	str	r0, [r7, #12]
 800c652:	60b9      	str	r1, [r7, #8]
 800c654:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c656:	2300      	movs	r3, #0
 800c658:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	685b      	ldr	r3, [r3, #4]
 800c660:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c664:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c668:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800c66a:	697b      	ldr	r3, [r7, #20]
 800c66c:	0c1b      	lsrs	r3, r3, #16
 800c66e:	b2da      	uxtb	r2, r3
 800c670:	68bb      	ldr	r3, [r7, #8]
 800c672:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800c674:	697b      	ldr	r3, [r7, #20]
 800c676:	0a1b      	lsrs	r3, r3, #8
 800c678:	b2db      	uxtb	r3, r3
 800c67a:	f003 031f 	and.w	r3, r3, #31
 800c67e:	b2da      	uxtb	r2, r3
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800c684:	697b      	ldr	r3, [r7, #20]
 800c686:	b2db      	uxtb	r3, r3
 800c688:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c68c:	b2da      	uxtb	r2, r3
 800c68e:	68bb      	ldr	r3, [r7, #8]
 800c690:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800c692:	697b      	ldr	r3, [r7, #20]
 800c694:	0b5b      	lsrs	r3, r3, #13
 800c696:	b2db      	uxtb	r3, r3
 800c698:	f003 0307 	and.w	r3, r3, #7
 800c69c:	b2da      	uxtb	r2, r3
 800c69e:	68bb      	ldr	r3, [r7, #8]
 800c6a0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d11a      	bne.n	800c6de <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800c6a8:	68bb      	ldr	r3, [r7, #8]
 800c6aa:	78db      	ldrb	r3, [r3, #3]
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	f000 fa0b 	bl	800cac8 <RTC_Bcd2ToByte>
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	461a      	mov	r2, r3
 800c6b6:	68bb      	ldr	r3, [r7, #8]
 800c6b8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800c6ba:	68bb      	ldr	r3, [r7, #8]
 800c6bc:	785b      	ldrb	r3, [r3, #1]
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f000 fa02 	bl	800cac8 <RTC_Bcd2ToByte>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	461a      	mov	r2, r3
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800c6cc:	68bb      	ldr	r3, [r7, #8]
 800c6ce:	789b      	ldrb	r3, [r3, #2]
 800c6d0:	4618      	mov	r0, r3
 800c6d2:	f000 f9f9 	bl	800cac8 <RTC_Bcd2ToByte>
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	461a      	mov	r2, r3
 800c6da:	68bb      	ldr	r3, [r7, #8]
 800c6dc:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800c6de:	2300      	movs	r3, #0
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3718      	adds	r7, #24
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}

0800c6e8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c6e8:	b590      	push	{r4, r7, lr}
 800c6ea:	b089      	sub	sp, #36	; 0x24
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	60f8      	str	r0, [r7, #12]
 800c6f0:	60b9      	str	r1, [r7, #8]
 800c6f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	61fb      	str	r3, [r7, #28]
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800c6fc:	4b93      	ldr	r3, [pc, #588]	; (800c94c <HAL_RTC_SetAlarm_IT+0x264>)
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	4a93      	ldr	r2, [pc, #588]	; (800c950 <HAL_RTC_SetAlarm_IT+0x268>)
 800c702:	fba2 2303 	umull	r2, r3, r2, r3
 800c706:	0adb      	lsrs	r3, r3, #11
 800c708:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c70c:	fb02 f303 	mul.w	r3, r2, r3
 800c710:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	7f1b      	ldrb	r3, [r3, #28]
 800c716:	2b01      	cmp	r3, #1
 800c718:	d101      	bne.n	800c71e <HAL_RTC_SetAlarm_IT+0x36>
 800c71a:	2302      	movs	r3, #2
 800c71c:	e111      	b.n	800c942 <HAL_RTC_SetAlarm_IT+0x25a>
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	2201      	movs	r2, #1
 800c722:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	2202      	movs	r2, #2
 800c728:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d137      	bne.n	800c7a0 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	689b      	ldr	r3, [r3, #8]
 800c736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d102      	bne.n	800c744 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c73e:	68bb      	ldr	r3, [r7, #8]
 800c740:	2200      	movs	r2, #0
 800c742:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800c744:	68bb      	ldr	r3, [r7, #8]
 800c746:	781b      	ldrb	r3, [r3, #0]
 800c748:	4618      	mov	r0, r3
 800c74a:	f000 f99f 	bl	800ca8c <RTC_ByteToBcd2>
 800c74e:	4603      	mov	r3, r0
 800c750:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	785b      	ldrb	r3, [r3, #1]
 800c756:	4618      	mov	r0, r3
 800c758:	f000 f998 	bl	800ca8c <RTC_ByteToBcd2>
 800c75c:	4603      	mov	r3, r0
 800c75e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800c760:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800c762:	68bb      	ldr	r3, [r7, #8]
 800c764:	789b      	ldrb	r3, [r3, #2]
 800c766:	4618      	mov	r0, r3
 800c768:	f000 f990 	bl	800ca8c <RTC_ByteToBcd2>
 800c76c:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800c76e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	78db      	ldrb	r3, [r3, #3]
 800c776:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800c778:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c782:	4618      	mov	r0, r3
 800c784:	f000 f982 	bl	800ca8c <RTC_ByteToBcd2>
 800c788:	4603      	mov	r3, r0
 800c78a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800c78c:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800c790:	68bb      	ldr	r3, [r7, #8]
 800c792:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800c794:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800c796:	68bb      	ldr	r3, [r7, #8]
 800c798:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800c79a:	4313      	orrs	r3, r2
 800c79c:	61fb      	str	r3, [r7, #28]
 800c79e:	e023      	b.n	800c7e8 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	689b      	ldr	r3, [r3, #8]
 800c7a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d102      	bne.n	800c7b4 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	2200      	movs	r2, #0
 800c7b2:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	781b      	ldrb	r3, [r3, #0]
 800c7b8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	785b      	ldrb	r3, [r3, #1]
 800c7be:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800c7c0:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800c7c2:	68ba      	ldr	r2, [r7, #8]
 800c7c4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800c7c6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800c7c8:	68bb      	ldr	r3, [r7, #8]
 800c7ca:	78db      	ldrb	r3, [r3, #3]
 800c7cc:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800c7ce:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800c7d0:	68bb      	ldr	r3, [r7, #8]
 800c7d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c7d6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800c7d8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800c7de:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800c7e0:	68bb      	ldr	r3, [r7, #8]
 800c7e2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800c7e8:	68bb      	ldr	r3, [r7, #8]
 800c7ea:	685a      	ldr	r2, [r3, #4]
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	699b      	ldr	r3, [r3, #24]
 800c7f0:	4313      	orrs	r3, r2
 800c7f2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	22ca      	movs	r2, #202	; 0xca
 800c7fa:	625a      	str	r2, [r3, #36]	; 0x24
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	2253      	movs	r2, #83	; 0x53
 800c802:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c808:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c80c:	d141      	bne.n	800c892 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	689a      	ldr	r2, [r3, #8]
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c81c:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	68db      	ldr	r3, [r3, #12]
 800c824:	b2da      	uxtb	r2, r3
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800c82e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800c830:	697b      	ldr	r3, [r7, #20]
 800c832:	1e5a      	subs	r2, r3, #1
 800c834:	617a      	str	r2, [r7, #20]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d10b      	bne.n	800c852 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	22ff      	movs	r2, #255	; 0xff
 800c840:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	2203      	movs	r2, #3
 800c846:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	2200      	movs	r2, #0
 800c84c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c84e:	2303      	movs	r3, #3
 800c850:	e077      	b.n	800c942 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	68db      	ldr	r3, [r3, #12]
 800c858:	f003 0301 	and.w	r3, r3, #1
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d0e7      	beq.n	800c830 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	69fa      	ldr	r2, [r7, #28]
 800c866:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	69ba      	ldr	r2, [r7, #24]
 800c86e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	689a      	ldr	r2, [r3, #8]
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c87e:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	689a      	ldr	r2, [r3, #8]
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c88e:	609a      	str	r2, [r3, #8]
 800c890:	e040      	b.n	800c914 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	689a      	ldr	r2, [r3, #8]
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800c8a0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	68db      	ldr	r3, [r3, #12]
 800c8a8:	b2da      	uxtb	r2, r3
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	f462 7220 	orn	r2, r2, #640	; 0x280
 800c8b2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800c8b4:	697b      	ldr	r3, [r7, #20]
 800c8b6:	1e5a      	subs	r2, r3, #1
 800c8b8:	617a      	str	r2, [r7, #20]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d10b      	bne.n	800c8d6 <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	22ff      	movs	r2, #255	; 0xff
 800c8c4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	2203      	movs	r2, #3
 800c8ca:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c8d2:	2303      	movs	r3, #3
 800c8d4:	e035      	b.n	800c942 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	68db      	ldr	r3, [r3, #12]
 800c8dc:	f003 0302 	and.w	r3, r3, #2
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d0e7      	beq.n	800c8b4 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	69fa      	ldr	r2, [r7, #28]
 800c8ea:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	69ba      	ldr	r2, [r7, #24]
 800c8f2:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	689a      	ldr	r2, [r3, #8]
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c902:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	689a      	ldr	r2, [r3, #8]
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c912:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800c914:	4b0f      	ldr	r3, [pc, #60]	; (800c954 <HAL_RTC_SetAlarm_IT+0x26c>)
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	4a0e      	ldr	r2, [pc, #56]	; (800c954 <HAL_RTC_SetAlarm_IT+0x26c>)
 800c91a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c91e:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 800c920:	4b0c      	ldr	r3, [pc, #48]	; (800c954 <HAL_RTC_SetAlarm_IT+0x26c>)
 800c922:	689b      	ldr	r3, [r3, #8]
 800c924:	4a0b      	ldr	r2, [pc, #44]	; (800c954 <HAL_RTC_SetAlarm_IT+0x26c>)
 800c926:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c92a:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	22ff      	movs	r2, #255	; 0xff
 800c932:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	2201      	movs	r2, #1
 800c938:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	2200      	movs	r2, #0
 800c93e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c940:	2300      	movs	r3, #0
}
 800c942:	4618      	mov	r0, r3
 800c944:	3724      	adds	r7, #36	; 0x24
 800c946:	46bd      	mov	sp, r7
 800c948:	bd90      	pop	{r4, r7, pc}
 800c94a:	bf00      	nop
 800c94c:	20000000 	.word	0x20000000
 800c950:	10624dd3 	.word	0x10624dd3
 800c954:	40013c00 	.word	0x40013c00

0800c958 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b082      	sub	sp, #8
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	689b      	ldr	r3, [r3, #8]
 800c966:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d012      	beq.n	800c994 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	68db      	ldr	r3, [r3, #12]
 800c974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d00b      	beq.n	800c994 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800c97c:	6878      	ldr	r0, [r7, #4]
 800c97e:	f7fb f88d 	bl	8007a9c <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	68db      	ldr	r3, [r3, #12]
 800c988:	b2da      	uxtb	r2, r3
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800c992:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	689b      	ldr	r3, [r3, #8]
 800c99a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d012      	beq.n	800c9c8 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	68db      	ldr	r3, [r3, #12]
 800c9a8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d00b      	beq.n	800c9c8 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800c9b0:	6878      	ldr	r0, [r7, #4]
 800c9b2:	f000 f9bf 	bl	800cd34 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	68db      	ldr	r3, [r3, #12]
 800c9bc:	b2da      	uxtb	r2, r3
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	f462 7220 	orn	r2, r2, #640	; 0x280
 800c9c6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800c9c8:	4b05      	ldr	r3, [pc, #20]	; (800c9e0 <HAL_RTC_AlarmIRQHandler+0x88>)
 800c9ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c9ce:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2201      	movs	r2, #1
 800c9d4:	775a      	strb	r2, [r3, #29]
}
 800c9d6:	bf00      	nop
 800c9d8:	3708      	adds	r7, #8
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
 800c9de:	bf00      	nop
 800c9e0:	40013c00 	.word	0x40013c00

0800c9e4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800c9e4:	b580      	push	{r7, lr}
 800c9e6:	b084      	sub	sp, #16
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	68da      	ldr	r2, [r3, #12]
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800c9fe:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ca00:	f7fb fd3e 	bl	8008480 <HAL_GetTick>
 800ca04:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ca06:	e009      	b.n	800ca1c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ca08:	f7fb fd3a 	bl	8008480 <HAL_GetTick>
 800ca0c:	4602      	mov	r2, r0
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	1ad3      	subs	r3, r2, r3
 800ca12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ca16:	d901      	bls.n	800ca1c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800ca18:	2303      	movs	r3, #3
 800ca1a:	e007      	b.n	800ca2c <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	68db      	ldr	r3, [r3, #12]
 800ca22:	f003 0320 	and.w	r3, r3, #32
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d0ee      	beq.n	800ca08 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800ca2a:	2300      	movs	r3, #0
}
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	3710      	adds	r7, #16
 800ca30:	46bd      	mov	sp, r7
 800ca32:	bd80      	pop	{r7, pc}

0800ca34 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b084      	sub	sp, #16
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	68db      	ldr	r3, [r3, #12]
 800ca46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d119      	bne.n	800ca82 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800ca4e:	687b      	ldr	r3, [r7, #4]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	f04f 32ff 	mov.w	r2, #4294967295
 800ca56:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ca58:	f7fb fd12 	bl	8008480 <HAL_GetTick>
 800ca5c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ca5e:	e009      	b.n	800ca74 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ca60:	f7fb fd0e 	bl	8008480 <HAL_GetTick>
 800ca64:	4602      	mov	r2, r0
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	1ad3      	subs	r3, r2, r3
 800ca6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ca6e:	d901      	bls.n	800ca74 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800ca70:	2303      	movs	r3, #3
 800ca72:	e007      	b.n	800ca84 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	68db      	ldr	r3, [r3, #12]
 800ca7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d0ee      	beq.n	800ca60 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800ca82:	2300      	movs	r3, #0
}
 800ca84:	4618      	mov	r0, r3
 800ca86:	3710      	adds	r7, #16
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	bd80      	pop	{r7, pc}

0800ca8c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800ca8c:	b480      	push	{r7}
 800ca8e:	b085      	sub	sp, #20
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	4603      	mov	r3, r0
 800ca94:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800ca96:	2300      	movs	r3, #0
 800ca98:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800ca9a:	e005      	b.n	800caa8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	3301      	adds	r3, #1
 800caa0:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800caa2:	79fb      	ldrb	r3, [r7, #7]
 800caa4:	3b0a      	subs	r3, #10
 800caa6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800caa8:	79fb      	ldrb	r3, [r7, #7]
 800caaa:	2b09      	cmp	r3, #9
 800caac:	d8f6      	bhi.n	800ca9c <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	b2db      	uxtb	r3, r3
 800cab2:	011b      	lsls	r3, r3, #4
 800cab4:	b2da      	uxtb	r2, r3
 800cab6:	79fb      	ldrb	r3, [r7, #7]
 800cab8:	4313      	orrs	r3, r2
 800caba:	b2db      	uxtb	r3, r3
}
 800cabc:	4618      	mov	r0, r3
 800cabe:	3714      	adds	r7, #20
 800cac0:	46bd      	mov	sp, r7
 800cac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac6:	4770      	bx	lr

0800cac8 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800cac8:	b480      	push	{r7}
 800caca:	b085      	sub	sp, #20
 800cacc:	af00      	add	r7, sp, #0
 800cace:	4603      	mov	r3, r0
 800cad0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800cad2:	2300      	movs	r3, #0
 800cad4:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800cad6:	79fb      	ldrb	r3, [r7, #7]
 800cad8:	091b      	lsrs	r3, r3, #4
 800cada:	b2db      	uxtb	r3, r3
 800cadc:	461a      	mov	r2, r3
 800cade:	4613      	mov	r3, r2
 800cae0:	009b      	lsls	r3, r3, #2
 800cae2:	4413      	add	r3, r2
 800cae4:	005b      	lsls	r3, r3, #1
 800cae6:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800cae8:	79fb      	ldrb	r3, [r7, #7]
 800caea:	f003 030f 	and.w	r3, r3, #15
 800caee:	b2da      	uxtb	r2, r3
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	b2db      	uxtb	r3, r3
 800caf4:	4413      	add	r3, r2
 800caf6:	b2db      	uxtb	r3, r3
}
 800caf8:	4618      	mov	r0, r3
 800cafa:	3714      	adds	r7, #20
 800cafc:	46bd      	mov	sp, r7
 800cafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb02:	4770      	bx	lr

0800cb04 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800cb04:	b480      	push	{r7}
 800cb06:	b087      	sub	sp, #28
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	60f8      	str	r0, [r7, #12]
 800cb0c:	60b9      	str	r1, [r7, #8]
 800cb0e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	7f1b      	ldrb	r3, [r3, #28]
 800cb14:	2b01      	cmp	r3, #1
 800cb16:	d101      	bne.n	800cb1c <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 800cb18:	2302      	movs	r3, #2
 800cb1a:	e0a6      	b.n	800cc6a <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	2201      	movs	r2, #1
 800cb20:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	2202      	movs	r2, #2
 800cb26:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	22ca      	movs	r2, #202	; 0xca
 800cb2e:	625a      	str	r2, [r3, #36]	; 0x24
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	2253      	movs	r2, #83	; 0x53
 800cb36:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	689b      	ldr	r3, [r3, #8]
 800cb3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d022      	beq.n	800cb8c <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800cb46:	4b4c      	ldr	r3, [pc, #304]	; (800cc78 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	4a4c      	ldr	r2, [pc, #304]	; (800cc7c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800cb4c:	fba2 2303 	umull	r2, r3, r2, r3
 800cb50:	0adb      	lsrs	r3, r3, #11
 800cb52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cb56:	fb02 f303 	mul.w	r3, r2, r3
 800cb5a:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 800cb5c:	697b      	ldr	r3, [r7, #20]
 800cb5e:	1e5a      	subs	r2, r3, #1
 800cb60:	617a      	str	r2, [r7, #20]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d10b      	bne.n	800cb7e <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	22ff      	movs	r2, #255	; 0xff
 800cb6c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	2203      	movs	r2, #3
 800cb72:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	2200      	movs	r2, #0
 800cb78:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800cb7a:	2303      	movs	r3, #3
 800cb7c:	e075      	b.n	800cc6a <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	68db      	ldr	r3, [r3, #12]
 800cb84:	f003 0304 	and.w	r3, r3, #4
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d1e7      	bne.n	800cb5c <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	689a      	ldr	r2, [r3, #8]
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cb9a:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800cb9c:	4b36      	ldr	r3, [pc, #216]	; (800cc78 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	4a36      	ldr	r2, [pc, #216]	; (800cc7c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800cba2:	fba2 2303 	umull	r2, r3, r2, r3
 800cba6:	0adb      	lsrs	r3, r3, #11
 800cba8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cbac:	fb02 f303 	mul.w	r3, r2, r3
 800cbb0:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 800cbb2:	697b      	ldr	r3, [r7, #20]
 800cbb4:	1e5a      	subs	r2, r3, #1
 800cbb6:	617a      	str	r2, [r7, #20]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d10b      	bne.n	800cbd4 <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	22ff      	movs	r2, #255	; 0xff
 800cbc2:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	2203      	movs	r2, #3
 800cbc8:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	2200      	movs	r2, #0
 800cbce:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800cbd0:	2303      	movs	r3, #3
 800cbd2:	e04a      	b.n	800cc6a <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	68db      	ldr	r3, [r3, #12]
 800cbda:	f003 0304 	and.w	r3, r3, #4
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d0e7      	beq.n	800cbb2 <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	68ba      	ldr	r2, [r7, #8]
 800cbe8:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	689a      	ldr	r2, [r3, #8]
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	f022 0207 	bic.w	r2, r2, #7
 800cbf8:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	6899      	ldr	r1, [r3, #8]
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	687a      	ldr	r2, [r7, #4]
 800cc06:	430a      	orrs	r2, r1
 800cc08:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800cc0a:	4b1d      	ldr	r3, [pc, #116]	; (800cc80 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	4a1c      	ldr	r2, [pc, #112]	; (800cc80 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800cc10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800cc14:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 800cc16:	4b1a      	ldr	r3, [pc, #104]	; (800cc80 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800cc18:	689b      	ldr	r3, [r3, #8]
 800cc1a:	4a19      	ldr	r2, [pc, #100]	; (800cc80 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800cc1c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800cc20:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	68db      	ldr	r3, [r3, #12]
 800cc28:	b2da      	uxtb	r2, r3
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800cc32:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800cc34:	68fb      	ldr	r3, [r7, #12]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	689a      	ldr	r2, [r3, #8]
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cc42:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	689a      	ldr	r2, [r3, #8]
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cc52:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	22ff      	movs	r2, #255	; 0xff
 800cc5a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	2201      	movs	r2, #1
 800cc60:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	2200      	movs	r2, #0
 800cc66:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800cc68:	2300      	movs	r3, #0
}
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	371c      	adds	r7, #28
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc74:	4770      	bx	lr
 800cc76:	bf00      	nop
 800cc78:	20000000 	.word	0x20000000
 800cc7c:	10624dd3 	.word	0x10624dd3
 800cc80:	40013c00 	.word	0x40013c00

0800cc84 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b084      	sub	sp, #16
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	7f1b      	ldrb	r3, [r3, #28]
 800cc94:	2b01      	cmp	r3, #1
 800cc96:	d101      	bne.n	800cc9c <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 800cc98:	2302      	movs	r3, #2
 800cc9a:	e047      	b.n	800cd2c <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	2201      	movs	r2, #1
 800cca0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	2202      	movs	r2, #2
 800cca6:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	22ca      	movs	r2, #202	; 0xca
 800ccae:	625a      	str	r2, [r3, #36]	; 0x24
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	2253      	movs	r2, #83	; 0x53
 800ccb6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	689a      	ldr	r2, [r3, #8]
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ccc6:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	689a      	ldr	r2, [r3, #8]
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ccd6:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ccd8:	f7fb fbd2 	bl	8008480 <HAL_GetTick>
 800ccdc:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800ccde:	e013      	b.n	800cd08 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800cce0:	f7fb fbce 	bl	8008480 <HAL_GetTick>
 800cce4:	4602      	mov	r2, r0
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	1ad3      	subs	r3, r2, r3
 800ccea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ccee:	d90b      	bls.n	800cd08 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	22ff      	movs	r2, #255	; 0xff
 800ccf6:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2203      	movs	r2, #3
 800ccfc:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	2200      	movs	r2, #0
 800cd02:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800cd04:	2303      	movs	r3, #3
 800cd06:	e011      	b.n	800cd2c <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	68db      	ldr	r3, [r3, #12]
 800cd0e:	f003 0304 	and.w	r3, r3, #4
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d0e4      	beq.n	800cce0 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	22ff      	movs	r2, #255	; 0xff
 800cd1c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	2201      	movs	r2, #1
 800cd22:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2200      	movs	r2, #0
 800cd28:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800cd2a:	2300      	movs	r3, #0
}
 800cd2c:	4618      	mov	r0, r3
 800cd2e:	3710      	adds	r7, #16
 800cd30:	46bd      	mov	sp, r7
 800cd32:	bd80      	pop	{r7, pc}

0800cd34 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800cd34:	b480      	push	{r7}
 800cd36:	b083      	sub	sp, #12
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 800cd3c:	bf00      	nop
 800cd3e:	370c      	adds	r7, #12
 800cd40:	46bd      	mov	sp, r7
 800cd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd46:	4770      	bx	lr

0800cd48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cd48:	b580      	push	{r7, lr}
 800cd4a:	b082      	sub	sp, #8
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d101      	bne.n	800cd5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cd56:	2301      	movs	r3, #1
 800cd58:	e07b      	b.n	800ce52 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d108      	bne.n	800cd74 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	685b      	ldr	r3, [r3, #4]
 800cd66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cd6a:	d009      	beq.n	800cd80 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	2200      	movs	r2, #0
 800cd70:	61da      	str	r2, [r3, #28]
 800cd72:	e005      	b.n	800cd80 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	2200      	movs	r2, #0
 800cd78:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	2200      	movs	r2, #0
 800cd7e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2200      	movs	r2, #0
 800cd84:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cd8c:	b2db      	uxtb	r3, r3
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d106      	bne.n	800cda0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2200      	movs	r2, #0
 800cd96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cd9a:	6878      	ldr	r0, [r7, #4]
 800cd9c:	f7f5 ffa4 	bl	8002ce8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	2202      	movs	r2, #2
 800cda4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	681a      	ldr	r2, [r3, #0]
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cdb6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	685b      	ldr	r3, [r3, #4]
 800cdbc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	689b      	ldr	r3, [r3, #8]
 800cdc4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800cdc8:	431a      	orrs	r2, r3
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	68db      	ldr	r3, [r3, #12]
 800cdce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cdd2:	431a      	orrs	r2, r3
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	691b      	ldr	r3, [r3, #16]
 800cdd8:	f003 0302 	and.w	r3, r3, #2
 800cddc:	431a      	orrs	r2, r3
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	695b      	ldr	r3, [r3, #20]
 800cde2:	f003 0301 	and.w	r3, r3, #1
 800cde6:	431a      	orrs	r2, r3
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	699b      	ldr	r3, [r3, #24]
 800cdec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cdf0:	431a      	orrs	r2, r3
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	69db      	ldr	r3, [r3, #28]
 800cdf6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800cdfa:	431a      	orrs	r2, r3
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	6a1b      	ldr	r3, [r3, #32]
 800ce00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce04:	ea42 0103 	orr.w	r1, r2, r3
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce0c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	430a      	orrs	r2, r1
 800ce16:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	699b      	ldr	r3, [r3, #24]
 800ce1c:	0c1b      	lsrs	r3, r3, #16
 800ce1e:	f003 0104 	and.w	r1, r3, #4
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce26:	f003 0210 	and.w	r2, r3, #16
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	430a      	orrs	r2, r1
 800ce30:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	69da      	ldr	r2, [r3, #28]
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ce40:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2200      	movs	r2, #0
 800ce46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2201      	movs	r2, #1
 800ce4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800ce50:	2300      	movs	r3, #0
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	3708      	adds	r7, #8
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}

0800ce5a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ce5a:	b580      	push	{r7, lr}
 800ce5c:	b088      	sub	sp, #32
 800ce5e:	af00      	add	r7, sp, #0
 800ce60:	60f8      	str	r0, [r7, #12]
 800ce62:	60b9      	str	r1, [r7, #8]
 800ce64:	603b      	str	r3, [r7, #0]
 800ce66:	4613      	mov	r3, r2
 800ce68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ce74:	2b01      	cmp	r3, #1
 800ce76:	d101      	bne.n	800ce7c <HAL_SPI_Transmit+0x22>
 800ce78:	2302      	movs	r3, #2
 800ce7a:	e126      	b.n	800d0ca <HAL_SPI_Transmit+0x270>
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	2201      	movs	r2, #1
 800ce80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ce84:	f7fb fafc 	bl	8008480 <HAL_GetTick>
 800ce88:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800ce8a:	88fb      	ldrh	r3, [r7, #6]
 800ce8c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ce94:	b2db      	uxtb	r3, r3
 800ce96:	2b01      	cmp	r3, #1
 800ce98:	d002      	beq.n	800cea0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800ce9a:	2302      	movs	r3, #2
 800ce9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ce9e:	e10b      	b.n	800d0b8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800cea0:	68bb      	ldr	r3, [r7, #8]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d002      	beq.n	800ceac <HAL_SPI_Transmit+0x52>
 800cea6:	88fb      	ldrh	r3, [r7, #6]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d102      	bne.n	800ceb2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800ceac:	2301      	movs	r3, #1
 800ceae:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ceb0:	e102      	b.n	800d0b8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ceb2:	68fb      	ldr	r3, [r7, #12]
 800ceb4:	2203      	movs	r2, #3
 800ceb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	2200      	movs	r2, #0
 800cebe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	68ba      	ldr	r2, [r7, #8]
 800cec4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	88fa      	ldrh	r2, [r7, #6]
 800ceca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	88fa      	ldrh	r2, [r7, #6]
 800ced0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	2200      	movs	r2, #0
 800ced6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	2200      	movs	r2, #0
 800cedc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	2200      	movs	r2, #0
 800cee2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	2200      	movs	r2, #0
 800cee8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	2200      	movs	r2, #0
 800ceee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	689b      	ldr	r3, [r3, #8]
 800cef4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cef8:	d10f      	bne.n	800cf1a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	681a      	ldr	r2, [r3, #0]
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cf08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	681a      	ldr	r2, [r3, #0]
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cf18:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf24:	2b40      	cmp	r3, #64	; 0x40
 800cf26:	d007      	beq.n	800cf38 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	681a      	ldr	r2, [r3, #0]
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cf36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	68db      	ldr	r3, [r3, #12]
 800cf3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cf40:	d14b      	bne.n	800cfda <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	685b      	ldr	r3, [r3, #4]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d002      	beq.n	800cf50 <HAL_SPI_Transmit+0xf6>
 800cf4a:	8afb      	ldrh	r3, [r7, #22]
 800cf4c:	2b01      	cmp	r3, #1
 800cf4e:	d13e      	bne.n	800cfce <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf54:	881a      	ldrh	r2, [r3, #0]
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf60:	1c9a      	adds	r2, r3, #2
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cf6a:	b29b      	uxth	r3, r3
 800cf6c:	3b01      	subs	r3, #1
 800cf6e:	b29a      	uxth	r2, r3
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800cf74:	e02b      	b.n	800cfce <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	689b      	ldr	r3, [r3, #8]
 800cf7c:	f003 0302 	and.w	r3, r3, #2
 800cf80:	2b02      	cmp	r3, #2
 800cf82:	d112      	bne.n	800cfaa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cf84:	68fb      	ldr	r3, [r7, #12]
 800cf86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf88:	881a      	ldrh	r2, [r3, #0]
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf94:	1c9a      	adds	r2, r3, #2
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cf9e:	b29b      	uxth	r3, r3
 800cfa0:	3b01      	subs	r3, #1
 800cfa2:	b29a      	uxth	r2, r3
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	86da      	strh	r2, [r3, #54]	; 0x36
 800cfa8:	e011      	b.n	800cfce <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cfaa:	f7fb fa69 	bl	8008480 <HAL_GetTick>
 800cfae:	4602      	mov	r2, r0
 800cfb0:	69bb      	ldr	r3, [r7, #24]
 800cfb2:	1ad3      	subs	r3, r2, r3
 800cfb4:	683a      	ldr	r2, [r7, #0]
 800cfb6:	429a      	cmp	r2, r3
 800cfb8:	d803      	bhi.n	800cfc2 <HAL_SPI_Transmit+0x168>
 800cfba:	683b      	ldr	r3, [r7, #0]
 800cfbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfc0:	d102      	bne.n	800cfc8 <HAL_SPI_Transmit+0x16e>
 800cfc2:	683b      	ldr	r3, [r7, #0]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	d102      	bne.n	800cfce <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800cfc8:	2303      	movs	r3, #3
 800cfca:	77fb      	strb	r3, [r7, #31]
          goto error;
 800cfcc:	e074      	b.n	800d0b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cfd2:	b29b      	uxth	r3, r3
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d1ce      	bne.n	800cf76 <HAL_SPI_Transmit+0x11c>
 800cfd8:	e04c      	b.n	800d074 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	685b      	ldr	r3, [r3, #4]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d002      	beq.n	800cfe8 <HAL_SPI_Transmit+0x18e>
 800cfe2:	8afb      	ldrh	r3, [r7, #22]
 800cfe4:	2b01      	cmp	r3, #1
 800cfe6:	d140      	bne.n	800d06a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	330c      	adds	r3, #12
 800cff2:	7812      	ldrb	r2, [r2, #0]
 800cff4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cffa:	1c5a      	adds	r2, r3, #1
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d004:	b29b      	uxth	r3, r3
 800d006:	3b01      	subs	r3, #1
 800d008:	b29a      	uxth	r2, r3
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800d00e:	e02c      	b.n	800d06a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	689b      	ldr	r3, [r3, #8]
 800d016:	f003 0302 	and.w	r3, r3, #2
 800d01a:	2b02      	cmp	r3, #2
 800d01c:	d113      	bne.n	800d046 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	330c      	adds	r3, #12
 800d028:	7812      	ldrb	r2, [r2, #0]
 800d02a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d030:	1c5a      	adds	r2, r3, #1
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d03a:	b29b      	uxth	r3, r3
 800d03c:	3b01      	subs	r3, #1
 800d03e:	b29a      	uxth	r2, r3
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	86da      	strh	r2, [r3, #54]	; 0x36
 800d044:	e011      	b.n	800d06a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d046:	f7fb fa1b 	bl	8008480 <HAL_GetTick>
 800d04a:	4602      	mov	r2, r0
 800d04c:	69bb      	ldr	r3, [r7, #24]
 800d04e:	1ad3      	subs	r3, r2, r3
 800d050:	683a      	ldr	r2, [r7, #0]
 800d052:	429a      	cmp	r2, r3
 800d054:	d803      	bhi.n	800d05e <HAL_SPI_Transmit+0x204>
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d05c:	d102      	bne.n	800d064 <HAL_SPI_Transmit+0x20a>
 800d05e:	683b      	ldr	r3, [r7, #0]
 800d060:	2b00      	cmp	r3, #0
 800d062:	d102      	bne.n	800d06a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800d064:	2303      	movs	r3, #3
 800d066:	77fb      	strb	r3, [r7, #31]
          goto error;
 800d068:	e026      	b.n	800d0b8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d06e:	b29b      	uxth	r3, r3
 800d070:	2b00      	cmp	r3, #0
 800d072:	d1cd      	bne.n	800d010 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d074:	69ba      	ldr	r2, [r7, #24]
 800d076:	6839      	ldr	r1, [r7, #0]
 800d078:	68f8      	ldr	r0, [r7, #12]
 800d07a:	f000 fbcb 	bl	800d814 <SPI_EndRxTxTransaction>
 800d07e:	4603      	mov	r3, r0
 800d080:	2b00      	cmp	r3, #0
 800d082:	d002      	beq.n	800d08a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	2220      	movs	r2, #32
 800d088:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	689b      	ldr	r3, [r3, #8]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d10a      	bne.n	800d0a8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d092:	2300      	movs	r3, #0
 800d094:	613b      	str	r3, [r7, #16]
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	68db      	ldr	r3, [r3, #12]
 800d09c:	613b      	str	r3, [r7, #16]
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	689b      	ldr	r3, [r3, #8]
 800d0a4:	613b      	str	r3, [r7, #16]
 800d0a6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d002      	beq.n	800d0b6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	77fb      	strb	r3, [r7, #31]
 800d0b4:	e000      	b.n	800d0b8 <HAL_SPI_Transmit+0x25e>
  }

error:
 800d0b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	2201      	movs	r2, #1
 800d0bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800d0c8:	7ffb      	ldrb	r3, [r7, #31]
}
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	3720      	adds	r7, #32
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	bd80      	pop	{r7, pc}

0800d0d2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d0d2:	b580      	push	{r7, lr}
 800d0d4:	b088      	sub	sp, #32
 800d0d6:	af02      	add	r7, sp, #8
 800d0d8:	60f8      	str	r0, [r7, #12]
 800d0da:	60b9      	str	r1, [r7, #8]
 800d0dc:	603b      	str	r3, [r7, #0]
 800d0de:	4613      	mov	r3, r2
 800d0e0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	685b      	ldr	r3, [r3, #4]
 800d0ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d0ee:	d112      	bne.n	800d116 <HAL_SPI_Receive+0x44>
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	689b      	ldr	r3, [r3, #8]
 800d0f4:	2b00      	cmp	r3, #0
 800d0f6:	d10e      	bne.n	800d116 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	2204      	movs	r2, #4
 800d0fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800d100:	88fa      	ldrh	r2, [r7, #6]
 800d102:	683b      	ldr	r3, [r7, #0]
 800d104:	9300      	str	r3, [sp, #0]
 800d106:	4613      	mov	r3, r2
 800d108:	68ba      	ldr	r2, [r7, #8]
 800d10a:	68b9      	ldr	r1, [r7, #8]
 800d10c:	68f8      	ldr	r0, [r7, #12]
 800d10e:	f000 f8f1 	bl	800d2f4 <HAL_SPI_TransmitReceive>
 800d112:	4603      	mov	r3, r0
 800d114:	e0ea      	b.n	800d2ec <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d11c:	2b01      	cmp	r3, #1
 800d11e:	d101      	bne.n	800d124 <HAL_SPI_Receive+0x52>
 800d120:	2302      	movs	r3, #2
 800d122:	e0e3      	b.n	800d2ec <HAL_SPI_Receive+0x21a>
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	2201      	movs	r2, #1
 800d128:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d12c:	f7fb f9a8 	bl	8008480 <HAL_GetTick>
 800d130:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d138:	b2db      	uxtb	r3, r3
 800d13a:	2b01      	cmp	r3, #1
 800d13c:	d002      	beq.n	800d144 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800d13e:	2302      	movs	r3, #2
 800d140:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d142:	e0ca      	b.n	800d2da <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d002      	beq.n	800d150 <HAL_SPI_Receive+0x7e>
 800d14a:	88fb      	ldrh	r3, [r7, #6]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d102      	bne.n	800d156 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800d150:	2301      	movs	r3, #1
 800d152:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d154:	e0c1      	b.n	800d2da <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	2204      	movs	r2, #4
 800d15a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	2200      	movs	r2, #0
 800d162:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	68ba      	ldr	r2, [r7, #8]
 800d168:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	88fa      	ldrh	r2, [r7, #6]
 800d16e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	88fa      	ldrh	r2, [r7, #6]
 800d174:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	2200      	movs	r2, #0
 800d17a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	2200      	movs	r2, #0
 800d180:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	2200      	movs	r2, #0
 800d186:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	2200      	movs	r2, #0
 800d18c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	2200      	movs	r2, #0
 800d192:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	689b      	ldr	r3, [r3, #8]
 800d198:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d19c:	d10f      	bne.n	800d1be <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	681a      	ldr	r2, [r3, #0]
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d1ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	681a      	ldr	r2, [r3, #0]
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d1bc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1c8:	2b40      	cmp	r3, #64	; 0x40
 800d1ca:	d007      	beq.n	800d1dc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	681a      	ldr	r2, [r3, #0]
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d1da:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	68db      	ldr	r3, [r3, #12]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d162      	bne.n	800d2aa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800d1e4:	e02e      	b.n	800d244 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	689b      	ldr	r3, [r3, #8]
 800d1ec:	f003 0301 	and.w	r3, r3, #1
 800d1f0:	2b01      	cmp	r3, #1
 800d1f2:	d115      	bne.n	800d220 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	f103 020c 	add.w	r2, r3, #12
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d200:	7812      	ldrb	r2, [r2, #0]
 800d202:	b2d2      	uxtb	r2, r2
 800d204:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d20a:	1c5a      	adds	r2, r3, #1
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d214:	b29b      	uxth	r3, r3
 800d216:	3b01      	subs	r3, #1
 800d218:	b29a      	uxth	r2, r3
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d21e:	e011      	b.n	800d244 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d220:	f7fb f92e 	bl	8008480 <HAL_GetTick>
 800d224:	4602      	mov	r2, r0
 800d226:	693b      	ldr	r3, [r7, #16]
 800d228:	1ad3      	subs	r3, r2, r3
 800d22a:	683a      	ldr	r2, [r7, #0]
 800d22c:	429a      	cmp	r2, r3
 800d22e:	d803      	bhi.n	800d238 <HAL_SPI_Receive+0x166>
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d236:	d102      	bne.n	800d23e <HAL_SPI_Receive+0x16c>
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d102      	bne.n	800d244 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800d23e:	2303      	movs	r3, #3
 800d240:	75fb      	strb	r3, [r7, #23]
          goto error;
 800d242:	e04a      	b.n	800d2da <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d248:	b29b      	uxth	r3, r3
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d1cb      	bne.n	800d1e6 <HAL_SPI_Receive+0x114>
 800d24e:	e031      	b.n	800d2b4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	689b      	ldr	r3, [r3, #8]
 800d256:	f003 0301 	and.w	r3, r3, #1
 800d25a:	2b01      	cmp	r3, #1
 800d25c:	d113      	bne.n	800d286 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	68da      	ldr	r2, [r3, #12]
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d268:	b292      	uxth	r2, r2
 800d26a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d270:	1c9a      	adds	r2, r3, #2
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d27a:	b29b      	uxth	r3, r3
 800d27c:	3b01      	subs	r3, #1
 800d27e:	b29a      	uxth	r2, r3
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d284:	e011      	b.n	800d2aa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d286:	f7fb f8fb 	bl	8008480 <HAL_GetTick>
 800d28a:	4602      	mov	r2, r0
 800d28c:	693b      	ldr	r3, [r7, #16]
 800d28e:	1ad3      	subs	r3, r2, r3
 800d290:	683a      	ldr	r2, [r7, #0]
 800d292:	429a      	cmp	r2, r3
 800d294:	d803      	bhi.n	800d29e <HAL_SPI_Receive+0x1cc>
 800d296:	683b      	ldr	r3, [r7, #0]
 800d298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d29c:	d102      	bne.n	800d2a4 <HAL_SPI_Receive+0x1d2>
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d102      	bne.n	800d2aa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800d2a4:	2303      	movs	r3, #3
 800d2a6:	75fb      	strb	r3, [r7, #23]
          goto error;
 800d2a8:	e017      	b.n	800d2da <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d2ae:	b29b      	uxth	r3, r3
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d1cd      	bne.n	800d250 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d2b4:	693a      	ldr	r2, [r7, #16]
 800d2b6:	6839      	ldr	r1, [r7, #0]
 800d2b8:	68f8      	ldr	r0, [r7, #12]
 800d2ba:	f000 fa45 	bl	800d748 <SPI_EndRxTransaction>
 800d2be:	4603      	mov	r3, r0
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d002      	beq.n	800d2ca <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	2220      	movs	r2, #32
 800d2c8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d002      	beq.n	800d2d8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800d2d2:	2301      	movs	r3, #1
 800d2d4:	75fb      	strb	r3, [r7, #23]
 800d2d6:	e000      	b.n	800d2da <HAL_SPI_Receive+0x208>
  }

error :
 800d2d8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	2201      	movs	r2, #1
 800d2de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	2200      	movs	r2, #0
 800d2e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800d2ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	3718      	adds	r7, #24
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	bd80      	pop	{r7, pc}

0800d2f4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800d2f4:	b580      	push	{r7, lr}
 800d2f6:	b08c      	sub	sp, #48	; 0x30
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	60f8      	str	r0, [r7, #12]
 800d2fc:	60b9      	str	r1, [r7, #8]
 800d2fe:	607a      	str	r2, [r7, #4]
 800d300:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800d302:	2301      	movs	r3, #1
 800d304:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800d306:	2300      	movs	r3, #0
 800d308:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d312:	2b01      	cmp	r3, #1
 800d314:	d101      	bne.n	800d31a <HAL_SPI_TransmitReceive+0x26>
 800d316:	2302      	movs	r3, #2
 800d318:	e18a      	b.n	800d630 <HAL_SPI_TransmitReceive+0x33c>
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	2201      	movs	r2, #1
 800d31e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d322:	f7fb f8ad 	bl	8008480 <HAL_GetTick>
 800d326:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d32e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	685b      	ldr	r3, [r3, #4]
 800d336:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800d338:	887b      	ldrh	r3, [r7, #2]
 800d33a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d33c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d340:	2b01      	cmp	r3, #1
 800d342:	d00f      	beq.n	800d364 <HAL_SPI_TransmitReceive+0x70>
 800d344:	69fb      	ldr	r3, [r7, #28]
 800d346:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d34a:	d107      	bne.n	800d35c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	689b      	ldr	r3, [r3, #8]
 800d350:	2b00      	cmp	r3, #0
 800d352:	d103      	bne.n	800d35c <HAL_SPI_TransmitReceive+0x68>
 800d354:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d358:	2b04      	cmp	r3, #4
 800d35a:	d003      	beq.n	800d364 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800d35c:	2302      	movs	r3, #2
 800d35e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800d362:	e15b      	b.n	800d61c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d364:	68bb      	ldr	r3, [r7, #8]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d005      	beq.n	800d376 <HAL_SPI_TransmitReceive+0x82>
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d002      	beq.n	800d376 <HAL_SPI_TransmitReceive+0x82>
 800d370:	887b      	ldrh	r3, [r7, #2]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d103      	bne.n	800d37e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800d376:	2301      	movs	r3, #1
 800d378:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800d37c:	e14e      	b.n	800d61c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d384:	b2db      	uxtb	r3, r3
 800d386:	2b04      	cmp	r3, #4
 800d388:	d003      	beq.n	800d392 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	2205      	movs	r2, #5
 800d38e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	2200      	movs	r2, #0
 800d396:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	687a      	ldr	r2, [r7, #4]
 800d39c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	887a      	ldrh	r2, [r7, #2]
 800d3a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	887a      	ldrh	r2, [r7, #2]
 800d3a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	68ba      	ldr	r2, [r7, #8]
 800d3ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	887a      	ldrh	r2, [r7, #2]
 800d3b4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	887a      	ldrh	r2, [r7, #2]
 800d3ba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	2200      	movs	r2, #0
 800d3c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d3d2:	2b40      	cmp	r3, #64	; 0x40
 800d3d4:	d007      	beq.n	800d3e6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	681a      	ldr	r2, [r3, #0]
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d3e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	68db      	ldr	r3, [r3, #12]
 800d3ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d3ee:	d178      	bne.n	800d4e2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	685b      	ldr	r3, [r3, #4]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d002      	beq.n	800d3fe <HAL_SPI_TransmitReceive+0x10a>
 800d3f8:	8b7b      	ldrh	r3, [r7, #26]
 800d3fa:	2b01      	cmp	r3, #1
 800d3fc:	d166      	bne.n	800d4cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d402:	881a      	ldrh	r2, [r3, #0]
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d40e:	1c9a      	adds	r2, r3, #2
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d418:	b29b      	uxth	r3, r3
 800d41a:	3b01      	subs	r3, #1
 800d41c:	b29a      	uxth	r2, r3
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d422:	e053      	b.n	800d4cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	689b      	ldr	r3, [r3, #8]
 800d42a:	f003 0302 	and.w	r3, r3, #2
 800d42e:	2b02      	cmp	r3, #2
 800d430:	d11b      	bne.n	800d46a <HAL_SPI_TransmitReceive+0x176>
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d436:	b29b      	uxth	r3, r3
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d016      	beq.n	800d46a <HAL_SPI_TransmitReceive+0x176>
 800d43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d43e:	2b01      	cmp	r3, #1
 800d440:	d113      	bne.n	800d46a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d446:	881a      	ldrh	r2, [r3, #0]
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d452:	1c9a      	adds	r2, r3, #2
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d45c:	b29b      	uxth	r3, r3
 800d45e:	3b01      	subs	r3, #1
 800d460:	b29a      	uxth	r2, r3
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d466:	2300      	movs	r3, #0
 800d468:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	689b      	ldr	r3, [r3, #8]
 800d470:	f003 0301 	and.w	r3, r3, #1
 800d474:	2b01      	cmp	r3, #1
 800d476:	d119      	bne.n	800d4ac <HAL_SPI_TransmitReceive+0x1b8>
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d47c:	b29b      	uxth	r3, r3
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d014      	beq.n	800d4ac <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	68da      	ldr	r2, [r3, #12]
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d48c:	b292      	uxth	r2, r2
 800d48e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d494:	1c9a      	adds	r2, r3, #2
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d49e:	b29b      	uxth	r3, r3
 800d4a0:	3b01      	subs	r3, #1
 800d4a2:	b29a      	uxth	r2, r3
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d4ac:	f7fa ffe8 	bl	8008480 <HAL_GetTick>
 800d4b0:	4602      	mov	r2, r0
 800d4b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4b4:	1ad3      	subs	r3, r2, r3
 800d4b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d4b8:	429a      	cmp	r2, r3
 800d4ba:	d807      	bhi.n	800d4cc <HAL_SPI_TransmitReceive+0x1d8>
 800d4bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4c2:	d003      	beq.n	800d4cc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800d4c4:	2303      	movs	r3, #3
 800d4c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800d4ca:	e0a7      	b.n	800d61c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d4d0:	b29b      	uxth	r3, r3
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d1a6      	bne.n	800d424 <HAL_SPI_TransmitReceive+0x130>
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d4da:	b29b      	uxth	r3, r3
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d1a1      	bne.n	800d424 <HAL_SPI_TransmitReceive+0x130>
 800d4e0:	e07c      	b.n	800d5dc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	685b      	ldr	r3, [r3, #4]
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d002      	beq.n	800d4f0 <HAL_SPI_TransmitReceive+0x1fc>
 800d4ea:	8b7b      	ldrh	r3, [r7, #26]
 800d4ec:	2b01      	cmp	r3, #1
 800d4ee:	d16b      	bne.n	800d5c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	330c      	adds	r3, #12
 800d4fa:	7812      	ldrb	r2, [r2, #0]
 800d4fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d502:	1c5a      	adds	r2, r3, #1
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d50c:	b29b      	uxth	r3, r3
 800d50e:	3b01      	subs	r3, #1
 800d510:	b29a      	uxth	r2, r3
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d516:	e057      	b.n	800d5c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	689b      	ldr	r3, [r3, #8]
 800d51e:	f003 0302 	and.w	r3, r3, #2
 800d522:	2b02      	cmp	r3, #2
 800d524:	d11c      	bne.n	800d560 <HAL_SPI_TransmitReceive+0x26c>
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d52a:	b29b      	uxth	r3, r3
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d017      	beq.n	800d560 <HAL_SPI_TransmitReceive+0x26c>
 800d530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d532:	2b01      	cmp	r3, #1
 800d534:	d114      	bne.n	800d560 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	330c      	adds	r3, #12
 800d540:	7812      	ldrb	r2, [r2, #0]
 800d542:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d548:	1c5a      	adds	r2, r3, #1
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d552:	b29b      	uxth	r3, r3
 800d554:	3b01      	subs	r3, #1
 800d556:	b29a      	uxth	r2, r3
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d55c:	2300      	movs	r3, #0
 800d55e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	689b      	ldr	r3, [r3, #8]
 800d566:	f003 0301 	and.w	r3, r3, #1
 800d56a:	2b01      	cmp	r3, #1
 800d56c:	d119      	bne.n	800d5a2 <HAL_SPI_TransmitReceive+0x2ae>
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d572:	b29b      	uxth	r3, r3
 800d574:	2b00      	cmp	r3, #0
 800d576:	d014      	beq.n	800d5a2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	68da      	ldr	r2, [r3, #12]
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d582:	b2d2      	uxtb	r2, r2
 800d584:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d58a:	1c5a      	adds	r2, r3, #1
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d594:	b29b      	uxth	r3, r3
 800d596:	3b01      	subs	r3, #1
 800d598:	b29a      	uxth	r2, r3
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d59e:	2301      	movs	r3, #1
 800d5a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d5a2:	f7fa ff6d 	bl	8008480 <HAL_GetTick>
 800d5a6:	4602      	mov	r2, r0
 800d5a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5aa:	1ad3      	subs	r3, r2, r3
 800d5ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d5ae:	429a      	cmp	r2, r3
 800d5b0:	d803      	bhi.n	800d5ba <HAL_SPI_TransmitReceive+0x2c6>
 800d5b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5b8:	d102      	bne.n	800d5c0 <HAL_SPI_TransmitReceive+0x2cc>
 800d5ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d103      	bne.n	800d5c8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800d5c0:	2303      	movs	r3, #3
 800d5c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800d5c6:	e029      	b.n	800d61c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d5cc:	b29b      	uxth	r3, r3
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d1a2      	bne.n	800d518 <HAL_SPI_TransmitReceive+0x224>
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d5d6:	b29b      	uxth	r3, r3
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d19d      	bne.n	800d518 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d5dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d5de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d5e0:	68f8      	ldr	r0, [r7, #12]
 800d5e2:	f000 f917 	bl	800d814 <SPI_EndRxTxTransaction>
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d006      	beq.n	800d5fa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800d5ec:	2301      	movs	r3, #1
 800d5ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	2220      	movs	r2, #32
 800d5f6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800d5f8:	e010      	b.n	800d61c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	689b      	ldr	r3, [r3, #8]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d10b      	bne.n	800d61a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d602:	2300      	movs	r3, #0
 800d604:	617b      	str	r3, [r7, #20]
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	68db      	ldr	r3, [r3, #12]
 800d60c:	617b      	str	r3, [r7, #20]
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	689b      	ldr	r3, [r3, #8]
 800d614:	617b      	str	r3, [r7, #20]
 800d616:	697b      	ldr	r3, [r7, #20]
 800d618:	e000      	b.n	800d61c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800d61a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	2201      	movs	r2, #1
 800d620:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	2200      	movs	r2, #0
 800d628:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800d62c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800d630:	4618      	mov	r0, r3
 800d632:	3730      	adds	r7, #48	; 0x30
 800d634:	46bd      	mov	sp, r7
 800d636:	bd80      	pop	{r7, pc}

0800d638 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d638:	b580      	push	{r7, lr}
 800d63a:	b088      	sub	sp, #32
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	60f8      	str	r0, [r7, #12]
 800d640:	60b9      	str	r1, [r7, #8]
 800d642:	603b      	str	r3, [r7, #0]
 800d644:	4613      	mov	r3, r2
 800d646:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d648:	f7fa ff1a 	bl	8008480 <HAL_GetTick>
 800d64c:	4602      	mov	r2, r0
 800d64e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d650:	1a9b      	subs	r3, r3, r2
 800d652:	683a      	ldr	r2, [r7, #0]
 800d654:	4413      	add	r3, r2
 800d656:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d658:	f7fa ff12 	bl	8008480 <HAL_GetTick>
 800d65c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d65e:	4b39      	ldr	r3, [pc, #228]	; (800d744 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d660:	681b      	ldr	r3, [r3, #0]
 800d662:	015b      	lsls	r3, r3, #5
 800d664:	0d1b      	lsrs	r3, r3, #20
 800d666:	69fa      	ldr	r2, [r7, #28]
 800d668:	fb02 f303 	mul.w	r3, r2, r3
 800d66c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d66e:	e054      	b.n	800d71a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d670:	683b      	ldr	r3, [r7, #0]
 800d672:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d676:	d050      	beq.n	800d71a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d678:	f7fa ff02 	bl	8008480 <HAL_GetTick>
 800d67c:	4602      	mov	r2, r0
 800d67e:	69bb      	ldr	r3, [r7, #24]
 800d680:	1ad3      	subs	r3, r2, r3
 800d682:	69fa      	ldr	r2, [r7, #28]
 800d684:	429a      	cmp	r2, r3
 800d686:	d902      	bls.n	800d68e <SPI_WaitFlagStateUntilTimeout+0x56>
 800d688:	69fb      	ldr	r3, [r7, #28]
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d13d      	bne.n	800d70a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	685a      	ldr	r2, [r3, #4]
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d69c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	685b      	ldr	r3, [r3, #4]
 800d6a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d6a6:	d111      	bne.n	800d6cc <SPI_WaitFlagStateUntilTimeout+0x94>
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	689b      	ldr	r3, [r3, #8]
 800d6ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d6b0:	d004      	beq.n	800d6bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	689b      	ldr	r3, [r3, #8]
 800d6b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d6ba:	d107      	bne.n	800d6cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	681a      	ldr	r2, [r3, #0]
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d6ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d6d4:	d10f      	bne.n	800d6f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	681a      	ldr	r2, [r3, #0]
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d6e4:	601a      	str	r2, [r3, #0]
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	681a      	ldr	r2, [r3, #0]
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d6f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	2201      	movs	r2, #1
 800d6fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	2200      	movs	r2, #0
 800d702:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800d706:	2303      	movs	r3, #3
 800d708:	e017      	b.n	800d73a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800d70a:	697b      	ldr	r3, [r7, #20]
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d101      	bne.n	800d714 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d710:	2300      	movs	r3, #0
 800d712:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d714:	697b      	ldr	r3, [r7, #20]
 800d716:	3b01      	subs	r3, #1
 800d718:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	689a      	ldr	r2, [r3, #8]
 800d720:	68bb      	ldr	r3, [r7, #8]
 800d722:	4013      	ands	r3, r2
 800d724:	68ba      	ldr	r2, [r7, #8]
 800d726:	429a      	cmp	r2, r3
 800d728:	bf0c      	ite	eq
 800d72a:	2301      	moveq	r3, #1
 800d72c:	2300      	movne	r3, #0
 800d72e:	b2db      	uxtb	r3, r3
 800d730:	461a      	mov	r2, r3
 800d732:	79fb      	ldrb	r3, [r7, #7]
 800d734:	429a      	cmp	r2, r3
 800d736:	d19b      	bne.n	800d670 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d738:	2300      	movs	r3, #0
}
 800d73a:	4618      	mov	r0, r3
 800d73c:	3720      	adds	r7, #32
 800d73e:	46bd      	mov	sp, r7
 800d740:	bd80      	pop	{r7, pc}
 800d742:	bf00      	nop
 800d744:	20000000 	.word	0x20000000

0800d748 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800d748:	b580      	push	{r7, lr}
 800d74a:	b086      	sub	sp, #24
 800d74c:	af02      	add	r7, sp, #8
 800d74e:	60f8      	str	r0, [r7, #12]
 800d750:	60b9      	str	r1, [r7, #8]
 800d752:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	685b      	ldr	r3, [r3, #4]
 800d758:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d75c:	d111      	bne.n	800d782 <SPI_EndRxTransaction+0x3a>
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	689b      	ldr	r3, [r3, #8]
 800d762:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d766:	d004      	beq.n	800d772 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	689b      	ldr	r3, [r3, #8]
 800d76c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d770:	d107      	bne.n	800d782 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	681a      	ldr	r2, [r3, #0]
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d780:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	685b      	ldr	r3, [r3, #4]
 800d786:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d78a:	d12a      	bne.n	800d7e2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	689b      	ldr	r3, [r3, #8]
 800d790:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d794:	d012      	beq.n	800d7bc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	9300      	str	r3, [sp, #0]
 800d79a:	68bb      	ldr	r3, [r7, #8]
 800d79c:	2200      	movs	r2, #0
 800d79e:	2180      	movs	r1, #128	; 0x80
 800d7a0:	68f8      	ldr	r0, [r7, #12]
 800d7a2:	f7ff ff49 	bl	800d638 <SPI_WaitFlagStateUntilTimeout>
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d02d      	beq.n	800d808 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d7b0:	f043 0220 	orr.w	r2, r3, #32
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800d7b8:	2303      	movs	r3, #3
 800d7ba:	e026      	b.n	800d80a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	9300      	str	r3, [sp, #0]
 800d7c0:	68bb      	ldr	r3, [r7, #8]
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	2101      	movs	r1, #1
 800d7c6:	68f8      	ldr	r0, [r7, #12]
 800d7c8:	f7ff ff36 	bl	800d638 <SPI_WaitFlagStateUntilTimeout>
 800d7cc:	4603      	mov	r3, r0
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d01a      	beq.n	800d808 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d7d6:	f043 0220 	orr.w	r2, r3, #32
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800d7de:	2303      	movs	r3, #3
 800d7e0:	e013      	b.n	800d80a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	9300      	str	r3, [sp, #0]
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	2101      	movs	r1, #1
 800d7ec:	68f8      	ldr	r0, [r7, #12]
 800d7ee:	f7ff ff23 	bl	800d638 <SPI_WaitFlagStateUntilTimeout>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d007      	beq.n	800d808 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d7fc:	f043 0220 	orr.w	r2, r3, #32
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800d804:	2303      	movs	r3, #3
 800d806:	e000      	b.n	800d80a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800d808:	2300      	movs	r3, #0
}
 800d80a:	4618      	mov	r0, r3
 800d80c:	3710      	adds	r7, #16
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd80      	pop	{r7, pc}
	...

0800d814 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b088      	sub	sp, #32
 800d818:	af02      	add	r7, sp, #8
 800d81a:	60f8      	str	r0, [r7, #12]
 800d81c:	60b9      	str	r1, [r7, #8]
 800d81e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800d820:	4b1b      	ldr	r3, [pc, #108]	; (800d890 <SPI_EndRxTxTransaction+0x7c>)
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	4a1b      	ldr	r2, [pc, #108]	; (800d894 <SPI_EndRxTxTransaction+0x80>)
 800d826:	fba2 2303 	umull	r2, r3, r2, r3
 800d82a:	0d5b      	lsrs	r3, r3, #21
 800d82c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d830:	fb02 f303 	mul.w	r3, r2, r3
 800d834:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	685b      	ldr	r3, [r3, #4]
 800d83a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d83e:	d112      	bne.n	800d866 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	9300      	str	r3, [sp, #0]
 800d844:	68bb      	ldr	r3, [r7, #8]
 800d846:	2200      	movs	r2, #0
 800d848:	2180      	movs	r1, #128	; 0x80
 800d84a:	68f8      	ldr	r0, [r7, #12]
 800d84c:	f7ff fef4 	bl	800d638 <SPI_WaitFlagStateUntilTimeout>
 800d850:	4603      	mov	r3, r0
 800d852:	2b00      	cmp	r3, #0
 800d854:	d016      	beq.n	800d884 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d85a:	f043 0220 	orr.w	r2, r3, #32
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800d862:	2303      	movs	r3, #3
 800d864:	e00f      	b.n	800d886 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d00a      	beq.n	800d882 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800d86c:	697b      	ldr	r3, [r7, #20]
 800d86e:	3b01      	subs	r3, #1
 800d870:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	689b      	ldr	r3, [r3, #8]
 800d878:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d87c:	2b80      	cmp	r3, #128	; 0x80
 800d87e:	d0f2      	beq.n	800d866 <SPI_EndRxTxTransaction+0x52>
 800d880:	e000      	b.n	800d884 <SPI_EndRxTxTransaction+0x70>
        break;
 800d882:	bf00      	nop
  }

  return HAL_OK;
 800d884:	2300      	movs	r3, #0
}
 800d886:	4618      	mov	r0, r3
 800d888:	3718      	adds	r7, #24
 800d88a:	46bd      	mov	sp, r7
 800d88c:	bd80      	pop	{r7, pc}
 800d88e:	bf00      	nop
 800d890:	20000000 	.word	0x20000000
 800d894:	165e9f81 	.word	0x165e9f81

0800d898 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b082      	sub	sp, #8
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d101      	bne.n	800d8aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d8a6:	2301      	movs	r3, #1
 800d8a8:	e041      	b.n	800d92e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d8b0:	b2db      	uxtb	r3, r3
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d106      	bne.n	800d8c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d8be:	6878      	ldr	r0, [r7, #4]
 800d8c0:	f000 f839 	bl	800d936 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	2202      	movs	r2, #2
 800d8c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681a      	ldr	r2, [r3, #0]
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	3304      	adds	r3, #4
 800d8d4:	4619      	mov	r1, r3
 800d8d6:	4610      	mov	r0, r2
 800d8d8:	f000 faea 	bl	800deb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2201      	movs	r2, #1
 800d8e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2201      	movs	r2, #1
 800d8e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	2201      	movs	r2, #1
 800d8f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2201      	movs	r2, #1
 800d8f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2201      	movs	r2, #1
 800d900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2201      	movs	r2, #1
 800d908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	2201      	movs	r2, #1
 800d910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2201      	movs	r2, #1
 800d918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2201      	movs	r2, #1
 800d920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	2201      	movs	r2, #1
 800d928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d92c:	2300      	movs	r3, #0
}
 800d92e:	4618      	mov	r0, r3
 800d930:	3708      	adds	r7, #8
 800d932:	46bd      	mov	sp, r7
 800d934:	bd80      	pop	{r7, pc}

0800d936 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800d936:	b480      	push	{r7}
 800d938:	b083      	sub	sp, #12
 800d93a:	af00      	add	r7, sp, #0
 800d93c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800d93e:	bf00      	nop
 800d940:	370c      	adds	r7, #12
 800d942:	46bd      	mov	sp, r7
 800d944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d948:	4770      	bx	lr
	...

0800d94c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d94c:	b480      	push	{r7}
 800d94e:	b085      	sub	sp, #20
 800d950:	af00      	add	r7, sp, #0
 800d952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d95a:	b2db      	uxtb	r3, r3
 800d95c:	2b01      	cmp	r3, #1
 800d95e:	d001      	beq.n	800d964 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d960:	2301      	movs	r3, #1
 800d962:	e04e      	b.n	800da02 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	2202      	movs	r2, #2
 800d968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	68da      	ldr	r2, [r3, #12]
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	f042 0201 	orr.w	r2, r2, #1
 800d97a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	4a23      	ldr	r2, [pc, #140]	; (800da10 <HAL_TIM_Base_Start_IT+0xc4>)
 800d982:	4293      	cmp	r3, r2
 800d984:	d022      	beq.n	800d9cc <HAL_TIM_Base_Start_IT+0x80>
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d98e:	d01d      	beq.n	800d9cc <HAL_TIM_Base_Start_IT+0x80>
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	4a1f      	ldr	r2, [pc, #124]	; (800da14 <HAL_TIM_Base_Start_IT+0xc8>)
 800d996:	4293      	cmp	r3, r2
 800d998:	d018      	beq.n	800d9cc <HAL_TIM_Base_Start_IT+0x80>
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	4a1e      	ldr	r2, [pc, #120]	; (800da18 <HAL_TIM_Base_Start_IT+0xcc>)
 800d9a0:	4293      	cmp	r3, r2
 800d9a2:	d013      	beq.n	800d9cc <HAL_TIM_Base_Start_IT+0x80>
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	4a1c      	ldr	r2, [pc, #112]	; (800da1c <HAL_TIM_Base_Start_IT+0xd0>)
 800d9aa:	4293      	cmp	r3, r2
 800d9ac:	d00e      	beq.n	800d9cc <HAL_TIM_Base_Start_IT+0x80>
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	4a1b      	ldr	r2, [pc, #108]	; (800da20 <HAL_TIM_Base_Start_IT+0xd4>)
 800d9b4:	4293      	cmp	r3, r2
 800d9b6:	d009      	beq.n	800d9cc <HAL_TIM_Base_Start_IT+0x80>
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	4a19      	ldr	r2, [pc, #100]	; (800da24 <HAL_TIM_Base_Start_IT+0xd8>)
 800d9be:	4293      	cmp	r3, r2
 800d9c0:	d004      	beq.n	800d9cc <HAL_TIM_Base_Start_IT+0x80>
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	4a18      	ldr	r2, [pc, #96]	; (800da28 <HAL_TIM_Base_Start_IT+0xdc>)
 800d9c8:	4293      	cmp	r3, r2
 800d9ca:	d111      	bne.n	800d9f0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	689b      	ldr	r3, [r3, #8]
 800d9d2:	f003 0307 	and.w	r3, r3, #7
 800d9d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	2b06      	cmp	r3, #6
 800d9dc:	d010      	beq.n	800da00 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	681a      	ldr	r2, [r3, #0]
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	f042 0201 	orr.w	r2, r2, #1
 800d9ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d9ee:	e007      	b.n	800da00 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	681a      	ldr	r2, [r3, #0]
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	f042 0201 	orr.w	r2, r2, #1
 800d9fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800da00:	2300      	movs	r3, #0
}
 800da02:	4618      	mov	r0, r3
 800da04:	3714      	adds	r7, #20
 800da06:	46bd      	mov	sp, r7
 800da08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0c:	4770      	bx	lr
 800da0e:	bf00      	nop
 800da10:	40010000 	.word	0x40010000
 800da14:	40000400 	.word	0x40000400
 800da18:	40000800 	.word	0x40000800
 800da1c:	40000c00 	.word	0x40000c00
 800da20:	40010400 	.word	0x40010400
 800da24:	40014000 	.word	0x40014000
 800da28:	40001800 	.word	0x40001800

0800da2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800da2c:	b580      	push	{r7, lr}
 800da2e:	b082      	sub	sp, #8
 800da30:	af00      	add	r7, sp, #0
 800da32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d101      	bne.n	800da3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800da3a:	2301      	movs	r3, #1
 800da3c:	e041      	b.n	800dac2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800da44:	b2db      	uxtb	r3, r3
 800da46:	2b00      	cmp	r3, #0
 800da48:	d106      	bne.n	800da58 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	2200      	movs	r2, #0
 800da4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	f7f5 f9fe 	bl	8002e54 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	2202      	movs	r2, #2
 800da5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681a      	ldr	r2, [r3, #0]
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	3304      	adds	r3, #4
 800da68:	4619      	mov	r1, r3
 800da6a:	4610      	mov	r0, r2
 800da6c:	f000 fa20 	bl	800deb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	2201      	movs	r2, #1
 800da74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2201      	movs	r2, #1
 800da7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	2201      	movs	r2, #1
 800da84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2201      	movs	r2, #1
 800da8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2201      	movs	r2, #1
 800da94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	2201      	movs	r2, #1
 800da9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	2201      	movs	r2, #1
 800daa4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	2201      	movs	r2, #1
 800daac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	2201      	movs	r2, #1
 800dab4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2201      	movs	r2, #1
 800dabc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800dac0:	2300      	movs	r3, #0
}
 800dac2:	4618      	mov	r0, r3
 800dac4:	3708      	adds	r7, #8
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}

0800daca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800daca:	b580      	push	{r7, lr}
 800dacc:	b082      	sub	sp, #8
 800dace:	af00      	add	r7, sp, #0
 800dad0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	691b      	ldr	r3, [r3, #16]
 800dad8:	f003 0302 	and.w	r3, r3, #2
 800dadc:	2b02      	cmp	r3, #2
 800dade:	d122      	bne.n	800db26 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	68db      	ldr	r3, [r3, #12]
 800dae6:	f003 0302 	and.w	r3, r3, #2
 800daea:	2b02      	cmp	r3, #2
 800daec:	d11b      	bne.n	800db26 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	f06f 0202 	mvn.w	r2, #2
 800daf6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	2201      	movs	r2, #1
 800dafc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	699b      	ldr	r3, [r3, #24]
 800db04:	f003 0303 	and.w	r3, r3, #3
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d003      	beq.n	800db14 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800db0c:	6878      	ldr	r0, [r7, #4]
 800db0e:	f000 f9b1 	bl	800de74 <HAL_TIM_IC_CaptureCallback>
 800db12:	e005      	b.n	800db20 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800db14:	6878      	ldr	r0, [r7, #4]
 800db16:	f000 f9a3 	bl	800de60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db1a:	6878      	ldr	r0, [r7, #4]
 800db1c:	f000 f9b4 	bl	800de88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	2200      	movs	r2, #0
 800db24:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	691b      	ldr	r3, [r3, #16]
 800db2c:	f003 0304 	and.w	r3, r3, #4
 800db30:	2b04      	cmp	r3, #4
 800db32:	d122      	bne.n	800db7a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	68db      	ldr	r3, [r3, #12]
 800db3a:	f003 0304 	and.w	r3, r3, #4
 800db3e:	2b04      	cmp	r3, #4
 800db40:	d11b      	bne.n	800db7a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	f06f 0204 	mvn.w	r2, #4
 800db4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	2202      	movs	r2, #2
 800db50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	699b      	ldr	r3, [r3, #24]
 800db58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d003      	beq.n	800db68 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800db60:	6878      	ldr	r0, [r7, #4]
 800db62:	f000 f987 	bl	800de74 <HAL_TIM_IC_CaptureCallback>
 800db66:	e005      	b.n	800db74 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800db68:	6878      	ldr	r0, [r7, #4]
 800db6a:	f000 f979 	bl	800de60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800db6e:	6878      	ldr	r0, [r7, #4]
 800db70:	f000 f98a 	bl	800de88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	2200      	movs	r2, #0
 800db78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	691b      	ldr	r3, [r3, #16]
 800db80:	f003 0308 	and.w	r3, r3, #8
 800db84:	2b08      	cmp	r3, #8
 800db86:	d122      	bne.n	800dbce <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	68db      	ldr	r3, [r3, #12]
 800db8e:	f003 0308 	and.w	r3, r3, #8
 800db92:	2b08      	cmp	r3, #8
 800db94:	d11b      	bne.n	800dbce <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	f06f 0208 	mvn.w	r2, #8
 800db9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	2204      	movs	r2, #4
 800dba4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	69db      	ldr	r3, [r3, #28]
 800dbac:	f003 0303 	and.w	r3, r3, #3
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d003      	beq.n	800dbbc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dbb4:	6878      	ldr	r0, [r7, #4]
 800dbb6:	f000 f95d 	bl	800de74 <HAL_TIM_IC_CaptureCallback>
 800dbba:	e005      	b.n	800dbc8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	f000 f94f 	bl	800de60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dbc2:	6878      	ldr	r0, [r7, #4]
 800dbc4:	f000 f960 	bl	800de88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	2200      	movs	r2, #0
 800dbcc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	691b      	ldr	r3, [r3, #16]
 800dbd4:	f003 0310 	and.w	r3, r3, #16
 800dbd8:	2b10      	cmp	r3, #16
 800dbda:	d122      	bne.n	800dc22 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	68db      	ldr	r3, [r3, #12]
 800dbe2:	f003 0310 	and.w	r3, r3, #16
 800dbe6:	2b10      	cmp	r3, #16
 800dbe8:	d11b      	bne.n	800dc22 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	f06f 0210 	mvn.w	r2, #16
 800dbf2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2208      	movs	r2, #8
 800dbf8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	69db      	ldr	r3, [r3, #28]
 800dc00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d003      	beq.n	800dc10 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dc08:	6878      	ldr	r0, [r7, #4]
 800dc0a:	f000 f933 	bl	800de74 <HAL_TIM_IC_CaptureCallback>
 800dc0e:	e005      	b.n	800dc1c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dc10:	6878      	ldr	r0, [r7, #4]
 800dc12:	f000 f925 	bl	800de60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dc16:	6878      	ldr	r0, [r7, #4]
 800dc18:	f000 f936 	bl	800de88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	2200      	movs	r2, #0
 800dc20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	691b      	ldr	r3, [r3, #16]
 800dc28:	f003 0301 	and.w	r3, r3, #1
 800dc2c:	2b01      	cmp	r3, #1
 800dc2e:	d10e      	bne.n	800dc4e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	68db      	ldr	r3, [r3, #12]
 800dc36:	f003 0301 	and.w	r3, r3, #1
 800dc3a:	2b01      	cmp	r3, #1
 800dc3c:	d107      	bne.n	800dc4e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	f06f 0201 	mvn.w	r2, #1
 800dc46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800dc48:	6878      	ldr	r0, [r7, #4]
 800dc4a:	f7f4 febb 	bl	80029c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	691b      	ldr	r3, [r3, #16]
 800dc54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc58:	2b80      	cmp	r3, #128	; 0x80
 800dc5a:	d10e      	bne.n	800dc7a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	68db      	ldr	r3, [r3, #12]
 800dc62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc66:	2b80      	cmp	r3, #128	; 0x80
 800dc68:	d107      	bne.n	800dc7a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	681b      	ldr	r3, [r3, #0]
 800dc6e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800dc72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dc74:	6878      	ldr	r0, [r7, #4]
 800dc76:	f000 fbf1 	bl	800e45c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	691b      	ldr	r3, [r3, #16]
 800dc80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc84:	2b40      	cmp	r3, #64	; 0x40
 800dc86:	d10e      	bne.n	800dca6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	68db      	ldr	r3, [r3, #12]
 800dc8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc92:	2b40      	cmp	r3, #64	; 0x40
 800dc94:	d107      	bne.n	800dca6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800dc9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800dca0:	6878      	ldr	r0, [r7, #4]
 800dca2:	f000 f8fb 	bl	800de9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	691b      	ldr	r3, [r3, #16]
 800dcac:	f003 0320 	and.w	r3, r3, #32
 800dcb0:	2b20      	cmp	r3, #32
 800dcb2:	d10e      	bne.n	800dcd2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	68db      	ldr	r3, [r3, #12]
 800dcba:	f003 0320 	and.w	r3, r3, #32
 800dcbe:	2b20      	cmp	r3, #32
 800dcc0:	d107      	bne.n	800dcd2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	f06f 0220 	mvn.w	r2, #32
 800dcca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800dccc:	6878      	ldr	r0, [r7, #4]
 800dcce:	f000 fbbb 	bl	800e448 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800dcd2:	bf00      	nop
 800dcd4:	3708      	adds	r7, #8
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	bd80      	pop	{r7, pc}
	...

0800dcdc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b086      	sub	sp, #24
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	60f8      	str	r0, [r7, #12]
 800dce4:	60b9      	str	r1, [r7, #8]
 800dce6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800dce8:	2300      	movs	r3, #0
 800dcea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dcf2:	2b01      	cmp	r3, #1
 800dcf4:	d101      	bne.n	800dcfa <HAL_TIM_PWM_ConfigChannel+0x1e>
 800dcf6:	2302      	movs	r3, #2
 800dcf8:	e0ae      	b.n	800de58 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	2201      	movs	r2, #1
 800dcfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	2b0c      	cmp	r3, #12
 800dd06:	f200 809f 	bhi.w	800de48 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800dd0a:	a201      	add	r2, pc, #4	; (adr r2, 800dd10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800dd0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd10:	0800dd45 	.word	0x0800dd45
 800dd14:	0800de49 	.word	0x0800de49
 800dd18:	0800de49 	.word	0x0800de49
 800dd1c:	0800de49 	.word	0x0800de49
 800dd20:	0800dd85 	.word	0x0800dd85
 800dd24:	0800de49 	.word	0x0800de49
 800dd28:	0800de49 	.word	0x0800de49
 800dd2c:	0800de49 	.word	0x0800de49
 800dd30:	0800ddc7 	.word	0x0800ddc7
 800dd34:	0800de49 	.word	0x0800de49
 800dd38:	0800de49 	.word	0x0800de49
 800dd3c:	0800de49 	.word	0x0800de49
 800dd40:	0800de07 	.word	0x0800de07
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	68b9      	ldr	r1, [r7, #8]
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	f000 f950 	bl	800dff0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	699a      	ldr	r2, [r3, #24]
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	f042 0208 	orr.w	r2, r2, #8
 800dd5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	699a      	ldr	r2, [r3, #24]
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	f022 0204 	bic.w	r2, r2, #4
 800dd6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	6999      	ldr	r1, [r3, #24]
 800dd76:	68bb      	ldr	r3, [r7, #8]
 800dd78:	691a      	ldr	r2, [r3, #16]
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	430a      	orrs	r2, r1
 800dd80:	619a      	str	r2, [r3, #24]
      break;
 800dd82:	e064      	b.n	800de4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	68b9      	ldr	r1, [r7, #8]
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	f000 f9a0 	bl	800e0d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	699a      	ldr	r2, [r3, #24]
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800dd9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	699a      	ldr	r2, [r3, #24]
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ddae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	6999      	ldr	r1, [r3, #24]
 800ddb6:	68bb      	ldr	r3, [r7, #8]
 800ddb8:	691b      	ldr	r3, [r3, #16]
 800ddba:	021a      	lsls	r2, r3, #8
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	430a      	orrs	r2, r1
 800ddc2:	619a      	str	r2, [r3, #24]
      break;
 800ddc4:	e043      	b.n	800de4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	681b      	ldr	r3, [r3, #0]
 800ddca:	68b9      	ldr	r1, [r7, #8]
 800ddcc:	4618      	mov	r0, r3
 800ddce:	f000 f9f5 	bl	800e1bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	69da      	ldr	r2, [r3, #28]
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	f042 0208 	orr.w	r2, r2, #8
 800dde0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	69da      	ldr	r2, [r3, #28]
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	f022 0204 	bic.w	r2, r2, #4
 800ddf0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	69d9      	ldr	r1, [r3, #28]
 800ddf8:	68bb      	ldr	r3, [r7, #8]
 800ddfa:	691a      	ldr	r2, [r3, #16]
 800ddfc:	68fb      	ldr	r3, [r7, #12]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	430a      	orrs	r2, r1
 800de02:	61da      	str	r2, [r3, #28]
      break;
 800de04:	e023      	b.n	800de4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	68b9      	ldr	r1, [r7, #8]
 800de0c:	4618      	mov	r0, r3
 800de0e:	f000 fa49 	bl	800e2a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	69da      	ldr	r2, [r3, #28]
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800de20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	69da      	ldr	r2, [r3, #28]
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800de30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800de32:	68fb      	ldr	r3, [r7, #12]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	69d9      	ldr	r1, [r3, #28]
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	691b      	ldr	r3, [r3, #16]
 800de3c:	021a      	lsls	r2, r3, #8
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	430a      	orrs	r2, r1
 800de44:	61da      	str	r2, [r3, #28]
      break;
 800de46:	e002      	b.n	800de4e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800de48:	2301      	movs	r3, #1
 800de4a:	75fb      	strb	r3, [r7, #23]
      break;
 800de4c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	2200      	movs	r2, #0
 800de52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800de56:	7dfb      	ldrb	r3, [r7, #23]
}
 800de58:	4618      	mov	r0, r3
 800de5a:	3718      	adds	r7, #24
 800de5c:	46bd      	mov	sp, r7
 800de5e:	bd80      	pop	{r7, pc}

0800de60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800de60:	b480      	push	{r7}
 800de62:	b083      	sub	sp, #12
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800de68:	bf00      	nop
 800de6a:	370c      	adds	r7, #12
 800de6c:	46bd      	mov	sp, r7
 800de6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de72:	4770      	bx	lr

0800de74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800de74:	b480      	push	{r7}
 800de76:	b083      	sub	sp, #12
 800de78:	af00      	add	r7, sp, #0
 800de7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800de7c:	bf00      	nop
 800de7e:	370c      	adds	r7, #12
 800de80:	46bd      	mov	sp, r7
 800de82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de86:	4770      	bx	lr

0800de88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800de88:	b480      	push	{r7}
 800de8a:	b083      	sub	sp, #12
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800de90:	bf00      	nop
 800de92:	370c      	adds	r7, #12
 800de94:	46bd      	mov	sp, r7
 800de96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de9a:	4770      	bx	lr

0800de9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800de9c:	b480      	push	{r7}
 800de9e:	b083      	sub	sp, #12
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800dea4:	bf00      	nop
 800dea6:	370c      	adds	r7, #12
 800dea8:	46bd      	mov	sp, r7
 800deaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deae:	4770      	bx	lr

0800deb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800deb0:	b480      	push	{r7}
 800deb2:	b085      	sub	sp, #20
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
 800deb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	4a40      	ldr	r2, [pc, #256]	; (800dfc4 <TIM_Base_SetConfig+0x114>)
 800dec4:	4293      	cmp	r3, r2
 800dec6:	d013      	beq.n	800def0 <TIM_Base_SetConfig+0x40>
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dece:	d00f      	beq.n	800def0 <TIM_Base_SetConfig+0x40>
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	4a3d      	ldr	r2, [pc, #244]	; (800dfc8 <TIM_Base_SetConfig+0x118>)
 800ded4:	4293      	cmp	r3, r2
 800ded6:	d00b      	beq.n	800def0 <TIM_Base_SetConfig+0x40>
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	4a3c      	ldr	r2, [pc, #240]	; (800dfcc <TIM_Base_SetConfig+0x11c>)
 800dedc:	4293      	cmp	r3, r2
 800dede:	d007      	beq.n	800def0 <TIM_Base_SetConfig+0x40>
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	4a3b      	ldr	r2, [pc, #236]	; (800dfd0 <TIM_Base_SetConfig+0x120>)
 800dee4:	4293      	cmp	r3, r2
 800dee6:	d003      	beq.n	800def0 <TIM_Base_SetConfig+0x40>
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	4a3a      	ldr	r2, [pc, #232]	; (800dfd4 <TIM_Base_SetConfig+0x124>)
 800deec:	4293      	cmp	r3, r2
 800deee:	d108      	bne.n	800df02 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800def6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800def8:	683b      	ldr	r3, [r7, #0]
 800defa:	685b      	ldr	r3, [r3, #4]
 800defc:	68fa      	ldr	r2, [r7, #12]
 800defe:	4313      	orrs	r3, r2
 800df00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	4a2f      	ldr	r2, [pc, #188]	; (800dfc4 <TIM_Base_SetConfig+0x114>)
 800df06:	4293      	cmp	r3, r2
 800df08:	d02b      	beq.n	800df62 <TIM_Base_SetConfig+0xb2>
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df10:	d027      	beq.n	800df62 <TIM_Base_SetConfig+0xb2>
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	4a2c      	ldr	r2, [pc, #176]	; (800dfc8 <TIM_Base_SetConfig+0x118>)
 800df16:	4293      	cmp	r3, r2
 800df18:	d023      	beq.n	800df62 <TIM_Base_SetConfig+0xb2>
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	4a2b      	ldr	r2, [pc, #172]	; (800dfcc <TIM_Base_SetConfig+0x11c>)
 800df1e:	4293      	cmp	r3, r2
 800df20:	d01f      	beq.n	800df62 <TIM_Base_SetConfig+0xb2>
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	4a2a      	ldr	r2, [pc, #168]	; (800dfd0 <TIM_Base_SetConfig+0x120>)
 800df26:	4293      	cmp	r3, r2
 800df28:	d01b      	beq.n	800df62 <TIM_Base_SetConfig+0xb2>
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	4a29      	ldr	r2, [pc, #164]	; (800dfd4 <TIM_Base_SetConfig+0x124>)
 800df2e:	4293      	cmp	r3, r2
 800df30:	d017      	beq.n	800df62 <TIM_Base_SetConfig+0xb2>
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	4a28      	ldr	r2, [pc, #160]	; (800dfd8 <TIM_Base_SetConfig+0x128>)
 800df36:	4293      	cmp	r3, r2
 800df38:	d013      	beq.n	800df62 <TIM_Base_SetConfig+0xb2>
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	4a27      	ldr	r2, [pc, #156]	; (800dfdc <TIM_Base_SetConfig+0x12c>)
 800df3e:	4293      	cmp	r3, r2
 800df40:	d00f      	beq.n	800df62 <TIM_Base_SetConfig+0xb2>
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	4a26      	ldr	r2, [pc, #152]	; (800dfe0 <TIM_Base_SetConfig+0x130>)
 800df46:	4293      	cmp	r3, r2
 800df48:	d00b      	beq.n	800df62 <TIM_Base_SetConfig+0xb2>
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	4a25      	ldr	r2, [pc, #148]	; (800dfe4 <TIM_Base_SetConfig+0x134>)
 800df4e:	4293      	cmp	r3, r2
 800df50:	d007      	beq.n	800df62 <TIM_Base_SetConfig+0xb2>
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	4a24      	ldr	r2, [pc, #144]	; (800dfe8 <TIM_Base_SetConfig+0x138>)
 800df56:	4293      	cmp	r3, r2
 800df58:	d003      	beq.n	800df62 <TIM_Base_SetConfig+0xb2>
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	4a23      	ldr	r2, [pc, #140]	; (800dfec <TIM_Base_SetConfig+0x13c>)
 800df5e:	4293      	cmp	r3, r2
 800df60:	d108      	bne.n	800df74 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800df68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	68db      	ldr	r3, [r3, #12]
 800df6e:	68fa      	ldr	r2, [r7, #12]
 800df70:	4313      	orrs	r3, r2
 800df72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800df7a:	683b      	ldr	r3, [r7, #0]
 800df7c:	695b      	ldr	r3, [r3, #20]
 800df7e:	4313      	orrs	r3, r2
 800df80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	68fa      	ldr	r2, [r7, #12]
 800df86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800df88:	683b      	ldr	r3, [r7, #0]
 800df8a:	689a      	ldr	r2, [r3, #8]
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800df90:	683b      	ldr	r3, [r7, #0]
 800df92:	681a      	ldr	r2, [r3, #0]
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	4a0a      	ldr	r2, [pc, #40]	; (800dfc4 <TIM_Base_SetConfig+0x114>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d003      	beq.n	800dfa8 <TIM_Base_SetConfig+0xf8>
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	4a0c      	ldr	r2, [pc, #48]	; (800dfd4 <TIM_Base_SetConfig+0x124>)
 800dfa4:	4293      	cmp	r3, r2
 800dfa6:	d103      	bne.n	800dfb0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	691a      	ldr	r2, [r3, #16]
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	2201      	movs	r2, #1
 800dfb4:	615a      	str	r2, [r3, #20]
}
 800dfb6:	bf00      	nop
 800dfb8:	3714      	adds	r7, #20
 800dfba:	46bd      	mov	sp, r7
 800dfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc0:	4770      	bx	lr
 800dfc2:	bf00      	nop
 800dfc4:	40010000 	.word	0x40010000
 800dfc8:	40000400 	.word	0x40000400
 800dfcc:	40000800 	.word	0x40000800
 800dfd0:	40000c00 	.word	0x40000c00
 800dfd4:	40010400 	.word	0x40010400
 800dfd8:	40014000 	.word	0x40014000
 800dfdc:	40014400 	.word	0x40014400
 800dfe0:	40014800 	.word	0x40014800
 800dfe4:	40001800 	.word	0x40001800
 800dfe8:	40001c00 	.word	0x40001c00
 800dfec:	40002000 	.word	0x40002000

0800dff0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800dff0:	b480      	push	{r7}
 800dff2:	b087      	sub	sp, #28
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	6078      	str	r0, [r7, #4]
 800dff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	6a1b      	ldr	r3, [r3, #32]
 800dffe:	f023 0201 	bic.w	r2, r3, #1
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	6a1b      	ldr	r3, [r3, #32]
 800e00a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	685b      	ldr	r3, [r3, #4]
 800e010:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	699b      	ldr	r3, [r3, #24]
 800e016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e01e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	f023 0303 	bic.w	r3, r3, #3
 800e026:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	68fa      	ldr	r2, [r7, #12]
 800e02e:	4313      	orrs	r3, r2
 800e030:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e032:	697b      	ldr	r3, [r7, #20]
 800e034:	f023 0302 	bic.w	r3, r3, #2
 800e038:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e03a:	683b      	ldr	r3, [r7, #0]
 800e03c:	689b      	ldr	r3, [r3, #8]
 800e03e:	697a      	ldr	r2, [r7, #20]
 800e040:	4313      	orrs	r3, r2
 800e042:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	4a20      	ldr	r2, [pc, #128]	; (800e0c8 <TIM_OC1_SetConfig+0xd8>)
 800e048:	4293      	cmp	r3, r2
 800e04a:	d003      	beq.n	800e054 <TIM_OC1_SetConfig+0x64>
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	4a1f      	ldr	r2, [pc, #124]	; (800e0cc <TIM_OC1_SetConfig+0xdc>)
 800e050:	4293      	cmp	r3, r2
 800e052:	d10c      	bne.n	800e06e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e054:	697b      	ldr	r3, [r7, #20]
 800e056:	f023 0308 	bic.w	r3, r3, #8
 800e05a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e05c:	683b      	ldr	r3, [r7, #0]
 800e05e:	68db      	ldr	r3, [r3, #12]
 800e060:	697a      	ldr	r2, [r7, #20]
 800e062:	4313      	orrs	r3, r2
 800e064:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e066:	697b      	ldr	r3, [r7, #20]
 800e068:	f023 0304 	bic.w	r3, r3, #4
 800e06c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	4a15      	ldr	r2, [pc, #84]	; (800e0c8 <TIM_OC1_SetConfig+0xd8>)
 800e072:	4293      	cmp	r3, r2
 800e074:	d003      	beq.n	800e07e <TIM_OC1_SetConfig+0x8e>
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	4a14      	ldr	r2, [pc, #80]	; (800e0cc <TIM_OC1_SetConfig+0xdc>)
 800e07a:	4293      	cmp	r3, r2
 800e07c:	d111      	bne.n	800e0a2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e07e:	693b      	ldr	r3, [r7, #16]
 800e080:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e084:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e086:	693b      	ldr	r3, [r7, #16]
 800e088:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e08c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	695b      	ldr	r3, [r3, #20]
 800e092:	693a      	ldr	r2, [r7, #16]
 800e094:	4313      	orrs	r3, r2
 800e096:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	699b      	ldr	r3, [r3, #24]
 800e09c:	693a      	ldr	r2, [r7, #16]
 800e09e:	4313      	orrs	r3, r2
 800e0a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	693a      	ldr	r2, [r7, #16]
 800e0a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	68fa      	ldr	r2, [r7, #12]
 800e0ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	685a      	ldr	r2, [r3, #4]
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	697a      	ldr	r2, [r7, #20]
 800e0ba:	621a      	str	r2, [r3, #32]
}
 800e0bc:	bf00      	nop
 800e0be:	371c      	adds	r7, #28
 800e0c0:	46bd      	mov	sp, r7
 800e0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c6:	4770      	bx	lr
 800e0c8:	40010000 	.word	0x40010000
 800e0cc:	40010400 	.word	0x40010400

0800e0d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e0d0:	b480      	push	{r7}
 800e0d2:	b087      	sub	sp, #28
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
 800e0d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	6a1b      	ldr	r3, [r3, #32]
 800e0de:	f023 0210 	bic.w	r2, r3, #16
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	6a1b      	ldr	r3, [r3, #32]
 800e0ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	685b      	ldr	r3, [r3, #4]
 800e0f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	699b      	ldr	r3, [r3, #24]
 800e0f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e0fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e106:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	021b      	lsls	r3, r3, #8
 800e10e:	68fa      	ldr	r2, [r7, #12]
 800e110:	4313      	orrs	r3, r2
 800e112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e114:	697b      	ldr	r3, [r7, #20]
 800e116:	f023 0320 	bic.w	r3, r3, #32
 800e11a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e11c:	683b      	ldr	r3, [r7, #0]
 800e11e:	689b      	ldr	r3, [r3, #8]
 800e120:	011b      	lsls	r3, r3, #4
 800e122:	697a      	ldr	r2, [r7, #20]
 800e124:	4313      	orrs	r3, r2
 800e126:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	4a22      	ldr	r2, [pc, #136]	; (800e1b4 <TIM_OC2_SetConfig+0xe4>)
 800e12c:	4293      	cmp	r3, r2
 800e12e:	d003      	beq.n	800e138 <TIM_OC2_SetConfig+0x68>
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	4a21      	ldr	r2, [pc, #132]	; (800e1b8 <TIM_OC2_SetConfig+0xe8>)
 800e134:	4293      	cmp	r3, r2
 800e136:	d10d      	bne.n	800e154 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e138:	697b      	ldr	r3, [r7, #20]
 800e13a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e13e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	68db      	ldr	r3, [r3, #12]
 800e144:	011b      	lsls	r3, r3, #4
 800e146:	697a      	ldr	r2, [r7, #20]
 800e148:	4313      	orrs	r3, r2
 800e14a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e14c:	697b      	ldr	r3, [r7, #20]
 800e14e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e152:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	4a17      	ldr	r2, [pc, #92]	; (800e1b4 <TIM_OC2_SetConfig+0xe4>)
 800e158:	4293      	cmp	r3, r2
 800e15a:	d003      	beq.n	800e164 <TIM_OC2_SetConfig+0x94>
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	4a16      	ldr	r2, [pc, #88]	; (800e1b8 <TIM_OC2_SetConfig+0xe8>)
 800e160:	4293      	cmp	r3, r2
 800e162:	d113      	bne.n	800e18c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e164:	693b      	ldr	r3, [r7, #16]
 800e166:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e16a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e16c:	693b      	ldr	r3, [r7, #16]
 800e16e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e172:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e174:	683b      	ldr	r3, [r7, #0]
 800e176:	695b      	ldr	r3, [r3, #20]
 800e178:	009b      	lsls	r3, r3, #2
 800e17a:	693a      	ldr	r2, [r7, #16]
 800e17c:	4313      	orrs	r3, r2
 800e17e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e180:	683b      	ldr	r3, [r7, #0]
 800e182:	699b      	ldr	r3, [r3, #24]
 800e184:	009b      	lsls	r3, r3, #2
 800e186:	693a      	ldr	r2, [r7, #16]
 800e188:	4313      	orrs	r3, r2
 800e18a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	693a      	ldr	r2, [r7, #16]
 800e190:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	68fa      	ldr	r2, [r7, #12]
 800e196:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	685a      	ldr	r2, [r3, #4]
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	697a      	ldr	r2, [r7, #20]
 800e1a4:	621a      	str	r2, [r3, #32]
}
 800e1a6:	bf00      	nop
 800e1a8:	371c      	adds	r7, #28
 800e1aa:	46bd      	mov	sp, r7
 800e1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b0:	4770      	bx	lr
 800e1b2:	bf00      	nop
 800e1b4:	40010000 	.word	0x40010000
 800e1b8:	40010400 	.word	0x40010400

0800e1bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e1bc:	b480      	push	{r7}
 800e1be:	b087      	sub	sp, #28
 800e1c0:	af00      	add	r7, sp, #0
 800e1c2:	6078      	str	r0, [r7, #4]
 800e1c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	6a1b      	ldr	r3, [r3, #32]
 800e1ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	6a1b      	ldr	r3, [r3, #32]
 800e1d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	685b      	ldr	r3, [r3, #4]
 800e1dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	69db      	ldr	r3, [r3, #28]
 800e1e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e1ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	f023 0303 	bic.w	r3, r3, #3
 800e1f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e1f4:	683b      	ldr	r3, [r7, #0]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	68fa      	ldr	r2, [r7, #12]
 800e1fa:	4313      	orrs	r3, r2
 800e1fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e1fe:	697b      	ldr	r3, [r7, #20]
 800e200:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e204:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	689b      	ldr	r3, [r3, #8]
 800e20a:	021b      	lsls	r3, r3, #8
 800e20c:	697a      	ldr	r2, [r7, #20]
 800e20e:	4313      	orrs	r3, r2
 800e210:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	4a21      	ldr	r2, [pc, #132]	; (800e29c <TIM_OC3_SetConfig+0xe0>)
 800e216:	4293      	cmp	r3, r2
 800e218:	d003      	beq.n	800e222 <TIM_OC3_SetConfig+0x66>
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	4a20      	ldr	r2, [pc, #128]	; (800e2a0 <TIM_OC3_SetConfig+0xe4>)
 800e21e:	4293      	cmp	r3, r2
 800e220:	d10d      	bne.n	800e23e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e222:	697b      	ldr	r3, [r7, #20]
 800e224:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e228:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	68db      	ldr	r3, [r3, #12]
 800e22e:	021b      	lsls	r3, r3, #8
 800e230:	697a      	ldr	r2, [r7, #20]
 800e232:	4313      	orrs	r3, r2
 800e234:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e236:	697b      	ldr	r3, [r7, #20]
 800e238:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e23c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	4a16      	ldr	r2, [pc, #88]	; (800e29c <TIM_OC3_SetConfig+0xe0>)
 800e242:	4293      	cmp	r3, r2
 800e244:	d003      	beq.n	800e24e <TIM_OC3_SetConfig+0x92>
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	4a15      	ldr	r2, [pc, #84]	; (800e2a0 <TIM_OC3_SetConfig+0xe4>)
 800e24a:	4293      	cmp	r3, r2
 800e24c:	d113      	bne.n	800e276 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e24e:	693b      	ldr	r3, [r7, #16]
 800e250:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e254:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e256:	693b      	ldr	r3, [r7, #16]
 800e258:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e25c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e25e:	683b      	ldr	r3, [r7, #0]
 800e260:	695b      	ldr	r3, [r3, #20]
 800e262:	011b      	lsls	r3, r3, #4
 800e264:	693a      	ldr	r2, [r7, #16]
 800e266:	4313      	orrs	r3, r2
 800e268:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e26a:	683b      	ldr	r3, [r7, #0]
 800e26c:	699b      	ldr	r3, [r3, #24]
 800e26e:	011b      	lsls	r3, r3, #4
 800e270:	693a      	ldr	r2, [r7, #16]
 800e272:	4313      	orrs	r3, r2
 800e274:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	693a      	ldr	r2, [r7, #16]
 800e27a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	68fa      	ldr	r2, [r7, #12]
 800e280:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e282:	683b      	ldr	r3, [r7, #0]
 800e284:	685a      	ldr	r2, [r3, #4]
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	697a      	ldr	r2, [r7, #20]
 800e28e:	621a      	str	r2, [r3, #32]
}
 800e290:	bf00      	nop
 800e292:	371c      	adds	r7, #28
 800e294:	46bd      	mov	sp, r7
 800e296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e29a:	4770      	bx	lr
 800e29c:	40010000 	.word	0x40010000
 800e2a0:	40010400 	.word	0x40010400

0800e2a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e2a4:	b480      	push	{r7}
 800e2a6:	b087      	sub	sp, #28
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
 800e2ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	6a1b      	ldr	r3, [r3, #32]
 800e2b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	6a1b      	ldr	r3, [r3, #32]
 800e2be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	685b      	ldr	r3, [r3, #4]
 800e2c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	69db      	ldr	r3, [r3, #28]
 800e2ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e2d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e2da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	021b      	lsls	r3, r3, #8
 800e2e2:	68fa      	ldr	r2, [r7, #12]
 800e2e4:	4313      	orrs	r3, r2
 800e2e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e2e8:	693b      	ldr	r3, [r7, #16]
 800e2ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e2ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e2f0:	683b      	ldr	r3, [r7, #0]
 800e2f2:	689b      	ldr	r3, [r3, #8]
 800e2f4:	031b      	lsls	r3, r3, #12
 800e2f6:	693a      	ldr	r2, [r7, #16]
 800e2f8:	4313      	orrs	r3, r2
 800e2fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	4a12      	ldr	r2, [pc, #72]	; (800e348 <TIM_OC4_SetConfig+0xa4>)
 800e300:	4293      	cmp	r3, r2
 800e302:	d003      	beq.n	800e30c <TIM_OC4_SetConfig+0x68>
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	4a11      	ldr	r2, [pc, #68]	; (800e34c <TIM_OC4_SetConfig+0xa8>)
 800e308:	4293      	cmp	r3, r2
 800e30a:	d109      	bne.n	800e320 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e30c:	697b      	ldr	r3, [r7, #20]
 800e30e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e312:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e314:	683b      	ldr	r3, [r7, #0]
 800e316:	695b      	ldr	r3, [r3, #20]
 800e318:	019b      	lsls	r3, r3, #6
 800e31a:	697a      	ldr	r2, [r7, #20]
 800e31c:	4313      	orrs	r3, r2
 800e31e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	697a      	ldr	r2, [r7, #20]
 800e324:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	68fa      	ldr	r2, [r7, #12]
 800e32a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e32c:	683b      	ldr	r3, [r7, #0]
 800e32e:	685a      	ldr	r2, [r3, #4]
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	693a      	ldr	r2, [r7, #16]
 800e338:	621a      	str	r2, [r3, #32]
}
 800e33a:	bf00      	nop
 800e33c:	371c      	adds	r7, #28
 800e33e:	46bd      	mov	sp, r7
 800e340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e344:	4770      	bx	lr
 800e346:	bf00      	nop
 800e348:	40010000 	.word	0x40010000
 800e34c:	40010400 	.word	0x40010400

0800e350 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e350:	b480      	push	{r7}
 800e352:	b085      	sub	sp, #20
 800e354:	af00      	add	r7, sp, #0
 800e356:	6078      	str	r0, [r7, #4]
 800e358:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e360:	2b01      	cmp	r3, #1
 800e362:	d101      	bne.n	800e368 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e364:	2302      	movs	r3, #2
 800e366:	e05a      	b.n	800e41e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	2201      	movs	r2, #1
 800e36c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2202      	movs	r2, #2
 800e374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	685b      	ldr	r3, [r3, #4]
 800e37e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	689b      	ldr	r3, [r3, #8]
 800e386:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e38e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e390:	683b      	ldr	r3, [r7, #0]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	68fa      	ldr	r2, [r7, #12]
 800e396:	4313      	orrs	r3, r2
 800e398:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	68fa      	ldr	r2, [r7, #12]
 800e3a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	4a21      	ldr	r2, [pc, #132]	; (800e42c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800e3a8:	4293      	cmp	r3, r2
 800e3aa:	d022      	beq.n	800e3f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e3b4:	d01d      	beq.n	800e3f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	4a1d      	ldr	r2, [pc, #116]	; (800e430 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e3bc:	4293      	cmp	r3, r2
 800e3be:	d018      	beq.n	800e3f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	4a1b      	ldr	r2, [pc, #108]	; (800e434 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800e3c6:	4293      	cmp	r3, r2
 800e3c8:	d013      	beq.n	800e3f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	4a1a      	ldr	r2, [pc, #104]	; (800e438 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800e3d0:	4293      	cmp	r3, r2
 800e3d2:	d00e      	beq.n	800e3f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	4a18      	ldr	r2, [pc, #96]	; (800e43c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800e3da:	4293      	cmp	r3, r2
 800e3dc:	d009      	beq.n	800e3f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	4a17      	ldr	r2, [pc, #92]	; (800e440 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e3e4:	4293      	cmp	r3, r2
 800e3e6:	d004      	beq.n	800e3f2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	4a15      	ldr	r2, [pc, #84]	; (800e444 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e3ee:	4293      	cmp	r3, r2
 800e3f0:	d10c      	bne.n	800e40c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e3f2:	68bb      	ldr	r3, [r7, #8]
 800e3f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e3f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e3fa:	683b      	ldr	r3, [r7, #0]
 800e3fc:	685b      	ldr	r3, [r3, #4]
 800e3fe:	68ba      	ldr	r2, [r7, #8]
 800e400:	4313      	orrs	r3, r2
 800e402:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	68ba      	ldr	r2, [r7, #8]
 800e40a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	2201      	movs	r2, #1
 800e410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	2200      	movs	r2, #0
 800e418:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e41c:	2300      	movs	r3, #0
}
 800e41e:	4618      	mov	r0, r3
 800e420:	3714      	adds	r7, #20
 800e422:	46bd      	mov	sp, r7
 800e424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e428:	4770      	bx	lr
 800e42a:	bf00      	nop
 800e42c:	40010000 	.word	0x40010000
 800e430:	40000400 	.word	0x40000400
 800e434:	40000800 	.word	0x40000800
 800e438:	40000c00 	.word	0x40000c00
 800e43c:	40010400 	.word	0x40010400
 800e440:	40014000 	.word	0x40014000
 800e444:	40001800 	.word	0x40001800

0800e448 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e448:	b480      	push	{r7}
 800e44a:	b083      	sub	sp, #12
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e450:	bf00      	nop
 800e452:	370c      	adds	r7, #12
 800e454:	46bd      	mov	sp, r7
 800e456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e45a:	4770      	bx	lr

0800e45c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e45c:	b480      	push	{r7}
 800e45e:	b083      	sub	sp, #12
 800e460:	af00      	add	r7, sp, #0
 800e462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e464:	bf00      	nop
 800e466:	370c      	adds	r7, #12
 800e468:	46bd      	mov	sp, r7
 800e46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e46e:	4770      	bx	lr

0800e470 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b082      	sub	sp, #8
 800e474:	af00      	add	r7, sp, #0
 800e476:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d101      	bne.n	800e482 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e47e:	2301      	movs	r3, #1
 800e480:	e03f      	b.n	800e502 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e488:	b2db      	uxtb	r3, r3
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d106      	bne.n	800e49c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e48e:	687b      	ldr	r3, [r7, #4]
 800e490:	2200      	movs	r2, #0
 800e492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e496:	6878      	ldr	r0, [r7, #4]
 800e498:	f7f4 fd34 	bl	8002f04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	2224      	movs	r2, #36	; 0x24
 800e4a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	68da      	ldr	r2, [r3, #12]
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e4b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f000 f9cb 	bl	800e850 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	691a      	ldr	r2, [r3, #16]
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e4c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	695a      	ldr	r2, [r3, #20]
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e4d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	68da      	ldr	r2, [r3, #12]
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e4e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	2200      	movs	r2, #0
 800e4ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	2220      	movs	r2, #32
 800e4f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	2220      	movs	r2, #32
 800e4fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800e500:	2300      	movs	r3, #0
}
 800e502:	4618      	mov	r0, r3
 800e504:	3708      	adds	r7, #8
 800e506:	46bd      	mov	sp, r7
 800e508:	bd80      	pop	{r7, pc}

0800e50a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e50a:	b580      	push	{r7, lr}
 800e50c:	b08a      	sub	sp, #40	; 0x28
 800e50e:	af02      	add	r7, sp, #8
 800e510:	60f8      	str	r0, [r7, #12]
 800e512:	60b9      	str	r1, [r7, #8]
 800e514:	603b      	str	r3, [r7, #0]
 800e516:	4613      	mov	r3, r2
 800e518:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800e51a:	2300      	movs	r3, #0
 800e51c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e524:	b2db      	uxtb	r3, r3
 800e526:	2b20      	cmp	r3, #32
 800e528:	d17c      	bne.n	800e624 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d002      	beq.n	800e536 <HAL_UART_Transmit+0x2c>
 800e530:	88fb      	ldrh	r3, [r7, #6]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d101      	bne.n	800e53a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800e536:	2301      	movs	r3, #1
 800e538:	e075      	b.n	800e626 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e540:	2b01      	cmp	r3, #1
 800e542:	d101      	bne.n	800e548 <HAL_UART_Transmit+0x3e>
 800e544:	2302      	movs	r3, #2
 800e546:	e06e      	b.n	800e626 <HAL_UART_Transmit+0x11c>
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	2201      	movs	r2, #1
 800e54c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	2200      	movs	r2, #0
 800e554:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	2221      	movs	r2, #33	; 0x21
 800e55a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e55e:	f7f9 ff8f 	bl	8008480 <HAL_GetTick>
 800e562:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	88fa      	ldrh	r2, [r7, #6]
 800e568:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	88fa      	ldrh	r2, [r7, #6]
 800e56e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	689b      	ldr	r3, [r3, #8]
 800e574:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e578:	d108      	bne.n	800e58c <HAL_UART_Transmit+0x82>
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	691b      	ldr	r3, [r3, #16]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d104      	bne.n	800e58c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800e582:	2300      	movs	r3, #0
 800e584:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800e586:	68bb      	ldr	r3, [r7, #8]
 800e588:	61bb      	str	r3, [r7, #24]
 800e58a:	e003      	b.n	800e594 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800e58c:	68bb      	ldr	r3, [r7, #8]
 800e58e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e590:	2300      	movs	r3, #0
 800e592:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	2200      	movs	r2, #0
 800e598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800e59c:	e02a      	b.n	800e5f4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	9300      	str	r3, [sp, #0]
 800e5a2:	697b      	ldr	r3, [r7, #20]
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	2180      	movs	r1, #128	; 0x80
 800e5a8:	68f8      	ldr	r0, [r7, #12]
 800e5aa:	f000 f8e2 	bl	800e772 <UART_WaitOnFlagUntilTimeout>
 800e5ae:	4603      	mov	r3, r0
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d001      	beq.n	800e5b8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800e5b4:	2303      	movs	r3, #3
 800e5b6:	e036      	b.n	800e626 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800e5b8:	69fb      	ldr	r3, [r7, #28]
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d10b      	bne.n	800e5d6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e5be:	69bb      	ldr	r3, [r7, #24]
 800e5c0:	881b      	ldrh	r3, [r3, #0]
 800e5c2:	461a      	mov	r2, r3
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e5cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800e5ce:	69bb      	ldr	r3, [r7, #24]
 800e5d0:	3302      	adds	r3, #2
 800e5d2:	61bb      	str	r3, [r7, #24]
 800e5d4:	e007      	b.n	800e5e6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800e5d6:	69fb      	ldr	r3, [r7, #28]
 800e5d8:	781a      	ldrb	r2, [r3, #0]
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800e5e0:	69fb      	ldr	r3, [r7, #28]
 800e5e2:	3301      	adds	r3, #1
 800e5e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e5ea:	b29b      	uxth	r3, r3
 800e5ec:	3b01      	subs	r3, #1
 800e5ee:	b29a      	uxth	r2, r3
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e5f8:	b29b      	uxth	r3, r3
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d1cf      	bne.n	800e59e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e5fe:	683b      	ldr	r3, [r7, #0]
 800e600:	9300      	str	r3, [sp, #0]
 800e602:	697b      	ldr	r3, [r7, #20]
 800e604:	2200      	movs	r2, #0
 800e606:	2140      	movs	r1, #64	; 0x40
 800e608:	68f8      	ldr	r0, [r7, #12]
 800e60a:	f000 f8b2 	bl	800e772 <UART_WaitOnFlagUntilTimeout>
 800e60e:	4603      	mov	r3, r0
 800e610:	2b00      	cmp	r3, #0
 800e612:	d001      	beq.n	800e618 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800e614:	2303      	movs	r3, #3
 800e616:	e006      	b.n	800e626 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	2220      	movs	r2, #32
 800e61c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800e620:	2300      	movs	r3, #0
 800e622:	e000      	b.n	800e626 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800e624:	2302      	movs	r3, #2
  }
}
 800e626:	4618      	mov	r0, r3
 800e628:	3720      	adds	r7, #32
 800e62a:	46bd      	mov	sp, r7
 800e62c:	bd80      	pop	{r7, pc}

0800e62e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e62e:	b580      	push	{r7, lr}
 800e630:	b08a      	sub	sp, #40	; 0x28
 800e632:	af02      	add	r7, sp, #8
 800e634:	60f8      	str	r0, [r7, #12]
 800e636:	60b9      	str	r1, [r7, #8]
 800e638:	603b      	str	r3, [r7, #0]
 800e63a:	4613      	mov	r3, r2
 800e63c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800e63e:	2300      	movs	r3, #0
 800e640:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e648:	b2db      	uxtb	r3, r3
 800e64a:	2b20      	cmp	r3, #32
 800e64c:	f040 808c 	bne.w	800e768 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800e650:	68bb      	ldr	r3, [r7, #8]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d002      	beq.n	800e65c <HAL_UART_Receive+0x2e>
 800e656:	88fb      	ldrh	r3, [r7, #6]
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d101      	bne.n	800e660 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800e65c:	2301      	movs	r3, #1
 800e65e:	e084      	b.n	800e76a <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e666:	2b01      	cmp	r3, #1
 800e668:	d101      	bne.n	800e66e <HAL_UART_Receive+0x40>
 800e66a:	2302      	movs	r3, #2
 800e66c:	e07d      	b.n	800e76a <HAL_UART_Receive+0x13c>
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	2201      	movs	r2, #1
 800e672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	2200      	movs	r2, #0
 800e67a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	2222      	movs	r2, #34	; 0x22
 800e680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	2200      	movs	r2, #0
 800e688:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e68a:	f7f9 fef9 	bl	8008480 <HAL_GetTick>
 800e68e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	88fa      	ldrh	r2, [r7, #6]
 800e694:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	88fa      	ldrh	r2, [r7, #6]
 800e69a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e69c:	68fb      	ldr	r3, [r7, #12]
 800e69e:	689b      	ldr	r3, [r3, #8]
 800e6a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e6a4:	d108      	bne.n	800e6b8 <HAL_UART_Receive+0x8a>
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	691b      	ldr	r3, [r3, #16]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d104      	bne.n	800e6b8 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800e6b2:	68bb      	ldr	r3, [r7, #8]
 800e6b4:	61bb      	str	r3, [r7, #24]
 800e6b6:	e003      	b.n	800e6c0 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800e6b8:	68bb      	ldr	r3, [r7, #8]
 800e6ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e6bc:	2300      	movs	r3, #0
 800e6be:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800e6c8:	e043      	b.n	800e752 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800e6ca:	683b      	ldr	r3, [r7, #0]
 800e6cc:	9300      	str	r3, [sp, #0]
 800e6ce:	697b      	ldr	r3, [r7, #20]
 800e6d0:	2200      	movs	r2, #0
 800e6d2:	2120      	movs	r1, #32
 800e6d4:	68f8      	ldr	r0, [r7, #12]
 800e6d6:	f000 f84c 	bl	800e772 <UART_WaitOnFlagUntilTimeout>
 800e6da:	4603      	mov	r3, r0
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d001      	beq.n	800e6e4 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800e6e0:	2303      	movs	r3, #3
 800e6e2:	e042      	b.n	800e76a <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800e6e4:	69fb      	ldr	r3, [r7, #28]
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d10c      	bne.n	800e704 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	685b      	ldr	r3, [r3, #4]
 800e6f0:	b29b      	uxth	r3, r3
 800e6f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e6f6:	b29a      	uxth	r2, r3
 800e6f8:	69bb      	ldr	r3, [r7, #24]
 800e6fa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800e6fc:	69bb      	ldr	r3, [r7, #24]
 800e6fe:	3302      	adds	r3, #2
 800e700:	61bb      	str	r3, [r7, #24]
 800e702:	e01f      	b.n	800e744 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	689b      	ldr	r3, [r3, #8]
 800e708:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e70c:	d007      	beq.n	800e71e <HAL_UART_Receive+0xf0>
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	689b      	ldr	r3, [r3, #8]
 800e712:	2b00      	cmp	r3, #0
 800e714:	d10a      	bne.n	800e72c <HAL_UART_Receive+0xfe>
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	691b      	ldr	r3, [r3, #16]
 800e71a:	2b00      	cmp	r3, #0
 800e71c:	d106      	bne.n	800e72c <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	685b      	ldr	r3, [r3, #4]
 800e724:	b2da      	uxtb	r2, r3
 800e726:	69fb      	ldr	r3, [r7, #28]
 800e728:	701a      	strb	r2, [r3, #0]
 800e72a:	e008      	b.n	800e73e <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	685b      	ldr	r3, [r3, #4]
 800e732:	b2db      	uxtb	r3, r3
 800e734:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e738:	b2da      	uxtb	r2, r3
 800e73a:	69fb      	ldr	r3, [r7, #28]
 800e73c:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800e73e:	69fb      	ldr	r3, [r7, #28]
 800e740:	3301      	adds	r3, #1
 800e742:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800e748:	b29b      	uxth	r3, r3
 800e74a:	3b01      	subs	r3, #1
 800e74c:	b29a      	uxth	r2, r3
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800e756:	b29b      	uxth	r3, r3
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d1b6      	bne.n	800e6ca <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	2220      	movs	r2, #32
 800e760:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800e764:	2300      	movs	r3, #0
 800e766:	e000      	b.n	800e76a <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800e768:	2302      	movs	r3, #2
  }
}
 800e76a:	4618      	mov	r0, r3
 800e76c:	3720      	adds	r7, #32
 800e76e:	46bd      	mov	sp, r7
 800e770:	bd80      	pop	{r7, pc}

0800e772 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800e772:	b580      	push	{r7, lr}
 800e774:	b090      	sub	sp, #64	; 0x40
 800e776:	af00      	add	r7, sp, #0
 800e778:	60f8      	str	r0, [r7, #12]
 800e77a:	60b9      	str	r1, [r7, #8]
 800e77c:	603b      	str	r3, [r7, #0]
 800e77e:	4613      	mov	r3, r2
 800e780:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e782:	e050      	b.n	800e826 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e784:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e78a:	d04c      	beq.n	800e826 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800e78c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d007      	beq.n	800e7a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800e792:	f7f9 fe75 	bl	8008480 <HAL_GetTick>
 800e796:	4602      	mov	r2, r0
 800e798:	683b      	ldr	r3, [r7, #0]
 800e79a:	1ad3      	subs	r3, r2, r3
 800e79c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e79e:	429a      	cmp	r2, r3
 800e7a0:	d241      	bcs.n	800e826 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	330c      	adds	r3, #12
 800e7a8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7ac:	e853 3f00 	ldrex	r3, [r3]
 800e7b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e7b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e7b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e7b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	330c      	adds	r3, #12
 800e7c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e7c2:	637a      	str	r2, [r7, #52]	; 0x34
 800e7c4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e7c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e7ca:	e841 2300 	strex	r3, r2, [r1]
 800e7ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7d2:	2b00      	cmp	r3, #0
 800e7d4:	d1e5      	bne.n	800e7a2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	3314      	adds	r3, #20
 800e7dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7de:	697b      	ldr	r3, [r7, #20]
 800e7e0:	e853 3f00 	ldrex	r3, [r3]
 800e7e4:	613b      	str	r3, [r7, #16]
   return(result);
 800e7e6:	693b      	ldr	r3, [r7, #16]
 800e7e8:	f023 0301 	bic.w	r3, r3, #1
 800e7ec:	63bb      	str	r3, [r7, #56]	; 0x38
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	3314      	adds	r3, #20
 800e7f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e7f6:	623a      	str	r2, [r7, #32]
 800e7f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7fa:	69f9      	ldr	r1, [r7, #28]
 800e7fc:	6a3a      	ldr	r2, [r7, #32]
 800e7fe:	e841 2300 	strex	r3, r2, [r1]
 800e802:	61bb      	str	r3, [r7, #24]
   return(result);
 800e804:	69bb      	ldr	r3, [r7, #24]
 800e806:	2b00      	cmp	r3, #0
 800e808:	d1e5      	bne.n	800e7d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	2220      	movs	r2, #32
 800e80e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800e812:	68fb      	ldr	r3, [r7, #12]
 800e814:	2220      	movs	r2, #32
 800e816:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	2200      	movs	r2, #0
 800e81e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800e822:	2303      	movs	r3, #3
 800e824:	e00f      	b.n	800e846 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	681a      	ldr	r2, [r3, #0]
 800e82c:	68bb      	ldr	r3, [r7, #8]
 800e82e:	4013      	ands	r3, r2
 800e830:	68ba      	ldr	r2, [r7, #8]
 800e832:	429a      	cmp	r2, r3
 800e834:	bf0c      	ite	eq
 800e836:	2301      	moveq	r3, #1
 800e838:	2300      	movne	r3, #0
 800e83a:	b2db      	uxtb	r3, r3
 800e83c:	461a      	mov	r2, r3
 800e83e:	79fb      	ldrb	r3, [r7, #7]
 800e840:	429a      	cmp	r2, r3
 800e842:	d09f      	beq.n	800e784 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800e844:	2300      	movs	r3, #0
}
 800e846:	4618      	mov	r0, r3
 800e848:	3740      	adds	r7, #64	; 0x40
 800e84a:	46bd      	mov	sp, r7
 800e84c:	bd80      	pop	{r7, pc}
	...

0800e850 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e854:	b09f      	sub	sp, #124	; 0x7c
 800e856:	af00      	add	r7, sp, #0
 800e858:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e85a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	691b      	ldr	r3, [r3, #16]
 800e860:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800e864:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e866:	68d9      	ldr	r1, [r3, #12]
 800e868:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e86a:	681a      	ldr	r2, [r3, #0]
 800e86c:	ea40 0301 	orr.w	r3, r0, r1
 800e870:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e874:	689a      	ldr	r2, [r3, #8]
 800e876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e878:	691b      	ldr	r3, [r3, #16]
 800e87a:	431a      	orrs	r2, r3
 800e87c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e87e:	695b      	ldr	r3, [r3, #20]
 800e880:	431a      	orrs	r2, r3
 800e882:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e884:	69db      	ldr	r3, [r3, #28]
 800e886:	4313      	orrs	r3, r2
 800e888:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800e88a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	68db      	ldr	r3, [r3, #12]
 800e890:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800e894:	f021 010c 	bic.w	r1, r1, #12
 800e898:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e89a:	681a      	ldr	r2, [r3, #0]
 800e89c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e89e:	430b      	orrs	r3, r1
 800e8a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e8a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	695b      	ldr	r3, [r3, #20]
 800e8a8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800e8ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8ae:	6999      	ldr	r1, [r3, #24]
 800e8b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8b2:	681a      	ldr	r2, [r3, #0]
 800e8b4:	ea40 0301 	orr.w	r3, r0, r1
 800e8b8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e8ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8bc:	681a      	ldr	r2, [r3, #0]
 800e8be:	4bc5      	ldr	r3, [pc, #788]	; (800ebd4 <UART_SetConfig+0x384>)
 800e8c0:	429a      	cmp	r2, r3
 800e8c2:	d004      	beq.n	800e8ce <UART_SetConfig+0x7e>
 800e8c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8c6:	681a      	ldr	r2, [r3, #0]
 800e8c8:	4bc3      	ldr	r3, [pc, #780]	; (800ebd8 <UART_SetConfig+0x388>)
 800e8ca:	429a      	cmp	r2, r3
 800e8cc:	d103      	bne.n	800e8d6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e8ce:	f7fd fa65 	bl	800bd9c <HAL_RCC_GetPCLK2Freq>
 800e8d2:	6778      	str	r0, [r7, #116]	; 0x74
 800e8d4:	e002      	b.n	800e8dc <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e8d6:	f7fd fa4d 	bl	800bd74 <HAL_RCC_GetPCLK1Freq>
 800e8da:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e8dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e8de:	69db      	ldr	r3, [r3, #28]
 800e8e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e8e4:	f040 80b6 	bne.w	800ea54 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e8e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e8ea:	461c      	mov	r4, r3
 800e8ec:	f04f 0500 	mov.w	r5, #0
 800e8f0:	4622      	mov	r2, r4
 800e8f2:	462b      	mov	r3, r5
 800e8f4:	1891      	adds	r1, r2, r2
 800e8f6:	6439      	str	r1, [r7, #64]	; 0x40
 800e8f8:	415b      	adcs	r3, r3
 800e8fa:	647b      	str	r3, [r7, #68]	; 0x44
 800e8fc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e900:	1912      	adds	r2, r2, r4
 800e902:	eb45 0303 	adc.w	r3, r5, r3
 800e906:	f04f 0000 	mov.w	r0, #0
 800e90a:	f04f 0100 	mov.w	r1, #0
 800e90e:	00d9      	lsls	r1, r3, #3
 800e910:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e914:	00d0      	lsls	r0, r2, #3
 800e916:	4602      	mov	r2, r0
 800e918:	460b      	mov	r3, r1
 800e91a:	1911      	adds	r1, r2, r4
 800e91c:	6639      	str	r1, [r7, #96]	; 0x60
 800e91e:	416b      	adcs	r3, r5
 800e920:	667b      	str	r3, [r7, #100]	; 0x64
 800e922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e924:	685b      	ldr	r3, [r3, #4]
 800e926:	461a      	mov	r2, r3
 800e928:	f04f 0300 	mov.w	r3, #0
 800e92c:	1891      	adds	r1, r2, r2
 800e92e:	63b9      	str	r1, [r7, #56]	; 0x38
 800e930:	415b      	adcs	r3, r3
 800e932:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e934:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800e938:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800e93c:	f7f2 f9b4 	bl	8000ca8 <__aeabi_uldivmod>
 800e940:	4602      	mov	r2, r0
 800e942:	460b      	mov	r3, r1
 800e944:	4ba5      	ldr	r3, [pc, #660]	; (800ebdc <UART_SetConfig+0x38c>)
 800e946:	fba3 2302 	umull	r2, r3, r3, r2
 800e94a:	095b      	lsrs	r3, r3, #5
 800e94c:	011e      	lsls	r6, r3, #4
 800e94e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e950:	461c      	mov	r4, r3
 800e952:	f04f 0500 	mov.w	r5, #0
 800e956:	4622      	mov	r2, r4
 800e958:	462b      	mov	r3, r5
 800e95a:	1891      	adds	r1, r2, r2
 800e95c:	6339      	str	r1, [r7, #48]	; 0x30
 800e95e:	415b      	adcs	r3, r3
 800e960:	637b      	str	r3, [r7, #52]	; 0x34
 800e962:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e966:	1912      	adds	r2, r2, r4
 800e968:	eb45 0303 	adc.w	r3, r5, r3
 800e96c:	f04f 0000 	mov.w	r0, #0
 800e970:	f04f 0100 	mov.w	r1, #0
 800e974:	00d9      	lsls	r1, r3, #3
 800e976:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e97a:	00d0      	lsls	r0, r2, #3
 800e97c:	4602      	mov	r2, r0
 800e97e:	460b      	mov	r3, r1
 800e980:	1911      	adds	r1, r2, r4
 800e982:	65b9      	str	r1, [r7, #88]	; 0x58
 800e984:	416b      	adcs	r3, r5
 800e986:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e988:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e98a:	685b      	ldr	r3, [r3, #4]
 800e98c:	461a      	mov	r2, r3
 800e98e:	f04f 0300 	mov.w	r3, #0
 800e992:	1891      	adds	r1, r2, r2
 800e994:	62b9      	str	r1, [r7, #40]	; 0x28
 800e996:	415b      	adcs	r3, r3
 800e998:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e99a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e99e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800e9a2:	f7f2 f981 	bl	8000ca8 <__aeabi_uldivmod>
 800e9a6:	4602      	mov	r2, r0
 800e9a8:	460b      	mov	r3, r1
 800e9aa:	4b8c      	ldr	r3, [pc, #560]	; (800ebdc <UART_SetConfig+0x38c>)
 800e9ac:	fba3 1302 	umull	r1, r3, r3, r2
 800e9b0:	095b      	lsrs	r3, r3, #5
 800e9b2:	2164      	movs	r1, #100	; 0x64
 800e9b4:	fb01 f303 	mul.w	r3, r1, r3
 800e9b8:	1ad3      	subs	r3, r2, r3
 800e9ba:	00db      	lsls	r3, r3, #3
 800e9bc:	3332      	adds	r3, #50	; 0x32
 800e9be:	4a87      	ldr	r2, [pc, #540]	; (800ebdc <UART_SetConfig+0x38c>)
 800e9c0:	fba2 2303 	umull	r2, r3, r2, r3
 800e9c4:	095b      	lsrs	r3, r3, #5
 800e9c6:	005b      	lsls	r3, r3, #1
 800e9c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e9cc:	441e      	add	r6, r3
 800e9ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e9d0:	4618      	mov	r0, r3
 800e9d2:	f04f 0100 	mov.w	r1, #0
 800e9d6:	4602      	mov	r2, r0
 800e9d8:	460b      	mov	r3, r1
 800e9da:	1894      	adds	r4, r2, r2
 800e9dc:	623c      	str	r4, [r7, #32]
 800e9de:	415b      	adcs	r3, r3
 800e9e0:	627b      	str	r3, [r7, #36]	; 0x24
 800e9e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e9e6:	1812      	adds	r2, r2, r0
 800e9e8:	eb41 0303 	adc.w	r3, r1, r3
 800e9ec:	f04f 0400 	mov.w	r4, #0
 800e9f0:	f04f 0500 	mov.w	r5, #0
 800e9f4:	00dd      	lsls	r5, r3, #3
 800e9f6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e9fa:	00d4      	lsls	r4, r2, #3
 800e9fc:	4622      	mov	r2, r4
 800e9fe:	462b      	mov	r3, r5
 800ea00:	1814      	adds	r4, r2, r0
 800ea02:	653c      	str	r4, [r7, #80]	; 0x50
 800ea04:	414b      	adcs	r3, r1
 800ea06:	657b      	str	r3, [r7, #84]	; 0x54
 800ea08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea0a:	685b      	ldr	r3, [r3, #4]
 800ea0c:	461a      	mov	r2, r3
 800ea0e:	f04f 0300 	mov.w	r3, #0
 800ea12:	1891      	adds	r1, r2, r2
 800ea14:	61b9      	str	r1, [r7, #24]
 800ea16:	415b      	adcs	r3, r3
 800ea18:	61fb      	str	r3, [r7, #28]
 800ea1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ea1e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800ea22:	f7f2 f941 	bl	8000ca8 <__aeabi_uldivmod>
 800ea26:	4602      	mov	r2, r0
 800ea28:	460b      	mov	r3, r1
 800ea2a:	4b6c      	ldr	r3, [pc, #432]	; (800ebdc <UART_SetConfig+0x38c>)
 800ea2c:	fba3 1302 	umull	r1, r3, r3, r2
 800ea30:	095b      	lsrs	r3, r3, #5
 800ea32:	2164      	movs	r1, #100	; 0x64
 800ea34:	fb01 f303 	mul.w	r3, r1, r3
 800ea38:	1ad3      	subs	r3, r2, r3
 800ea3a:	00db      	lsls	r3, r3, #3
 800ea3c:	3332      	adds	r3, #50	; 0x32
 800ea3e:	4a67      	ldr	r2, [pc, #412]	; (800ebdc <UART_SetConfig+0x38c>)
 800ea40:	fba2 2303 	umull	r2, r3, r2, r3
 800ea44:	095b      	lsrs	r3, r3, #5
 800ea46:	f003 0207 	and.w	r2, r3, #7
 800ea4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	4432      	add	r2, r6
 800ea50:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ea52:	e0b9      	b.n	800ebc8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ea54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ea56:	461c      	mov	r4, r3
 800ea58:	f04f 0500 	mov.w	r5, #0
 800ea5c:	4622      	mov	r2, r4
 800ea5e:	462b      	mov	r3, r5
 800ea60:	1891      	adds	r1, r2, r2
 800ea62:	6139      	str	r1, [r7, #16]
 800ea64:	415b      	adcs	r3, r3
 800ea66:	617b      	str	r3, [r7, #20]
 800ea68:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ea6c:	1912      	adds	r2, r2, r4
 800ea6e:	eb45 0303 	adc.w	r3, r5, r3
 800ea72:	f04f 0000 	mov.w	r0, #0
 800ea76:	f04f 0100 	mov.w	r1, #0
 800ea7a:	00d9      	lsls	r1, r3, #3
 800ea7c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ea80:	00d0      	lsls	r0, r2, #3
 800ea82:	4602      	mov	r2, r0
 800ea84:	460b      	mov	r3, r1
 800ea86:	eb12 0804 	adds.w	r8, r2, r4
 800ea8a:	eb43 0905 	adc.w	r9, r3, r5
 800ea8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea90:	685b      	ldr	r3, [r3, #4]
 800ea92:	4618      	mov	r0, r3
 800ea94:	f04f 0100 	mov.w	r1, #0
 800ea98:	f04f 0200 	mov.w	r2, #0
 800ea9c:	f04f 0300 	mov.w	r3, #0
 800eaa0:	008b      	lsls	r3, r1, #2
 800eaa2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800eaa6:	0082      	lsls	r2, r0, #2
 800eaa8:	4640      	mov	r0, r8
 800eaaa:	4649      	mov	r1, r9
 800eaac:	f7f2 f8fc 	bl	8000ca8 <__aeabi_uldivmod>
 800eab0:	4602      	mov	r2, r0
 800eab2:	460b      	mov	r3, r1
 800eab4:	4b49      	ldr	r3, [pc, #292]	; (800ebdc <UART_SetConfig+0x38c>)
 800eab6:	fba3 2302 	umull	r2, r3, r3, r2
 800eaba:	095b      	lsrs	r3, r3, #5
 800eabc:	011e      	lsls	r6, r3, #4
 800eabe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800eac0:	4618      	mov	r0, r3
 800eac2:	f04f 0100 	mov.w	r1, #0
 800eac6:	4602      	mov	r2, r0
 800eac8:	460b      	mov	r3, r1
 800eaca:	1894      	adds	r4, r2, r2
 800eacc:	60bc      	str	r4, [r7, #8]
 800eace:	415b      	adcs	r3, r3
 800ead0:	60fb      	str	r3, [r7, #12]
 800ead2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ead6:	1812      	adds	r2, r2, r0
 800ead8:	eb41 0303 	adc.w	r3, r1, r3
 800eadc:	f04f 0400 	mov.w	r4, #0
 800eae0:	f04f 0500 	mov.w	r5, #0
 800eae4:	00dd      	lsls	r5, r3, #3
 800eae6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800eaea:	00d4      	lsls	r4, r2, #3
 800eaec:	4622      	mov	r2, r4
 800eaee:	462b      	mov	r3, r5
 800eaf0:	1814      	adds	r4, r2, r0
 800eaf2:	64bc      	str	r4, [r7, #72]	; 0x48
 800eaf4:	414b      	adcs	r3, r1
 800eaf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800eaf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eafa:	685b      	ldr	r3, [r3, #4]
 800eafc:	4618      	mov	r0, r3
 800eafe:	f04f 0100 	mov.w	r1, #0
 800eb02:	f04f 0200 	mov.w	r2, #0
 800eb06:	f04f 0300 	mov.w	r3, #0
 800eb0a:	008b      	lsls	r3, r1, #2
 800eb0c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800eb10:	0082      	lsls	r2, r0, #2
 800eb12:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800eb16:	f7f2 f8c7 	bl	8000ca8 <__aeabi_uldivmod>
 800eb1a:	4602      	mov	r2, r0
 800eb1c:	460b      	mov	r3, r1
 800eb1e:	4b2f      	ldr	r3, [pc, #188]	; (800ebdc <UART_SetConfig+0x38c>)
 800eb20:	fba3 1302 	umull	r1, r3, r3, r2
 800eb24:	095b      	lsrs	r3, r3, #5
 800eb26:	2164      	movs	r1, #100	; 0x64
 800eb28:	fb01 f303 	mul.w	r3, r1, r3
 800eb2c:	1ad3      	subs	r3, r2, r3
 800eb2e:	011b      	lsls	r3, r3, #4
 800eb30:	3332      	adds	r3, #50	; 0x32
 800eb32:	4a2a      	ldr	r2, [pc, #168]	; (800ebdc <UART_SetConfig+0x38c>)
 800eb34:	fba2 2303 	umull	r2, r3, r2, r3
 800eb38:	095b      	lsrs	r3, r3, #5
 800eb3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800eb3e:	441e      	add	r6, r3
 800eb40:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800eb42:	4618      	mov	r0, r3
 800eb44:	f04f 0100 	mov.w	r1, #0
 800eb48:	4602      	mov	r2, r0
 800eb4a:	460b      	mov	r3, r1
 800eb4c:	1894      	adds	r4, r2, r2
 800eb4e:	603c      	str	r4, [r7, #0]
 800eb50:	415b      	adcs	r3, r3
 800eb52:	607b      	str	r3, [r7, #4]
 800eb54:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eb58:	1812      	adds	r2, r2, r0
 800eb5a:	eb41 0303 	adc.w	r3, r1, r3
 800eb5e:	f04f 0400 	mov.w	r4, #0
 800eb62:	f04f 0500 	mov.w	r5, #0
 800eb66:	00dd      	lsls	r5, r3, #3
 800eb68:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800eb6c:	00d4      	lsls	r4, r2, #3
 800eb6e:	4622      	mov	r2, r4
 800eb70:	462b      	mov	r3, r5
 800eb72:	eb12 0a00 	adds.w	sl, r2, r0
 800eb76:	eb43 0b01 	adc.w	fp, r3, r1
 800eb7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eb7c:	685b      	ldr	r3, [r3, #4]
 800eb7e:	4618      	mov	r0, r3
 800eb80:	f04f 0100 	mov.w	r1, #0
 800eb84:	f04f 0200 	mov.w	r2, #0
 800eb88:	f04f 0300 	mov.w	r3, #0
 800eb8c:	008b      	lsls	r3, r1, #2
 800eb8e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800eb92:	0082      	lsls	r2, r0, #2
 800eb94:	4650      	mov	r0, sl
 800eb96:	4659      	mov	r1, fp
 800eb98:	f7f2 f886 	bl	8000ca8 <__aeabi_uldivmod>
 800eb9c:	4602      	mov	r2, r0
 800eb9e:	460b      	mov	r3, r1
 800eba0:	4b0e      	ldr	r3, [pc, #56]	; (800ebdc <UART_SetConfig+0x38c>)
 800eba2:	fba3 1302 	umull	r1, r3, r3, r2
 800eba6:	095b      	lsrs	r3, r3, #5
 800eba8:	2164      	movs	r1, #100	; 0x64
 800ebaa:	fb01 f303 	mul.w	r3, r1, r3
 800ebae:	1ad3      	subs	r3, r2, r3
 800ebb0:	011b      	lsls	r3, r3, #4
 800ebb2:	3332      	adds	r3, #50	; 0x32
 800ebb4:	4a09      	ldr	r2, [pc, #36]	; (800ebdc <UART_SetConfig+0x38c>)
 800ebb6:	fba2 2303 	umull	r2, r3, r2, r3
 800ebba:	095b      	lsrs	r3, r3, #5
 800ebbc:	f003 020f 	and.w	r2, r3, #15
 800ebc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	4432      	add	r2, r6
 800ebc6:	609a      	str	r2, [r3, #8]
}
 800ebc8:	bf00      	nop
 800ebca:	377c      	adds	r7, #124	; 0x7c
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebd2:	bf00      	nop
 800ebd4:	40011000 	.word	0x40011000
 800ebd8:	40011400 	.word	0x40011400
 800ebdc:	51eb851f 	.word	0x51eb851f

0800ebe0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ebe0:	b084      	sub	sp, #16
 800ebe2:	b580      	push	{r7, lr}
 800ebe4:	b084      	sub	sp, #16
 800ebe6:	af00      	add	r7, sp, #0
 800ebe8:	6078      	str	r0, [r7, #4]
 800ebea:	f107 001c 	add.w	r0, r7, #28
 800ebee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ebf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebf4:	2b01      	cmp	r3, #1
 800ebf6:	d122      	bne.n	800ec3e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ebfc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	68db      	ldr	r3, [r3, #12]
 800ec08:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800ec0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ec10:	687a      	ldr	r2, [r7, #4]
 800ec12:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	68db      	ldr	r3, [r3, #12]
 800ec18:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ec20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ec22:	2b01      	cmp	r3, #1
 800ec24:	d105      	bne.n	800ec32 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	68db      	ldr	r3, [r3, #12]
 800ec2a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ec32:	6878      	ldr	r0, [r7, #4]
 800ec34:	f001 fb1c 	bl	8010270 <USB_CoreReset>
 800ec38:	4603      	mov	r3, r0
 800ec3a:	73fb      	strb	r3, [r7, #15]
 800ec3c:	e01a      	b.n	800ec74 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	68db      	ldr	r3, [r3, #12]
 800ec42:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ec4a:	6878      	ldr	r0, [r7, #4]
 800ec4c:	f001 fb10 	bl	8010270 <USB_CoreReset>
 800ec50:	4603      	mov	r3, r0
 800ec52:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800ec54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d106      	bne.n	800ec68 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec5e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	639a      	str	r2, [r3, #56]	; 0x38
 800ec66:	e005      	b.n	800ec74 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ec6c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ec74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec76:	2b01      	cmp	r3, #1
 800ec78:	d10b      	bne.n	800ec92 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	689b      	ldr	r3, [r3, #8]
 800ec7e:	f043 0206 	orr.w	r2, r3, #6
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	689b      	ldr	r3, [r3, #8]
 800ec8a:	f043 0220 	orr.w	r2, r3, #32
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ec92:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec94:	4618      	mov	r0, r3
 800ec96:	3710      	adds	r7, #16
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ec9e:	b004      	add	sp, #16
 800eca0:	4770      	bx	lr
	...

0800eca4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800eca4:	b480      	push	{r7}
 800eca6:	b087      	sub	sp, #28
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	60f8      	str	r0, [r7, #12]
 800ecac:	60b9      	str	r1, [r7, #8]
 800ecae:	4613      	mov	r3, r2
 800ecb0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800ecb2:	79fb      	ldrb	r3, [r7, #7]
 800ecb4:	2b02      	cmp	r3, #2
 800ecb6:	d165      	bne.n	800ed84 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800ecb8:	68bb      	ldr	r3, [r7, #8]
 800ecba:	4a41      	ldr	r2, [pc, #260]	; (800edc0 <USB_SetTurnaroundTime+0x11c>)
 800ecbc:	4293      	cmp	r3, r2
 800ecbe:	d906      	bls.n	800ecce <USB_SetTurnaroundTime+0x2a>
 800ecc0:	68bb      	ldr	r3, [r7, #8]
 800ecc2:	4a40      	ldr	r2, [pc, #256]	; (800edc4 <USB_SetTurnaroundTime+0x120>)
 800ecc4:	4293      	cmp	r3, r2
 800ecc6:	d202      	bcs.n	800ecce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800ecc8:	230f      	movs	r3, #15
 800ecca:	617b      	str	r3, [r7, #20]
 800eccc:	e062      	b.n	800ed94 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800ecce:	68bb      	ldr	r3, [r7, #8]
 800ecd0:	4a3c      	ldr	r2, [pc, #240]	; (800edc4 <USB_SetTurnaroundTime+0x120>)
 800ecd2:	4293      	cmp	r3, r2
 800ecd4:	d306      	bcc.n	800ece4 <USB_SetTurnaroundTime+0x40>
 800ecd6:	68bb      	ldr	r3, [r7, #8]
 800ecd8:	4a3b      	ldr	r2, [pc, #236]	; (800edc8 <USB_SetTurnaroundTime+0x124>)
 800ecda:	4293      	cmp	r3, r2
 800ecdc:	d202      	bcs.n	800ece4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800ecde:	230e      	movs	r3, #14
 800ece0:	617b      	str	r3, [r7, #20]
 800ece2:	e057      	b.n	800ed94 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800ece4:	68bb      	ldr	r3, [r7, #8]
 800ece6:	4a38      	ldr	r2, [pc, #224]	; (800edc8 <USB_SetTurnaroundTime+0x124>)
 800ece8:	4293      	cmp	r3, r2
 800ecea:	d306      	bcc.n	800ecfa <USB_SetTurnaroundTime+0x56>
 800ecec:	68bb      	ldr	r3, [r7, #8]
 800ecee:	4a37      	ldr	r2, [pc, #220]	; (800edcc <USB_SetTurnaroundTime+0x128>)
 800ecf0:	4293      	cmp	r3, r2
 800ecf2:	d202      	bcs.n	800ecfa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800ecf4:	230d      	movs	r3, #13
 800ecf6:	617b      	str	r3, [r7, #20]
 800ecf8:	e04c      	b.n	800ed94 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800ecfa:	68bb      	ldr	r3, [r7, #8]
 800ecfc:	4a33      	ldr	r2, [pc, #204]	; (800edcc <USB_SetTurnaroundTime+0x128>)
 800ecfe:	4293      	cmp	r3, r2
 800ed00:	d306      	bcc.n	800ed10 <USB_SetTurnaroundTime+0x6c>
 800ed02:	68bb      	ldr	r3, [r7, #8]
 800ed04:	4a32      	ldr	r2, [pc, #200]	; (800edd0 <USB_SetTurnaroundTime+0x12c>)
 800ed06:	4293      	cmp	r3, r2
 800ed08:	d802      	bhi.n	800ed10 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800ed0a:	230c      	movs	r3, #12
 800ed0c:	617b      	str	r3, [r7, #20]
 800ed0e:	e041      	b.n	800ed94 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ed10:	68bb      	ldr	r3, [r7, #8]
 800ed12:	4a2f      	ldr	r2, [pc, #188]	; (800edd0 <USB_SetTurnaroundTime+0x12c>)
 800ed14:	4293      	cmp	r3, r2
 800ed16:	d906      	bls.n	800ed26 <USB_SetTurnaroundTime+0x82>
 800ed18:	68bb      	ldr	r3, [r7, #8]
 800ed1a:	4a2e      	ldr	r2, [pc, #184]	; (800edd4 <USB_SetTurnaroundTime+0x130>)
 800ed1c:	4293      	cmp	r3, r2
 800ed1e:	d802      	bhi.n	800ed26 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800ed20:	230b      	movs	r3, #11
 800ed22:	617b      	str	r3, [r7, #20]
 800ed24:	e036      	b.n	800ed94 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800ed26:	68bb      	ldr	r3, [r7, #8]
 800ed28:	4a2a      	ldr	r2, [pc, #168]	; (800edd4 <USB_SetTurnaroundTime+0x130>)
 800ed2a:	4293      	cmp	r3, r2
 800ed2c:	d906      	bls.n	800ed3c <USB_SetTurnaroundTime+0x98>
 800ed2e:	68bb      	ldr	r3, [r7, #8]
 800ed30:	4a29      	ldr	r2, [pc, #164]	; (800edd8 <USB_SetTurnaroundTime+0x134>)
 800ed32:	4293      	cmp	r3, r2
 800ed34:	d802      	bhi.n	800ed3c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800ed36:	230a      	movs	r3, #10
 800ed38:	617b      	str	r3, [r7, #20]
 800ed3a:	e02b      	b.n	800ed94 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800ed3c:	68bb      	ldr	r3, [r7, #8]
 800ed3e:	4a26      	ldr	r2, [pc, #152]	; (800edd8 <USB_SetTurnaroundTime+0x134>)
 800ed40:	4293      	cmp	r3, r2
 800ed42:	d906      	bls.n	800ed52 <USB_SetTurnaroundTime+0xae>
 800ed44:	68bb      	ldr	r3, [r7, #8]
 800ed46:	4a25      	ldr	r2, [pc, #148]	; (800eddc <USB_SetTurnaroundTime+0x138>)
 800ed48:	4293      	cmp	r3, r2
 800ed4a:	d202      	bcs.n	800ed52 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800ed4c:	2309      	movs	r3, #9
 800ed4e:	617b      	str	r3, [r7, #20]
 800ed50:	e020      	b.n	800ed94 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800ed52:	68bb      	ldr	r3, [r7, #8]
 800ed54:	4a21      	ldr	r2, [pc, #132]	; (800eddc <USB_SetTurnaroundTime+0x138>)
 800ed56:	4293      	cmp	r3, r2
 800ed58:	d306      	bcc.n	800ed68 <USB_SetTurnaroundTime+0xc4>
 800ed5a:	68bb      	ldr	r3, [r7, #8]
 800ed5c:	4a20      	ldr	r2, [pc, #128]	; (800ede0 <USB_SetTurnaroundTime+0x13c>)
 800ed5e:	4293      	cmp	r3, r2
 800ed60:	d802      	bhi.n	800ed68 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800ed62:	2308      	movs	r3, #8
 800ed64:	617b      	str	r3, [r7, #20]
 800ed66:	e015      	b.n	800ed94 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800ed68:	68bb      	ldr	r3, [r7, #8]
 800ed6a:	4a1d      	ldr	r2, [pc, #116]	; (800ede0 <USB_SetTurnaroundTime+0x13c>)
 800ed6c:	4293      	cmp	r3, r2
 800ed6e:	d906      	bls.n	800ed7e <USB_SetTurnaroundTime+0xda>
 800ed70:	68bb      	ldr	r3, [r7, #8]
 800ed72:	4a1c      	ldr	r2, [pc, #112]	; (800ede4 <USB_SetTurnaroundTime+0x140>)
 800ed74:	4293      	cmp	r3, r2
 800ed76:	d202      	bcs.n	800ed7e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800ed78:	2307      	movs	r3, #7
 800ed7a:	617b      	str	r3, [r7, #20]
 800ed7c:	e00a      	b.n	800ed94 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800ed7e:	2306      	movs	r3, #6
 800ed80:	617b      	str	r3, [r7, #20]
 800ed82:	e007      	b.n	800ed94 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800ed84:	79fb      	ldrb	r3, [r7, #7]
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d102      	bne.n	800ed90 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800ed8a:	2309      	movs	r3, #9
 800ed8c:	617b      	str	r3, [r7, #20]
 800ed8e:	e001      	b.n	800ed94 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800ed90:	2309      	movs	r3, #9
 800ed92:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	68db      	ldr	r3, [r3, #12]
 800ed98:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	68da      	ldr	r2, [r3, #12]
 800eda4:	697b      	ldr	r3, [r7, #20]
 800eda6:	029b      	lsls	r3, r3, #10
 800eda8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800edac:	431a      	orrs	r2, r3
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800edb2:	2300      	movs	r3, #0
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	371c      	adds	r7, #28
 800edb8:	46bd      	mov	sp, r7
 800edba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edbe:	4770      	bx	lr
 800edc0:	00d8acbf 	.word	0x00d8acbf
 800edc4:	00e4e1c0 	.word	0x00e4e1c0
 800edc8:	00f42400 	.word	0x00f42400
 800edcc:	01067380 	.word	0x01067380
 800edd0:	011a499f 	.word	0x011a499f
 800edd4:	01312cff 	.word	0x01312cff
 800edd8:	014ca43f 	.word	0x014ca43f
 800eddc:	016e3600 	.word	0x016e3600
 800ede0:	01a6ab1f 	.word	0x01a6ab1f
 800ede4:	01e84800 	.word	0x01e84800

0800ede8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ede8:	b480      	push	{r7}
 800edea:	b083      	sub	sp, #12
 800edec:	af00      	add	r7, sp, #0
 800edee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	689b      	ldr	r3, [r3, #8]
 800edf4:	f043 0201 	orr.w	r2, r3, #1
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800edfc:	2300      	movs	r3, #0
}
 800edfe:	4618      	mov	r0, r3
 800ee00:	370c      	adds	r7, #12
 800ee02:	46bd      	mov	sp, r7
 800ee04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee08:	4770      	bx	lr

0800ee0a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ee0a:	b480      	push	{r7}
 800ee0c:	b083      	sub	sp, #12
 800ee0e:	af00      	add	r7, sp, #0
 800ee10:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	689b      	ldr	r3, [r3, #8]
 800ee16:	f023 0201 	bic.w	r2, r3, #1
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ee1e:	2300      	movs	r3, #0
}
 800ee20:	4618      	mov	r0, r3
 800ee22:	370c      	adds	r7, #12
 800ee24:	46bd      	mov	sp, r7
 800ee26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee2a:	4770      	bx	lr

0800ee2c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ee2c:	b580      	push	{r7, lr}
 800ee2e:	b084      	sub	sp, #16
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	6078      	str	r0, [r7, #4]
 800ee34:	460b      	mov	r3, r1
 800ee36:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ee38:	2300      	movs	r3, #0
 800ee3a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	68db      	ldr	r3, [r3, #12]
 800ee40:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ee48:	78fb      	ldrb	r3, [r7, #3]
 800ee4a:	2b01      	cmp	r3, #1
 800ee4c:	d115      	bne.n	800ee7a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	68db      	ldr	r3, [r3, #12]
 800ee52:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800ee5a:	2001      	movs	r0, #1
 800ee5c:	f7f9 fb1c 	bl	8008498 <HAL_Delay>
      ms++;
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	3301      	adds	r3, #1
 800ee64:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800ee66:	6878      	ldr	r0, [r7, #4]
 800ee68:	f001 f972 	bl	8010150 <USB_GetMode>
 800ee6c:	4603      	mov	r3, r0
 800ee6e:	2b01      	cmp	r3, #1
 800ee70:	d01e      	beq.n	800eeb0 <USB_SetCurrentMode+0x84>
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	2b31      	cmp	r3, #49	; 0x31
 800ee76:	d9f0      	bls.n	800ee5a <USB_SetCurrentMode+0x2e>
 800ee78:	e01a      	b.n	800eeb0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ee7a:	78fb      	ldrb	r3, [r7, #3]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d115      	bne.n	800eeac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	68db      	ldr	r3, [r3, #12]
 800ee84:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800ee8c:	2001      	movs	r0, #1
 800ee8e:	f7f9 fb03 	bl	8008498 <HAL_Delay>
      ms++;
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	3301      	adds	r3, #1
 800ee96:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800ee98:	6878      	ldr	r0, [r7, #4]
 800ee9a:	f001 f959 	bl	8010150 <USB_GetMode>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d005      	beq.n	800eeb0 <USB_SetCurrentMode+0x84>
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	2b31      	cmp	r3, #49	; 0x31
 800eea8:	d9f0      	bls.n	800ee8c <USB_SetCurrentMode+0x60>
 800eeaa:	e001      	b.n	800eeb0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800eeac:	2301      	movs	r3, #1
 800eeae:	e005      	b.n	800eebc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	2b32      	cmp	r3, #50	; 0x32
 800eeb4:	d101      	bne.n	800eeba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800eeb6:	2301      	movs	r3, #1
 800eeb8:	e000      	b.n	800eebc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800eeba:	2300      	movs	r3, #0
}
 800eebc:	4618      	mov	r0, r3
 800eebe:	3710      	adds	r7, #16
 800eec0:	46bd      	mov	sp, r7
 800eec2:	bd80      	pop	{r7, pc}

0800eec4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800eec4:	b084      	sub	sp, #16
 800eec6:	b580      	push	{r7, lr}
 800eec8:	b086      	sub	sp, #24
 800eeca:	af00      	add	r7, sp, #0
 800eecc:	6078      	str	r0, [r7, #4]
 800eece:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800eed2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800eed6:	2300      	movs	r3, #0
 800eed8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800eede:	2300      	movs	r3, #0
 800eee0:	613b      	str	r3, [r7, #16]
 800eee2:	e009      	b.n	800eef8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800eee4:	687a      	ldr	r2, [r7, #4]
 800eee6:	693b      	ldr	r3, [r7, #16]
 800eee8:	3340      	adds	r3, #64	; 0x40
 800eeea:	009b      	lsls	r3, r3, #2
 800eeec:	4413      	add	r3, r2
 800eeee:	2200      	movs	r2, #0
 800eef0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800eef2:	693b      	ldr	r3, [r7, #16]
 800eef4:	3301      	adds	r3, #1
 800eef6:	613b      	str	r3, [r7, #16]
 800eef8:	693b      	ldr	r3, [r7, #16]
 800eefa:	2b0e      	cmp	r3, #14
 800eefc:	d9f2      	bls.n	800eee4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800eefe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d11c      	bne.n	800ef3e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ef0a:	685b      	ldr	r3, [r3, #4]
 800ef0c:	68fa      	ldr	r2, [r7, #12]
 800ef0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ef12:	f043 0302 	orr.w	r3, r3, #2
 800ef16:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef1c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef28:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef34:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	639a      	str	r2, [r3, #56]	; 0x38
 800ef3c:	e00b      	b.n	800ef56 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef42:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ef4e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ef5c:	461a      	mov	r2, r3
 800ef5e:	2300      	movs	r3, #0
 800ef60:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ef68:	4619      	mov	r1, r3
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ef70:	461a      	mov	r2, r3
 800ef72:	680b      	ldr	r3, [r1, #0]
 800ef74:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ef76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef78:	2b01      	cmp	r3, #1
 800ef7a:	d10c      	bne.n	800ef96 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ef7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d104      	bne.n	800ef8c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ef82:	2100      	movs	r1, #0
 800ef84:	6878      	ldr	r0, [r7, #4]
 800ef86:	f000 f945 	bl	800f214 <USB_SetDevSpeed>
 800ef8a:	e008      	b.n	800ef9e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ef8c:	2101      	movs	r1, #1
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	f000 f940 	bl	800f214 <USB_SetDevSpeed>
 800ef94:	e003      	b.n	800ef9e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ef96:	2103      	movs	r1, #3
 800ef98:	6878      	ldr	r0, [r7, #4]
 800ef9a:	f000 f93b 	bl	800f214 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ef9e:	2110      	movs	r1, #16
 800efa0:	6878      	ldr	r0, [r7, #4]
 800efa2:	f000 f8f3 	bl	800f18c <USB_FlushTxFifo>
 800efa6:	4603      	mov	r3, r0
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d001      	beq.n	800efb0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800efac:	2301      	movs	r3, #1
 800efae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800efb0:	6878      	ldr	r0, [r7, #4]
 800efb2:	f000 f90f 	bl	800f1d4 <USB_FlushRxFifo>
 800efb6:	4603      	mov	r3, r0
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d001      	beq.n	800efc0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800efbc:	2301      	movs	r3, #1
 800efbe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800efc6:	461a      	mov	r2, r3
 800efc8:	2300      	movs	r3, #0
 800efca:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800efd2:	461a      	mov	r2, r3
 800efd4:	2300      	movs	r3, #0
 800efd6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800efde:	461a      	mov	r2, r3
 800efe0:	2300      	movs	r3, #0
 800efe2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800efe4:	2300      	movs	r3, #0
 800efe6:	613b      	str	r3, [r7, #16]
 800efe8:	e043      	b.n	800f072 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800efea:	693b      	ldr	r3, [r7, #16]
 800efec:	015a      	lsls	r2, r3, #5
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	4413      	add	r3, r2
 800eff2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800effc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f000:	d118      	bne.n	800f034 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800f002:	693b      	ldr	r3, [r7, #16]
 800f004:	2b00      	cmp	r3, #0
 800f006:	d10a      	bne.n	800f01e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f008:	693b      	ldr	r3, [r7, #16]
 800f00a:	015a      	lsls	r2, r3, #5
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	4413      	add	r3, r2
 800f010:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f014:	461a      	mov	r2, r3
 800f016:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f01a:	6013      	str	r3, [r2, #0]
 800f01c:	e013      	b.n	800f046 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f01e:	693b      	ldr	r3, [r7, #16]
 800f020:	015a      	lsls	r2, r3, #5
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	4413      	add	r3, r2
 800f026:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f02a:	461a      	mov	r2, r3
 800f02c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f030:	6013      	str	r3, [r2, #0]
 800f032:	e008      	b.n	800f046 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f034:	693b      	ldr	r3, [r7, #16]
 800f036:	015a      	lsls	r2, r3, #5
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	4413      	add	r3, r2
 800f03c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f040:	461a      	mov	r2, r3
 800f042:	2300      	movs	r3, #0
 800f044:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f046:	693b      	ldr	r3, [r7, #16]
 800f048:	015a      	lsls	r2, r3, #5
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	4413      	add	r3, r2
 800f04e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f052:	461a      	mov	r2, r3
 800f054:	2300      	movs	r3, #0
 800f056:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f058:	693b      	ldr	r3, [r7, #16]
 800f05a:	015a      	lsls	r2, r3, #5
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	4413      	add	r3, r2
 800f060:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f064:	461a      	mov	r2, r3
 800f066:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f06a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f06c:	693b      	ldr	r3, [r7, #16]
 800f06e:	3301      	adds	r3, #1
 800f070:	613b      	str	r3, [r7, #16]
 800f072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f074:	693a      	ldr	r2, [r7, #16]
 800f076:	429a      	cmp	r2, r3
 800f078:	d3b7      	bcc.n	800efea <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f07a:	2300      	movs	r3, #0
 800f07c:	613b      	str	r3, [r7, #16]
 800f07e:	e043      	b.n	800f108 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f080:	693b      	ldr	r3, [r7, #16]
 800f082:	015a      	lsls	r2, r3, #5
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	4413      	add	r3, r2
 800f088:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f092:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f096:	d118      	bne.n	800f0ca <USB_DevInit+0x206>
    {
      if (i == 0U)
 800f098:	693b      	ldr	r3, [r7, #16]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d10a      	bne.n	800f0b4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f09e:	693b      	ldr	r3, [r7, #16]
 800f0a0:	015a      	lsls	r2, r3, #5
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	4413      	add	r3, r2
 800f0a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f0aa:	461a      	mov	r2, r3
 800f0ac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f0b0:	6013      	str	r3, [r2, #0]
 800f0b2:	e013      	b.n	800f0dc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f0b4:	693b      	ldr	r3, [r7, #16]
 800f0b6:	015a      	lsls	r2, r3, #5
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	4413      	add	r3, r2
 800f0bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f0c0:	461a      	mov	r2, r3
 800f0c2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f0c6:	6013      	str	r3, [r2, #0]
 800f0c8:	e008      	b.n	800f0dc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f0ca:	693b      	ldr	r3, [r7, #16]
 800f0cc:	015a      	lsls	r2, r3, #5
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	4413      	add	r3, r2
 800f0d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f0d6:	461a      	mov	r2, r3
 800f0d8:	2300      	movs	r3, #0
 800f0da:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f0dc:	693b      	ldr	r3, [r7, #16]
 800f0de:	015a      	lsls	r2, r3, #5
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	4413      	add	r3, r2
 800f0e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f0e8:	461a      	mov	r2, r3
 800f0ea:	2300      	movs	r3, #0
 800f0ec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f0ee:	693b      	ldr	r3, [r7, #16]
 800f0f0:	015a      	lsls	r2, r3, #5
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	4413      	add	r3, r2
 800f0f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f0fa:	461a      	mov	r2, r3
 800f0fc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f100:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f102:	693b      	ldr	r3, [r7, #16]
 800f104:	3301      	adds	r3, #1
 800f106:	613b      	str	r3, [r7, #16]
 800f108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f10a:	693a      	ldr	r2, [r7, #16]
 800f10c:	429a      	cmp	r2, r3
 800f10e:	d3b7      	bcc.n	800f080 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f116:	691b      	ldr	r3, [r3, #16]
 800f118:	68fa      	ldr	r2, [r7, #12]
 800f11a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f11e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f122:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	2200      	movs	r2, #0
 800f128:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800f130:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f134:	2b00      	cmp	r3, #0
 800f136:	d105      	bne.n	800f144 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	699b      	ldr	r3, [r3, #24]
 800f13c:	f043 0210 	orr.w	r2, r3, #16
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	699a      	ldr	r2, [r3, #24]
 800f148:	4b0f      	ldr	r3, [pc, #60]	; (800f188 <USB_DevInit+0x2c4>)
 800f14a:	4313      	orrs	r3, r2
 800f14c:	687a      	ldr	r2, [r7, #4]
 800f14e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f150:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f152:	2b00      	cmp	r3, #0
 800f154:	d005      	beq.n	800f162 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	699b      	ldr	r3, [r3, #24]
 800f15a:	f043 0208 	orr.w	r2, r3, #8
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f162:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f164:	2b01      	cmp	r3, #1
 800f166:	d107      	bne.n	800f178 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	699b      	ldr	r3, [r3, #24]
 800f16c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f170:	f043 0304 	orr.w	r3, r3, #4
 800f174:	687a      	ldr	r2, [r7, #4]
 800f176:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f178:	7dfb      	ldrb	r3, [r7, #23]
}
 800f17a:	4618      	mov	r0, r3
 800f17c:	3718      	adds	r7, #24
 800f17e:	46bd      	mov	sp, r7
 800f180:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f184:	b004      	add	sp, #16
 800f186:	4770      	bx	lr
 800f188:	803c3800 	.word	0x803c3800

0800f18c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f18c:	b480      	push	{r7}
 800f18e:	b085      	sub	sp, #20
 800f190:	af00      	add	r7, sp, #0
 800f192:	6078      	str	r0, [r7, #4]
 800f194:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f196:	2300      	movs	r3, #0
 800f198:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	019b      	lsls	r3, r3, #6
 800f19e:	f043 0220 	orr.w	r2, r3, #32
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	3301      	adds	r3, #1
 800f1aa:	60fb      	str	r3, [r7, #12]
 800f1ac:	4a08      	ldr	r2, [pc, #32]	; (800f1d0 <USB_FlushTxFifo+0x44>)
 800f1ae:	4293      	cmp	r3, r2
 800f1b0:	d901      	bls.n	800f1b6 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800f1b2:	2303      	movs	r3, #3
 800f1b4:	e006      	b.n	800f1c4 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	691b      	ldr	r3, [r3, #16]
 800f1ba:	f003 0320 	and.w	r3, r3, #32
 800f1be:	2b20      	cmp	r3, #32
 800f1c0:	d0f1      	beq.n	800f1a6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800f1c2:	2300      	movs	r3, #0
}
 800f1c4:	4618      	mov	r0, r3
 800f1c6:	3714      	adds	r7, #20
 800f1c8:	46bd      	mov	sp, r7
 800f1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ce:	4770      	bx	lr
 800f1d0:	00030d40 	.word	0x00030d40

0800f1d4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f1d4:	b480      	push	{r7}
 800f1d6:	b085      	sub	sp, #20
 800f1d8:	af00      	add	r7, sp, #0
 800f1da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f1dc:	2300      	movs	r3, #0
 800f1de:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	2210      	movs	r2, #16
 800f1e4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	3301      	adds	r3, #1
 800f1ea:	60fb      	str	r3, [r7, #12]
 800f1ec:	4a08      	ldr	r2, [pc, #32]	; (800f210 <USB_FlushRxFifo+0x3c>)
 800f1ee:	4293      	cmp	r3, r2
 800f1f0:	d901      	bls.n	800f1f6 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800f1f2:	2303      	movs	r3, #3
 800f1f4:	e006      	b.n	800f204 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	691b      	ldr	r3, [r3, #16]
 800f1fa:	f003 0310 	and.w	r3, r3, #16
 800f1fe:	2b10      	cmp	r3, #16
 800f200:	d0f1      	beq.n	800f1e6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800f202:	2300      	movs	r3, #0
}
 800f204:	4618      	mov	r0, r3
 800f206:	3714      	adds	r7, #20
 800f208:	46bd      	mov	sp, r7
 800f20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f20e:	4770      	bx	lr
 800f210:	00030d40 	.word	0x00030d40

0800f214 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f214:	b480      	push	{r7}
 800f216:	b085      	sub	sp, #20
 800f218:	af00      	add	r7, sp, #0
 800f21a:	6078      	str	r0, [r7, #4]
 800f21c:	460b      	mov	r3, r1
 800f21e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f22a:	681a      	ldr	r2, [r3, #0]
 800f22c:	78fb      	ldrb	r3, [r7, #3]
 800f22e:	68f9      	ldr	r1, [r7, #12]
 800f230:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f234:	4313      	orrs	r3, r2
 800f236:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f238:	2300      	movs	r3, #0
}
 800f23a:	4618      	mov	r0, r3
 800f23c:	3714      	adds	r7, #20
 800f23e:	46bd      	mov	sp, r7
 800f240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f244:	4770      	bx	lr

0800f246 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800f246:	b480      	push	{r7}
 800f248:	b087      	sub	sp, #28
 800f24a:	af00      	add	r7, sp, #0
 800f24c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800f252:	693b      	ldr	r3, [r7, #16]
 800f254:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f258:	689b      	ldr	r3, [r3, #8]
 800f25a:	f003 0306 	and.w	r3, r3, #6
 800f25e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	2b00      	cmp	r3, #0
 800f264:	d102      	bne.n	800f26c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800f266:	2300      	movs	r3, #0
 800f268:	75fb      	strb	r3, [r7, #23]
 800f26a:	e00a      	b.n	800f282 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	2b02      	cmp	r3, #2
 800f270:	d002      	beq.n	800f278 <USB_GetDevSpeed+0x32>
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	2b06      	cmp	r3, #6
 800f276:	d102      	bne.n	800f27e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800f278:	2302      	movs	r3, #2
 800f27a:	75fb      	strb	r3, [r7, #23]
 800f27c:	e001      	b.n	800f282 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800f27e:	230f      	movs	r3, #15
 800f280:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800f282:	7dfb      	ldrb	r3, [r7, #23]
}
 800f284:	4618      	mov	r0, r3
 800f286:	371c      	adds	r7, #28
 800f288:	46bd      	mov	sp, r7
 800f28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28e:	4770      	bx	lr

0800f290 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f290:	b480      	push	{r7}
 800f292:	b085      	sub	sp, #20
 800f294:	af00      	add	r7, sp, #0
 800f296:	6078      	str	r0, [r7, #4]
 800f298:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f29e:	683b      	ldr	r3, [r7, #0]
 800f2a0:	781b      	ldrb	r3, [r3, #0]
 800f2a2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f2a4:	683b      	ldr	r3, [r7, #0]
 800f2a6:	785b      	ldrb	r3, [r3, #1]
 800f2a8:	2b01      	cmp	r3, #1
 800f2aa:	d13a      	bne.n	800f322 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f2b2:	69da      	ldr	r2, [r3, #28]
 800f2b4:	683b      	ldr	r3, [r7, #0]
 800f2b6:	781b      	ldrb	r3, [r3, #0]
 800f2b8:	f003 030f 	and.w	r3, r3, #15
 800f2bc:	2101      	movs	r1, #1
 800f2be:	fa01 f303 	lsl.w	r3, r1, r3
 800f2c2:	b29b      	uxth	r3, r3
 800f2c4:	68f9      	ldr	r1, [r7, #12]
 800f2c6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f2ca:	4313      	orrs	r3, r2
 800f2cc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800f2ce:	68bb      	ldr	r3, [r7, #8]
 800f2d0:	015a      	lsls	r2, r3, #5
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	4413      	add	r3, r2
 800f2d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d155      	bne.n	800f390 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f2e4:	68bb      	ldr	r3, [r7, #8]
 800f2e6:	015a      	lsls	r2, r3, #5
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	4413      	add	r3, r2
 800f2ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f2f0:	681a      	ldr	r2, [r3, #0]
 800f2f2:	683b      	ldr	r3, [r7, #0]
 800f2f4:	689b      	ldr	r3, [r3, #8]
 800f2f6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f2fa:	683b      	ldr	r3, [r7, #0]
 800f2fc:	78db      	ldrb	r3, [r3, #3]
 800f2fe:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f300:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800f302:	68bb      	ldr	r3, [r7, #8]
 800f304:	059b      	lsls	r3, r3, #22
 800f306:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800f308:	4313      	orrs	r3, r2
 800f30a:	68ba      	ldr	r2, [r7, #8]
 800f30c:	0151      	lsls	r1, r2, #5
 800f30e:	68fa      	ldr	r2, [r7, #12]
 800f310:	440a      	add	r2, r1
 800f312:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f316:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f31a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f31e:	6013      	str	r3, [r2, #0]
 800f320:	e036      	b.n	800f390 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f328:	69da      	ldr	r2, [r3, #28]
 800f32a:	683b      	ldr	r3, [r7, #0]
 800f32c:	781b      	ldrb	r3, [r3, #0]
 800f32e:	f003 030f 	and.w	r3, r3, #15
 800f332:	2101      	movs	r1, #1
 800f334:	fa01 f303 	lsl.w	r3, r1, r3
 800f338:	041b      	lsls	r3, r3, #16
 800f33a:	68f9      	ldr	r1, [r7, #12]
 800f33c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f340:	4313      	orrs	r3, r2
 800f342:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800f344:	68bb      	ldr	r3, [r7, #8]
 800f346:	015a      	lsls	r2, r3, #5
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	4413      	add	r3, r2
 800f34c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f356:	2b00      	cmp	r3, #0
 800f358:	d11a      	bne.n	800f390 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f35a:	68bb      	ldr	r3, [r7, #8]
 800f35c:	015a      	lsls	r2, r3, #5
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	4413      	add	r3, r2
 800f362:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f366:	681a      	ldr	r2, [r3, #0]
 800f368:	683b      	ldr	r3, [r7, #0]
 800f36a:	689b      	ldr	r3, [r3, #8]
 800f36c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800f370:	683b      	ldr	r3, [r7, #0]
 800f372:	78db      	ldrb	r3, [r3, #3]
 800f374:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800f376:	430b      	orrs	r3, r1
 800f378:	4313      	orrs	r3, r2
 800f37a:	68ba      	ldr	r2, [r7, #8]
 800f37c:	0151      	lsls	r1, r2, #5
 800f37e:	68fa      	ldr	r2, [r7, #12]
 800f380:	440a      	add	r2, r1
 800f382:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f386:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f38a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f38e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800f390:	2300      	movs	r3, #0
}
 800f392:	4618      	mov	r0, r3
 800f394:	3714      	adds	r7, #20
 800f396:	46bd      	mov	sp, r7
 800f398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39c:	4770      	bx	lr
	...

0800f3a0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b085      	sub	sp, #20
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	6078      	str	r0, [r7, #4]
 800f3a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f3ae:	683b      	ldr	r3, [r7, #0]
 800f3b0:	781b      	ldrb	r3, [r3, #0]
 800f3b2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	785b      	ldrb	r3, [r3, #1]
 800f3b8:	2b01      	cmp	r3, #1
 800f3ba:	d161      	bne.n	800f480 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f3bc:	68bb      	ldr	r3, [r7, #8]
 800f3be:	015a      	lsls	r2, r3, #5
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	4413      	add	r3, r2
 800f3c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f3ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f3d2:	d11f      	bne.n	800f414 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800f3d4:	68bb      	ldr	r3, [r7, #8]
 800f3d6:	015a      	lsls	r2, r3, #5
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	4413      	add	r3, r2
 800f3dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	68ba      	ldr	r2, [r7, #8]
 800f3e4:	0151      	lsls	r1, r2, #5
 800f3e6:	68fa      	ldr	r2, [r7, #12]
 800f3e8:	440a      	add	r2, r1
 800f3ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f3ee:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f3f2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800f3f4:	68bb      	ldr	r3, [r7, #8]
 800f3f6:	015a      	lsls	r2, r3, #5
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	4413      	add	r3, r2
 800f3fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	68ba      	ldr	r2, [r7, #8]
 800f404:	0151      	lsls	r1, r2, #5
 800f406:	68fa      	ldr	r2, [r7, #12]
 800f408:	440a      	add	r2, r1
 800f40a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f40e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f412:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f41a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f41c:	683b      	ldr	r3, [r7, #0]
 800f41e:	781b      	ldrb	r3, [r3, #0]
 800f420:	f003 030f 	and.w	r3, r3, #15
 800f424:	2101      	movs	r1, #1
 800f426:	fa01 f303 	lsl.w	r3, r1, r3
 800f42a:	b29b      	uxth	r3, r3
 800f42c:	43db      	mvns	r3, r3
 800f42e:	68f9      	ldr	r1, [r7, #12]
 800f430:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f434:	4013      	ands	r3, r2
 800f436:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f43e:	69da      	ldr	r2, [r3, #28]
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	781b      	ldrb	r3, [r3, #0]
 800f444:	f003 030f 	and.w	r3, r3, #15
 800f448:	2101      	movs	r1, #1
 800f44a:	fa01 f303 	lsl.w	r3, r1, r3
 800f44e:	b29b      	uxth	r3, r3
 800f450:	43db      	mvns	r3, r3
 800f452:	68f9      	ldr	r1, [r7, #12]
 800f454:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f458:	4013      	ands	r3, r2
 800f45a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800f45c:	68bb      	ldr	r3, [r7, #8]
 800f45e:	015a      	lsls	r2, r3, #5
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	4413      	add	r3, r2
 800f464:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f468:	681a      	ldr	r2, [r3, #0]
 800f46a:	68bb      	ldr	r3, [r7, #8]
 800f46c:	0159      	lsls	r1, r3, #5
 800f46e:	68fb      	ldr	r3, [r7, #12]
 800f470:	440b      	add	r3, r1
 800f472:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f476:	4619      	mov	r1, r3
 800f478:	4b35      	ldr	r3, [pc, #212]	; (800f550 <USB_DeactivateEndpoint+0x1b0>)
 800f47a:	4013      	ands	r3, r2
 800f47c:	600b      	str	r3, [r1, #0]
 800f47e:	e060      	b.n	800f542 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f480:	68bb      	ldr	r3, [r7, #8]
 800f482:	015a      	lsls	r2, r3, #5
 800f484:	68fb      	ldr	r3, [r7, #12]
 800f486:	4413      	add	r3, r2
 800f488:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f492:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f496:	d11f      	bne.n	800f4d8 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800f498:	68bb      	ldr	r3, [r7, #8]
 800f49a:	015a      	lsls	r2, r3, #5
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	4413      	add	r3, r2
 800f4a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	68ba      	ldr	r2, [r7, #8]
 800f4a8:	0151      	lsls	r1, r2, #5
 800f4aa:	68fa      	ldr	r2, [r7, #12]
 800f4ac:	440a      	add	r2, r1
 800f4ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f4b2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f4b6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800f4b8:	68bb      	ldr	r3, [r7, #8]
 800f4ba:	015a      	lsls	r2, r3, #5
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	4413      	add	r3, r2
 800f4c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	68ba      	ldr	r2, [r7, #8]
 800f4c8:	0151      	lsls	r1, r2, #5
 800f4ca:	68fa      	ldr	r2, [r7, #12]
 800f4cc:	440a      	add	r2, r1
 800f4ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f4d2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f4d6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f4de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f4e0:	683b      	ldr	r3, [r7, #0]
 800f4e2:	781b      	ldrb	r3, [r3, #0]
 800f4e4:	f003 030f 	and.w	r3, r3, #15
 800f4e8:	2101      	movs	r1, #1
 800f4ea:	fa01 f303 	lsl.w	r3, r1, r3
 800f4ee:	041b      	lsls	r3, r3, #16
 800f4f0:	43db      	mvns	r3, r3
 800f4f2:	68f9      	ldr	r1, [r7, #12]
 800f4f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f4f8:	4013      	ands	r3, r2
 800f4fa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f502:	69da      	ldr	r2, [r3, #28]
 800f504:	683b      	ldr	r3, [r7, #0]
 800f506:	781b      	ldrb	r3, [r3, #0]
 800f508:	f003 030f 	and.w	r3, r3, #15
 800f50c:	2101      	movs	r1, #1
 800f50e:	fa01 f303 	lsl.w	r3, r1, r3
 800f512:	041b      	lsls	r3, r3, #16
 800f514:	43db      	mvns	r3, r3
 800f516:	68f9      	ldr	r1, [r7, #12]
 800f518:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f51c:	4013      	ands	r3, r2
 800f51e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800f520:	68bb      	ldr	r3, [r7, #8]
 800f522:	015a      	lsls	r2, r3, #5
 800f524:	68fb      	ldr	r3, [r7, #12]
 800f526:	4413      	add	r3, r2
 800f528:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f52c:	681a      	ldr	r2, [r3, #0]
 800f52e:	68bb      	ldr	r3, [r7, #8]
 800f530:	0159      	lsls	r1, r3, #5
 800f532:	68fb      	ldr	r3, [r7, #12]
 800f534:	440b      	add	r3, r1
 800f536:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f53a:	4619      	mov	r1, r3
 800f53c:	4b05      	ldr	r3, [pc, #20]	; (800f554 <USB_DeactivateEndpoint+0x1b4>)
 800f53e:	4013      	ands	r3, r2
 800f540:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800f542:	2300      	movs	r3, #0
}
 800f544:	4618      	mov	r0, r3
 800f546:	3714      	adds	r7, #20
 800f548:	46bd      	mov	sp, r7
 800f54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f54e:	4770      	bx	lr
 800f550:	ec337800 	.word	0xec337800
 800f554:	eff37800 	.word	0xeff37800

0800f558 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f558:	b580      	push	{r7, lr}
 800f55a:	b08a      	sub	sp, #40	; 0x28
 800f55c:	af02      	add	r7, sp, #8
 800f55e:	60f8      	str	r0, [r7, #12]
 800f560:	60b9      	str	r1, [r7, #8]
 800f562:	4613      	mov	r3, r2
 800f564:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800f56a:	68bb      	ldr	r3, [r7, #8]
 800f56c:	781b      	ldrb	r3, [r3, #0]
 800f56e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f570:	68bb      	ldr	r3, [r7, #8]
 800f572:	785b      	ldrb	r3, [r3, #1]
 800f574:	2b01      	cmp	r3, #1
 800f576:	f040 815c 	bne.w	800f832 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800f57a:	68bb      	ldr	r3, [r7, #8]
 800f57c:	695b      	ldr	r3, [r3, #20]
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d132      	bne.n	800f5e8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f582:	69bb      	ldr	r3, [r7, #24]
 800f584:	015a      	lsls	r2, r3, #5
 800f586:	69fb      	ldr	r3, [r7, #28]
 800f588:	4413      	add	r3, r2
 800f58a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f58e:	691b      	ldr	r3, [r3, #16]
 800f590:	69ba      	ldr	r2, [r7, #24]
 800f592:	0151      	lsls	r1, r2, #5
 800f594:	69fa      	ldr	r2, [r7, #28]
 800f596:	440a      	add	r2, r1
 800f598:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f59c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f5a0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f5a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800f5a6:	69bb      	ldr	r3, [r7, #24]
 800f5a8:	015a      	lsls	r2, r3, #5
 800f5aa:	69fb      	ldr	r3, [r7, #28]
 800f5ac:	4413      	add	r3, r2
 800f5ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f5b2:	691b      	ldr	r3, [r3, #16]
 800f5b4:	69ba      	ldr	r2, [r7, #24]
 800f5b6:	0151      	lsls	r1, r2, #5
 800f5b8:	69fa      	ldr	r2, [r7, #28]
 800f5ba:	440a      	add	r2, r1
 800f5bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f5c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f5c4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f5c6:	69bb      	ldr	r3, [r7, #24]
 800f5c8:	015a      	lsls	r2, r3, #5
 800f5ca:	69fb      	ldr	r3, [r7, #28]
 800f5cc:	4413      	add	r3, r2
 800f5ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f5d2:	691b      	ldr	r3, [r3, #16]
 800f5d4:	69ba      	ldr	r2, [r7, #24]
 800f5d6:	0151      	lsls	r1, r2, #5
 800f5d8:	69fa      	ldr	r2, [r7, #28]
 800f5da:	440a      	add	r2, r1
 800f5dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f5e0:	0cdb      	lsrs	r3, r3, #19
 800f5e2:	04db      	lsls	r3, r3, #19
 800f5e4:	6113      	str	r3, [r2, #16]
 800f5e6:	e074      	b.n	800f6d2 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800f5e8:	69bb      	ldr	r3, [r7, #24]
 800f5ea:	015a      	lsls	r2, r3, #5
 800f5ec:	69fb      	ldr	r3, [r7, #28]
 800f5ee:	4413      	add	r3, r2
 800f5f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f5f4:	691b      	ldr	r3, [r3, #16]
 800f5f6:	69ba      	ldr	r2, [r7, #24]
 800f5f8:	0151      	lsls	r1, r2, #5
 800f5fa:	69fa      	ldr	r2, [r7, #28]
 800f5fc:	440a      	add	r2, r1
 800f5fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f602:	0cdb      	lsrs	r3, r3, #19
 800f604:	04db      	lsls	r3, r3, #19
 800f606:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800f608:	69bb      	ldr	r3, [r7, #24]
 800f60a:	015a      	lsls	r2, r3, #5
 800f60c:	69fb      	ldr	r3, [r7, #28]
 800f60e:	4413      	add	r3, r2
 800f610:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f614:	691b      	ldr	r3, [r3, #16]
 800f616:	69ba      	ldr	r2, [r7, #24]
 800f618:	0151      	lsls	r1, r2, #5
 800f61a:	69fa      	ldr	r2, [r7, #28]
 800f61c:	440a      	add	r2, r1
 800f61e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f622:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f626:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f62a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800f62c:	69bb      	ldr	r3, [r7, #24]
 800f62e:	015a      	lsls	r2, r3, #5
 800f630:	69fb      	ldr	r3, [r7, #28]
 800f632:	4413      	add	r3, r2
 800f634:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f638:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800f63a:	68bb      	ldr	r3, [r7, #8]
 800f63c:	6959      	ldr	r1, [r3, #20]
 800f63e:	68bb      	ldr	r3, [r7, #8]
 800f640:	689b      	ldr	r3, [r3, #8]
 800f642:	440b      	add	r3, r1
 800f644:	1e59      	subs	r1, r3, #1
 800f646:	68bb      	ldr	r3, [r7, #8]
 800f648:	689b      	ldr	r3, [r3, #8]
 800f64a:	fbb1 f3f3 	udiv	r3, r1, r3
 800f64e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800f650:	4b9d      	ldr	r3, [pc, #628]	; (800f8c8 <USB_EPStartXfer+0x370>)
 800f652:	400b      	ands	r3, r1
 800f654:	69b9      	ldr	r1, [r7, #24]
 800f656:	0148      	lsls	r0, r1, #5
 800f658:	69f9      	ldr	r1, [r7, #28]
 800f65a:	4401      	add	r1, r0
 800f65c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f660:	4313      	orrs	r3, r2
 800f662:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800f664:	69bb      	ldr	r3, [r7, #24]
 800f666:	015a      	lsls	r2, r3, #5
 800f668:	69fb      	ldr	r3, [r7, #28]
 800f66a:	4413      	add	r3, r2
 800f66c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f670:	691a      	ldr	r2, [r3, #16]
 800f672:	68bb      	ldr	r3, [r7, #8]
 800f674:	695b      	ldr	r3, [r3, #20]
 800f676:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f67a:	69b9      	ldr	r1, [r7, #24]
 800f67c:	0148      	lsls	r0, r1, #5
 800f67e:	69f9      	ldr	r1, [r7, #28]
 800f680:	4401      	add	r1, r0
 800f682:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800f686:	4313      	orrs	r3, r2
 800f688:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800f68a:	68bb      	ldr	r3, [r7, #8]
 800f68c:	78db      	ldrb	r3, [r3, #3]
 800f68e:	2b01      	cmp	r3, #1
 800f690:	d11f      	bne.n	800f6d2 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800f692:	69bb      	ldr	r3, [r7, #24]
 800f694:	015a      	lsls	r2, r3, #5
 800f696:	69fb      	ldr	r3, [r7, #28]
 800f698:	4413      	add	r3, r2
 800f69a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f69e:	691b      	ldr	r3, [r3, #16]
 800f6a0:	69ba      	ldr	r2, [r7, #24]
 800f6a2:	0151      	lsls	r1, r2, #5
 800f6a4:	69fa      	ldr	r2, [r7, #28]
 800f6a6:	440a      	add	r2, r1
 800f6a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f6ac:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800f6b0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800f6b2:	69bb      	ldr	r3, [r7, #24]
 800f6b4:	015a      	lsls	r2, r3, #5
 800f6b6:	69fb      	ldr	r3, [r7, #28]
 800f6b8:	4413      	add	r3, r2
 800f6ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f6be:	691b      	ldr	r3, [r3, #16]
 800f6c0:	69ba      	ldr	r2, [r7, #24]
 800f6c2:	0151      	lsls	r1, r2, #5
 800f6c4:	69fa      	ldr	r2, [r7, #28]
 800f6c6:	440a      	add	r2, r1
 800f6c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f6cc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f6d0:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800f6d2:	79fb      	ldrb	r3, [r7, #7]
 800f6d4:	2b01      	cmp	r3, #1
 800f6d6:	d14b      	bne.n	800f770 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800f6d8:	68bb      	ldr	r3, [r7, #8]
 800f6da:	691b      	ldr	r3, [r3, #16]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d009      	beq.n	800f6f4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800f6e0:	69bb      	ldr	r3, [r7, #24]
 800f6e2:	015a      	lsls	r2, r3, #5
 800f6e4:	69fb      	ldr	r3, [r7, #28]
 800f6e6:	4413      	add	r3, r2
 800f6e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f6ec:	461a      	mov	r2, r3
 800f6ee:	68bb      	ldr	r3, [r7, #8]
 800f6f0:	691b      	ldr	r3, [r3, #16]
 800f6f2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800f6f4:	68bb      	ldr	r3, [r7, #8]
 800f6f6:	78db      	ldrb	r3, [r3, #3]
 800f6f8:	2b01      	cmp	r3, #1
 800f6fa:	d128      	bne.n	800f74e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f6fc:	69fb      	ldr	r3, [r7, #28]
 800f6fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f702:	689b      	ldr	r3, [r3, #8]
 800f704:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d110      	bne.n	800f72e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f70c:	69bb      	ldr	r3, [r7, #24]
 800f70e:	015a      	lsls	r2, r3, #5
 800f710:	69fb      	ldr	r3, [r7, #28]
 800f712:	4413      	add	r3, r2
 800f714:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	69ba      	ldr	r2, [r7, #24]
 800f71c:	0151      	lsls	r1, r2, #5
 800f71e:	69fa      	ldr	r2, [r7, #28]
 800f720:	440a      	add	r2, r1
 800f722:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f726:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f72a:	6013      	str	r3, [r2, #0]
 800f72c:	e00f      	b.n	800f74e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f72e:	69bb      	ldr	r3, [r7, #24]
 800f730:	015a      	lsls	r2, r3, #5
 800f732:	69fb      	ldr	r3, [r7, #28]
 800f734:	4413      	add	r3, r2
 800f736:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	69ba      	ldr	r2, [r7, #24]
 800f73e:	0151      	lsls	r1, r2, #5
 800f740:	69fa      	ldr	r2, [r7, #28]
 800f742:	440a      	add	r2, r1
 800f744:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f74c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f74e:	69bb      	ldr	r3, [r7, #24]
 800f750:	015a      	lsls	r2, r3, #5
 800f752:	69fb      	ldr	r3, [r7, #28]
 800f754:	4413      	add	r3, r2
 800f756:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	69ba      	ldr	r2, [r7, #24]
 800f75e:	0151      	lsls	r1, r2, #5
 800f760:	69fa      	ldr	r2, [r7, #28]
 800f762:	440a      	add	r2, r1
 800f764:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f768:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f76c:	6013      	str	r3, [r2, #0]
 800f76e:	e12f      	b.n	800f9d0 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800f770:	69bb      	ldr	r3, [r7, #24]
 800f772:	015a      	lsls	r2, r3, #5
 800f774:	69fb      	ldr	r3, [r7, #28]
 800f776:	4413      	add	r3, r2
 800f778:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	69ba      	ldr	r2, [r7, #24]
 800f780:	0151      	lsls	r1, r2, #5
 800f782:	69fa      	ldr	r2, [r7, #28]
 800f784:	440a      	add	r2, r1
 800f786:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f78a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f78e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f790:	68bb      	ldr	r3, [r7, #8]
 800f792:	78db      	ldrb	r3, [r3, #3]
 800f794:	2b01      	cmp	r3, #1
 800f796:	d015      	beq.n	800f7c4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800f798:	68bb      	ldr	r3, [r7, #8]
 800f79a:	695b      	ldr	r3, [r3, #20]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	f000 8117 	beq.w	800f9d0 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800f7a2:	69fb      	ldr	r3, [r7, #28]
 800f7a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f7a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f7aa:	68bb      	ldr	r3, [r7, #8]
 800f7ac:	781b      	ldrb	r3, [r3, #0]
 800f7ae:	f003 030f 	and.w	r3, r3, #15
 800f7b2:	2101      	movs	r1, #1
 800f7b4:	fa01 f303 	lsl.w	r3, r1, r3
 800f7b8:	69f9      	ldr	r1, [r7, #28]
 800f7ba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f7be:	4313      	orrs	r3, r2
 800f7c0:	634b      	str	r3, [r1, #52]	; 0x34
 800f7c2:	e105      	b.n	800f9d0 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f7c4:	69fb      	ldr	r3, [r7, #28]
 800f7c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f7ca:	689b      	ldr	r3, [r3, #8]
 800f7cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d110      	bne.n	800f7f6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800f7d4:	69bb      	ldr	r3, [r7, #24]
 800f7d6:	015a      	lsls	r2, r3, #5
 800f7d8:	69fb      	ldr	r3, [r7, #28]
 800f7da:	4413      	add	r3, r2
 800f7dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	69ba      	ldr	r2, [r7, #24]
 800f7e4:	0151      	lsls	r1, r2, #5
 800f7e6:	69fa      	ldr	r2, [r7, #28]
 800f7e8:	440a      	add	r2, r1
 800f7ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f7ee:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f7f2:	6013      	str	r3, [r2, #0]
 800f7f4:	e00f      	b.n	800f816 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800f7f6:	69bb      	ldr	r3, [r7, #24]
 800f7f8:	015a      	lsls	r2, r3, #5
 800f7fa:	69fb      	ldr	r3, [r7, #28]
 800f7fc:	4413      	add	r3, r2
 800f7fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	69ba      	ldr	r2, [r7, #24]
 800f806:	0151      	lsls	r1, r2, #5
 800f808:	69fa      	ldr	r2, [r7, #28]
 800f80a:	440a      	add	r2, r1
 800f80c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f810:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f814:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800f816:	68bb      	ldr	r3, [r7, #8]
 800f818:	68d9      	ldr	r1, [r3, #12]
 800f81a:	68bb      	ldr	r3, [r7, #8]
 800f81c:	781a      	ldrb	r2, [r3, #0]
 800f81e:	68bb      	ldr	r3, [r7, #8]
 800f820:	695b      	ldr	r3, [r3, #20]
 800f822:	b298      	uxth	r0, r3
 800f824:	79fb      	ldrb	r3, [r7, #7]
 800f826:	9300      	str	r3, [sp, #0]
 800f828:	4603      	mov	r3, r0
 800f82a:	68f8      	ldr	r0, [r7, #12]
 800f82c:	f000 fa2b 	bl	800fc86 <USB_WritePacket>
 800f830:	e0ce      	b.n	800f9d0 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800f832:	69bb      	ldr	r3, [r7, #24]
 800f834:	015a      	lsls	r2, r3, #5
 800f836:	69fb      	ldr	r3, [r7, #28]
 800f838:	4413      	add	r3, r2
 800f83a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f83e:	691b      	ldr	r3, [r3, #16]
 800f840:	69ba      	ldr	r2, [r7, #24]
 800f842:	0151      	lsls	r1, r2, #5
 800f844:	69fa      	ldr	r2, [r7, #28]
 800f846:	440a      	add	r2, r1
 800f848:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f84c:	0cdb      	lsrs	r3, r3, #19
 800f84e:	04db      	lsls	r3, r3, #19
 800f850:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800f852:	69bb      	ldr	r3, [r7, #24]
 800f854:	015a      	lsls	r2, r3, #5
 800f856:	69fb      	ldr	r3, [r7, #28]
 800f858:	4413      	add	r3, r2
 800f85a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f85e:	691b      	ldr	r3, [r3, #16]
 800f860:	69ba      	ldr	r2, [r7, #24]
 800f862:	0151      	lsls	r1, r2, #5
 800f864:	69fa      	ldr	r2, [r7, #28]
 800f866:	440a      	add	r2, r1
 800f868:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f86c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800f870:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800f874:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800f876:	68bb      	ldr	r3, [r7, #8]
 800f878:	695b      	ldr	r3, [r3, #20]
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d126      	bne.n	800f8cc <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800f87e:	69bb      	ldr	r3, [r7, #24]
 800f880:	015a      	lsls	r2, r3, #5
 800f882:	69fb      	ldr	r3, [r7, #28]
 800f884:	4413      	add	r3, r2
 800f886:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f88a:	691a      	ldr	r2, [r3, #16]
 800f88c:	68bb      	ldr	r3, [r7, #8]
 800f88e:	689b      	ldr	r3, [r3, #8]
 800f890:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f894:	69b9      	ldr	r1, [r7, #24]
 800f896:	0148      	lsls	r0, r1, #5
 800f898:	69f9      	ldr	r1, [r7, #28]
 800f89a:	4401      	add	r1, r0
 800f89c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f8a0:	4313      	orrs	r3, r2
 800f8a2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f8a4:	69bb      	ldr	r3, [r7, #24]
 800f8a6:	015a      	lsls	r2, r3, #5
 800f8a8:	69fb      	ldr	r3, [r7, #28]
 800f8aa:	4413      	add	r3, r2
 800f8ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8b0:	691b      	ldr	r3, [r3, #16]
 800f8b2:	69ba      	ldr	r2, [r7, #24]
 800f8b4:	0151      	lsls	r1, r2, #5
 800f8b6:	69fa      	ldr	r2, [r7, #28]
 800f8b8:	440a      	add	r2, r1
 800f8ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f8be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f8c2:	6113      	str	r3, [r2, #16]
 800f8c4:	e036      	b.n	800f934 <USB_EPStartXfer+0x3dc>
 800f8c6:	bf00      	nop
 800f8c8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800f8cc:	68bb      	ldr	r3, [r7, #8]
 800f8ce:	695a      	ldr	r2, [r3, #20]
 800f8d0:	68bb      	ldr	r3, [r7, #8]
 800f8d2:	689b      	ldr	r3, [r3, #8]
 800f8d4:	4413      	add	r3, r2
 800f8d6:	1e5a      	subs	r2, r3, #1
 800f8d8:	68bb      	ldr	r3, [r7, #8]
 800f8da:	689b      	ldr	r3, [r3, #8]
 800f8dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800f8e0:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f8e2:	69bb      	ldr	r3, [r7, #24]
 800f8e4:	015a      	lsls	r2, r3, #5
 800f8e6:	69fb      	ldr	r3, [r7, #28]
 800f8e8:	4413      	add	r3, r2
 800f8ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8ee:	691a      	ldr	r2, [r3, #16]
 800f8f0:	8afb      	ldrh	r3, [r7, #22]
 800f8f2:	04d9      	lsls	r1, r3, #19
 800f8f4:	4b39      	ldr	r3, [pc, #228]	; (800f9dc <USB_EPStartXfer+0x484>)
 800f8f6:	400b      	ands	r3, r1
 800f8f8:	69b9      	ldr	r1, [r7, #24]
 800f8fa:	0148      	lsls	r0, r1, #5
 800f8fc:	69f9      	ldr	r1, [r7, #28]
 800f8fe:	4401      	add	r1, r0
 800f900:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f904:	4313      	orrs	r3, r2
 800f906:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800f908:	69bb      	ldr	r3, [r7, #24]
 800f90a:	015a      	lsls	r2, r3, #5
 800f90c:	69fb      	ldr	r3, [r7, #28]
 800f90e:	4413      	add	r3, r2
 800f910:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f914:	691a      	ldr	r2, [r3, #16]
 800f916:	68bb      	ldr	r3, [r7, #8]
 800f918:	689b      	ldr	r3, [r3, #8]
 800f91a:	8af9      	ldrh	r1, [r7, #22]
 800f91c:	fb01 f303 	mul.w	r3, r1, r3
 800f920:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f924:	69b9      	ldr	r1, [r7, #24]
 800f926:	0148      	lsls	r0, r1, #5
 800f928:	69f9      	ldr	r1, [r7, #28]
 800f92a:	4401      	add	r1, r0
 800f92c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800f930:	4313      	orrs	r3, r2
 800f932:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800f934:	79fb      	ldrb	r3, [r7, #7]
 800f936:	2b01      	cmp	r3, #1
 800f938:	d10d      	bne.n	800f956 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f93a:	68bb      	ldr	r3, [r7, #8]
 800f93c:	68db      	ldr	r3, [r3, #12]
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d009      	beq.n	800f956 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f942:	68bb      	ldr	r3, [r7, #8]
 800f944:	68d9      	ldr	r1, [r3, #12]
 800f946:	69bb      	ldr	r3, [r7, #24]
 800f948:	015a      	lsls	r2, r3, #5
 800f94a:	69fb      	ldr	r3, [r7, #28]
 800f94c:	4413      	add	r3, r2
 800f94e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f952:	460a      	mov	r2, r1
 800f954:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800f956:	68bb      	ldr	r3, [r7, #8]
 800f958:	78db      	ldrb	r3, [r3, #3]
 800f95a:	2b01      	cmp	r3, #1
 800f95c:	d128      	bne.n	800f9b0 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f95e:	69fb      	ldr	r3, [r7, #28]
 800f960:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f964:	689b      	ldr	r3, [r3, #8]
 800f966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d110      	bne.n	800f990 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f96e:	69bb      	ldr	r3, [r7, #24]
 800f970:	015a      	lsls	r2, r3, #5
 800f972:	69fb      	ldr	r3, [r7, #28]
 800f974:	4413      	add	r3, r2
 800f976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	69ba      	ldr	r2, [r7, #24]
 800f97e:	0151      	lsls	r1, r2, #5
 800f980:	69fa      	ldr	r2, [r7, #28]
 800f982:	440a      	add	r2, r1
 800f984:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f988:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f98c:	6013      	str	r3, [r2, #0]
 800f98e:	e00f      	b.n	800f9b0 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f990:	69bb      	ldr	r3, [r7, #24]
 800f992:	015a      	lsls	r2, r3, #5
 800f994:	69fb      	ldr	r3, [r7, #28]
 800f996:	4413      	add	r3, r2
 800f998:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	69ba      	ldr	r2, [r7, #24]
 800f9a0:	0151      	lsls	r1, r2, #5
 800f9a2:	69fa      	ldr	r2, [r7, #28]
 800f9a4:	440a      	add	r2, r1
 800f9a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f9aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f9ae:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f9b0:	69bb      	ldr	r3, [r7, #24]
 800f9b2:	015a      	lsls	r2, r3, #5
 800f9b4:	69fb      	ldr	r3, [r7, #28]
 800f9b6:	4413      	add	r3, r2
 800f9b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	69ba      	ldr	r2, [r7, #24]
 800f9c0:	0151      	lsls	r1, r2, #5
 800f9c2:	69fa      	ldr	r2, [r7, #28]
 800f9c4:	440a      	add	r2, r1
 800f9c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f9ca:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800f9ce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f9d0:	2300      	movs	r3, #0
}
 800f9d2:	4618      	mov	r0, r3
 800f9d4:	3720      	adds	r7, #32
 800f9d6:	46bd      	mov	sp, r7
 800f9d8:	bd80      	pop	{r7, pc}
 800f9da:	bf00      	nop
 800f9dc:	1ff80000 	.word	0x1ff80000

0800f9e0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800f9e0:	b480      	push	{r7}
 800f9e2:	b087      	sub	sp, #28
 800f9e4:	af00      	add	r7, sp, #0
 800f9e6:	60f8      	str	r0, [r7, #12]
 800f9e8:	60b9      	str	r1, [r7, #8]
 800f9ea:	4613      	mov	r3, r2
 800f9ec:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800f9f2:	68bb      	ldr	r3, [r7, #8]
 800f9f4:	781b      	ldrb	r3, [r3, #0]
 800f9f6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f9f8:	68bb      	ldr	r3, [r7, #8]
 800f9fa:	785b      	ldrb	r3, [r3, #1]
 800f9fc:	2b01      	cmp	r3, #1
 800f9fe:	f040 80cd 	bne.w	800fb9c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800fa02:	68bb      	ldr	r3, [r7, #8]
 800fa04:	695b      	ldr	r3, [r3, #20]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d132      	bne.n	800fa70 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fa0a:	693b      	ldr	r3, [r7, #16]
 800fa0c:	015a      	lsls	r2, r3, #5
 800fa0e:	697b      	ldr	r3, [r7, #20]
 800fa10:	4413      	add	r3, r2
 800fa12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa16:	691b      	ldr	r3, [r3, #16]
 800fa18:	693a      	ldr	r2, [r7, #16]
 800fa1a:	0151      	lsls	r1, r2, #5
 800fa1c:	697a      	ldr	r2, [r7, #20]
 800fa1e:	440a      	add	r2, r1
 800fa20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa24:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fa28:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fa2c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800fa2e:	693b      	ldr	r3, [r7, #16]
 800fa30:	015a      	lsls	r2, r3, #5
 800fa32:	697b      	ldr	r3, [r7, #20]
 800fa34:	4413      	add	r3, r2
 800fa36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa3a:	691b      	ldr	r3, [r3, #16]
 800fa3c:	693a      	ldr	r2, [r7, #16]
 800fa3e:	0151      	lsls	r1, r2, #5
 800fa40:	697a      	ldr	r2, [r7, #20]
 800fa42:	440a      	add	r2, r1
 800fa44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa48:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fa4c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800fa4e:	693b      	ldr	r3, [r7, #16]
 800fa50:	015a      	lsls	r2, r3, #5
 800fa52:	697b      	ldr	r3, [r7, #20]
 800fa54:	4413      	add	r3, r2
 800fa56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa5a:	691b      	ldr	r3, [r3, #16]
 800fa5c:	693a      	ldr	r2, [r7, #16]
 800fa5e:	0151      	lsls	r1, r2, #5
 800fa60:	697a      	ldr	r2, [r7, #20]
 800fa62:	440a      	add	r2, r1
 800fa64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa68:	0cdb      	lsrs	r3, r3, #19
 800fa6a:	04db      	lsls	r3, r3, #19
 800fa6c:	6113      	str	r3, [r2, #16]
 800fa6e:	e04e      	b.n	800fb0e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800fa70:	693b      	ldr	r3, [r7, #16]
 800fa72:	015a      	lsls	r2, r3, #5
 800fa74:	697b      	ldr	r3, [r7, #20]
 800fa76:	4413      	add	r3, r2
 800fa78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa7c:	691b      	ldr	r3, [r3, #16]
 800fa7e:	693a      	ldr	r2, [r7, #16]
 800fa80:	0151      	lsls	r1, r2, #5
 800fa82:	697a      	ldr	r2, [r7, #20]
 800fa84:	440a      	add	r2, r1
 800fa86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fa8a:	0cdb      	lsrs	r3, r3, #19
 800fa8c:	04db      	lsls	r3, r3, #19
 800fa8e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fa90:	693b      	ldr	r3, [r7, #16]
 800fa92:	015a      	lsls	r2, r3, #5
 800fa94:	697b      	ldr	r3, [r7, #20]
 800fa96:	4413      	add	r3, r2
 800fa98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa9c:	691b      	ldr	r3, [r3, #16]
 800fa9e:	693a      	ldr	r2, [r7, #16]
 800faa0:	0151      	lsls	r1, r2, #5
 800faa2:	697a      	ldr	r2, [r7, #20]
 800faa4:	440a      	add	r2, r1
 800faa6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800faaa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800faae:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fab2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800fab4:	68bb      	ldr	r3, [r7, #8]
 800fab6:	695a      	ldr	r2, [r3, #20]
 800fab8:	68bb      	ldr	r3, [r7, #8]
 800faba:	689b      	ldr	r3, [r3, #8]
 800fabc:	429a      	cmp	r2, r3
 800fabe:	d903      	bls.n	800fac8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800fac0:	68bb      	ldr	r3, [r7, #8]
 800fac2:	689a      	ldr	r2, [r3, #8]
 800fac4:	68bb      	ldr	r3, [r7, #8]
 800fac6:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800fac8:	693b      	ldr	r3, [r7, #16]
 800faca:	015a      	lsls	r2, r3, #5
 800facc:	697b      	ldr	r3, [r7, #20]
 800face:	4413      	add	r3, r2
 800fad0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fad4:	691b      	ldr	r3, [r3, #16]
 800fad6:	693a      	ldr	r2, [r7, #16]
 800fad8:	0151      	lsls	r1, r2, #5
 800fada:	697a      	ldr	r2, [r7, #20]
 800fadc:	440a      	add	r2, r1
 800fade:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fae2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fae6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800fae8:	693b      	ldr	r3, [r7, #16]
 800faea:	015a      	lsls	r2, r3, #5
 800faec:	697b      	ldr	r3, [r7, #20]
 800faee:	4413      	add	r3, r2
 800faf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800faf4:	691a      	ldr	r2, [r3, #16]
 800faf6:	68bb      	ldr	r3, [r7, #8]
 800faf8:	695b      	ldr	r3, [r3, #20]
 800fafa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fafe:	6939      	ldr	r1, [r7, #16]
 800fb00:	0148      	lsls	r0, r1, #5
 800fb02:	6979      	ldr	r1, [r7, #20]
 800fb04:	4401      	add	r1, r0
 800fb06:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fb0a:	4313      	orrs	r3, r2
 800fb0c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800fb0e:	79fb      	ldrb	r3, [r7, #7]
 800fb10:	2b01      	cmp	r3, #1
 800fb12:	d11e      	bne.n	800fb52 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800fb14:	68bb      	ldr	r3, [r7, #8]
 800fb16:	691b      	ldr	r3, [r3, #16]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d009      	beq.n	800fb30 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800fb1c:	693b      	ldr	r3, [r7, #16]
 800fb1e:	015a      	lsls	r2, r3, #5
 800fb20:	697b      	ldr	r3, [r7, #20]
 800fb22:	4413      	add	r3, r2
 800fb24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb28:	461a      	mov	r2, r3
 800fb2a:	68bb      	ldr	r3, [r7, #8]
 800fb2c:	691b      	ldr	r3, [r3, #16]
 800fb2e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fb30:	693b      	ldr	r3, [r7, #16]
 800fb32:	015a      	lsls	r2, r3, #5
 800fb34:	697b      	ldr	r3, [r7, #20]
 800fb36:	4413      	add	r3, r2
 800fb38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb3c:	681b      	ldr	r3, [r3, #0]
 800fb3e:	693a      	ldr	r2, [r7, #16]
 800fb40:	0151      	lsls	r1, r2, #5
 800fb42:	697a      	ldr	r2, [r7, #20]
 800fb44:	440a      	add	r2, r1
 800fb46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fb4a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800fb4e:	6013      	str	r3, [r2, #0]
 800fb50:	e092      	b.n	800fc78 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800fb52:	693b      	ldr	r3, [r7, #16]
 800fb54:	015a      	lsls	r2, r3, #5
 800fb56:	697b      	ldr	r3, [r7, #20]
 800fb58:	4413      	add	r3, r2
 800fb5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	693a      	ldr	r2, [r7, #16]
 800fb62:	0151      	lsls	r1, r2, #5
 800fb64:	697a      	ldr	r2, [r7, #20]
 800fb66:	440a      	add	r2, r1
 800fb68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fb6c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800fb70:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800fb72:	68bb      	ldr	r3, [r7, #8]
 800fb74:	695b      	ldr	r3, [r3, #20]
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	d07e      	beq.n	800fc78 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800fb7a:	697b      	ldr	r3, [r7, #20]
 800fb7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fb80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fb82:	68bb      	ldr	r3, [r7, #8]
 800fb84:	781b      	ldrb	r3, [r3, #0]
 800fb86:	f003 030f 	and.w	r3, r3, #15
 800fb8a:	2101      	movs	r1, #1
 800fb8c:	fa01 f303 	lsl.w	r3, r1, r3
 800fb90:	6979      	ldr	r1, [r7, #20]
 800fb92:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fb96:	4313      	orrs	r3, r2
 800fb98:	634b      	str	r3, [r1, #52]	; 0x34
 800fb9a:	e06d      	b.n	800fc78 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800fb9c:	693b      	ldr	r3, [r7, #16]
 800fb9e:	015a      	lsls	r2, r3, #5
 800fba0:	697b      	ldr	r3, [r7, #20]
 800fba2:	4413      	add	r3, r2
 800fba4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fba8:	691b      	ldr	r3, [r3, #16]
 800fbaa:	693a      	ldr	r2, [r7, #16]
 800fbac:	0151      	lsls	r1, r2, #5
 800fbae:	697a      	ldr	r2, [r7, #20]
 800fbb0:	440a      	add	r2, r1
 800fbb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fbb6:	0cdb      	lsrs	r3, r3, #19
 800fbb8:	04db      	lsls	r3, r3, #19
 800fbba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800fbbc:	693b      	ldr	r3, [r7, #16]
 800fbbe:	015a      	lsls	r2, r3, #5
 800fbc0:	697b      	ldr	r3, [r7, #20]
 800fbc2:	4413      	add	r3, r2
 800fbc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fbc8:	691b      	ldr	r3, [r3, #16]
 800fbca:	693a      	ldr	r2, [r7, #16]
 800fbcc:	0151      	lsls	r1, r2, #5
 800fbce:	697a      	ldr	r2, [r7, #20]
 800fbd0:	440a      	add	r2, r1
 800fbd2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fbd6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fbda:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fbde:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800fbe0:	68bb      	ldr	r3, [r7, #8]
 800fbe2:	695b      	ldr	r3, [r3, #20]
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d003      	beq.n	800fbf0 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800fbe8:	68bb      	ldr	r3, [r7, #8]
 800fbea:	689a      	ldr	r2, [r3, #8]
 800fbec:	68bb      	ldr	r3, [r7, #8]
 800fbee:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800fbf0:	693b      	ldr	r3, [r7, #16]
 800fbf2:	015a      	lsls	r2, r3, #5
 800fbf4:	697b      	ldr	r3, [r7, #20]
 800fbf6:	4413      	add	r3, r2
 800fbf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fbfc:	691b      	ldr	r3, [r3, #16]
 800fbfe:	693a      	ldr	r2, [r7, #16]
 800fc00:	0151      	lsls	r1, r2, #5
 800fc02:	697a      	ldr	r2, [r7, #20]
 800fc04:	440a      	add	r2, r1
 800fc06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc0a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fc0e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800fc10:	693b      	ldr	r3, [r7, #16]
 800fc12:	015a      	lsls	r2, r3, #5
 800fc14:	697b      	ldr	r3, [r7, #20]
 800fc16:	4413      	add	r3, r2
 800fc18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc1c:	691a      	ldr	r2, [r3, #16]
 800fc1e:	68bb      	ldr	r3, [r7, #8]
 800fc20:	689b      	ldr	r3, [r3, #8]
 800fc22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fc26:	6939      	ldr	r1, [r7, #16]
 800fc28:	0148      	lsls	r0, r1, #5
 800fc2a:	6979      	ldr	r1, [r7, #20]
 800fc2c:	4401      	add	r1, r0
 800fc2e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800fc32:	4313      	orrs	r3, r2
 800fc34:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800fc36:	79fb      	ldrb	r3, [r7, #7]
 800fc38:	2b01      	cmp	r3, #1
 800fc3a:	d10d      	bne.n	800fc58 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800fc3c:	68bb      	ldr	r3, [r7, #8]
 800fc3e:	68db      	ldr	r3, [r3, #12]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d009      	beq.n	800fc58 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800fc44:	68bb      	ldr	r3, [r7, #8]
 800fc46:	68d9      	ldr	r1, [r3, #12]
 800fc48:	693b      	ldr	r3, [r7, #16]
 800fc4a:	015a      	lsls	r2, r3, #5
 800fc4c:	697b      	ldr	r3, [r7, #20]
 800fc4e:	4413      	add	r3, r2
 800fc50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc54:	460a      	mov	r2, r1
 800fc56:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800fc58:	693b      	ldr	r3, [r7, #16]
 800fc5a:	015a      	lsls	r2, r3, #5
 800fc5c:	697b      	ldr	r3, [r7, #20]
 800fc5e:	4413      	add	r3, r2
 800fc60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	693a      	ldr	r2, [r7, #16]
 800fc68:	0151      	lsls	r1, r2, #5
 800fc6a:	697a      	ldr	r2, [r7, #20]
 800fc6c:	440a      	add	r2, r1
 800fc6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc72:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800fc76:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fc78:	2300      	movs	r3, #0
}
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	371c      	adds	r7, #28
 800fc7e:	46bd      	mov	sp, r7
 800fc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc84:	4770      	bx	lr

0800fc86 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800fc86:	b480      	push	{r7}
 800fc88:	b089      	sub	sp, #36	; 0x24
 800fc8a:	af00      	add	r7, sp, #0
 800fc8c:	60f8      	str	r0, [r7, #12]
 800fc8e:	60b9      	str	r1, [r7, #8]
 800fc90:	4611      	mov	r1, r2
 800fc92:	461a      	mov	r2, r3
 800fc94:	460b      	mov	r3, r1
 800fc96:	71fb      	strb	r3, [r7, #7]
 800fc98:	4613      	mov	r3, r2
 800fc9a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800fca0:	68bb      	ldr	r3, [r7, #8]
 800fca2:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800fca4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d123      	bne.n	800fcf4 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800fcac:	88bb      	ldrh	r3, [r7, #4]
 800fcae:	3303      	adds	r3, #3
 800fcb0:	089b      	lsrs	r3, r3, #2
 800fcb2:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800fcb4:	2300      	movs	r3, #0
 800fcb6:	61bb      	str	r3, [r7, #24]
 800fcb8:	e018      	b.n	800fcec <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800fcba:	79fb      	ldrb	r3, [r7, #7]
 800fcbc:	031a      	lsls	r2, r3, #12
 800fcbe:	697b      	ldr	r3, [r7, #20]
 800fcc0:	4413      	add	r3, r2
 800fcc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fcc6:	461a      	mov	r2, r3
 800fcc8:	69fb      	ldr	r3, [r7, #28]
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	6013      	str	r3, [r2, #0]
      pSrc++;
 800fcce:	69fb      	ldr	r3, [r7, #28]
 800fcd0:	3301      	adds	r3, #1
 800fcd2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800fcd4:	69fb      	ldr	r3, [r7, #28]
 800fcd6:	3301      	adds	r3, #1
 800fcd8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800fcda:	69fb      	ldr	r3, [r7, #28]
 800fcdc:	3301      	adds	r3, #1
 800fcde:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800fce0:	69fb      	ldr	r3, [r7, #28]
 800fce2:	3301      	adds	r3, #1
 800fce4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800fce6:	69bb      	ldr	r3, [r7, #24]
 800fce8:	3301      	adds	r3, #1
 800fcea:	61bb      	str	r3, [r7, #24]
 800fcec:	69ba      	ldr	r2, [r7, #24]
 800fcee:	693b      	ldr	r3, [r7, #16]
 800fcf0:	429a      	cmp	r2, r3
 800fcf2:	d3e2      	bcc.n	800fcba <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800fcf4:	2300      	movs	r3, #0
}
 800fcf6:	4618      	mov	r0, r3
 800fcf8:	3724      	adds	r7, #36	; 0x24
 800fcfa:	46bd      	mov	sp, r7
 800fcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd00:	4770      	bx	lr

0800fd02 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800fd02:	b480      	push	{r7}
 800fd04:	b08b      	sub	sp, #44	; 0x2c
 800fd06:	af00      	add	r7, sp, #0
 800fd08:	60f8      	str	r0, [r7, #12]
 800fd0a:	60b9      	str	r1, [r7, #8]
 800fd0c:	4613      	mov	r3, r2
 800fd0e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800fd14:	68bb      	ldr	r3, [r7, #8]
 800fd16:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800fd18:	88fb      	ldrh	r3, [r7, #6]
 800fd1a:	089b      	lsrs	r3, r3, #2
 800fd1c:	b29b      	uxth	r3, r3
 800fd1e:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800fd20:	88fb      	ldrh	r3, [r7, #6]
 800fd22:	f003 0303 	and.w	r3, r3, #3
 800fd26:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800fd28:	2300      	movs	r3, #0
 800fd2a:	623b      	str	r3, [r7, #32]
 800fd2c:	e014      	b.n	800fd58 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800fd2e:	69bb      	ldr	r3, [r7, #24]
 800fd30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fd34:	681a      	ldr	r2, [r3, #0]
 800fd36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd38:	601a      	str	r2, [r3, #0]
    pDest++;
 800fd3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd3c:	3301      	adds	r3, #1
 800fd3e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800fd40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd42:	3301      	adds	r3, #1
 800fd44:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800fd46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd48:	3301      	adds	r3, #1
 800fd4a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800fd4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd4e:	3301      	adds	r3, #1
 800fd50:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800fd52:	6a3b      	ldr	r3, [r7, #32]
 800fd54:	3301      	adds	r3, #1
 800fd56:	623b      	str	r3, [r7, #32]
 800fd58:	6a3a      	ldr	r2, [r7, #32]
 800fd5a:	697b      	ldr	r3, [r7, #20]
 800fd5c:	429a      	cmp	r2, r3
 800fd5e:	d3e6      	bcc.n	800fd2e <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800fd60:	8bfb      	ldrh	r3, [r7, #30]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d01e      	beq.n	800fda4 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800fd66:	2300      	movs	r3, #0
 800fd68:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800fd6a:	69bb      	ldr	r3, [r7, #24]
 800fd6c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800fd70:	461a      	mov	r2, r3
 800fd72:	f107 0310 	add.w	r3, r7, #16
 800fd76:	6812      	ldr	r2, [r2, #0]
 800fd78:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800fd7a:	693a      	ldr	r2, [r7, #16]
 800fd7c:	6a3b      	ldr	r3, [r7, #32]
 800fd7e:	b2db      	uxtb	r3, r3
 800fd80:	00db      	lsls	r3, r3, #3
 800fd82:	fa22 f303 	lsr.w	r3, r2, r3
 800fd86:	b2da      	uxtb	r2, r3
 800fd88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd8a:	701a      	strb	r2, [r3, #0]
      i++;
 800fd8c:	6a3b      	ldr	r3, [r7, #32]
 800fd8e:	3301      	adds	r3, #1
 800fd90:	623b      	str	r3, [r7, #32]
      pDest++;
 800fd92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd94:	3301      	adds	r3, #1
 800fd96:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800fd98:	8bfb      	ldrh	r3, [r7, #30]
 800fd9a:	3b01      	subs	r3, #1
 800fd9c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800fd9e:	8bfb      	ldrh	r3, [r7, #30]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d1ea      	bne.n	800fd7a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800fda4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800fda6:	4618      	mov	r0, r3
 800fda8:	372c      	adds	r7, #44	; 0x2c
 800fdaa:	46bd      	mov	sp, r7
 800fdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdb0:	4770      	bx	lr

0800fdb2 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fdb2:	b480      	push	{r7}
 800fdb4:	b085      	sub	sp, #20
 800fdb6:	af00      	add	r7, sp, #0
 800fdb8:	6078      	str	r0, [r7, #4]
 800fdba:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fdc0:	683b      	ldr	r3, [r7, #0]
 800fdc2:	781b      	ldrb	r3, [r3, #0]
 800fdc4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fdc6:	683b      	ldr	r3, [r7, #0]
 800fdc8:	785b      	ldrb	r3, [r3, #1]
 800fdca:	2b01      	cmp	r3, #1
 800fdcc:	d12c      	bne.n	800fe28 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800fdce:	68bb      	ldr	r3, [r7, #8]
 800fdd0:	015a      	lsls	r2, r3, #5
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	4413      	add	r3, r2
 800fdd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	db12      	blt.n	800fe06 <USB_EPSetStall+0x54>
 800fde0:	68bb      	ldr	r3, [r7, #8]
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d00f      	beq.n	800fe06 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800fde6:	68bb      	ldr	r3, [r7, #8]
 800fde8:	015a      	lsls	r2, r3, #5
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	4413      	add	r3, r2
 800fdee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	68ba      	ldr	r2, [r7, #8]
 800fdf6:	0151      	lsls	r1, r2, #5
 800fdf8:	68fa      	ldr	r2, [r7, #12]
 800fdfa:	440a      	add	r2, r1
 800fdfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe00:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800fe04:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800fe06:	68bb      	ldr	r3, [r7, #8]
 800fe08:	015a      	lsls	r2, r3, #5
 800fe0a:	68fb      	ldr	r3, [r7, #12]
 800fe0c:	4413      	add	r3, r2
 800fe0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe12:	681b      	ldr	r3, [r3, #0]
 800fe14:	68ba      	ldr	r2, [r7, #8]
 800fe16:	0151      	lsls	r1, r2, #5
 800fe18:	68fa      	ldr	r2, [r7, #12]
 800fe1a:	440a      	add	r2, r1
 800fe1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fe24:	6013      	str	r3, [r2, #0]
 800fe26:	e02b      	b.n	800fe80 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800fe28:	68bb      	ldr	r3, [r7, #8]
 800fe2a:	015a      	lsls	r2, r3, #5
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	4413      	add	r3, r2
 800fe30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	db12      	blt.n	800fe60 <USB_EPSetStall+0xae>
 800fe3a:	68bb      	ldr	r3, [r7, #8]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d00f      	beq.n	800fe60 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800fe40:	68bb      	ldr	r3, [r7, #8]
 800fe42:	015a      	lsls	r2, r3, #5
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	4413      	add	r3, r2
 800fe48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	68ba      	ldr	r2, [r7, #8]
 800fe50:	0151      	lsls	r1, r2, #5
 800fe52:	68fa      	ldr	r2, [r7, #12]
 800fe54:	440a      	add	r2, r1
 800fe56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fe5a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800fe5e:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800fe60:	68bb      	ldr	r3, [r7, #8]
 800fe62:	015a      	lsls	r2, r3, #5
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	4413      	add	r3, r2
 800fe68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	68ba      	ldr	r2, [r7, #8]
 800fe70:	0151      	lsls	r1, r2, #5
 800fe72:	68fa      	ldr	r2, [r7, #12]
 800fe74:	440a      	add	r2, r1
 800fe76:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fe7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fe7e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800fe80:	2300      	movs	r3, #0
}
 800fe82:	4618      	mov	r0, r3
 800fe84:	3714      	adds	r7, #20
 800fe86:	46bd      	mov	sp, r7
 800fe88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe8c:	4770      	bx	lr

0800fe8e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fe8e:	b480      	push	{r7}
 800fe90:	b085      	sub	sp, #20
 800fe92:	af00      	add	r7, sp, #0
 800fe94:	6078      	str	r0, [r7, #4]
 800fe96:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fe9c:	683b      	ldr	r3, [r7, #0]
 800fe9e:	781b      	ldrb	r3, [r3, #0]
 800fea0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	785b      	ldrb	r3, [r3, #1]
 800fea6:	2b01      	cmp	r3, #1
 800fea8:	d128      	bne.n	800fefc <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800feaa:	68bb      	ldr	r3, [r7, #8]
 800feac:	015a      	lsls	r2, r3, #5
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	4413      	add	r3, r2
 800feb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800feb6:	681b      	ldr	r3, [r3, #0]
 800feb8:	68ba      	ldr	r2, [r7, #8]
 800feba:	0151      	lsls	r1, r2, #5
 800febc:	68fa      	ldr	r2, [r7, #12]
 800febe:	440a      	add	r2, r1
 800fec0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fec4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fec8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800feca:	683b      	ldr	r3, [r7, #0]
 800fecc:	78db      	ldrb	r3, [r3, #3]
 800fece:	2b03      	cmp	r3, #3
 800fed0:	d003      	beq.n	800feda <USB_EPClearStall+0x4c>
 800fed2:	683b      	ldr	r3, [r7, #0]
 800fed4:	78db      	ldrb	r3, [r3, #3]
 800fed6:	2b02      	cmp	r3, #2
 800fed8:	d138      	bne.n	800ff4c <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800feda:	68bb      	ldr	r3, [r7, #8]
 800fedc:	015a      	lsls	r2, r3, #5
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	4413      	add	r3, r2
 800fee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	68ba      	ldr	r2, [r7, #8]
 800feea:	0151      	lsls	r1, r2, #5
 800feec:	68fa      	ldr	r2, [r7, #12]
 800feee:	440a      	add	r2, r1
 800fef0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fef4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fef8:	6013      	str	r3, [r2, #0]
 800fefa:	e027      	b.n	800ff4c <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800fefc:	68bb      	ldr	r3, [r7, #8]
 800fefe:	015a      	lsls	r2, r3, #5
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	4413      	add	r3, r2
 800ff04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	68ba      	ldr	r2, [r7, #8]
 800ff0c:	0151      	lsls	r1, r2, #5
 800ff0e:	68fa      	ldr	r2, [r7, #12]
 800ff10:	440a      	add	r2, r1
 800ff12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ff16:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ff1a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ff1c:	683b      	ldr	r3, [r7, #0]
 800ff1e:	78db      	ldrb	r3, [r3, #3]
 800ff20:	2b03      	cmp	r3, #3
 800ff22:	d003      	beq.n	800ff2c <USB_EPClearStall+0x9e>
 800ff24:	683b      	ldr	r3, [r7, #0]
 800ff26:	78db      	ldrb	r3, [r3, #3]
 800ff28:	2b02      	cmp	r3, #2
 800ff2a:	d10f      	bne.n	800ff4c <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ff2c:	68bb      	ldr	r3, [r7, #8]
 800ff2e:	015a      	lsls	r2, r3, #5
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	4413      	add	r3, r2
 800ff34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	68ba      	ldr	r2, [r7, #8]
 800ff3c:	0151      	lsls	r1, r2, #5
 800ff3e:	68fa      	ldr	r2, [r7, #12]
 800ff40:	440a      	add	r2, r1
 800ff42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ff46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ff4a:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800ff4c:	2300      	movs	r3, #0
}
 800ff4e:	4618      	mov	r0, r3
 800ff50:	3714      	adds	r7, #20
 800ff52:	46bd      	mov	sp, r7
 800ff54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff58:	4770      	bx	lr

0800ff5a <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800ff5a:	b480      	push	{r7}
 800ff5c:	b085      	sub	sp, #20
 800ff5e:	af00      	add	r7, sp, #0
 800ff60:	6078      	str	r0, [r7, #4]
 800ff62:	460b      	mov	r3, r1
 800ff64:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	68fa      	ldr	r2, [r7, #12]
 800ff74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ff78:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800ff7c:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff84:	681a      	ldr	r2, [r3, #0]
 800ff86:	78fb      	ldrb	r3, [r7, #3]
 800ff88:	011b      	lsls	r3, r3, #4
 800ff8a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800ff8e:	68f9      	ldr	r1, [r7, #12]
 800ff90:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ff94:	4313      	orrs	r3, r2
 800ff96:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800ff98:	2300      	movs	r3, #0
}
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	3714      	adds	r7, #20
 800ff9e:	46bd      	mov	sp, r7
 800ffa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa4:	4770      	bx	lr

0800ffa6 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ffa6:	b480      	push	{r7}
 800ffa8:	b085      	sub	sp, #20
 800ffaa:	af00      	add	r7, sp, #0
 800ffac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	68fa      	ldr	r2, [r7, #12]
 800ffbc:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ffc0:	f023 0303 	bic.w	r3, r3, #3
 800ffc4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ffcc:	685b      	ldr	r3, [r3, #4]
 800ffce:	68fa      	ldr	r2, [r7, #12]
 800ffd0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ffd4:	f023 0302 	bic.w	r3, r3, #2
 800ffd8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ffda:	2300      	movs	r3, #0
}
 800ffdc:	4618      	mov	r0, r3
 800ffde:	3714      	adds	r7, #20
 800ffe0:	46bd      	mov	sp, r7
 800ffe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe6:	4770      	bx	lr

0800ffe8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ffe8:	b480      	push	{r7}
 800ffea:	b085      	sub	sp, #20
 800ffec:	af00      	add	r7, sp, #0
 800ffee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fffa:	681b      	ldr	r3, [r3, #0]
 800fffc:	68fa      	ldr	r2, [r7, #12]
 800fffe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010002:	f023 0303 	bic.w	r3, r3, #3
 8010006:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801000e:	685b      	ldr	r3, [r3, #4]
 8010010:	68fa      	ldr	r2, [r7, #12]
 8010012:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010016:	f043 0302 	orr.w	r3, r3, #2
 801001a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801001c:	2300      	movs	r3, #0
}
 801001e:	4618      	mov	r0, r3
 8010020:	3714      	adds	r7, #20
 8010022:	46bd      	mov	sp, r7
 8010024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010028:	4770      	bx	lr

0801002a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 801002a:	b480      	push	{r7}
 801002c:	b085      	sub	sp, #20
 801002e:	af00      	add	r7, sp, #0
 8010030:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	695b      	ldr	r3, [r3, #20]
 8010036:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	699b      	ldr	r3, [r3, #24]
 801003c:	68fa      	ldr	r2, [r7, #12]
 801003e:	4013      	ands	r3, r2
 8010040:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010042:	68fb      	ldr	r3, [r7, #12]
}
 8010044:	4618      	mov	r0, r3
 8010046:	3714      	adds	r7, #20
 8010048:	46bd      	mov	sp, r7
 801004a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801004e:	4770      	bx	lr

08010050 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010050:	b480      	push	{r7}
 8010052:	b085      	sub	sp, #20
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010062:	699b      	ldr	r3, [r3, #24]
 8010064:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801006c:	69db      	ldr	r3, [r3, #28]
 801006e:	68ba      	ldr	r2, [r7, #8]
 8010070:	4013      	ands	r3, r2
 8010072:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8010074:	68bb      	ldr	r3, [r7, #8]
 8010076:	0c1b      	lsrs	r3, r3, #16
}
 8010078:	4618      	mov	r0, r3
 801007a:	3714      	adds	r7, #20
 801007c:	46bd      	mov	sp, r7
 801007e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010082:	4770      	bx	lr

08010084 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010084:	b480      	push	{r7}
 8010086:	b085      	sub	sp, #20
 8010088:	af00      	add	r7, sp, #0
 801008a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010096:	699b      	ldr	r3, [r3, #24]
 8010098:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80100a0:	69db      	ldr	r3, [r3, #28]
 80100a2:	68ba      	ldr	r2, [r7, #8]
 80100a4:	4013      	ands	r3, r2
 80100a6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80100a8:	68bb      	ldr	r3, [r7, #8]
 80100aa:	b29b      	uxth	r3, r3
}
 80100ac:	4618      	mov	r0, r3
 80100ae:	3714      	adds	r7, #20
 80100b0:	46bd      	mov	sp, r7
 80100b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100b6:	4770      	bx	lr

080100b8 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80100b8:	b480      	push	{r7}
 80100ba:	b085      	sub	sp, #20
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
 80100c0:	460b      	mov	r3, r1
 80100c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80100c8:	78fb      	ldrb	r3, [r7, #3]
 80100ca:	015a      	lsls	r2, r3, #5
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	4413      	add	r3, r2
 80100d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80100d4:	689b      	ldr	r3, [r3, #8]
 80100d6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80100de:	695b      	ldr	r3, [r3, #20]
 80100e0:	68ba      	ldr	r2, [r7, #8]
 80100e2:	4013      	ands	r3, r2
 80100e4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80100e6:	68bb      	ldr	r3, [r7, #8]
}
 80100e8:	4618      	mov	r0, r3
 80100ea:	3714      	adds	r7, #20
 80100ec:	46bd      	mov	sp, r7
 80100ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f2:	4770      	bx	lr

080100f4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80100f4:	b480      	push	{r7}
 80100f6:	b087      	sub	sp, #28
 80100f8:	af00      	add	r7, sp, #0
 80100fa:	6078      	str	r0, [r7, #4]
 80100fc:	460b      	mov	r3, r1
 80100fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8010104:	697b      	ldr	r3, [r7, #20]
 8010106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801010a:	691b      	ldr	r3, [r3, #16]
 801010c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 801010e:	697b      	ldr	r3, [r7, #20]
 8010110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010116:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8010118:	78fb      	ldrb	r3, [r7, #3]
 801011a:	f003 030f 	and.w	r3, r3, #15
 801011e:	68fa      	ldr	r2, [r7, #12]
 8010120:	fa22 f303 	lsr.w	r3, r2, r3
 8010124:	01db      	lsls	r3, r3, #7
 8010126:	b2db      	uxtb	r3, r3
 8010128:	693a      	ldr	r2, [r7, #16]
 801012a:	4313      	orrs	r3, r2
 801012c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801012e:	78fb      	ldrb	r3, [r7, #3]
 8010130:	015a      	lsls	r2, r3, #5
 8010132:	697b      	ldr	r3, [r7, #20]
 8010134:	4413      	add	r3, r2
 8010136:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801013a:	689b      	ldr	r3, [r3, #8]
 801013c:	693a      	ldr	r2, [r7, #16]
 801013e:	4013      	ands	r3, r2
 8010140:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010142:	68bb      	ldr	r3, [r7, #8]
}
 8010144:	4618      	mov	r0, r3
 8010146:	371c      	adds	r7, #28
 8010148:	46bd      	mov	sp, r7
 801014a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801014e:	4770      	bx	lr

08010150 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8010150:	b480      	push	{r7}
 8010152:	b083      	sub	sp, #12
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	695b      	ldr	r3, [r3, #20]
 801015c:	f003 0301 	and.w	r3, r3, #1
}
 8010160:	4618      	mov	r0, r3
 8010162:	370c      	adds	r7, #12
 8010164:	46bd      	mov	sp, r7
 8010166:	f85d 7b04 	ldr.w	r7, [sp], #4
 801016a:	4770      	bx	lr

0801016c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 801016c:	b480      	push	{r7}
 801016e:	b085      	sub	sp, #20
 8010170:	af00      	add	r7, sp, #0
 8010172:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	68fa      	ldr	r2, [r7, #12]
 8010182:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010186:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 801018a:	f023 0307 	bic.w	r3, r3, #7
 801018e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010196:	685b      	ldr	r3, [r3, #4]
 8010198:	68fa      	ldr	r2, [r7, #12]
 801019a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801019e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80101a2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80101a4:	2300      	movs	r3, #0
}
 80101a6:	4618      	mov	r0, r3
 80101a8:	3714      	adds	r7, #20
 80101aa:	46bd      	mov	sp, r7
 80101ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101b0:	4770      	bx	lr
	...

080101b4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80101b4:	b480      	push	{r7}
 80101b6:	b087      	sub	sp, #28
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	60f8      	str	r0, [r7, #12]
 80101bc:	460b      	mov	r3, r1
 80101be:	607a      	str	r2, [r7, #4]
 80101c0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80101c6:	68fb      	ldr	r3, [r7, #12]
 80101c8:	333c      	adds	r3, #60	; 0x3c
 80101ca:	3304      	adds	r3, #4
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80101d0:	693b      	ldr	r3, [r7, #16]
 80101d2:	4a26      	ldr	r2, [pc, #152]	; (801026c <USB_EP0_OutStart+0xb8>)
 80101d4:	4293      	cmp	r3, r2
 80101d6:	d90a      	bls.n	80101ee <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80101d8:	697b      	ldr	r3, [r7, #20]
 80101da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80101e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80101e8:	d101      	bne.n	80101ee <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80101ea:	2300      	movs	r3, #0
 80101ec:	e037      	b.n	801025e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80101ee:	697b      	ldr	r3, [r7, #20]
 80101f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80101f4:	461a      	mov	r2, r3
 80101f6:	2300      	movs	r3, #0
 80101f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80101fa:	697b      	ldr	r3, [r7, #20]
 80101fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010200:	691b      	ldr	r3, [r3, #16]
 8010202:	697a      	ldr	r2, [r7, #20]
 8010204:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010208:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801020c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801020e:	697b      	ldr	r3, [r7, #20]
 8010210:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010214:	691b      	ldr	r3, [r3, #16]
 8010216:	697a      	ldr	r2, [r7, #20]
 8010218:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801021c:	f043 0318 	orr.w	r3, r3, #24
 8010220:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8010222:	697b      	ldr	r3, [r7, #20]
 8010224:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010228:	691b      	ldr	r3, [r3, #16]
 801022a:	697a      	ldr	r2, [r7, #20]
 801022c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010230:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8010234:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8010236:	7afb      	ldrb	r3, [r7, #11]
 8010238:	2b01      	cmp	r3, #1
 801023a:	d10f      	bne.n	801025c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801023c:	697b      	ldr	r3, [r7, #20]
 801023e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010242:	461a      	mov	r2, r3
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8010248:	697b      	ldr	r3, [r7, #20]
 801024a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	697a      	ldr	r2, [r7, #20]
 8010252:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010256:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 801025a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801025c:	2300      	movs	r3, #0
}
 801025e:	4618      	mov	r0, r3
 8010260:	371c      	adds	r7, #28
 8010262:	46bd      	mov	sp, r7
 8010264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010268:	4770      	bx	lr
 801026a:	bf00      	nop
 801026c:	4f54300a 	.word	0x4f54300a

08010270 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010270:	b480      	push	{r7}
 8010272:	b085      	sub	sp, #20
 8010274:	af00      	add	r7, sp, #0
 8010276:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010278:	2300      	movs	r3, #0
 801027a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 801027c:	68fb      	ldr	r3, [r7, #12]
 801027e:	3301      	adds	r3, #1
 8010280:	60fb      	str	r3, [r7, #12]
 8010282:	4a13      	ldr	r2, [pc, #76]	; (80102d0 <USB_CoreReset+0x60>)
 8010284:	4293      	cmp	r3, r2
 8010286:	d901      	bls.n	801028c <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8010288:	2303      	movs	r3, #3
 801028a:	e01a      	b.n	80102c2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	691b      	ldr	r3, [r3, #16]
 8010290:	2b00      	cmp	r3, #0
 8010292:	daf3      	bge.n	801027c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010294:	2300      	movs	r3, #0
 8010296:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	691b      	ldr	r3, [r3, #16]
 801029c:	f043 0201 	orr.w	r2, r3, #1
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80102a4:	68fb      	ldr	r3, [r7, #12]
 80102a6:	3301      	adds	r3, #1
 80102a8:	60fb      	str	r3, [r7, #12]
 80102aa:	4a09      	ldr	r2, [pc, #36]	; (80102d0 <USB_CoreReset+0x60>)
 80102ac:	4293      	cmp	r3, r2
 80102ae:	d901      	bls.n	80102b4 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80102b0:	2303      	movs	r3, #3
 80102b2:	e006      	b.n	80102c2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	691b      	ldr	r3, [r3, #16]
 80102b8:	f003 0301 	and.w	r3, r3, #1
 80102bc:	2b01      	cmp	r3, #1
 80102be:	d0f1      	beq.n	80102a4 <USB_CoreReset+0x34>

  return HAL_OK;
 80102c0:	2300      	movs	r3, #0
}
 80102c2:	4618      	mov	r0, r3
 80102c4:	3714      	adds	r7, #20
 80102c6:	46bd      	mov	sp, r7
 80102c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102cc:	4770      	bx	lr
 80102ce:	bf00      	nop
 80102d0:	00030d40 	.word	0x00030d40

080102d4 <set_NSS_pin>:
    status = HAL_SPI_TransmitReceive(&hspi, (uint8_t*)params, (uint8_t*)response, numOfParams, 100);
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
    return status;
}

void set_NSS_pin(GPIO_TypeDef* _NSS_GPIO, uint16_t _NSS){
 80102d4:	b480      	push	{r7}
 80102d6:	b083      	sub	sp, #12
 80102d8:	af00      	add	r7, sp, #0
 80102da:	6078      	str	r0, [r7, #4]
 80102dc:	460b      	mov	r3, r1
 80102de:	807b      	strh	r3, [r7, #2]
    NSS = _NSS;
 80102e0:	4a05      	ldr	r2, [pc, #20]	; (80102f8 <set_NSS_pin+0x24>)
 80102e2:	887b      	ldrh	r3, [r7, #2]
 80102e4:	8013      	strh	r3, [r2, #0]
    NSS_GPIO = _NSS_GPIO;
 80102e6:	4a05      	ldr	r2, [pc, #20]	; (80102fc <set_NSS_pin+0x28>)
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	6013      	str	r3, [r2, #0]
}
 80102ec:	bf00      	nop
 80102ee:	370c      	adds	r7, #12
 80102f0:	46bd      	mov	sp, r7
 80102f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f6:	4770      	bx	lr
 80102f8:	200007c8 	.word	0x200007c8
 80102fc:	200007cc 	.word	0x200007cc

08010300 <set_BUSY_pin>:

void set_BUSY_pin(GPIO_TypeDef* _BUSY_GPIO, uint16_t _BUSY){
 8010300:	b480      	push	{r7}
 8010302:	b083      	sub	sp, #12
 8010304:	af00      	add	r7, sp, #0
 8010306:	6078      	str	r0, [r7, #4]
 8010308:	460b      	mov	r3, r1
 801030a:	807b      	strh	r3, [r7, #2]
    BUSY = _BUSY;
 801030c:	4a05      	ldr	r2, [pc, #20]	; (8010324 <set_BUSY_pin+0x24>)
 801030e:	887b      	ldrh	r3, [r7, #2]
 8010310:	8013      	strh	r3, [r2, #0]
    BUSY_GPIO = _BUSY_GPIO;
 8010312:	4a05      	ldr	r2, [pc, #20]	; (8010328 <set_BUSY_pin+0x28>)
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	6013      	str	r3, [r2, #0]
}
 8010318:	bf00      	nop
 801031a:	370c      	adds	r7, #12
 801031c:	46bd      	mov	sp, r7
 801031e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010322:	4770      	bx	lr
 8010324:	200007d8 	.word	0x200007d8
 8010328:	200007dc 	.word	0x200007dc

0801032c <set_NRESET_pin>:

void set_NRESET_pin(GPIO_TypeDef* _NRESET_GPIO, uint16_t _NRESET){
 801032c:	b480      	push	{r7}
 801032e:	b083      	sub	sp, #12
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
 8010334:	460b      	mov	r3, r1
 8010336:	807b      	strh	r3, [r7, #2]
    NRESET = _NRESET;
 8010338:	4a05      	ldr	r2, [pc, #20]	; (8010350 <set_NRESET_pin+0x24>)
 801033a:	887b      	ldrh	r3, [r7, #2]
 801033c:	8013      	strh	r3, [r2, #0]
    NRESET_GPIO = _NRESET_GPIO;
 801033e:	4a05      	ldr	r2, [pc, #20]	; (8010354 <set_NRESET_pin+0x28>)
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	6013      	str	r3, [r2, #0]
}
 8010344:	bf00      	nop
 8010346:	370c      	adds	r7, #12
 8010348:	46bd      	mov	sp, r7
 801034a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801034e:	4770      	bx	lr
 8010350:	200007d0 	.word	0x200007d0
 8010354:	200007d4 	.word	0x200007d4

08010358 <set_DIO1_pin>:

void set_DIO1_pin(GPIO_TypeDef* _DIO1_GPIO, uint16_t _DIO1){
 8010358:	b480      	push	{r7}
 801035a:	b083      	sub	sp, #12
 801035c:	af00      	add	r7, sp, #0
 801035e:	6078      	str	r0, [r7, #4]
 8010360:	460b      	mov	r3, r1
 8010362:	807b      	strh	r3, [r7, #2]
    DIO1 = _DIO1;
 8010364:	4a05      	ldr	r2, [pc, #20]	; (801037c <set_DIO1_pin+0x24>)
 8010366:	887b      	ldrh	r3, [r7, #2]
 8010368:	8013      	strh	r3, [r2, #0]
    DIO1_GPIO = _DIO1_GPIO;
 801036a:	4a05      	ldr	r2, [pc, #20]	; (8010380 <set_DIO1_pin+0x28>)
 801036c:	687b      	ldr	r3, [r7, #4]
 801036e:	6013      	str	r3, [r2, #0]
}
 8010370:	bf00      	nop
 8010372:	370c      	adds	r7, #12
 8010374:	46bd      	mov	sp, r7
 8010376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801037a:	4770      	bx	lr
 801037c:	200007e0 	.word	0x200007e0
 8010380:	200007e4 	.word	0x200007e4

08010384 <set_hspi>:
void set_DIO3_pin(GPIO_TypeDef* _DIO3_GPIO, uint16_t _DIO3){
    DIO3 = _DIO3;
    DIO3_GPIO = _DIO3_GPIO;
}

void set_hspi(SPI_HandleTypeDef _hspi){
 8010384:	b084      	sub	sp, #16
 8010386:	b580      	push	{r7, lr}
 8010388:	af00      	add	r7, sp, #0
 801038a:	f107 0c08 	add.w	ip, r7, #8
 801038e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    hspi = _hspi;
 8010392:	4b07      	ldr	r3, [pc, #28]	; (80103b0 <set_hspi+0x2c>)
 8010394:	4618      	mov	r0, r3
 8010396:	f107 0308 	add.w	r3, r7, #8
 801039a:	2258      	movs	r2, #88	; 0x58
 801039c:	4619      	mov	r1, r3
 801039e:	f00a fa2d 	bl	801a7fc <memcpy>
}
 80103a2:	bf00      	nop
 80103a4:	46bd      	mov	sp, r7
 80103a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80103aa:	b004      	add	sp, #16
 80103ac:	4770      	bx	lr
 80103ae:	bf00      	nop
 80103b0:	200007e8 	.word	0x200007e8

080103b4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80103b4:	b580      	push	{r7, lr}
 80103b6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80103b8:	4904      	ldr	r1, [pc, #16]	; (80103cc <MX_FATFS_Init+0x18>)
 80103ba:	4805      	ldr	r0, [pc, #20]	; (80103d0 <MX_FATFS_Init+0x1c>)
 80103bc:	f004 fffe 	bl	80153bc <FATFS_LinkDriver>
 80103c0:	4603      	mov	r3, r0
 80103c2:	461a      	mov	r2, r3
 80103c4:	4b03      	ldr	r3, [pc, #12]	; (80103d4 <MX_FATFS_Init+0x20>)
 80103c6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80103c8:	bf00      	nop
 80103ca:	bd80      	pop	{r7, pc}
 80103cc:	2000721c 	.word	0x2000721c
 80103d0:	20000060 	.word	0x20000060
 80103d4:	20007220 	.word	0x20007220

080103d8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80103d8:	b480      	push	{r7}
 80103da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80103dc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80103de:	4618      	mov	r0, r3
 80103e0:	46bd      	mov	sp, r7
 80103e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103e6:	4770      	bx	lr

080103e8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80103e8:	b580      	push	{r7, lr}
 80103ea:	b082      	sub	sp, #8
 80103ec:	af00      	add	r7, sp, #0
 80103ee:	4603      	mov	r3, r0
 80103f0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 80103f2:	79fb      	ldrb	r3, [r7, #7]
 80103f4:	4618      	mov	r0, r3
 80103f6:	f000 f9dd 	bl	80107b4 <USER_SPI_initialize>
 80103fa:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80103fc:	4618      	mov	r0, r3
 80103fe:	3708      	adds	r7, #8
 8010400:	46bd      	mov	sp, r7
 8010402:	bd80      	pop	{r7, pc}

08010404 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8010404:	b580      	push	{r7, lr}
 8010406:	b082      	sub	sp, #8
 8010408:	af00      	add	r7, sp, #0
 801040a:	4603      	mov	r3, r0
 801040c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 801040e:	79fb      	ldrb	r3, [r7, #7]
 8010410:	4618      	mov	r0, r3
 8010412:	f000 fab9 	bl	8010988 <USER_SPI_status>
 8010416:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8010418:	4618      	mov	r0, r3
 801041a:	3708      	adds	r7, #8
 801041c:	46bd      	mov	sp, r7
 801041e:	bd80      	pop	{r7, pc}

08010420 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8010420:	b580      	push	{r7, lr}
 8010422:	b084      	sub	sp, #16
 8010424:	af00      	add	r7, sp, #0
 8010426:	60b9      	str	r1, [r7, #8]
 8010428:	607a      	str	r2, [r7, #4]
 801042a:	603b      	str	r3, [r7, #0]
 801042c:	4603      	mov	r3, r0
 801042e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8010430:	7bf8      	ldrb	r0, [r7, #15]
 8010432:	683b      	ldr	r3, [r7, #0]
 8010434:	687a      	ldr	r2, [r7, #4]
 8010436:	68b9      	ldr	r1, [r7, #8]
 8010438:	f000 fabc 	bl	80109b4 <USER_SPI_read>
 801043c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 801043e:	4618      	mov	r0, r3
 8010440:	3710      	adds	r7, #16
 8010442:	46bd      	mov	sp, r7
 8010444:	bd80      	pop	{r7, pc}

08010446 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8010446:	b580      	push	{r7, lr}
 8010448:	b084      	sub	sp, #16
 801044a:	af00      	add	r7, sp, #0
 801044c:	60b9      	str	r1, [r7, #8]
 801044e:	607a      	str	r2, [r7, #4]
 8010450:	603b      	str	r3, [r7, #0]
 8010452:	4603      	mov	r3, r0
 8010454:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8010456:	7bf8      	ldrb	r0, [r7, #15]
 8010458:	683b      	ldr	r3, [r7, #0]
 801045a:	687a      	ldr	r2, [r7, #4]
 801045c:	68b9      	ldr	r1, [r7, #8]
 801045e:	f000 fb0f 	bl	8010a80 <USER_SPI_write>
 8010462:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8010464:	4618      	mov	r0, r3
 8010466:	3710      	adds	r7, #16
 8010468:	46bd      	mov	sp, r7
 801046a:	bd80      	pop	{r7, pc}

0801046c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 801046c:	b580      	push	{r7, lr}
 801046e:	b082      	sub	sp, #8
 8010470:	af00      	add	r7, sp, #0
 8010472:	4603      	mov	r3, r0
 8010474:	603a      	str	r2, [r7, #0]
 8010476:	71fb      	strb	r3, [r7, #7]
 8010478:	460b      	mov	r3, r1
 801047a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 801047c:	79b9      	ldrb	r1, [r7, #6]
 801047e:	79fb      	ldrb	r3, [r7, #7]
 8010480:	683a      	ldr	r2, [r7, #0]
 8010482:	4618      	mov	r0, r3
 8010484:	f000 fb78 	bl	8010b78 <USER_SPI_ioctl>
 8010488:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 801048a:	4618      	mov	r0, r3
 801048c:	3708      	adds	r7, #8
 801048e:	46bd      	mov	sp, r7
 8010490:	bd80      	pop	{r7, pc}
	...

08010494 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8010494:	b580      	push	{r7, lr}
 8010496:	b082      	sub	sp, #8
 8010498:	af00      	add	r7, sp, #0
 801049a:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 801049c:	f7f7 fff0 	bl	8008480 <HAL_GetTick>
 80104a0:	4603      	mov	r3, r0
 80104a2:	4a04      	ldr	r2, [pc, #16]	; (80104b4 <SPI_Timer_On+0x20>)
 80104a4:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80104a6:	4a04      	ldr	r2, [pc, #16]	; (80104b8 <SPI_Timer_On+0x24>)
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	6013      	str	r3, [r2, #0]
}
 80104ac:	bf00      	nop
 80104ae:	3708      	adds	r7, #8
 80104b0:	46bd      	mov	sp, r7
 80104b2:	bd80      	pop	{r7, pc}
 80104b4:	20007688 	.word	0x20007688
 80104b8:	2000768c 	.word	0x2000768c

080104bc <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80104bc:	b580      	push	{r7, lr}
 80104be:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80104c0:	f7f7 ffde 	bl	8008480 <HAL_GetTick>
 80104c4:	4602      	mov	r2, r0
 80104c6:	4b06      	ldr	r3, [pc, #24]	; (80104e0 <SPI_Timer_Status+0x24>)
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	1ad2      	subs	r2, r2, r3
 80104cc:	4b05      	ldr	r3, [pc, #20]	; (80104e4 <SPI_Timer_Status+0x28>)
 80104ce:	681b      	ldr	r3, [r3, #0]
 80104d0:	429a      	cmp	r2, r3
 80104d2:	bf34      	ite	cc
 80104d4:	2301      	movcc	r3, #1
 80104d6:	2300      	movcs	r3, #0
 80104d8:	b2db      	uxtb	r3, r3
}
 80104da:	4618      	mov	r0, r3
 80104dc:	bd80      	pop	{r7, pc}
 80104de:	bf00      	nop
 80104e0:	20007688 	.word	0x20007688
 80104e4:	2000768c 	.word	0x2000768c

080104e8 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80104e8:	b580      	push	{r7, lr}
 80104ea:	b086      	sub	sp, #24
 80104ec:	af02      	add	r7, sp, #8
 80104ee:	4603      	mov	r3, r0
 80104f0:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80104f2:	f107 020f 	add.w	r2, r7, #15
 80104f6:	1df9      	adds	r1, r7, #7
 80104f8:	2332      	movs	r3, #50	; 0x32
 80104fa:	9300      	str	r3, [sp, #0]
 80104fc:	2301      	movs	r3, #1
 80104fe:	4804      	ldr	r0, [pc, #16]	; (8010510 <xchg_spi+0x28>)
 8010500:	f7fc fef8 	bl	800d2f4 <HAL_SPI_TransmitReceive>
    return rxDat;
 8010504:	7bfb      	ldrb	r3, [r7, #15]
}
 8010506:	4618      	mov	r0, r3
 8010508:	3710      	adds	r7, #16
 801050a:	46bd      	mov	sp, r7
 801050c:	bd80      	pop	{r7, pc}
 801050e:	bf00      	nop
 8010510:	20005fbc 	.word	0x20005fbc

08010514 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8010514:	b590      	push	{r4, r7, lr}
 8010516:	b085      	sub	sp, #20
 8010518:	af00      	add	r7, sp, #0
 801051a:	6078      	str	r0, [r7, #4]
 801051c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 801051e:	2300      	movs	r3, #0
 8010520:	60fb      	str	r3, [r7, #12]
 8010522:	e00a      	b.n	801053a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8010524:	687a      	ldr	r2, [r7, #4]
 8010526:	68fb      	ldr	r3, [r7, #12]
 8010528:	18d4      	adds	r4, r2, r3
 801052a:	20ff      	movs	r0, #255	; 0xff
 801052c:	f7ff ffdc 	bl	80104e8 <xchg_spi>
 8010530:	4603      	mov	r3, r0
 8010532:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	3301      	adds	r3, #1
 8010538:	60fb      	str	r3, [r7, #12]
 801053a:	68fa      	ldr	r2, [r7, #12]
 801053c:	683b      	ldr	r3, [r7, #0]
 801053e:	429a      	cmp	r2, r3
 8010540:	d3f0      	bcc.n	8010524 <rcvr_spi_multi+0x10>
	}
}
 8010542:	bf00      	nop
 8010544:	bf00      	nop
 8010546:	3714      	adds	r7, #20
 8010548:	46bd      	mov	sp, r7
 801054a:	bd90      	pop	{r4, r7, pc}

0801054c <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 801054c:	b580      	push	{r7, lr}
 801054e:	b084      	sub	sp, #16
 8010550:	af00      	add	r7, sp, #0
 8010552:	6078      	str	r0, [r7, #4]
 8010554:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8010556:	2300      	movs	r3, #0
 8010558:	60fb      	str	r3, [r7, #12]
 801055a:	e009      	b.n	8010570 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 801055c:	687a      	ldr	r2, [r7, #4]
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	4413      	add	r3, r2
 8010562:	781b      	ldrb	r3, [r3, #0]
 8010564:	4618      	mov	r0, r3
 8010566:	f7ff ffbf 	bl	80104e8 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 801056a:	68fb      	ldr	r3, [r7, #12]
 801056c:	3301      	adds	r3, #1
 801056e:	60fb      	str	r3, [r7, #12]
 8010570:	68fa      	ldr	r2, [r7, #12]
 8010572:	683b      	ldr	r3, [r7, #0]
 8010574:	429a      	cmp	r2, r3
 8010576:	d3f1      	bcc.n	801055c <xmit_spi_multi+0x10>
	}
}
 8010578:	bf00      	nop
 801057a:	bf00      	nop
 801057c:	3710      	adds	r7, #16
 801057e:	46bd      	mov	sp, r7
 8010580:	bd80      	pop	{r7, pc}

08010582 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8010582:	b580      	push	{r7, lr}
 8010584:	b086      	sub	sp, #24
 8010586:	af00      	add	r7, sp, #0
 8010588:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 801058a:	f7f7 ff79 	bl	8008480 <HAL_GetTick>
 801058e:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8010594:	20ff      	movs	r0, #255	; 0xff
 8010596:	f7ff ffa7 	bl	80104e8 <xchg_spi>
 801059a:	4603      	mov	r3, r0
 801059c:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 801059e:	7bfb      	ldrb	r3, [r7, #15]
 80105a0:	2bff      	cmp	r3, #255	; 0xff
 80105a2:	d007      	beq.n	80105b4 <wait_ready+0x32>
 80105a4:	f7f7 ff6c 	bl	8008480 <HAL_GetTick>
 80105a8:	4602      	mov	r2, r0
 80105aa:	697b      	ldr	r3, [r7, #20]
 80105ac:	1ad3      	subs	r3, r2, r3
 80105ae:	693a      	ldr	r2, [r7, #16]
 80105b0:	429a      	cmp	r2, r3
 80105b2:	d8ef      	bhi.n	8010594 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80105b4:	7bfb      	ldrb	r3, [r7, #15]
 80105b6:	2bff      	cmp	r3, #255	; 0xff
 80105b8:	bf0c      	ite	eq
 80105ba:	2301      	moveq	r3, #1
 80105bc:	2300      	movne	r3, #0
 80105be:	b2db      	uxtb	r3, r3
}
 80105c0:	4618      	mov	r0, r3
 80105c2:	3718      	adds	r7, #24
 80105c4:	46bd      	mov	sp, r7
 80105c6:	bd80      	pop	{r7, pc}

080105c8 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80105c8:	b580      	push	{r7, lr}
 80105ca:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80105cc:	2201      	movs	r2, #1
 80105ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80105d2:	4804      	ldr	r0, [pc, #16]	; (80105e4 <despiselect+0x1c>)
 80105d4:	f7f8 fcce 	bl	8008f74 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80105d8:	20ff      	movs	r0, #255	; 0xff
 80105da:	f7ff ff85 	bl	80104e8 <xchg_spi>

}
 80105de:	bf00      	nop
 80105e0:	bd80      	pop	{r7, pc}
 80105e2:	bf00      	nop
 80105e4:	40021400 	.word	0x40021400

080105e8 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80105e8:	b580      	push	{r7, lr}
 80105ea:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80105ec:	2200      	movs	r2, #0
 80105ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80105f2:	480a      	ldr	r0, [pc, #40]	; (801061c <spiselect+0x34>)
 80105f4:	f7f8 fcbe 	bl	8008f74 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80105f8:	20ff      	movs	r0, #255	; 0xff
 80105fa:	f7ff ff75 	bl	80104e8 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80105fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8010602:	f7ff ffbe 	bl	8010582 <wait_ready>
 8010606:	4603      	mov	r3, r0
 8010608:	2b00      	cmp	r3, #0
 801060a:	d001      	beq.n	8010610 <spiselect+0x28>
 801060c:	2301      	movs	r3, #1
 801060e:	e002      	b.n	8010616 <spiselect+0x2e>

	despiselect();
 8010610:	f7ff ffda 	bl	80105c8 <despiselect>
	return 0;	/* Timeout */
 8010614:	2300      	movs	r3, #0
}
 8010616:	4618      	mov	r0, r3
 8010618:	bd80      	pop	{r7, pc}
 801061a:	bf00      	nop
 801061c:	40021400 	.word	0x40021400

08010620 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8010620:	b580      	push	{r7, lr}
 8010622:	b084      	sub	sp, #16
 8010624:	af00      	add	r7, sp, #0
 8010626:	6078      	str	r0, [r7, #4]
 8010628:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 801062a:	20c8      	movs	r0, #200	; 0xc8
 801062c:	f7ff ff32 	bl	8010494 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8010630:	20ff      	movs	r0, #255	; 0xff
 8010632:	f7ff ff59 	bl	80104e8 <xchg_spi>
 8010636:	4603      	mov	r3, r0
 8010638:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 801063a:	7bfb      	ldrb	r3, [r7, #15]
 801063c:	2bff      	cmp	r3, #255	; 0xff
 801063e:	d104      	bne.n	801064a <rcvr_datablock+0x2a>
 8010640:	f7ff ff3c 	bl	80104bc <SPI_Timer_Status>
 8010644:	4603      	mov	r3, r0
 8010646:	2b00      	cmp	r3, #0
 8010648:	d1f2      	bne.n	8010630 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 801064a:	7bfb      	ldrb	r3, [r7, #15]
 801064c:	2bfe      	cmp	r3, #254	; 0xfe
 801064e:	d001      	beq.n	8010654 <rcvr_datablock+0x34>
 8010650:	2300      	movs	r3, #0
 8010652:	e00a      	b.n	801066a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8010654:	6839      	ldr	r1, [r7, #0]
 8010656:	6878      	ldr	r0, [r7, #4]
 8010658:	f7ff ff5c 	bl	8010514 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 801065c:	20ff      	movs	r0, #255	; 0xff
 801065e:	f7ff ff43 	bl	80104e8 <xchg_spi>
 8010662:	20ff      	movs	r0, #255	; 0xff
 8010664:	f7ff ff40 	bl	80104e8 <xchg_spi>

	return 1;						/* Function succeeded */
 8010668:	2301      	movs	r3, #1
}
 801066a:	4618      	mov	r0, r3
 801066c:	3710      	adds	r7, #16
 801066e:	46bd      	mov	sp, r7
 8010670:	bd80      	pop	{r7, pc}

08010672 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8010672:	b580      	push	{r7, lr}
 8010674:	b084      	sub	sp, #16
 8010676:	af00      	add	r7, sp, #0
 8010678:	6078      	str	r0, [r7, #4]
 801067a:	460b      	mov	r3, r1
 801067c:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 801067e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8010682:	f7ff ff7e 	bl	8010582 <wait_ready>
 8010686:	4603      	mov	r3, r0
 8010688:	2b00      	cmp	r3, #0
 801068a:	d101      	bne.n	8010690 <xmit_datablock+0x1e>
 801068c:	2300      	movs	r3, #0
 801068e:	e01e      	b.n	80106ce <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8010690:	78fb      	ldrb	r3, [r7, #3]
 8010692:	4618      	mov	r0, r3
 8010694:	f7ff ff28 	bl	80104e8 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8010698:	78fb      	ldrb	r3, [r7, #3]
 801069a:	2bfd      	cmp	r3, #253	; 0xfd
 801069c:	d016      	beq.n	80106cc <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 801069e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80106a2:	6878      	ldr	r0, [r7, #4]
 80106a4:	f7ff ff52 	bl	801054c <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80106a8:	20ff      	movs	r0, #255	; 0xff
 80106aa:	f7ff ff1d 	bl	80104e8 <xchg_spi>
 80106ae:	20ff      	movs	r0, #255	; 0xff
 80106b0:	f7ff ff1a 	bl	80104e8 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80106b4:	20ff      	movs	r0, #255	; 0xff
 80106b6:	f7ff ff17 	bl	80104e8 <xchg_spi>
 80106ba:	4603      	mov	r3, r0
 80106bc:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80106be:	7bfb      	ldrb	r3, [r7, #15]
 80106c0:	f003 031f 	and.w	r3, r3, #31
 80106c4:	2b05      	cmp	r3, #5
 80106c6:	d001      	beq.n	80106cc <xmit_datablock+0x5a>
 80106c8:	2300      	movs	r3, #0
 80106ca:	e000      	b.n	80106ce <xmit_datablock+0x5c>
	}
	return 1;
 80106cc:	2301      	movs	r3, #1
}
 80106ce:	4618      	mov	r0, r3
 80106d0:	3710      	adds	r7, #16
 80106d2:	46bd      	mov	sp, r7
 80106d4:	bd80      	pop	{r7, pc}

080106d6 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80106d6:	b580      	push	{r7, lr}
 80106d8:	b084      	sub	sp, #16
 80106da:	af00      	add	r7, sp, #0
 80106dc:	4603      	mov	r3, r0
 80106de:	6039      	str	r1, [r7, #0]
 80106e0:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80106e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	da0e      	bge.n	8010708 <send_cmd+0x32>
		cmd &= 0x7F;
 80106ea:	79fb      	ldrb	r3, [r7, #7]
 80106ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80106f0:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80106f2:	2100      	movs	r1, #0
 80106f4:	2037      	movs	r0, #55	; 0x37
 80106f6:	f7ff ffee 	bl	80106d6 <send_cmd>
 80106fa:	4603      	mov	r3, r0
 80106fc:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80106fe:	7bbb      	ldrb	r3, [r7, #14]
 8010700:	2b01      	cmp	r3, #1
 8010702:	d901      	bls.n	8010708 <send_cmd+0x32>
 8010704:	7bbb      	ldrb	r3, [r7, #14]
 8010706:	e051      	b.n	80107ac <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8010708:	79fb      	ldrb	r3, [r7, #7]
 801070a:	2b0c      	cmp	r3, #12
 801070c:	d008      	beq.n	8010720 <send_cmd+0x4a>
		despiselect();
 801070e:	f7ff ff5b 	bl	80105c8 <despiselect>
		if (!spiselect()) return 0xFF;
 8010712:	f7ff ff69 	bl	80105e8 <spiselect>
 8010716:	4603      	mov	r3, r0
 8010718:	2b00      	cmp	r3, #0
 801071a:	d101      	bne.n	8010720 <send_cmd+0x4a>
 801071c:	23ff      	movs	r3, #255	; 0xff
 801071e:	e045      	b.n	80107ac <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8010720:	79fb      	ldrb	r3, [r7, #7]
 8010722:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010726:	b2db      	uxtb	r3, r3
 8010728:	4618      	mov	r0, r3
 801072a:	f7ff fedd 	bl	80104e8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 801072e:	683b      	ldr	r3, [r7, #0]
 8010730:	0e1b      	lsrs	r3, r3, #24
 8010732:	b2db      	uxtb	r3, r3
 8010734:	4618      	mov	r0, r3
 8010736:	f7ff fed7 	bl	80104e8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 801073a:	683b      	ldr	r3, [r7, #0]
 801073c:	0c1b      	lsrs	r3, r3, #16
 801073e:	b2db      	uxtb	r3, r3
 8010740:	4618      	mov	r0, r3
 8010742:	f7ff fed1 	bl	80104e8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8010746:	683b      	ldr	r3, [r7, #0]
 8010748:	0a1b      	lsrs	r3, r3, #8
 801074a:	b2db      	uxtb	r3, r3
 801074c:	4618      	mov	r0, r3
 801074e:	f7ff fecb 	bl	80104e8 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8010752:	683b      	ldr	r3, [r7, #0]
 8010754:	b2db      	uxtb	r3, r3
 8010756:	4618      	mov	r0, r3
 8010758:	f7ff fec6 	bl	80104e8 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 801075c:	2301      	movs	r3, #1
 801075e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8010760:	79fb      	ldrb	r3, [r7, #7]
 8010762:	2b00      	cmp	r3, #0
 8010764:	d101      	bne.n	801076a <send_cmd+0x94>
 8010766:	2395      	movs	r3, #149	; 0x95
 8010768:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 801076a:	79fb      	ldrb	r3, [r7, #7]
 801076c:	2b08      	cmp	r3, #8
 801076e:	d101      	bne.n	8010774 <send_cmd+0x9e>
 8010770:	2387      	movs	r3, #135	; 0x87
 8010772:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8010774:	7bfb      	ldrb	r3, [r7, #15]
 8010776:	4618      	mov	r0, r3
 8010778:	f7ff feb6 	bl	80104e8 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 801077c:	79fb      	ldrb	r3, [r7, #7]
 801077e:	2b0c      	cmp	r3, #12
 8010780:	d102      	bne.n	8010788 <send_cmd+0xb2>
 8010782:	20ff      	movs	r0, #255	; 0xff
 8010784:	f7ff feb0 	bl	80104e8 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8010788:	230a      	movs	r3, #10
 801078a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 801078c:	20ff      	movs	r0, #255	; 0xff
 801078e:	f7ff feab 	bl	80104e8 <xchg_spi>
 8010792:	4603      	mov	r3, r0
 8010794:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8010796:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801079a:	2b00      	cmp	r3, #0
 801079c:	da05      	bge.n	80107aa <send_cmd+0xd4>
 801079e:	7bfb      	ldrb	r3, [r7, #15]
 80107a0:	3b01      	subs	r3, #1
 80107a2:	73fb      	strb	r3, [r7, #15]
 80107a4:	7bfb      	ldrb	r3, [r7, #15]
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d1f0      	bne.n	801078c <send_cmd+0xb6>

	return res;							/* Return received response */
 80107aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80107ac:	4618      	mov	r0, r3
 80107ae:	3710      	adds	r7, #16
 80107b0:	46bd      	mov	sp, r7
 80107b2:	bd80      	pop	{r7, pc}

080107b4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80107b4:	b590      	push	{r4, r7, lr}
 80107b6:	b085      	sub	sp, #20
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	4603      	mov	r3, r0
 80107bc:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80107be:	79fb      	ldrb	r3, [r7, #7]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	d001      	beq.n	80107c8 <USER_SPI_initialize+0x14>
 80107c4:	2301      	movs	r3, #1
 80107c6:	e0d4      	b.n	8010972 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80107c8:	4b6c      	ldr	r3, [pc, #432]	; (801097c <USER_SPI_initialize+0x1c8>)
 80107ca:	781b      	ldrb	r3, [r3, #0]
 80107cc:	b2db      	uxtb	r3, r3
 80107ce:	f003 0302 	and.w	r3, r3, #2
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d003      	beq.n	80107de <USER_SPI_initialize+0x2a>
 80107d6:	4b69      	ldr	r3, [pc, #420]	; (801097c <USER_SPI_initialize+0x1c8>)
 80107d8:	781b      	ldrb	r3, [r3, #0]
 80107da:	b2db      	uxtb	r3, r3
 80107dc:	e0c9      	b.n	8010972 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 80107de:	4b68      	ldr	r3, [pc, #416]	; (8010980 <USER_SPI_initialize+0x1cc>)
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	681a      	ldr	r2, [r3, #0]
 80107e4:	4b66      	ldr	r3, [pc, #408]	; (8010980 <USER_SPI_initialize+0x1cc>)
 80107e6:	681b      	ldr	r3, [r3, #0]
 80107e8:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 80107ec:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80107ee:	230a      	movs	r3, #10
 80107f0:	73fb      	strb	r3, [r7, #15]
 80107f2:	e005      	b.n	8010800 <USER_SPI_initialize+0x4c>
 80107f4:	20ff      	movs	r0, #255	; 0xff
 80107f6:	f7ff fe77 	bl	80104e8 <xchg_spi>
 80107fa:	7bfb      	ldrb	r3, [r7, #15]
 80107fc:	3b01      	subs	r3, #1
 80107fe:	73fb      	strb	r3, [r7, #15]
 8010800:	7bfb      	ldrb	r3, [r7, #15]
 8010802:	2b00      	cmp	r3, #0
 8010804:	d1f6      	bne.n	80107f4 <USER_SPI_initialize+0x40>

	ty = 0;
 8010806:	2300      	movs	r3, #0
 8010808:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 801080a:	2100      	movs	r1, #0
 801080c:	2000      	movs	r0, #0
 801080e:	f7ff ff62 	bl	80106d6 <send_cmd>
 8010812:	4603      	mov	r3, r0
 8010814:	2b01      	cmp	r3, #1
 8010816:	f040 808b 	bne.w	8010930 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 801081a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801081e:	f7ff fe39 	bl	8010494 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8010822:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010826:	2008      	movs	r0, #8
 8010828:	f7ff ff55 	bl	80106d6 <send_cmd>
 801082c:	4603      	mov	r3, r0
 801082e:	2b01      	cmp	r3, #1
 8010830:	d151      	bne.n	80108d6 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8010832:	2300      	movs	r3, #0
 8010834:	73fb      	strb	r3, [r7, #15]
 8010836:	e00d      	b.n	8010854 <USER_SPI_initialize+0xa0>
 8010838:	7bfc      	ldrb	r4, [r7, #15]
 801083a:	20ff      	movs	r0, #255	; 0xff
 801083c:	f7ff fe54 	bl	80104e8 <xchg_spi>
 8010840:	4603      	mov	r3, r0
 8010842:	461a      	mov	r2, r3
 8010844:	f107 0310 	add.w	r3, r7, #16
 8010848:	4423      	add	r3, r4
 801084a:	f803 2c08 	strb.w	r2, [r3, #-8]
 801084e:	7bfb      	ldrb	r3, [r7, #15]
 8010850:	3301      	adds	r3, #1
 8010852:	73fb      	strb	r3, [r7, #15]
 8010854:	7bfb      	ldrb	r3, [r7, #15]
 8010856:	2b03      	cmp	r3, #3
 8010858:	d9ee      	bls.n	8010838 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 801085a:	7abb      	ldrb	r3, [r7, #10]
 801085c:	2b01      	cmp	r3, #1
 801085e:	d167      	bne.n	8010930 <USER_SPI_initialize+0x17c>
 8010860:	7afb      	ldrb	r3, [r7, #11]
 8010862:	2baa      	cmp	r3, #170	; 0xaa
 8010864:	d164      	bne.n	8010930 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8010866:	bf00      	nop
 8010868:	f7ff fe28 	bl	80104bc <SPI_Timer_Status>
 801086c:	4603      	mov	r3, r0
 801086e:	2b00      	cmp	r3, #0
 8010870:	d007      	beq.n	8010882 <USER_SPI_initialize+0xce>
 8010872:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8010876:	20a9      	movs	r0, #169	; 0xa9
 8010878:	f7ff ff2d 	bl	80106d6 <send_cmd>
 801087c:	4603      	mov	r3, r0
 801087e:	2b00      	cmp	r3, #0
 8010880:	d1f2      	bne.n	8010868 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8010882:	f7ff fe1b 	bl	80104bc <SPI_Timer_Status>
 8010886:	4603      	mov	r3, r0
 8010888:	2b00      	cmp	r3, #0
 801088a:	d051      	beq.n	8010930 <USER_SPI_initialize+0x17c>
 801088c:	2100      	movs	r1, #0
 801088e:	203a      	movs	r0, #58	; 0x3a
 8010890:	f7ff ff21 	bl	80106d6 <send_cmd>
 8010894:	4603      	mov	r3, r0
 8010896:	2b00      	cmp	r3, #0
 8010898:	d14a      	bne.n	8010930 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 801089a:	2300      	movs	r3, #0
 801089c:	73fb      	strb	r3, [r7, #15]
 801089e:	e00d      	b.n	80108bc <USER_SPI_initialize+0x108>
 80108a0:	7bfc      	ldrb	r4, [r7, #15]
 80108a2:	20ff      	movs	r0, #255	; 0xff
 80108a4:	f7ff fe20 	bl	80104e8 <xchg_spi>
 80108a8:	4603      	mov	r3, r0
 80108aa:	461a      	mov	r2, r3
 80108ac:	f107 0310 	add.w	r3, r7, #16
 80108b0:	4423      	add	r3, r4
 80108b2:	f803 2c08 	strb.w	r2, [r3, #-8]
 80108b6:	7bfb      	ldrb	r3, [r7, #15]
 80108b8:	3301      	adds	r3, #1
 80108ba:	73fb      	strb	r3, [r7, #15]
 80108bc:	7bfb      	ldrb	r3, [r7, #15]
 80108be:	2b03      	cmp	r3, #3
 80108c0:	d9ee      	bls.n	80108a0 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80108c2:	7a3b      	ldrb	r3, [r7, #8]
 80108c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d001      	beq.n	80108d0 <USER_SPI_initialize+0x11c>
 80108cc:	230c      	movs	r3, #12
 80108ce:	e000      	b.n	80108d2 <USER_SPI_initialize+0x11e>
 80108d0:	2304      	movs	r3, #4
 80108d2:	737b      	strb	r3, [r7, #13]
 80108d4:	e02c      	b.n	8010930 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80108d6:	2100      	movs	r1, #0
 80108d8:	20a9      	movs	r0, #169	; 0xa9
 80108da:	f7ff fefc 	bl	80106d6 <send_cmd>
 80108de:	4603      	mov	r3, r0
 80108e0:	2b01      	cmp	r3, #1
 80108e2:	d804      	bhi.n	80108ee <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80108e4:	2302      	movs	r3, #2
 80108e6:	737b      	strb	r3, [r7, #13]
 80108e8:	23a9      	movs	r3, #169	; 0xa9
 80108ea:	73bb      	strb	r3, [r7, #14]
 80108ec:	e003      	b.n	80108f6 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80108ee:	2301      	movs	r3, #1
 80108f0:	737b      	strb	r3, [r7, #13]
 80108f2:	2301      	movs	r3, #1
 80108f4:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80108f6:	bf00      	nop
 80108f8:	f7ff fde0 	bl	80104bc <SPI_Timer_Status>
 80108fc:	4603      	mov	r3, r0
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d007      	beq.n	8010912 <USER_SPI_initialize+0x15e>
 8010902:	7bbb      	ldrb	r3, [r7, #14]
 8010904:	2100      	movs	r1, #0
 8010906:	4618      	mov	r0, r3
 8010908:	f7ff fee5 	bl	80106d6 <send_cmd>
 801090c:	4603      	mov	r3, r0
 801090e:	2b00      	cmp	r3, #0
 8010910:	d1f2      	bne.n	80108f8 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8010912:	f7ff fdd3 	bl	80104bc <SPI_Timer_Status>
 8010916:	4603      	mov	r3, r0
 8010918:	2b00      	cmp	r3, #0
 801091a:	d007      	beq.n	801092c <USER_SPI_initialize+0x178>
 801091c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010920:	2010      	movs	r0, #16
 8010922:	f7ff fed8 	bl	80106d6 <send_cmd>
 8010926:	4603      	mov	r3, r0
 8010928:	2b00      	cmp	r3, #0
 801092a:	d001      	beq.n	8010930 <USER_SPI_initialize+0x17c>
				ty = 0;
 801092c:	2300      	movs	r3, #0
 801092e:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8010930:	4a14      	ldr	r2, [pc, #80]	; (8010984 <USER_SPI_initialize+0x1d0>)
 8010932:	7b7b      	ldrb	r3, [r7, #13]
 8010934:	7013      	strb	r3, [r2, #0]
	despiselect();
 8010936:	f7ff fe47 	bl	80105c8 <despiselect>

	if (ty) {			/* OK */
 801093a:	7b7b      	ldrb	r3, [r7, #13]
 801093c:	2b00      	cmp	r3, #0
 801093e:	d012      	beq.n	8010966 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8010940:	4b0f      	ldr	r3, [pc, #60]	; (8010980 <USER_SPI_initialize+0x1cc>)
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 801094a:	4b0d      	ldr	r3, [pc, #52]	; (8010980 <USER_SPI_initialize+0x1cc>)
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	f042 0218 	orr.w	r2, r2, #24
 8010952:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8010954:	4b09      	ldr	r3, [pc, #36]	; (801097c <USER_SPI_initialize+0x1c8>)
 8010956:	781b      	ldrb	r3, [r3, #0]
 8010958:	b2db      	uxtb	r3, r3
 801095a:	f023 0301 	bic.w	r3, r3, #1
 801095e:	b2da      	uxtb	r2, r3
 8010960:	4b06      	ldr	r3, [pc, #24]	; (801097c <USER_SPI_initialize+0x1c8>)
 8010962:	701a      	strb	r2, [r3, #0]
 8010964:	e002      	b.n	801096c <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8010966:	4b05      	ldr	r3, [pc, #20]	; (801097c <USER_SPI_initialize+0x1c8>)
 8010968:	2201      	movs	r2, #1
 801096a:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 801096c:	4b03      	ldr	r3, [pc, #12]	; (801097c <USER_SPI_initialize+0x1c8>)
 801096e:	781b      	ldrb	r3, [r3, #0]
 8010970:	b2db      	uxtb	r3, r3
}
 8010972:	4618      	mov	r0, r3
 8010974:	3714      	adds	r7, #20
 8010976:	46bd      	mov	sp, r7
 8010978:	bd90      	pop	{r4, r7, pc}
 801097a:	bf00      	nop
 801097c:	20000074 	.word	0x20000074
 8010980:	20005fbc 	.word	0x20005fbc
 8010984:	20000840 	.word	0x20000840

08010988 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8010988:	b480      	push	{r7}
 801098a:	b083      	sub	sp, #12
 801098c:	af00      	add	r7, sp, #0
 801098e:	4603      	mov	r3, r0
 8010990:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8010992:	79fb      	ldrb	r3, [r7, #7]
 8010994:	2b00      	cmp	r3, #0
 8010996:	d001      	beq.n	801099c <USER_SPI_status+0x14>
 8010998:	2301      	movs	r3, #1
 801099a:	e002      	b.n	80109a2 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 801099c:	4b04      	ldr	r3, [pc, #16]	; (80109b0 <USER_SPI_status+0x28>)
 801099e:	781b      	ldrb	r3, [r3, #0]
 80109a0:	b2db      	uxtb	r3, r3
}
 80109a2:	4618      	mov	r0, r3
 80109a4:	370c      	adds	r7, #12
 80109a6:	46bd      	mov	sp, r7
 80109a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ac:	4770      	bx	lr
 80109ae:	bf00      	nop
 80109b0:	20000074 	.word	0x20000074

080109b4 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80109b4:	b580      	push	{r7, lr}
 80109b6:	b084      	sub	sp, #16
 80109b8:	af00      	add	r7, sp, #0
 80109ba:	60b9      	str	r1, [r7, #8]
 80109bc:	607a      	str	r2, [r7, #4]
 80109be:	603b      	str	r3, [r7, #0]
 80109c0:	4603      	mov	r3, r0
 80109c2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80109c4:	7bfb      	ldrb	r3, [r7, #15]
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d102      	bne.n	80109d0 <USER_SPI_read+0x1c>
 80109ca:	683b      	ldr	r3, [r7, #0]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d101      	bne.n	80109d4 <USER_SPI_read+0x20>
 80109d0:	2304      	movs	r3, #4
 80109d2:	e04d      	b.n	8010a70 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80109d4:	4b28      	ldr	r3, [pc, #160]	; (8010a78 <USER_SPI_read+0xc4>)
 80109d6:	781b      	ldrb	r3, [r3, #0]
 80109d8:	b2db      	uxtb	r3, r3
 80109da:	f003 0301 	and.w	r3, r3, #1
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d001      	beq.n	80109e6 <USER_SPI_read+0x32>
 80109e2:	2303      	movs	r3, #3
 80109e4:	e044      	b.n	8010a70 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80109e6:	4b25      	ldr	r3, [pc, #148]	; (8010a7c <USER_SPI_read+0xc8>)
 80109e8:	781b      	ldrb	r3, [r3, #0]
 80109ea:	f003 0308 	and.w	r3, r3, #8
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	d102      	bne.n	80109f8 <USER_SPI_read+0x44>
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	025b      	lsls	r3, r3, #9
 80109f6:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80109f8:	683b      	ldr	r3, [r7, #0]
 80109fa:	2b01      	cmp	r3, #1
 80109fc:	d111      	bne.n	8010a22 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80109fe:	6879      	ldr	r1, [r7, #4]
 8010a00:	2011      	movs	r0, #17
 8010a02:	f7ff fe68 	bl	80106d6 <send_cmd>
 8010a06:	4603      	mov	r3, r0
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d129      	bne.n	8010a60 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8010a0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010a10:	68b8      	ldr	r0, [r7, #8]
 8010a12:	f7ff fe05 	bl	8010620 <rcvr_datablock>
 8010a16:	4603      	mov	r3, r0
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d021      	beq.n	8010a60 <USER_SPI_read+0xac>
			count = 0;
 8010a1c:	2300      	movs	r3, #0
 8010a1e:	603b      	str	r3, [r7, #0]
 8010a20:	e01e      	b.n	8010a60 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8010a22:	6879      	ldr	r1, [r7, #4]
 8010a24:	2012      	movs	r0, #18
 8010a26:	f7ff fe56 	bl	80106d6 <send_cmd>
 8010a2a:	4603      	mov	r3, r0
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d117      	bne.n	8010a60 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8010a30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010a34:	68b8      	ldr	r0, [r7, #8]
 8010a36:	f7ff fdf3 	bl	8010620 <rcvr_datablock>
 8010a3a:	4603      	mov	r3, r0
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d00a      	beq.n	8010a56 <USER_SPI_read+0xa2>
				buff += 512;
 8010a40:	68bb      	ldr	r3, [r7, #8]
 8010a42:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8010a46:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8010a48:	683b      	ldr	r3, [r7, #0]
 8010a4a:	3b01      	subs	r3, #1
 8010a4c:	603b      	str	r3, [r7, #0]
 8010a4e:	683b      	ldr	r3, [r7, #0]
 8010a50:	2b00      	cmp	r3, #0
 8010a52:	d1ed      	bne.n	8010a30 <USER_SPI_read+0x7c>
 8010a54:	e000      	b.n	8010a58 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8010a56:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8010a58:	2100      	movs	r1, #0
 8010a5a:	200c      	movs	r0, #12
 8010a5c:	f7ff fe3b 	bl	80106d6 <send_cmd>
		}
	}
	despiselect();
 8010a60:	f7ff fdb2 	bl	80105c8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8010a64:	683b      	ldr	r3, [r7, #0]
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	bf14      	ite	ne
 8010a6a:	2301      	movne	r3, #1
 8010a6c:	2300      	moveq	r3, #0
 8010a6e:	b2db      	uxtb	r3, r3
}
 8010a70:	4618      	mov	r0, r3
 8010a72:	3710      	adds	r7, #16
 8010a74:	46bd      	mov	sp, r7
 8010a76:	bd80      	pop	{r7, pc}
 8010a78:	20000074 	.word	0x20000074
 8010a7c:	20000840 	.word	0x20000840

08010a80 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8010a80:	b580      	push	{r7, lr}
 8010a82:	b084      	sub	sp, #16
 8010a84:	af00      	add	r7, sp, #0
 8010a86:	60b9      	str	r1, [r7, #8]
 8010a88:	607a      	str	r2, [r7, #4]
 8010a8a:	603b      	str	r3, [r7, #0]
 8010a8c:	4603      	mov	r3, r0
 8010a8e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8010a90:	7bfb      	ldrb	r3, [r7, #15]
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d102      	bne.n	8010a9c <USER_SPI_write+0x1c>
 8010a96:	683b      	ldr	r3, [r7, #0]
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d101      	bne.n	8010aa0 <USER_SPI_write+0x20>
 8010a9c:	2304      	movs	r3, #4
 8010a9e:	e063      	b.n	8010b68 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8010aa0:	4b33      	ldr	r3, [pc, #204]	; (8010b70 <USER_SPI_write+0xf0>)
 8010aa2:	781b      	ldrb	r3, [r3, #0]
 8010aa4:	b2db      	uxtb	r3, r3
 8010aa6:	f003 0301 	and.w	r3, r3, #1
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d001      	beq.n	8010ab2 <USER_SPI_write+0x32>
 8010aae:	2303      	movs	r3, #3
 8010ab0:	e05a      	b.n	8010b68 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8010ab2:	4b2f      	ldr	r3, [pc, #188]	; (8010b70 <USER_SPI_write+0xf0>)
 8010ab4:	781b      	ldrb	r3, [r3, #0]
 8010ab6:	b2db      	uxtb	r3, r3
 8010ab8:	f003 0304 	and.w	r3, r3, #4
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d001      	beq.n	8010ac4 <USER_SPI_write+0x44>
 8010ac0:	2302      	movs	r3, #2
 8010ac2:	e051      	b.n	8010b68 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8010ac4:	4b2b      	ldr	r3, [pc, #172]	; (8010b74 <USER_SPI_write+0xf4>)
 8010ac6:	781b      	ldrb	r3, [r3, #0]
 8010ac8:	f003 0308 	and.w	r3, r3, #8
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d102      	bne.n	8010ad6 <USER_SPI_write+0x56>
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	025b      	lsls	r3, r3, #9
 8010ad4:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8010ad6:	683b      	ldr	r3, [r7, #0]
 8010ad8:	2b01      	cmp	r3, #1
 8010ada:	d110      	bne.n	8010afe <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8010adc:	6879      	ldr	r1, [r7, #4]
 8010ade:	2018      	movs	r0, #24
 8010ae0:	f7ff fdf9 	bl	80106d6 <send_cmd>
 8010ae4:	4603      	mov	r3, r0
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d136      	bne.n	8010b58 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8010aea:	21fe      	movs	r1, #254	; 0xfe
 8010aec:	68b8      	ldr	r0, [r7, #8]
 8010aee:	f7ff fdc0 	bl	8010672 <xmit_datablock>
 8010af2:	4603      	mov	r3, r0
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d02f      	beq.n	8010b58 <USER_SPI_write+0xd8>
			count = 0;
 8010af8:	2300      	movs	r3, #0
 8010afa:	603b      	str	r3, [r7, #0]
 8010afc:	e02c      	b.n	8010b58 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8010afe:	4b1d      	ldr	r3, [pc, #116]	; (8010b74 <USER_SPI_write+0xf4>)
 8010b00:	781b      	ldrb	r3, [r3, #0]
 8010b02:	f003 0306 	and.w	r3, r3, #6
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d003      	beq.n	8010b12 <USER_SPI_write+0x92>
 8010b0a:	6839      	ldr	r1, [r7, #0]
 8010b0c:	2097      	movs	r0, #151	; 0x97
 8010b0e:	f7ff fde2 	bl	80106d6 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8010b12:	6879      	ldr	r1, [r7, #4]
 8010b14:	2019      	movs	r0, #25
 8010b16:	f7ff fdde 	bl	80106d6 <send_cmd>
 8010b1a:	4603      	mov	r3, r0
 8010b1c:	2b00      	cmp	r3, #0
 8010b1e:	d11b      	bne.n	8010b58 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8010b20:	21fc      	movs	r1, #252	; 0xfc
 8010b22:	68b8      	ldr	r0, [r7, #8]
 8010b24:	f7ff fda5 	bl	8010672 <xmit_datablock>
 8010b28:	4603      	mov	r3, r0
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d00a      	beq.n	8010b44 <USER_SPI_write+0xc4>
				buff += 512;
 8010b2e:	68bb      	ldr	r3, [r7, #8]
 8010b30:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8010b34:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8010b36:	683b      	ldr	r3, [r7, #0]
 8010b38:	3b01      	subs	r3, #1
 8010b3a:	603b      	str	r3, [r7, #0]
 8010b3c:	683b      	ldr	r3, [r7, #0]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d1ee      	bne.n	8010b20 <USER_SPI_write+0xa0>
 8010b42:	e000      	b.n	8010b46 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8010b44:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8010b46:	21fd      	movs	r1, #253	; 0xfd
 8010b48:	2000      	movs	r0, #0
 8010b4a:	f7ff fd92 	bl	8010672 <xmit_datablock>
 8010b4e:	4603      	mov	r3, r0
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d101      	bne.n	8010b58 <USER_SPI_write+0xd8>
 8010b54:	2301      	movs	r3, #1
 8010b56:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8010b58:	f7ff fd36 	bl	80105c8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8010b5c:	683b      	ldr	r3, [r7, #0]
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	bf14      	ite	ne
 8010b62:	2301      	movne	r3, #1
 8010b64:	2300      	moveq	r3, #0
 8010b66:	b2db      	uxtb	r3, r3
}
 8010b68:	4618      	mov	r0, r3
 8010b6a:	3710      	adds	r7, #16
 8010b6c:	46bd      	mov	sp, r7
 8010b6e:	bd80      	pop	{r7, pc}
 8010b70:	20000074 	.word	0x20000074
 8010b74:	20000840 	.word	0x20000840

08010b78 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b08c      	sub	sp, #48	; 0x30
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	4603      	mov	r3, r0
 8010b80:	603a      	str	r2, [r7, #0]
 8010b82:	71fb      	strb	r3, [r7, #7]
 8010b84:	460b      	mov	r3, r1
 8010b86:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8010b88:	79fb      	ldrb	r3, [r7, #7]
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d001      	beq.n	8010b92 <USER_SPI_ioctl+0x1a>
 8010b8e:	2304      	movs	r3, #4
 8010b90:	e15a      	b.n	8010e48 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8010b92:	4baf      	ldr	r3, [pc, #700]	; (8010e50 <USER_SPI_ioctl+0x2d8>)
 8010b94:	781b      	ldrb	r3, [r3, #0]
 8010b96:	b2db      	uxtb	r3, r3
 8010b98:	f003 0301 	and.w	r3, r3, #1
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d001      	beq.n	8010ba4 <USER_SPI_ioctl+0x2c>
 8010ba0:	2303      	movs	r3, #3
 8010ba2:	e151      	b.n	8010e48 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8010ba4:	2301      	movs	r3, #1
 8010ba6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8010baa:	79bb      	ldrb	r3, [r7, #6]
 8010bac:	2b04      	cmp	r3, #4
 8010bae:	f200 8136 	bhi.w	8010e1e <USER_SPI_ioctl+0x2a6>
 8010bb2:	a201      	add	r2, pc, #4	; (adr r2, 8010bb8 <USER_SPI_ioctl+0x40>)
 8010bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bb8:	08010bcd 	.word	0x08010bcd
 8010bbc:	08010be1 	.word	0x08010be1
 8010bc0:	08010e1f 	.word	0x08010e1f
 8010bc4:	08010c8d 	.word	0x08010c8d
 8010bc8:	08010d83 	.word	0x08010d83
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8010bcc:	f7ff fd0c 	bl	80105e8 <spiselect>
 8010bd0:	4603      	mov	r3, r0
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	f000 8127 	beq.w	8010e26 <USER_SPI_ioctl+0x2ae>
 8010bd8:	2300      	movs	r3, #0
 8010bda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8010bde:	e122      	b.n	8010e26 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8010be0:	2100      	movs	r1, #0
 8010be2:	2009      	movs	r0, #9
 8010be4:	f7ff fd77 	bl	80106d6 <send_cmd>
 8010be8:	4603      	mov	r3, r0
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	f040 811d 	bne.w	8010e2a <USER_SPI_ioctl+0x2b2>
 8010bf0:	f107 030c 	add.w	r3, r7, #12
 8010bf4:	2110      	movs	r1, #16
 8010bf6:	4618      	mov	r0, r3
 8010bf8:	f7ff fd12 	bl	8010620 <rcvr_datablock>
 8010bfc:	4603      	mov	r3, r0
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	f000 8113 	beq.w	8010e2a <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8010c04:	7b3b      	ldrb	r3, [r7, #12]
 8010c06:	099b      	lsrs	r3, r3, #6
 8010c08:	b2db      	uxtb	r3, r3
 8010c0a:	2b01      	cmp	r3, #1
 8010c0c:	d111      	bne.n	8010c32 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8010c0e:	7d7b      	ldrb	r3, [r7, #21]
 8010c10:	461a      	mov	r2, r3
 8010c12:	7d3b      	ldrb	r3, [r7, #20]
 8010c14:	021b      	lsls	r3, r3, #8
 8010c16:	4413      	add	r3, r2
 8010c18:	461a      	mov	r2, r3
 8010c1a:	7cfb      	ldrb	r3, [r7, #19]
 8010c1c:	041b      	lsls	r3, r3, #16
 8010c1e:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8010c22:	4413      	add	r3, r2
 8010c24:	3301      	adds	r3, #1
 8010c26:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8010c28:	69fb      	ldr	r3, [r7, #28]
 8010c2a:	029a      	lsls	r2, r3, #10
 8010c2c:	683b      	ldr	r3, [r7, #0]
 8010c2e:	601a      	str	r2, [r3, #0]
 8010c30:	e028      	b.n	8010c84 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8010c32:	7c7b      	ldrb	r3, [r7, #17]
 8010c34:	f003 030f 	and.w	r3, r3, #15
 8010c38:	b2da      	uxtb	r2, r3
 8010c3a:	7dbb      	ldrb	r3, [r7, #22]
 8010c3c:	09db      	lsrs	r3, r3, #7
 8010c3e:	b2db      	uxtb	r3, r3
 8010c40:	4413      	add	r3, r2
 8010c42:	b2da      	uxtb	r2, r3
 8010c44:	7d7b      	ldrb	r3, [r7, #21]
 8010c46:	005b      	lsls	r3, r3, #1
 8010c48:	b2db      	uxtb	r3, r3
 8010c4a:	f003 0306 	and.w	r3, r3, #6
 8010c4e:	b2db      	uxtb	r3, r3
 8010c50:	4413      	add	r3, r2
 8010c52:	b2db      	uxtb	r3, r3
 8010c54:	3302      	adds	r3, #2
 8010c56:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8010c5a:	7d3b      	ldrb	r3, [r7, #20]
 8010c5c:	099b      	lsrs	r3, r3, #6
 8010c5e:	b2db      	uxtb	r3, r3
 8010c60:	461a      	mov	r2, r3
 8010c62:	7cfb      	ldrb	r3, [r7, #19]
 8010c64:	009b      	lsls	r3, r3, #2
 8010c66:	441a      	add	r2, r3
 8010c68:	7cbb      	ldrb	r3, [r7, #18]
 8010c6a:	029b      	lsls	r3, r3, #10
 8010c6c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8010c70:	4413      	add	r3, r2
 8010c72:	3301      	adds	r3, #1
 8010c74:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8010c76:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010c7a:	3b09      	subs	r3, #9
 8010c7c:	69fa      	ldr	r2, [r7, #28]
 8010c7e:	409a      	lsls	r2, r3
 8010c80:	683b      	ldr	r3, [r7, #0]
 8010c82:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8010c84:	2300      	movs	r3, #0
 8010c86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8010c8a:	e0ce      	b.n	8010e2a <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8010c8c:	4b71      	ldr	r3, [pc, #452]	; (8010e54 <USER_SPI_ioctl+0x2dc>)
 8010c8e:	781b      	ldrb	r3, [r3, #0]
 8010c90:	f003 0304 	and.w	r3, r3, #4
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d031      	beq.n	8010cfc <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8010c98:	2100      	movs	r1, #0
 8010c9a:	208d      	movs	r0, #141	; 0x8d
 8010c9c:	f7ff fd1b 	bl	80106d6 <send_cmd>
 8010ca0:	4603      	mov	r3, r0
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	f040 80c3 	bne.w	8010e2e <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8010ca8:	20ff      	movs	r0, #255	; 0xff
 8010caa:	f7ff fc1d 	bl	80104e8 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8010cae:	f107 030c 	add.w	r3, r7, #12
 8010cb2:	2110      	movs	r1, #16
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	f7ff fcb3 	bl	8010620 <rcvr_datablock>
 8010cba:	4603      	mov	r3, r0
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	f000 80b6 	beq.w	8010e2e <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8010cc2:	2330      	movs	r3, #48	; 0x30
 8010cc4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8010cc8:	e007      	b.n	8010cda <USER_SPI_ioctl+0x162>
 8010cca:	20ff      	movs	r0, #255	; 0xff
 8010ccc:	f7ff fc0c 	bl	80104e8 <xchg_spi>
 8010cd0:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010cd4:	3b01      	subs	r3, #1
 8010cd6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8010cda:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	d1f3      	bne.n	8010cca <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8010ce2:	7dbb      	ldrb	r3, [r7, #22]
 8010ce4:	091b      	lsrs	r3, r3, #4
 8010ce6:	b2db      	uxtb	r3, r3
 8010ce8:	461a      	mov	r2, r3
 8010cea:	2310      	movs	r3, #16
 8010cec:	fa03 f202 	lsl.w	r2, r3, r2
 8010cf0:	683b      	ldr	r3, [r7, #0]
 8010cf2:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8010cf4:	2300      	movs	r3, #0
 8010cf6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8010cfa:	e098      	b.n	8010e2e <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8010cfc:	2100      	movs	r1, #0
 8010cfe:	2009      	movs	r0, #9
 8010d00:	f7ff fce9 	bl	80106d6 <send_cmd>
 8010d04:	4603      	mov	r3, r0
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	f040 8091 	bne.w	8010e2e <USER_SPI_ioctl+0x2b6>
 8010d0c:	f107 030c 	add.w	r3, r7, #12
 8010d10:	2110      	movs	r1, #16
 8010d12:	4618      	mov	r0, r3
 8010d14:	f7ff fc84 	bl	8010620 <rcvr_datablock>
 8010d18:	4603      	mov	r3, r0
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	f000 8087 	beq.w	8010e2e <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8010d20:	4b4c      	ldr	r3, [pc, #304]	; (8010e54 <USER_SPI_ioctl+0x2dc>)
 8010d22:	781b      	ldrb	r3, [r3, #0]
 8010d24:	f003 0302 	and.w	r3, r3, #2
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d012      	beq.n	8010d52 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8010d2c:	7dbb      	ldrb	r3, [r7, #22]
 8010d2e:	005b      	lsls	r3, r3, #1
 8010d30:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8010d34:	7dfa      	ldrb	r2, [r7, #23]
 8010d36:	09d2      	lsrs	r2, r2, #7
 8010d38:	b2d2      	uxtb	r2, r2
 8010d3a:	4413      	add	r3, r2
 8010d3c:	1c5a      	adds	r2, r3, #1
 8010d3e:	7e7b      	ldrb	r3, [r7, #25]
 8010d40:	099b      	lsrs	r3, r3, #6
 8010d42:	b2db      	uxtb	r3, r3
 8010d44:	3b01      	subs	r3, #1
 8010d46:	fa02 f303 	lsl.w	r3, r2, r3
 8010d4a:	461a      	mov	r2, r3
 8010d4c:	683b      	ldr	r3, [r7, #0]
 8010d4e:	601a      	str	r2, [r3, #0]
 8010d50:	e013      	b.n	8010d7a <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8010d52:	7dbb      	ldrb	r3, [r7, #22]
 8010d54:	109b      	asrs	r3, r3, #2
 8010d56:	b29b      	uxth	r3, r3
 8010d58:	f003 031f 	and.w	r3, r3, #31
 8010d5c:	3301      	adds	r3, #1
 8010d5e:	7dfa      	ldrb	r2, [r7, #23]
 8010d60:	00d2      	lsls	r2, r2, #3
 8010d62:	f002 0218 	and.w	r2, r2, #24
 8010d66:	7df9      	ldrb	r1, [r7, #23]
 8010d68:	0949      	lsrs	r1, r1, #5
 8010d6a:	b2c9      	uxtb	r1, r1
 8010d6c:	440a      	add	r2, r1
 8010d6e:	3201      	adds	r2, #1
 8010d70:	fb02 f303 	mul.w	r3, r2, r3
 8010d74:	461a      	mov	r2, r3
 8010d76:	683b      	ldr	r3, [r7, #0]
 8010d78:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8010d7a:	2300      	movs	r3, #0
 8010d7c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8010d80:	e055      	b.n	8010e2e <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8010d82:	4b34      	ldr	r3, [pc, #208]	; (8010e54 <USER_SPI_ioctl+0x2dc>)
 8010d84:	781b      	ldrb	r3, [r3, #0]
 8010d86:	f003 0306 	and.w	r3, r3, #6
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	d051      	beq.n	8010e32 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8010d8e:	f107 020c 	add.w	r2, r7, #12
 8010d92:	79fb      	ldrb	r3, [r7, #7]
 8010d94:	210b      	movs	r1, #11
 8010d96:	4618      	mov	r0, r3
 8010d98:	f7ff feee 	bl	8010b78 <USER_SPI_ioctl>
 8010d9c:	4603      	mov	r3, r0
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d149      	bne.n	8010e36 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8010da2:	7b3b      	ldrb	r3, [r7, #12]
 8010da4:	099b      	lsrs	r3, r3, #6
 8010da6:	b2db      	uxtb	r3, r3
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d104      	bne.n	8010db6 <USER_SPI_ioctl+0x23e>
 8010dac:	7dbb      	ldrb	r3, [r7, #22]
 8010dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d041      	beq.n	8010e3a <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8010db6:	683b      	ldr	r3, [r7, #0]
 8010db8:	623b      	str	r3, [r7, #32]
 8010dba:	6a3b      	ldr	r3, [r7, #32]
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	62bb      	str	r3, [r7, #40]	; 0x28
 8010dc0:	6a3b      	ldr	r3, [r7, #32]
 8010dc2:	685b      	ldr	r3, [r3, #4]
 8010dc4:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8010dc6:	4b23      	ldr	r3, [pc, #140]	; (8010e54 <USER_SPI_ioctl+0x2dc>)
 8010dc8:	781b      	ldrb	r3, [r3, #0]
 8010dca:	f003 0308 	and.w	r3, r3, #8
 8010dce:	2b00      	cmp	r3, #0
 8010dd0:	d105      	bne.n	8010dde <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8010dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dd4:	025b      	lsls	r3, r3, #9
 8010dd6:	62bb      	str	r3, [r7, #40]	; 0x28
 8010dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dda:	025b      	lsls	r3, r3, #9
 8010ddc:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8010dde:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010de0:	2020      	movs	r0, #32
 8010de2:	f7ff fc78 	bl	80106d6 <send_cmd>
 8010de6:	4603      	mov	r3, r0
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d128      	bne.n	8010e3e <USER_SPI_ioctl+0x2c6>
 8010dec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010dee:	2021      	movs	r0, #33	; 0x21
 8010df0:	f7ff fc71 	bl	80106d6 <send_cmd>
 8010df4:	4603      	mov	r3, r0
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d121      	bne.n	8010e3e <USER_SPI_ioctl+0x2c6>
 8010dfa:	2100      	movs	r1, #0
 8010dfc:	2026      	movs	r0, #38	; 0x26
 8010dfe:	f7ff fc6a 	bl	80106d6 <send_cmd>
 8010e02:	4603      	mov	r3, r0
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d11a      	bne.n	8010e3e <USER_SPI_ioctl+0x2c6>
 8010e08:	f247 5030 	movw	r0, #30000	; 0x7530
 8010e0c:	f7ff fbb9 	bl	8010582 <wait_ready>
 8010e10:	4603      	mov	r3, r0
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d013      	beq.n	8010e3e <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8010e16:	2300      	movs	r3, #0
 8010e18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8010e1c:	e00f      	b.n	8010e3e <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8010e1e:	2304      	movs	r3, #4
 8010e20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8010e24:	e00c      	b.n	8010e40 <USER_SPI_ioctl+0x2c8>
		break;
 8010e26:	bf00      	nop
 8010e28:	e00a      	b.n	8010e40 <USER_SPI_ioctl+0x2c8>
		break;
 8010e2a:	bf00      	nop
 8010e2c:	e008      	b.n	8010e40 <USER_SPI_ioctl+0x2c8>
		break;
 8010e2e:	bf00      	nop
 8010e30:	e006      	b.n	8010e40 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8010e32:	bf00      	nop
 8010e34:	e004      	b.n	8010e40 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8010e36:	bf00      	nop
 8010e38:	e002      	b.n	8010e40 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8010e3a:	bf00      	nop
 8010e3c:	e000      	b.n	8010e40 <USER_SPI_ioctl+0x2c8>
		break;
 8010e3e:	bf00      	nop
	}

	despiselect();
 8010e40:	f7ff fbc2 	bl	80105c8 <despiselect>

	return res;
 8010e44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8010e48:	4618      	mov	r0, r3
 8010e4a:	3730      	adds	r7, #48	; 0x30
 8010e4c:	46bd      	mov	sp, r7
 8010e4e:	bd80      	pop	{r7, pc}
 8010e50:	20000074 	.word	0x20000074
 8010e54:	20000840 	.word	0x20000840

08010e58 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010e58:	b580      	push	{r7, lr}
 8010e5a:	b084      	sub	sp, #16
 8010e5c:	af00      	add	r7, sp, #0
 8010e5e:	6078      	str	r0, [r7, #4]
 8010e60:	460b      	mov	r3, r1
 8010e62:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8010e64:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8010e68:	f008 fb6e 	bl	8019548 <USBD_static_malloc>
 8010e6c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8010e6e:	68fb      	ldr	r3, [r7, #12]
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d105      	bne.n	8010e80 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	2200      	movs	r2, #0
 8010e78:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8010e7c:	2302      	movs	r3, #2
 8010e7e:	e066      	b.n	8010f4e <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	68fa      	ldr	r2, [r7, #12]
 8010e84:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	7c1b      	ldrb	r3, [r3, #16]
 8010e8c:	2b00      	cmp	r3, #0
 8010e8e:	d119      	bne.n	8010ec4 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010e90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010e94:	2202      	movs	r2, #2
 8010e96:	2181      	movs	r1, #129	; 0x81
 8010e98:	6878      	ldr	r0, [r7, #4]
 8010e9a:	f008 fa32 	bl	8019302 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	2201      	movs	r2, #1
 8010ea2:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010ea4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010ea8:	2202      	movs	r2, #2
 8010eaa:	2101      	movs	r1, #1
 8010eac:	6878      	ldr	r0, [r7, #4]
 8010eae:	f008 fa28 	bl	8019302 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	2201      	movs	r2, #1
 8010eb6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	2210      	movs	r2, #16
 8010ebe:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8010ec2:	e016      	b.n	8010ef2 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8010ec4:	2340      	movs	r3, #64	; 0x40
 8010ec6:	2202      	movs	r2, #2
 8010ec8:	2181      	movs	r1, #129	; 0x81
 8010eca:	6878      	ldr	r0, [r7, #4]
 8010ecc:	f008 fa19 	bl	8019302 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	2201      	movs	r2, #1
 8010ed4:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8010ed6:	2340      	movs	r3, #64	; 0x40
 8010ed8:	2202      	movs	r2, #2
 8010eda:	2101      	movs	r1, #1
 8010edc:	6878      	ldr	r0, [r7, #4]
 8010ede:	f008 fa10 	bl	8019302 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	2201      	movs	r2, #1
 8010ee6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	2210      	movs	r2, #16
 8010eee:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8010ef2:	2308      	movs	r3, #8
 8010ef4:	2203      	movs	r2, #3
 8010ef6:	2182      	movs	r1, #130	; 0x82
 8010ef8:	6878      	ldr	r0, [r7, #4]
 8010efa:	f008 fa02 	bl	8019302 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	2201      	movs	r2, #1
 8010f02:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	2200      	movs	r2, #0
 8010f14:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8010f18:	68fb      	ldr	r3, [r7, #12]
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	7c1b      	ldrb	r3, [r3, #16]
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d109      	bne.n	8010f3c <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010f2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8010f32:	2101      	movs	r1, #1
 8010f34:	6878      	ldr	r0, [r7, #4]
 8010f36:	f008 fad3 	bl	80194e0 <USBD_LL_PrepareReceive>
 8010f3a:	e007      	b.n	8010f4c <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8010f42:	2340      	movs	r3, #64	; 0x40
 8010f44:	2101      	movs	r1, #1
 8010f46:	6878      	ldr	r0, [r7, #4]
 8010f48:	f008 faca 	bl	80194e0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010f4c:	2300      	movs	r3, #0
}
 8010f4e:	4618      	mov	r0, r3
 8010f50:	3710      	adds	r7, #16
 8010f52:	46bd      	mov	sp, r7
 8010f54:	bd80      	pop	{r7, pc}

08010f56 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010f56:	b580      	push	{r7, lr}
 8010f58:	b082      	sub	sp, #8
 8010f5a:	af00      	add	r7, sp, #0
 8010f5c:	6078      	str	r0, [r7, #4]
 8010f5e:	460b      	mov	r3, r1
 8010f60:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8010f62:	2181      	movs	r1, #129	; 0x81
 8010f64:	6878      	ldr	r0, [r7, #4]
 8010f66:	f008 f9f2 	bl	801934e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	2200      	movs	r2, #0
 8010f6e:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8010f70:	2101      	movs	r1, #1
 8010f72:	6878      	ldr	r0, [r7, #4]
 8010f74:	f008 f9eb 	bl	801934e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8010f80:	2182      	movs	r1, #130	; 0x82
 8010f82:	6878      	ldr	r0, [r7, #4]
 8010f84:	f008 f9e3 	bl	801934e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	2200      	movs	r2, #0
 8010f8c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	2200      	movs	r2, #0
 8010f94:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d00e      	beq.n	8010fc0 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8010fa8:	685b      	ldr	r3, [r3, #4]
 8010faa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8010fac:	687b      	ldr	r3, [r7, #4]
 8010fae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010fb2:	4618      	mov	r0, r3
 8010fb4:	f008 fad6 	bl	8019564 <USBD_static_free>
    pdev->pClassData = NULL;
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	2200      	movs	r2, #0
 8010fbc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8010fc0:	2300      	movs	r3, #0
}
 8010fc2:	4618      	mov	r0, r3
 8010fc4:	3708      	adds	r7, #8
 8010fc6:	46bd      	mov	sp, r7
 8010fc8:	bd80      	pop	{r7, pc}
	...

08010fcc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8010fcc:	b580      	push	{r7, lr}
 8010fce:	b086      	sub	sp, #24
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	6078      	str	r0, [r7, #4]
 8010fd4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010fdc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8010fde:	2300      	movs	r3, #0
 8010fe0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8010fe2:	2300      	movs	r3, #0
 8010fe4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8010fe6:	2300      	movs	r3, #0
 8010fe8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8010fea:	693b      	ldr	r3, [r7, #16]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d101      	bne.n	8010ff4 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8010ff0:	2303      	movs	r3, #3
 8010ff2:	e0af      	b.n	8011154 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010ff4:	683b      	ldr	r3, [r7, #0]
 8010ff6:	781b      	ldrb	r3, [r3, #0]
 8010ff8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d03f      	beq.n	8011080 <USBD_CDC_Setup+0xb4>
 8011000:	2b20      	cmp	r3, #32
 8011002:	f040 809f 	bne.w	8011144 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8011006:	683b      	ldr	r3, [r7, #0]
 8011008:	88db      	ldrh	r3, [r3, #6]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d02e      	beq.n	801106c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801100e:	683b      	ldr	r3, [r7, #0]
 8011010:	781b      	ldrb	r3, [r3, #0]
 8011012:	b25b      	sxtb	r3, r3
 8011014:	2b00      	cmp	r3, #0
 8011016:	da16      	bge.n	8011046 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801101e:	689b      	ldr	r3, [r3, #8]
 8011020:	683a      	ldr	r2, [r7, #0]
 8011022:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8011024:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011026:	683a      	ldr	r2, [r7, #0]
 8011028:	88d2      	ldrh	r2, [r2, #6]
 801102a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801102c:	683b      	ldr	r3, [r7, #0]
 801102e:	88db      	ldrh	r3, [r3, #6]
 8011030:	2b07      	cmp	r3, #7
 8011032:	bf28      	it	cs
 8011034:	2307      	movcs	r3, #7
 8011036:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011038:	693b      	ldr	r3, [r7, #16]
 801103a:	89fa      	ldrh	r2, [r7, #14]
 801103c:	4619      	mov	r1, r3
 801103e:	6878      	ldr	r0, [r7, #4]
 8011040:	f001 fae9 	bl	8012616 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8011044:	e085      	b.n	8011152 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8011046:	683b      	ldr	r3, [r7, #0]
 8011048:	785a      	ldrb	r2, [r3, #1]
 801104a:	693b      	ldr	r3, [r7, #16]
 801104c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8011050:	683b      	ldr	r3, [r7, #0]
 8011052:	88db      	ldrh	r3, [r3, #6]
 8011054:	b2da      	uxtb	r2, r3
 8011056:	693b      	ldr	r3, [r7, #16]
 8011058:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 801105c:	6939      	ldr	r1, [r7, #16]
 801105e:	683b      	ldr	r3, [r7, #0]
 8011060:	88db      	ldrh	r3, [r3, #6]
 8011062:	461a      	mov	r2, r3
 8011064:	6878      	ldr	r0, [r7, #4]
 8011066:	f001 fb02 	bl	801266e <USBD_CtlPrepareRx>
      break;
 801106a:	e072      	b.n	8011152 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011072:	689b      	ldr	r3, [r3, #8]
 8011074:	683a      	ldr	r2, [r7, #0]
 8011076:	7850      	ldrb	r0, [r2, #1]
 8011078:	2200      	movs	r2, #0
 801107a:	6839      	ldr	r1, [r7, #0]
 801107c:	4798      	blx	r3
      break;
 801107e:	e068      	b.n	8011152 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011080:	683b      	ldr	r3, [r7, #0]
 8011082:	785b      	ldrb	r3, [r3, #1]
 8011084:	2b0b      	cmp	r3, #11
 8011086:	d852      	bhi.n	801112e <USBD_CDC_Setup+0x162>
 8011088:	a201      	add	r2, pc, #4	; (adr r2, 8011090 <USBD_CDC_Setup+0xc4>)
 801108a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801108e:	bf00      	nop
 8011090:	080110c1 	.word	0x080110c1
 8011094:	0801113d 	.word	0x0801113d
 8011098:	0801112f 	.word	0x0801112f
 801109c:	0801112f 	.word	0x0801112f
 80110a0:	0801112f 	.word	0x0801112f
 80110a4:	0801112f 	.word	0x0801112f
 80110a8:	0801112f 	.word	0x0801112f
 80110ac:	0801112f 	.word	0x0801112f
 80110b0:	0801112f 	.word	0x0801112f
 80110b4:	0801112f 	.word	0x0801112f
 80110b8:	080110eb 	.word	0x080110eb
 80110bc:	08011115 	.word	0x08011115
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80110c6:	b2db      	uxtb	r3, r3
 80110c8:	2b03      	cmp	r3, #3
 80110ca:	d107      	bne.n	80110dc <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80110cc:	f107 030a 	add.w	r3, r7, #10
 80110d0:	2202      	movs	r2, #2
 80110d2:	4619      	mov	r1, r3
 80110d4:	6878      	ldr	r0, [r7, #4]
 80110d6:	f001 fa9e 	bl	8012616 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80110da:	e032      	b.n	8011142 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80110dc:	6839      	ldr	r1, [r7, #0]
 80110de:	6878      	ldr	r0, [r7, #4]
 80110e0:	f001 fa28 	bl	8012534 <USBD_CtlError>
            ret = USBD_FAIL;
 80110e4:	2303      	movs	r3, #3
 80110e6:	75fb      	strb	r3, [r7, #23]
          break;
 80110e8:	e02b      	b.n	8011142 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80110f0:	b2db      	uxtb	r3, r3
 80110f2:	2b03      	cmp	r3, #3
 80110f4:	d107      	bne.n	8011106 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80110f6:	f107 030d 	add.w	r3, r7, #13
 80110fa:	2201      	movs	r2, #1
 80110fc:	4619      	mov	r1, r3
 80110fe:	6878      	ldr	r0, [r7, #4]
 8011100:	f001 fa89 	bl	8012616 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8011104:	e01d      	b.n	8011142 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8011106:	6839      	ldr	r1, [r7, #0]
 8011108:	6878      	ldr	r0, [r7, #4]
 801110a:	f001 fa13 	bl	8012534 <USBD_CtlError>
            ret = USBD_FAIL;
 801110e:	2303      	movs	r3, #3
 8011110:	75fb      	strb	r3, [r7, #23]
          break;
 8011112:	e016      	b.n	8011142 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801111a:	b2db      	uxtb	r3, r3
 801111c:	2b03      	cmp	r3, #3
 801111e:	d00f      	beq.n	8011140 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8011120:	6839      	ldr	r1, [r7, #0]
 8011122:	6878      	ldr	r0, [r7, #4]
 8011124:	f001 fa06 	bl	8012534 <USBD_CtlError>
            ret = USBD_FAIL;
 8011128:	2303      	movs	r3, #3
 801112a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801112c:	e008      	b.n	8011140 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801112e:	6839      	ldr	r1, [r7, #0]
 8011130:	6878      	ldr	r0, [r7, #4]
 8011132:	f001 f9ff 	bl	8012534 <USBD_CtlError>
          ret = USBD_FAIL;
 8011136:	2303      	movs	r3, #3
 8011138:	75fb      	strb	r3, [r7, #23]
          break;
 801113a:	e002      	b.n	8011142 <USBD_CDC_Setup+0x176>
          break;
 801113c:	bf00      	nop
 801113e:	e008      	b.n	8011152 <USBD_CDC_Setup+0x186>
          break;
 8011140:	bf00      	nop
      }
      break;
 8011142:	e006      	b.n	8011152 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8011144:	6839      	ldr	r1, [r7, #0]
 8011146:	6878      	ldr	r0, [r7, #4]
 8011148:	f001 f9f4 	bl	8012534 <USBD_CtlError>
      ret = USBD_FAIL;
 801114c:	2303      	movs	r3, #3
 801114e:	75fb      	strb	r3, [r7, #23]
      break;
 8011150:	bf00      	nop
  }

  return (uint8_t)ret;
 8011152:	7dfb      	ldrb	r3, [r7, #23]
}
 8011154:	4618      	mov	r0, r3
 8011156:	3718      	adds	r7, #24
 8011158:	46bd      	mov	sp, r7
 801115a:	bd80      	pop	{r7, pc}

0801115c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801115c:	b580      	push	{r7, lr}
 801115e:	b084      	sub	sp, #16
 8011160:	af00      	add	r7, sp, #0
 8011162:	6078      	str	r0, [r7, #4]
 8011164:	460b      	mov	r3, r1
 8011166:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801116e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011176:	2b00      	cmp	r3, #0
 8011178:	d101      	bne.n	801117e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801117a:	2303      	movs	r3, #3
 801117c:	e04f      	b.n	801121e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011184:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8011186:	78fa      	ldrb	r2, [r7, #3]
 8011188:	6879      	ldr	r1, [r7, #4]
 801118a:	4613      	mov	r3, r2
 801118c:	009b      	lsls	r3, r3, #2
 801118e:	4413      	add	r3, r2
 8011190:	009b      	lsls	r3, r3, #2
 8011192:	440b      	add	r3, r1
 8011194:	3318      	adds	r3, #24
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	2b00      	cmp	r3, #0
 801119a:	d029      	beq.n	80111f0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 801119c:	78fa      	ldrb	r2, [r7, #3]
 801119e:	6879      	ldr	r1, [r7, #4]
 80111a0:	4613      	mov	r3, r2
 80111a2:	009b      	lsls	r3, r3, #2
 80111a4:	4413      	add	r3, r2
 80111a6:	009b      	lsls	r3, r3, #2
 80111a8:	440b      	add	r3, r1
 80111aa:	3318      	adds	r3, #24
 80111ac:	681a      	ldr	r2, [r3, #0]
 80111ae:	78f9      	ldrb	r1, [r7, #3]
 80111b0:	68f8      	ldr	r0, [r7, #12]
 80111b2:	460b      	mov	r3, r1
 80111b4:	00db      	lsls	r3, r3, #3
 80111b6:	1a5b      	subs	r3, r3, r1
 80111b8:	009b      	lsls	r3, r3, #2
 80111ba:	4403      	add	r3, r0
 80111bc:	3344      	adds	r3, #68	; 0x44
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	fbb2 f1f3 	udiv	r1, r2, r3
 80111c4:	fb03 f301 	mul.w	r3, r3, r1
 80111c8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d110      	bne.n	80111f0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80111ce:	78fa      	ldrb	r2, [r7, #3]
 80111d0:	6879      	ldr	r1, [r7, #4]
 80111d2:	4613      	mov	r3, r2
 80111d4:	009b      	lsls	r3, r3, #2
 80111d6:	4413      	add	r3, r2
 80111d8:	009b      	lsls	r3, r3, #2
 80111da:	440b      	add	r3, r1
 80111dc:	3318      	adds	r3, #24
 80111de:	2200      	movs	r2, #0
 80111e0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80111e2:	78f9      	ldrb	r1, [r7, #3]
 80111e4:	2300      	movs	r3, #0
 80111e6:	2200      	movs	r2, #0
 80111e8:	6878      	ldr	r0, [r7, #4]
 80111ea:	f008 f958 	bl	801949e <USBD_LL_Transmit>
 80111ee:	e015      	b.n	801121c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80111f0:	68bb      	ldr	r3, [r7, #8]
 80111f2:	2200      	movs	r2, #0
 80111f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80111fe:	691b      	ldr	r3, [r3, #16]
 8011200:	2b00      	cmp	r3, #0
 8011202:	d00b      	beq.n	801121c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801120a:	691b      	ldr	r3, [r3, #16]
 801120c:	68ba      	ldr	r2, [r7, #8]
 801120e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8011212:	68ba      	ldr	r2, [r7, #8]
 8011214:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8011218:	78fa      	ldrb	r2, [r7, #3]
 801121a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801121c:	2300      	movs	r3, #0
}
 801121e:	4618      	mov	r0, r3
 8011220:	3710      	adds	r7, #16
 8011222:	46bd      	mov	sp, r7
 8011224:	bd80      	pop	{r7, pc}

08011226 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011226:	b580      	push	{r7, lr}
 8011228:	b084      	sub	sp, #16
 801122a:	af00      	add	r7, sp, #0
 801122c:	6078      	str	r0, [r7, #4]
 801122e:	460b      	mov	r3, r1
 8011230:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011238:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011240:	2b00      	cmp	r3, #0
 8011242:	d101      	bne.n	8011248 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011244:	2303      	movs	r3, #3
 8011246:	e015      	b.n	8011274 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8011248:	78fb      	ldrb	r3, [r7, #3]
 801124a:	4619      	mov	r1, r3
 801124c:	6878      	ldr	r0, [r7, #4]
 801124e:	f008 f968 	bl	8019522 <USBD_LL_GetRxDataSize>
 8011252:	4602      	mov	r2, r0
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011260:	68db      	ldr	r3, [r3, #12]
 8011262:	68fa      	ldr	r2, [r7, #12]
 8011264:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8011268:	68fa      	ldr	r2, [r7, #12]
 801126a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 801126e:	4611      	mov	r1, r2
 8011270:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011272:	2300      	movs	r3, #0
}
 8011274:	4618      	mov	r0, r3
 8011276:	3710      	adds	r7, #16
 8011278:	46bd      	mov	sp, r7
 801127a:	bd80      	pop	{r7, pc}

0801127c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801127c:	b580      	push	{r7, lr}
 801127e:	b084      	sub	sp, #16
 8011280:	af00      	add	r7, sp, #0
 8011282:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801128a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801128c:	68fb      	ldr	r3, [r7, #12]
 801128e:	2b00      	cmp	r3, #0
 8011290:	d101      	bne.n	8011296 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8011292:	2303      	movs	r3, #3
 8011294:	e01b      	b.n	80112ce <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801129c:	2b00      	cmp	r3, #0
 801129e:	d015      	beq.n	80112cc <USBD_CDC_EP0_RxReady+0x50>
 80112a0:	68fb      	ldr	r3, [r7, #12]
 80112a2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80112a6:	2bff      	cmp	r3, #255	; 0xff
 80112a8:	d010      	beq.n	80112cc <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80112b0:	689b      	ldr	r3, [r3, #8]
 80112b2:	68fa      	ldr	r2, [r7, #12]
 80112b4:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80112b8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80112ba:	68fa      	ldr	r2, [r7, #12]
 80112bc:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80112c0:	b292      	uxth	r2, r2
 80112c2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	22ff      	movs	r2, #255	; 0xff
 80112c8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80112cc:	2300      	movs	r3, #0
}
 80112ce:	4618      	mov	r0, r3
 80112d0:	3710      	adds	r7, #16
 80112d2:	46bd      	mov	sp, r7
 80112d4:	bd80      	pop	{r7, pc}
	...

080112d8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80112d8:	b480      	push	{r7}
 80112da:	b083      	sub	sp, #12
 80112dc:	af00      	add	r7, sp, #0
 80112de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	2243      	movs	r2, #67	; 0x43
 80112e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80112e6:	4b03      	ldr	r3, [pc, #12]	; (80112f4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80112e8:	4618      	mov	r0, r3
 80112ea:	370c      	adds	r7, #12
 80112ec:	46bd      	mov	sp, r7
 80112ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112f2:	4770      	bx	lr
 80112f4:	20000100 	.word	0x20000100

080112f8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80112f8:	b480      	push	{r7}
 80112fa:	b083      	sub	sp, #12
 80112fc:	af00      	add	r7, sp, #0
 80112fe:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	2243      	movs	r2, #67	; 0x43
 8011304:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8011306:	4b03      	ldr	r3, [pc, #12]	; (8011314 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8011308:	4618      	mov	r0, r3
 801130a:	370c      	adds	r7, #12
 801130c:	46bd      	mov	sp, r7
 801130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011312:	4770      	bx	lr
 8011314:	200000bc 	.word	0x200000bc

08011318 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011318:	b480      	push	{r7}
 801131a:	b083      	sub	sp, #12
 801131c:	af00      	add	r7, sp, #0
 801131e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	2243      	movs	r2, #67	; 0x43
 8011324:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8011326:	4b03      	ldr	r3, [pc, #12]	; (8011334 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8011328:	4618      	mov	r0, r3
 801132a:	370c      	adds	r7, #12
 801132c:	46bd      	mov	sp, r7
 801132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011332:	4770      	bx	lr
 8011334:	20000144 	.word	0x20000144

08011338 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011338:	b480      	push	{r7}
 801133a:	b083      	sub	sp, #12
 801133c:	af00      	add	r7, sp, #0
 801133e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	220a      	movs	r2, #10
 8011344:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8011346:	4b03      	ldr	r3, [pc, #12]	; (8011354 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011348:	4618      	mov	r0, r3
 801134a:	370c      	adds	r7, #12
 801134c:	46bd      	mov	sp, r7
 801134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011352:	4770      	bx	lr
 8011354:	20000078 	.word	0x20000078

08011358 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8011358:	b480      	push	{r7}
 801135a:	b083      	sub	sp, #12
 801135c:	af00      	add	r7, sp, #0
 801135e:	6078      	str	r0, [r7, #4]
 8011360:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8011362:	683b      	ldr	r3, [r7, #0]
 8011364:	2b00      	cmp	r3, #0
 8011366:	d101      	bne.n	801136c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8011368:	2303      	movs	r3, #3
 801136a:	e004      	b.n	8011376 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	683a      	ldr	r2, [r7, #0]
 8011370:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8011374:	2300      	movs	r3, #0
}
 8011376:	4618      	mov	r0, r3
 8011378:	370c      	adds	r7, #12
 801137a:	46bd      	mov	sp, r7
 801137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011380:	4770      	bx	lr

08011382 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8011382:	b480      	push	{r7}
 8011384:	b087      	sub	sp, #28
 8011386:	af00      	add	r7, sp, #0
 8011388:	60f8      	str	r0, [r7, #12]
 801138a:	60b9      	str	r1, [r7, #8]
 801138c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801138e:	68fb      	ldr	r3, [r7, #12]
 8011390:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011394:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8011396:	697b      	ldr	r3, [r7, #20]
 8011398:	2b00      	cmp	r3, #0
 801139a:	d101      	bne.n	80113a0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 801139c:	2303      	movs	r3, #3
 801139e:	e008      	b.n	80113b2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 80113a0:	697b      	ldr	r3, [r7, #20]
 80113a2:	68ba      	ldr	r2, [r7, #8]
 80113a4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80113a8:	697b      	ldr	r3, [r7, #20]
 80113aa:	687a      	ldr	r2, [r7, #4]
 80113ac:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80113b0:	2300      	movs	r3, #0
}
 80113b2:	4618      	mov	r0, r3
 80113b4:	371c      	adds	r7, #28
 80113b6:	46bd      	mov	sp, r7
 80113b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113bc:	4770      	bx	lr

080113be <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80113be:	b480      	push	{r7}
 80113c0:	b085      	sub	sp, #20
 80113c2:	af00      	add	r7, sp, #0
 80113c4:	6078      	str	r0, [r7, #4]
 80113c6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80113ce:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80113d0:	68fb      	ldr	r3, [r7, #12]
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	d101      	bne.n	80113da <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80113d6:	2303      	movs	r3, #3
 80113d8:	e004      	b.n	80113e4 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	683a      	ldr	r2, [r7, #0]
 80113de:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80113e2:	2300      	movs	r3, #0
}
 80113e4:	4618      	mov	r0, r3
 80113e6:	3714      	adds	r7, #20
 80113e8:	46bd      	mov	sp, r7
 80113ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ee:	4770      	bx	lr

080113f0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b084      	sub	sp, #16
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80113fe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011406:	2b00      	cmp	r3, #0
 8011408:	d101      	bne.n	801140e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 801140a:	2303      	movs	r3, #3
 801140c:	e016      	b.n	801143c <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	7c1b      	ldrb	r3, [r3, #16]
 8011412:	2b00      	cmp	r3, #0
 8011414:	d109      	bne.n	801142a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 801141c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011420:	2101      	movs	r1, #1
 8011422:	6878      	ldr	r0, [r7, #4]
 8011424:	f008 f85c 	bl	80194e0 <USBD_LL_PrepareReceive>
 8011428:	e007      	b.n	801143a <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011430:	2340      	movs	r3, #64	; 0x40
 8011432:	2101      	movs	r1, #1
 8011434:	6878      	ldr	r0, [r7, #4]
 8011436:	f008 f853 	bl	80194e0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801143a:	2300      	movs	r3, #0
}
 801143c:	4618      	mov	r0, r3
 801143e:	3710      	adds	r7, #16
 8011440:	46bd      	mov	sp, r7
 8011442:	bd80      	pop	{r7, pc}

08011444 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011444:	b580      	push	{r7, lr}
 8011446:	b086      	sub	sp, #24
 8011448:	af00      	add	r7, sp, #0
 801144a:	60f8      	str	r0, [r7, #12]
 801144c:	60b9      	str	r1, [r7, #8]
 801144e:	4613      	mov	r3, r2
 8011450:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d101      	bne.n	801145c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8011458:	2303      	movs	r3, #3
 801145a:	e01f      	b.n	801149c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 801145c:	68fb      	ldr	r3, [r7, #12]
 801145e:	2200      	movs	r2, #0
 8011460:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	2200      	movs	r2, #0
 8011468:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	2200      	movs	r2, #0
 8011470:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011474:	68bb      	ldr	r3, [r7, #8]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d003      	beq.n	8011482 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801147a:	68fb      	ldr	r3, [r7, #12]
 801147c:	68ba      	ldr	r2, [r7, #8]
 801147e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	2201      	movs	r2, #1
 8011486:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	79fa      	ldrb	r2, [r7, #7]
 801148e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011490:	68f8      	ldr	r0, [r7, #12]
 8011492:	f007 fecf 	bl	8019234 <USBD_LL_Init>
 8011496:	4603      	mov	r3, r0
 8011498:	75fb      	strb	r3, [r7, #23]

  return ret;
 801149a:	7dfb      	ldrb	r3, [r7, #23]
}
 801149c:	4618      	mov	r0, r3
 801149e:	3718      	adds	r7, #24
 80114a0:	46bd      	mov	sp, r7
 80114a2:	bd80      	pop	{r7, pc}

080114a4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b084      	sub	sp, #16
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	6078      	str	r0, [r7, #4]
 80114ac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80114ae:	2300      	movs	r3, #0
 80114b0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80114b2:	683b      	ldr	r3, [r7, #0]
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d101      	bne.n	80114bc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80114b8:	2303      	movs	r3, #3
 80114ba:	e016      	b.n	80114ea <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	683a      	ldr	r2, [r7, #0]
 80114c0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80114ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d00b      	beq.n	80114e8 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80114d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114d8:	f107 020e 	add.w	r2, r7, #14
 80114dc:	4610      	mov	r0, r2
 80114de:	4798      	blx	r3
 80114e0:	4602      	mov	r2, r0
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80114e8:	2300      	movs	r3, #0
}
 80114ea:	4618      	mov	r0, r3
 80114ec:	3710      	adds	r7, #16
 80114ee:	46bd      	mov	sp, r7
 80114f0:	bd80      	pop	{r7, pc}

080114f2 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80114f2:	b580      	push	{r7, lr}
 80114f4:	b082      	sub	sp, #8
 80114f6:	af00      	add	r7, sp, #0
 80114f8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80114fa:	6878      	ldr	r0, [r7, #4]
 80114fc:	f007 fee6 	bl	80192cc <USBD_LL_Start>
 8011500:	4603      	mov	r3, r0
}
 8011502:	4618      	mov	r0, r3
 8011504:	3708      	adds	r7, #8
 8011506:	46bd      	mov	sp, r7
 8011508:	bd80      	pop	{r7, pc}

0801150a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 801150a:	b480      	push	{r7}
 801150c:	b083      	sub	sp, #12
 801150e:	af00      	add	r7, sp, #0
 8011510:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011512:	2300      	movs	r3, #0
}
 8011514:	4618      	mov	r0, r3
 8011516:	370c      	adds	r7, #12
 8011518:	46bd      	mov	sp, r7
 801151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801151e:	4770      	bx	lr

08011520 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011520:	b580      	push	{r7, lr}
 8011522:	b084      	sub	sp, #16
 8011524:	af00      	add	r7, sp, #0
 8011526:	6078      	str	r0, [r7, #4]
 8011528:	460b      	mov	r3, r1
 801152a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 801152c:	2303      	movs	r3, #3
 801152e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011536:	2b00      	cmp	r3, #0
 8011538:	d009      	beq.n	801154e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011540:	681b      	ldr	r3, [r3, #0]
 8011542:	78fa      	ldrb	r2, [r7, #3]
 8011544:	4611      	mov	r1, r2
 8011546:	6878      	ldr	r0, [r7, #4]
 8011548:	4798      	blx	r3
 801154a:	4603      	mov	r3, r0
 801154c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 801154e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011550:	4618      	mov	r0, r3
 8011552:	3710      	adds	r7, #16
 8011554:	46bd      	mov	sp, r7
 8011556:	bd80      	pop	{r7, pc}

08011558 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011558:	b580      	push	{r7, lr}
 801155a:	b082      	sub	sp, #8
 801155c:	af00      	add	r7, sp, #0
 801155e:	6078      	str	r0, [r7, #4]
 8011560:	460b      	mov	r3, r1
 8011562:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801156a:	2b00      	cmp	r3, #0
 801156c:	d007      	beq.n	801157e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011574:	685b      	ldr	r3, [r3, #4]
 8011576:	78fa      	ldrb	r2, [r7, #3]
 8011578:	4611      	mov	r1, r2
 801157a:	6878      	ldr	r0, [r7, #4]
 801157c:	4798      	blx	r3
  }

  return USBD_OK;
 801157e:	2300      	movs	r3, #0
}
 8011580:	4618      	mov	r0, r3
 8011582:	3708      	adds	r7, #8
 8011584:	46bd      	mov	sp, r7
 8011586:	bd80      	pop	{r7, pc}

08011588 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011588:	b580      	push	{r7, lr}
 801158a:	b084      	sub	sp, #16
 801158c:	af00      	add	r7, sp, #0
 801158e:	6078      	str	r0, [r7, #4]
 8011590:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011598:	6839      	ldr	r1, [r7, #0]
 801159a:	4618      	mov	r0, r3
 801159c:	f000 ff90 	bl	80124c0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	2201      	movs	r2, #1
 80115a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80115ae:	461a      	mov	r2, r3
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80115bc:	f003 031f 	and.w	r3, r3, #31
 80115c0:	2b02      	cmp	r3, #2
 80115c2:	d01a      	beq.n	80115fa <USBD_LL_SetupStage+0x72>
 80115c4:	2b02      	cmp	r3, #2
 80115c6:	d822      	bhi.n	801160e <USBD_LL_SetupStage+0x86>
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d002      	beq.n	80115d2 <USBD_LL_SetupStage+0x4a>
 80115cc:	2b01      	cmp	r3, #1
 80115ce:	d00a      	beq.n	80115e6 <USBD_LL_SetupStage+0x5e>
 80115d0:	e01d      	b.n	801160e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80115d8:	4619      	mov	r1, r3
 80115da:	6878      	ldr	r0, [r7, #4]
 80115dc:	f000 fa62 	bl	8011aa4 <USBD_StdDevReq>
 80115e0:	4603      	mov	r3, r0
 80115e2:	73fb      	strb	r3, [r7, #15]
      break;
 80115e4:	e020      	b.n	8011628 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80115ec:	4619      	mov	r1, r3
 80115ee:	6878      	ldr	r0, [r7, #4]
 80115f0:	f000 fac6 	bl	8011b80 <USBD_StdItfReq>
 80115f4:	4603      	mov	r3, r0
 80115f6:	73fb      	strb	r3, [r7, #15]
      break;
 80115f8:	e016      	b.n	8011628 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011600:	4619      	mov	r1, r3
 8011602:	6878      	ldr	r0, [r7, #4]
 8011604:	f000 fb05 	bl	8011c12 <USBD_StdEPReq>
 8011608:	4603      	mov	r3, r0
 801160a:	73fb      	strb	r3, [r7, #15]
      break;
 801160c:	e00c      	b.n	8011628 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011614:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011618:	b2db      	uxtb	r3, r3
 801161a:	4619      	mov	r1, r3
 801161c:	6878      	ldr	r0, [r7, #4]
 801161e:	f007 feb5 	bl	801938c <USBD_LL_StallEP>
 8011622:	4603      	mov	r3, r0
 8011624:	73fb      	strb	r3, [r7, #15]
      break;
 8011626:	bf00      	nop
  }

  return ret;
 8011628:	7bfb      	ldrb	r3, [r7, #15]
}
 801162a:	4618      	mov	r0, r3
 801162c:	3710      	adds	r7, #16
 801162e:	46bd      	mov	sp, r7
 8011630:	bd80      	pop	{r7, pc}

08011632 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011632:	b580      	push	{r7, lr}
 8011634:	b086      	sub	sp, #24
 8011636:	af00      	add	r7, sp, #0
 8011638:	60f8      	str	r0, [r7, #12]
 801163a:	460b      	mov	r3, r1
 801163c:	607a      	str	r2, [r7, #4]
 801163e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011640:	7afb      	ldrb	r3, [r7, #11]
 8011642:	2b00      	cmp	r3, #0
 8011644:	d138      	bne.n	80116b8 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 801164c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801164e:	68fb      	ldr	r3, [r7, #12]
 8011650:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011654:	2b03      	cmp	r3, #3
 8011656:	d14a      	bne.n	80116ee <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8011658:	693b      	ldr	r3, [r7, #16]
 801165a:	689a      	ldr	r2, [r3, #8]
 801165c:	693b      	ldr	r3, [r7, #16]
 801165e:	68db      	ldr	r3, [r3, #12]
 8011660:	429a      	cmp	r2, r3
 8011662:	d913      	bls.n	801168c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011664:	693b      	ldr	r3, [r7, #16]
 8011666:	689a      	ldr	r2, [r3, #8]
 8011668:	693b      	ldr	r3, [r7, #16]
 801166a:	68db      	ldr	r3, [r3, #12]
 801166c:	1ad2      	subs	r2, r2, r3
 801166e:	693b      	ldr	r3, [r7, #16]
 8011670:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011672:	693b      	ldr	r3, [r7, #16]
 8011674:	68da      	ldr	r2, [r3, #12]
 8011676:	693b      	ldr	r3, [r7, #16]
 8011678:	689b      	ldr	r3, [r3, #8]
 801167a:	4293      	cmp	r3, r2
 801167c:	bf28      	it	cs
 801167e:	4613      	movcs	r3, r2
 8011680:	461a      	mov	r2, r3
 8011682:	6879      	ldr	r1, [r7, #4]
 8011684:	68f8      	ldr	r0, [r7, #12]
 8011686:	f001 f80f 	bl	80126a8 <USBD_CtlContinueRx>
 801168a:	e030      	b.n	80116ee <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801168c:	68fb      	ldr	r3, [r7, #12]
 801168e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011692:	b2db      	uxtb	r3, r3
 8011694:	2b03      	cmp	r3, #3
 8011696:	d10b      	bne.n	80116b0 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8011698:	68fb      	ldr	r3, [r7, #12]
 801169a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801169e:	691b      	ldr	r3, [r3, #16]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d005      	beq.n	80116b0 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80116a4:	68fb      	ldr	r3, [r7, #12]
 80116a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116aa:	691b      	ldr	r3, [r3, #16]
 80116ac:	68f8      	ldr	r0, [r7, #12]
 80116ae:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80116b0:	68f8      	ldr	r0, [r7, #12]
 80116b2:	f001 f80a 	bl	80126ca <USBD_CtlSendStatus>
 80116b6:	e01a      	b.n	80116ee <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80116be:	b2db      	uxtb	r3, r3
 80116c0:	2b03      	cmp	r3, #3
 80116c2:	d114      	bne.n	80116ee <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116ca:	699b      	ldr	r3, [r3, #24]
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d00e      	beq.n	80116ee <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80116d6:	699b      	ldr	r3, [r3, #24]
 80116d8:	7afa      	ldrb	r2, [r7, #11]
 80116da:	4611      	mov	r1, r2
 80116dc:	68f8      	ldr	r0, [r7, #12]
 80116de:	4798      	blx	r3
 80116e0:	4603      	mov	r3, r0
 80116e2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80116e4:	7dfb      	ldrb	r3, [r7, #23]
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d001      	beq.n	80116ee <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80116ea:	7dfb      	ldrb	r3, [r7, #23]
 80116ec:	e000      	b.n	80116f0 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80116ee:	2300      	movs	r3, #0
}
 80116f0:	4618      	mov	r0, r3
 80116f2:	3718      	adds	r7, #24
 80116f4:	46bd      	mov	sp, r7
 80116f6:	bd80      	pop	{r7, pc}

080116f8 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80116f8:	b580      	push	{r7, lr}
 80116fa:	b086      	sub	sp, #24
 80116fc:	af00      	add	r7, sp, #0
 80116fe:	60f8      	str	r0, [r7, #12]
 8011700:	460b      	mov	r3, r1
 8011702:	607a      	str	r2, [r7, #4]
 8011704:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011706:	7afb      	ldrb	r3, [r7, #11]
 8011708:	2b00      	cmp	r3, #0
 801170a:	d16b      	bne.n	80117e4 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 801170c:	68fb      	ldr	r3, [r7, #12]
 801170e:	3314      	adds	r3, #20
 8011710:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011718:	2b02      	cmp	r3, #2
 801171a:	d156      	bne.n	80117ca <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 801171c:	693b      	ldr	r3, [r7, #16]
 801171e:	689a      	ldr	r2, [r3, #8]
 8011720:	693b      	ldr	r3, [r7, #16]
 8011722:	68db      	ldr	r3, [r3, #12]
 8011724:	429a      	cmp	r2, r3
 8011726:	d914      	bls.n	8011752 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011728:	693b      	ldr	r3, [r7, #16]
 801172a:	689a      	ldr	r2, [r3, #8]
 801172c:	693b      	ldr	r3, [r7, #16]
 801172e:	68db      	ldr	r3, [r3, #12]
 8011730:	1ad2      	subs	r2, r2, r3
 8011732:	693b      	ldr	r3, [r7, #16]
 8011734:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8011736:	693b      	ldr	r3, [r7, #16]
 8011738:	689b      	ldr	r3, [r3, #8]
 801173a:	461a      	mov	r2, r3
 801173c:	6879      	ldr	r1, [r7, #4]
 801173e:	68f8      	ldr	r0, [r7, #12]
 8011740:	f000 ff84 	bl	801264c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011744:	2300      	movs	r3, #0
 8011746:	2200      	movs	r2, #0
 8011748:	2100      	movs	r1, #0
 801174a:	68f8      	ldr	r0, [r7, #12]
 801174c:	f007 fec8 	bl	80194e0 <USBD_LL_PrepareReceive>
 8011750:	e03b      	b.n	80117ca <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011752:	693b      	ldr	r3, [r7, #16]
 8011754:	68da      	ldr	r2, [r3, #12]
 8011756:	693b      	ldr	r3, [r7, #16]
 8011758:	689b      	ldr	r3, [r3, #8]
 801175a:	429a      	cmp	r2, r3
 801175c:	d11c      	bne.n	8011798 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801175e:	693b      	ldr	r3, [r7, #16]
 8011760:	685a      	ldr	r2, [r3, #4]
 8011762:	693b      	ldr	r3, [r7, #16]
 8011764:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8011766:	429a      	cmp	r2, r3
 8011768:	d316      	bcc.n	8011798 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801176a:	693b      	ldr	r3, [r7, #16]
 801176c:	685a      	ldr	r2, [r3, #4]
 801176e:	68fb      	ldr	r3, [r7, #12]
 8011770:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011774:	429a      	cmp	r2, r3
 8011776:	d20f      	bcs.n	8011798 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011778:	2200      	movs	r2, #0
 801177a:	2100      	movs	r1, #0
 801177c:	68f8      	ldr	r0, [r7, #12]
 801177e:	f000 ff65 	bl	801264c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011782:	68fb      	ldr	r3, [r7, #12]
 8011784:	2200      	movs	r2, #0
 8011786:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801178a:	2300      	movs	r3, #0
 801178c:	2200      	movs	r2, #0
 801178e:	2100      	movs	r1, #0
 8011790:	68f8      	ldr	r0, [r7, #12]
 8011792:	f007 fea5 	bl	80194e0 <USBD_LL_PrepareReceive>
 8011796:	e018      	b.n	80117ca <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011798:	68fb      	ldr	r3, [r7, #12]
 801179a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801179e:	b2db      	uxtb	r3, r3
 80117a0:	2b03      	cmp	r3, #3
 80117a2:	d10b      	bne.n	80117bc <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80117a4:	68fb      	ldr	r3, [r7, #12]
 80117a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80117aa:	68db      	ldr	r3, [r3, #12]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d005      	beq.n	80117bc <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80117b6:	68db      	ldr	r3, [r3, #12]
 80117b8:	68f8      	ldr	r0, [r7, #12]
 80117ba:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80117bc:	2180      	movs	r1, #128	; 0x80
 80117be:	68f8      	ldr	r0, [r7, #12]
 80117c0:	f007 fde4 	bl	801938c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80117c4:	68f8      	ldr	r0, [r7, #12]
 80117c6:	f000 ff93 	bl	80126f0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80117d0:	2b01      	cmp	r3, #1
 80117d2:	d122      	bne.n	801181a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80117d4:	68f8      	ldr	r0, [r7, #12]
 80117d6:	f7ff fe98 	bl	801150a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	2200      	movs	r2, #0
 80117de:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80117e2:	e01a      	b.n	801181a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80117ea:	b2db      	uxtb	r3, r3
 80117ec:	2b03      	cmp	r3, #3
 80117ee:	d114      	bne.n	801181a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80117f6:	695b      	ldr	r3, [r3, #20]
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d00e      	beq.n	801181a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80117fc:	68fb      	ldr	r3, [r7, #12]
 80117fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011802:	695b      	ldr	r3, [r3, #20]
 8011804:	7afa      	ldrb	r2, [r7, #11]
 8011806:	4611      	mov	r1, r2
 8011808:	68f8      	ldr	r0, [r7, #12]
 801180a:	4798      	blx	r3
 801180c:	4603      	mov	r3, r0
 801180e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011810:	7dfb      	ldrb	r3, [r7, #23]
 8011812:	2b00      	cmp	r3, #0
 8011814:	d001      	beq.n	801181a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8011816:	7dfb      	ldrb	r3, [r7, #23]
 8011818:	e000      	b.n	801181c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 801181a:	2300      	movs	r3, #0
}
 801181c:	4618      	mov	r0, r3
 801181e:	3718      	adds	r7, #24
 8011820:	46bd      	mov	sp, r7
 8011822:	bd80      	pop	{r7, pc}

08011824 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011824:	b580      	push	{r7, lr}
 8011826:	b082      	sub	sp, #8
 8011828:	af00      	add	r7, sp, #0
 801182a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	2201      	movs	r2, #1
 8011830:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	2200      	movs	r2, #0
 8011838:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	2200      	movs	r2, #0
 8011840:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	2200      	movs	r2, #0
 8011846:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 801184a:	687b      	ldr	r3, [r7, #4]
 801184c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011850:	2b00      	cmp	r3, #0
 8011852:	d101      	bne.n	8011858 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8011854:	2303      	movs	r3, #3
 8011856:	e02f      	b.n	80118b8 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801185e:	2b00      	cmp	r3, #0
 8011860:	d00f      	beq.n	8011882 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011868:	685b      	ldr	r3, [r3, #4]
 801186a:	2b00      	cmp	r3, #0
 801186c:	d009      	beq.n	8011882 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011874:	685b      	ldr	r3, [r3, #4]
 8011876:	687a      	ldr	r2, [r7, #4]
 8011878:	6852      	ldr	r2, [r2, #4]
 801187a:	b2d2      	uxtb	r2, r2
 801187c:	4611      	mov	r1, r2
 801187e:	6878      	ldr	r0, [r7, #4]
 8011880:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011882:	2340      	movs	r3, #64	; 0x40
 8011884:	2200      	movs	r2, #0
 8011886:	2100      	movs	r1, #0
 8011888:	6878      	ldr	r0, [r7, #4]
 801188a:	f007 fd3a 	bl	8019302 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	2201      	movs	r2, #1
 8011892:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	2240      	movs	r2, #64	; 0x40
 801189a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801189e:	2340      	movs	r3, #64	; 0x40
 80118a0:	2200      	movs	r2, #0
 80118a2:	2180      	movs	r1, #128	; 0x80
 80118a4:	6878      	ldr	r0, [r7, #4]
 80118a6:	f007 fd2c 	bl	8019302 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	2201      	movs	r2, #1
 80118ae:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	2240      	movs	r2, #64	; 0x40
 80118b4:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80118b6:	2300      	movs	r3, #0
}
 80118b8:	4618      	mov	r0, r3
 80118ba:	3708      	adds	r7, #8
 80118bc:	46bd      	mov	sp, r7
 80118be:	bd80      	pop	{r7, pc}

080118c0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80118c0:	b480      	push	{r7}
 80118c2:	b083      	sub	sp, #12
 80118c4:	af00      	add	r7, sp, #0
 80118c6:	6078      	str	r0, [r7, #4]
 80118c8:	460b      	mov	r3, r1
 80118ca:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	78fa      	ldrb	r2, [r7, #3]
 80118d0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80118d2:	2300      	movs	r3, #0
}
 80118d4:	4618      	mov	r0, r3
 80118d6:	370c      	adds	r7, #12
 80118d8:	46bd      	mov	sp, r7
 80118da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118de:	4770      	bx	lr

080118e0 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80118e0:	b480      	push	{r7}
 80118e2:	b083      	sub	sp, #12
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80118ee:	b2da      	uxtb	r2, r3
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	2204      	movs	r2, #4
 80118fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80118fe:	2300      	movs	r3, #0
}
 8011900:	4618      	mov	r0, r3
 8011902:	370c      	adds	r7, #12
 8011904:	46bd      	mov	sp, r7
 8011906:	f85d 7b04 	ldr.w	r7, [sp], #4
 801190a:	4770      	bx	lr

0801190c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801190c:	b480      	push	{r7}
 801190e:	b083      	sub	sp, #12
 8011910:	af00      	add	r7, sp, #0
 8011912:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801191a:	b2db      	uxtb	r3, r3
 801191c:	2b04      	cmp	r3, #4
 801191e:	d106      	bne.n	801192e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8011926:	b2da      	uxtb	r2, r3
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 801192e:	2300      	movs	r3, #0
}
 8011930:	4618      	mov	r0, r3
 8011932:	370c      	adds	r7, #12
 8011934:	46bd      	mov	sp, r7
 8011936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193a:	4770      	bx	lr

0801193c <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801193c:	b580      	push	{r7, lr}
 801193e:	b082      	sub	sp, #8
 8011940:	af00      	add	r7, sp, #0
 8011942:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801194a:	2b00      	cmp	r3, #0
 801194c:	d101      	bne.n	8011952 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 801194e:	2303      	movs	r3, #3
 8011950:	e012      	b.n	8011978 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011958:	b2db      	uxtb	r3, r3
 801195a:	2b03      	cmp	r3, #3
 801195c:	d10b      	bne.n	8011976 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011964:	69db      	ldr	r3, [r3, #28]
 8011966:	2b00      	cmp	r3, #0
 8011968:	d005      	beq.n	8011976 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 801196a:	687b      	ldr	r3, [r7, #4]
 801196c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011970:	69db      	ldr	r3, [r3, #28]
 8011972:	6878      	ldr	r0, [r7, #4]
 8011974:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011976:	2300      	movs	r3, #0
}
 8011978:	4618      	mov	r0, r3
 801197a:	3708      	adds	r7, #8
 801197c:	46bd      	mov	sp, r7
 801197e:	bd80      	pop	{r7, pc}

08011980 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8011980:	b580      	push	{r7, lr}
 8011982:	b082      	sub	sp, #8
 8011984:	af00      	add	r7, sp, #0
 8011986:	6078      	str	r0, [r7, #4]
 8011988:	460b      	mov	r3, r1
 801198a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011992:	2b00      	cmp	r3, #0
 8011994:	d101      	bne.n	801199a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8011996:	2303      	movs	r3, #3
 8011998:	e014      	b.n	80119c4 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80119a0:	b2db      	uxtb	r3, r3
 80119a2:	2b03      	cmp	r3, #3
 80119a4:	d10d      	bne.n	80119c2 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119ac:	6a1b      	ldr	r3, [r3, #32]
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d007      	beq.n	80119c2 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119b8:	6a1b      	ldr	r3, [r3, #32]
 80119ba:	78fa      	ldrb	r2, [r7, #3]
 80119bc:	4611      	mov	r1, r2
 80119be:	6878      	ldr	r0, [r7, #4]
 80119c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80119c2:	2300      	movs	r3, #0
}
 80119c4:	4618      	mov	r0, r3
 80119c6:	3708      	adds	r7, #8
 80119c8:	46bd      	mov	sp, r7
 80119ca:	bd80      	pop	{r7, pc}

080119cc <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b082      	sub	sp, #8
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	6078      	str	r0, [r7, #4]
 80119d4:	460b      	mov	r3, r1
 80119d6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d101      	bne.n	80119e6 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 80119e2:	2303      	movs	r3, #3
 80119e4:	e014      	b.n	8011a10 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80119ec:	b2db      	uxtb	r3, r3
 80119ee:	2b03      	cmp	r3, #3
 80119f0:	d10d      	bne.n	8011a0e <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80119f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d007      	beq.n	8011a0e <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a06:	78fa      	ldrb	r2, [r7, #3]
 8011a08:	4611      	mov	r1, r2
 8011a0a:	6878      	ldr	r0, [r7, #4]
 8011a0c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011a0e:	2300      	movs	r3, #0
}
 8011a10:	4618      	mov	r0, r3
 8011a12:	3708      	adds	r7, #8
 8011a14:	46bd      	mov	sp, r7
 8011a16:	bd80      	pop	{r7, pc}

08011a18 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8011a18:	b480      	push	{r7}
 8011a1a:	b083      	sub	sp, #12
 8011a1c:	af00      	add	r7, sp, #0
 8011a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011a20:	2300      	movs	r3, #0
}
 8011a22:	4618      	mov	r0, r3
 8011a24:	370c      	adds	r7, #12
 8011a26:	46bd      	mov	sp, r7
 8011a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a2c:	4770      	bx	lr

08011a2e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8011a2e:	b580      	push	{r7, lr}
 8011a30:	b082      	sub	sp, #8
 8011a32:	af00      	add	r7, sp, #0
 8011a34:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	2201      	movs	r2, #1
 8011a3a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d009      	beq.n	8011a5c <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011a4e:	685b      	ldr	r3, [r3, #4]
 8011a50:	687a      	ldr	r2, [r7, #4]
 8011a52:	6852      	ldr	r2, [r2, #4]
 8011a54:	b2d2      	uxtb	r2, r2
 8011a56:	4611      	mov	r1, r2
 8011a58:	6878      	ldr	r0, [r7, #4]
 8011a5a:	4798      	blx	r3
  }

  return USBD_OK;
 8011a5c:	2300      	movs	r3, #0
}
 8011a5e:	4618      	mov	r0, r3
 8011a60:	3708      	adds	r7, #8
 8011a62:	46bd      	mov	sp, r7
 8011a64:	bd80      	pop	{r7, pc}

08011a66 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8011a66:	b480      	push	{r7}
 8011a68:	b087      	sub	sp, #28
 8011a6a:	af00      	add	r7, sp, #0
 8011a6c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8011a6e:	687b      	ldr	r3, [r7, #4]
 8011a70:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011a72:	697b      	ldr	r3, [r7, #20]
 8011a74:	781b      	ldrb	r3, [r3, #0]
 8011a76:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8011a78:	697b      	ldr	r3, [r7, #20]
 8011a7a:	3301      	adds	r3, #1
 8011a7c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011a7e:	697b      	ldr	r3, [r7, #20]
 8011a80:	781b      	ldrb	r3, [r3, #0]
 8011a82:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011a84:	8a3b      	ldrh	r3, [r7, #16]
 8011a86:	021b      	lsls	r3, r3, #8
 8011a88:	b21a      	sxth	r2, r3
 8011a8a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011a8e:	4313      	orrs	r3, r2
 8011a90:	b21b      	sxth	r3, r3
 8011a92:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011a94:	89fb      	ldrh	r3, [r7, #14]
}
 8011a96:	4618      	mov	r0, r3
 8011a98:	371c      	adds	r7, #28
 8011a9a:	46bd      	mov	sp, r7
 8011a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa0:	4770      	bx	lr
	...

08011aa4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	b084      	sub	sp, #16
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	6078      	str	r0, [r7, #4]
 8011aac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011aae:	2300      	movs	r3, #0
 8011ab0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011ab2:	683b      	ldr	r3, [r7, #0]
 8011ab4:	781b      	ldrb	r3, [r3, #0]
 8011ab6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011aba:	2b40      	cmp	r3, #64	; 0x40
 8011abc:	d005      	beq.n	8011aca <USBD_StdDevReq+0x26>
 8011abe:	2b40      	cmp	r3, #64	; 0x40
 8011ac0:	d853      	bhi.n	8011b6a <USBD_StdDevReq+0xc6>
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d00b      	beq.n	8011ade <USBD_StdDevReq+0x3a>
 8011ac6:	2b20      	cmp	r3, #32
 8011ac8:	d14f      	bne.n	8011b6a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ad0:	689b      	ldr	r3, [r3, #8]
 8011ad2:	6839      	ldr	r1, [r7, #0]
 8011ad4:	6878      	ldr	r0, [r7, #4]
 8011ad6:	4798      	blx	r3
 8011ad8:	4603      	mov	r3, r0
 8011ada:	73fb      	strb	r3, [r7, #15]
      break;
 8011adc:	e04a      	b.n	8011b74 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011ade:	683b      	ldr	r3, [r7, #0]
 8011ae0:	785b      	ldrb	r3, [r3, #1]
 8011ae2:	2b09      	cmp	r3, #9
 8011ae4:	d83b      	bhi.n	8011b5e <USBD_StdDevReq+0xba>
 8011ae6:	a201      	add	r2, pc, #4	; (adr r2, 8011aec <USBD_StdDevReq+0x48>)
 8011ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011aec:	08011b41 	.word	0x08011b41
 8011af0:	08011b55 	.word	0x08011b55
 8011af4:	08011b5f 	.word	0x08011b5f
 8011af8:	08011b4b 	.word	0x08011b4b
 8011afc:	08011b5f 	.word	0x08011b5f
 8011b00:	08011b1f 	.word	0x08011b1f
 8011b04:	08011b15 	.word	0x08011b15
 8011b08:	08011b5f 	.word	0x08011b5f
 8011b0c:	08011b37 	.word	0x08011b37
 8011b10:	08011b29 	.word	0x08011b29
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8011b14:	6839      	ldr	r1, [r7, #0]
 8011b16:	6878      	ldr	r0, [r7, #4]
 8011b18:	f000 f9de 	bl	8011ed8 <USBD_GetDescriptor>
          break;
 8011b1c:	e024      	b.n	8011b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8011b1e:	6839      	ldr	r1, [r7, #0]
 8011b20:	6878      	ldr	r0, [r7, #4]
 8011b22:	f000 fb43 	bl	80121ac <USBD_SetAddress>
          break;
 8011b26:	e01f      	b.n	8011b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8011b28:	6839      	ldr	r1, [r7, #0]
 8011b2a:	6878      	ldr	r0, [r7, #4]
 8011b2c:	f000 fb82 	bl	8012234 <USBD_SetConfig>
 8011b30:	4603      	mov	r3, r0
 8011b32:	73fb      	strb	r3, [r7, #15]
          break;
 8011b34:	e018      	b.n	8011b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8011b36:	6839      	ldr	r1, [r7, #0]
 8011b38:	6878      	ldr	r0, [r7, #4]
 8011b3a:	f000 fc21 	bl	8012380 <USBD_GetConfig>
          break;
 8011b3e:	e013      	b.n	8011b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8011b40:	6839      	ldr	r1, [r7, #0]
 8011b42:	6878      	ldr	r0, [r7, #4]
 8011b44:	f000 fc52 	bl	80123ec <USBD_GetStatus>
          break;
 8011b48:	e00e      	b.n	8011b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8011b4a:	6839      	ldr	r1, [r7, #0]
 8011b4c:	6878      	ldr	r0, [r7, #4]
 8011b4e:	f000 fc81 	bl	8012454 <USBD_SetFeature>
          break;
 8011b52:	e009      	b.n	8011b68 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8011b54:	6839      	ldr	r1, [r7, #0]
 8011b56:	6878      	ldr	r0, [r7, #4]
 8011b58:	f000 fc90 	bl	801247c <USBD_ClrFeature>
          break;
 8011b5c:	e004      	b.n	8011b68 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8011b5e:	6839      	ldr	r1, [r7, #0]
 8011b60:	6878      	ldr	r0, [r7, #4]
 8011b62:	f000 fce7 	bl	8012534 <USBD_CtlError>
          break;
 8011b66:	bf00      	nop
      }
      break;
 8011b68:	e004      	b.n	8011b74 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8011b6a:	6839      	ldr	r1, [r7, #0]
 8011b6c:	6878      	ldr	r0, [r7, #4]
 8011b6e:	f000 fce1 	bl	8012534 <USBD_CtlError>
      break;
 8011b72:	bf00      	nop
  }

  return ret;
 8011b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b76:	4618      	mov	r0, r3
 8011b78:	3710      	adds	r7, #16
 8011b7a:	46bd      	mov	sp, r7
 8011b7c:	bd80      	pop	{r7, pc}
 8011b7e:	bf00      	nop

08011b80 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011b80:	b580      	push	{r7, lr}
 8011b82:	b084      	sub	sp, #16
 8011b84:	af00      	add	r7, sp, #0
 8011b86:	6078      	str	r0, [r7, #4]
 8011b88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011b8e:	683b      	ldr	r3, [r7, #0]
 8011b90:	781b      	ldrb	r3, [r3, #0]
 8011b92:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011b96:	2b40      	cmp	r3, #64	; 0x40
 8011b98:	d005      	beq.n	8011ba6 <USBD_StdItfReq+0x26>
 8011b9a:	2b40      	cmp	r3, #64	; 0x40
 8011b9c:	d82f      	bhi.n	8011bfe <USBD_StdItfReq+0x7e>
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d001      	beq.n	8011ba6 <USBD_StdItfReq+0x26>
 8011ba2:	2b20      	cmp	r3, #32
 8011ba4:	d12b      	bne.n	8011bfe <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011bac:	b2db      	uxtb	r3, r3
 8011bae:	3b01      	subs	r3, #1
 8011bb0:	2b02      	cmp	r3, #2
 8011bb2:	d81d      	bhi.n	8011bf0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8011bb4:	683b      	ldr	r3, [r7, #0]
 8011bb6:	889b      	ldrh	r3, [r3, #4]
 8011bb8:	b2db      	uxtb	r3, r3
 8011bba:	2b01      	cmp	r3, #1
 8011bbc:	d813      	bhi.n	8011be6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bc4:	689b      	ldr	r3, [r3, #8]
 8011bc6:	6839      	ldr	r1, [r7, #0]
 8011bc8:	6878      	ldr	r0, [r7, #4]
 8011bca:	4798      	blx	r3
 8011bcc:	4603      	mov	r3, r0
 8011bce:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8011bd0:	683b      	ldr	r3, [r7, #0]
 8011bd2:	88db      	ldrh	r3, [r3, #6]
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d110      	bne.n	8011bfa <USBD_StdItfReq+0x7a>
 8011bd8:	7bfb      	ldrb	r3, [r7, #15]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d10d      	bne.n	8011bfa <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8011bde:	6878      	ldr	r0, [r7, #4]
 8011be0:	f000 fd73 	bl	80126ca <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8011be4:	e009      	b.n	8011bfa <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8011be6:	6839      	ldr	r1, [r7, #0]
 8011be8:	6878      	ldr	r0, [r7, #4]
 8011bea:	f000 fca3 	bl	8012534 <USBD_CtlError>
          break;
 8011bee:	e004      	b.n	8011bfa <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8011bf0:	6839      	ldr	r1, [r7, #0]
 8011bf2:	6878      	ldr	r0, [r7, #4]
 8011bf4:	f000 fc9e 	bl	8012534 <USBD_CtlError>
          break;
 8011bf8:	e000      	b.n	8011bfc <USBD_StdItfReq+0x7c>
          break;
 8011bfa:	bf00      	nop
      }
      break;
 8011bfc:	e004      	b.n	8011c08 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8011bfe:	6839      	ldr	r1, [r7, #0]
 8011c00:	6878      	ldr	r0, [r7, #4]
 8011c02:	f000 fc97 	bl	8012534 <USBD_CtlError>
      break;
 8011c06:	bf00      	nop
  }

  return ret;
 8011c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c0a:	4618      	mov	r0, r3
 8011c0c:	3710      	adds	r7, #16
 8011c0e:	46bd      	mov	sp, r7
 8011c10:	bd80      	pop	{r7, pc}

08011c12 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011c12:	b580      	push	{r7, lr}
 8011c14:	b084      	sub	sp, #16
 8011c16:	af00      	add	r7, sp, #0
 8011c18:	6078      	str	r0, [r7, #4]
 8011c1a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8011c1c:	2300      	movs	r3, #0
 8011c1e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8011c20:	683b      	ldr	r3, [r7, #0]
 8011c22:	889b      	ldrh	r3, [r3, #4]
 8011c24:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011c26:	683b      	ldr	r3, [r7, #0]
 8011c28:	781b      	ldrb	r3, [r3, #0]
 8011c2a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8011c2e:	2b40      	cmp	r3, #64	; 0x40
 8011c30:	d007      	beq.n	8011c42 <USBD_StdEPReq+0x30>
 8011c32:	2b40      	cmp	r3, #64	; 0x40
 8011c34:	f200 8145 	bhi.w	8011ec2 <USBD_StdEPReq+0x2b0>
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d00c      	beq.n	8011c56 <USBD_StdEPReq+0x44>
 8011c3c:	2b20      	cmp	r3, #32
 8011c3e:	f040 8140 	bne.w	8011ec2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c48:	689b      	ldr	r3, [r3, #8]
 8011c4a:	6839      	ldr	r1, [r7, #0]
 8011c4c:	6878      	ldr	r0, [r7, #4]
 8011c4e:	4798      	blx	r3
 8011c50:	4603      	mov	r3, r0
 8011c52:	73fb      	strb	r3, [r7, #15]
      break;
 8011c54:	e13a      	b.n	8011ecc <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011c56:	683b      	ldr	r3, [r7, #0]
 8011c58:	785b      	ldrb	r3, [r3, #1]
 8011c5a:	2b03      	cmp	r3, #3
 8011c5c:	d007      	beq.n	8011c6e <USBD_StdEPReq+0x5c>
 8011c5e:	2b03      	cmp	r3, #3
 8011c60:	f300 8129 	bgt.w	8011eb6 <USBD_StdEPReq+0x2a4>
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	d07f      	beq.n	8011d68 <USBD_StdEPReq+0x156>
 8011c68:	2b01      	cmp	r3, #1
 8011c6a:	d03c      	beq.n	8011ce6 <USBD_StdEPReq+0xd4>
 8011c6c:	e123      	b.n	8011eb6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011c74:	b2db      	uxtb	r3, r3
 8011c76:	2b02      	cmp	r3, #2
 8011c78:	d002      	beq.n	8011c80 <USBD_StdEPReq+0x6e>
 8011c7a:	2b03      	cmp	r3, #3
 8011c7c:	d016      	beq.n	8011cac <USBD_StdEPReq+0x9a>
 8011c7e:	e02c      	b.n	8011cda <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011c80:	7bbb      	ldrb	r3, [r7, #14]
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d00d      	beq.n	8011ca2 <USBD_StdEPReq+0x90>
 8011c86:	7bbb      	ldrb	r3, [r7, #14]
 8011c88:	2b80      	cmp	r3, #128	; 0x80
 8011c8a:	d00a      	beq.n	8011ca2 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011c8c:	7bbb      	ldrb	r3, [r7, #14]
 8011c8e:	4619      	mov	r1, r3
 8011c90:	6878      	ldr	r0, [r7, #4]
 8011c92:	f007 fb7b 	bl	801938c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011c96:	2180      	movs	r1, #128	; 0x80
 8011c98:	6878      	ldr	r0, [r7, #4]
 8011c9a:	f007 fb77 	bl	801938c <USBD_LL_StallEP>
 8011c9e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011ca0:	e020      	b.n	8011ce4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8011ca2:	6839      	ldr	r1, [r7, #0]
 8011ca4:	6878      	ldr	r0, [r7, #4]
 8011ca6:	f000 fc45 	bl	8012534 <USBD_CtlError>
              break;
 8011caa:	e01b      	b.n	8011ce4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011cac:	683b      	ldr	r3, [r7, #0]
 8011cae:	885b      	ldrh	r3, [r3, #2]
 8011cb0:	2b00      	cmp	r3, #0
 8011cb2:	d10e      	bne.n	8011cd2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8011cb4:	7bbb      	ldrb	r3, [r7, #14]
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d00b      	beq.n	8011cd2 <USBD_StdEPReq+0xc0>
 8011cba:	7bbb      	ldrb	r3, [r7, #14]
 8011cbc:	2b80      	cmp	r3, #128	; 0x80
 8011cbe:	d008      	beq.n	8011cd2 <USBD_StdEPReq+0xc0>
 8011cc0:	683b      	ldr	r3, [r7, #0]
 8011cc2:	88db      	ldrh	r3, [r3, #6]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d104      	bne.n	8011cd2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8011cc8:	7bbb      	ldrb	r3, [r7, #14]
 8011cca:	4619      	mov	r1, r3
 8011ccc:	6878      	ldr	r0, [r7, #4]
 8011cce:	f007 fb5d 	bl	801938c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8011cd2:	6878      	ldr	r0, [r7, #4]
 8011cd4:	f000 fcf9 	bl	80126ca <USBD_CtlSendStatus>

              break;
 8011cd8:	e004      	b.n	8011ce4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8011cda:	6839      	ldr	r1, [r7, #0]
 8011cdc:	6878      	ldr	r0, [r7, #4]
 8011cde:	f000 fc29 	bl	8012534 <USBD_CtlError>
              break;
 8011ce2:	bf00      	nop
          }
          break;
 8011ce4:	e0ec      	b.n	8011ec0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011cec:	b2db      	uxtb	r3, r3
 8011cee:	2b02      	cmp	r3, #2
 8011cf0:	d002      	beq.n	8011cf8 <USBD_StdEPReq+0xe6>
 8011cf2:	2b03      	cmp	r3, #3
 8011cf4:	d016      	beq.n	8011d24 <USBD_StdEPReq+0x112>
 8011cf6:	e030      	b.n	8011d5a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011cf8:	7bbb      	ldrb	r3, [r7, #14]
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d00d      	beq.n	8011d1a <USBD_StdEPReq+0x108>
 8011cfe:	7bbb      	ldrb	r3, [r7, #14]
 8011d00:	2b80      	cmp	r3, #128	; 0x80
 8011d02:	d00a      	beq.n	8011d1a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8011d04:	7bbb      	ldrb	r3, [r7, #14]
 8011d06:	4619      	mov	r1, r3
 8011d08:	6878      	ldr	r0, [r7, #4]
 8011d0a:	f007 fb3f 	bl	801938c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8011d0e:	2180      	movs	r1, #128	; 0x80
 8011d10:	6878      	ldr	r0, [r7, #4]
 8011d12:	f007 fb3b 	bl	801938c <USBD_LL_StallEP>
 8011d16:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8011d18:	e025      	b.n	8011d66 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8011d1a:	6839      	ldr	r1, [r7, #0]
 8011d1c:	6878      	ldr	r0, [r7, #4]
 8011d1e:	f000 fc09 	bl	8012534 <USBD_CtlError>
              break;
 8011d22:	e020      	b.n	8011d66 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8011d24:	683b      	ldr	r3, [r7, #0]
 8011d26:	885b      	ldrh	r3, [r3, #2]
 8011d28:	2b00      	cmp	r3, #0
 8011d2a:	d11b      	bne.n	8011d64 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8011d2c:	7bbb      	ldrb	r3, [r7, #14]
 8011d2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d004      	beq.n	8011d40 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8011d36:	7bbb      	ldrb	r3, [r7, #14]
 8011d38:	4619      	mov	r1, r3
 8011d3a:	6878      	ldr	r0, [r7, #4]
 8011d3c:	f007 fb45 	bl	80193ca <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8011d40:	6878      	ldr	r0, [r7, #4]
 8011d42:	f000 fcc2 	bl	80126ca <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d4c:	689b      	ldr	r3, [r3, #8]
 8011d4e:	6839      	ldr	r1, [r7, #0]
 8011d50:	6878      	ldr	r0, [r7, #4]
 8011d52:	4798      	blx	r3
 8011d54:	4603      	mov	r3, r0
 8011d56:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8011d58:	e004      	b.n	8011d64 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8011d5a:	6839      	ldr	r1, [r7, #0]
 8011d5c:	6878      	ldr	r0, [r7, #4]
 8011d5e:	f000 fbe9 	bl	8012534 <USBD_CtlError>
              break;
 8011d62:	e000      	b.n	8011d66 <USBD_StdEPReq+0x154>
              break;
 8011d64:	bf00      	nop
          }
          break;
 8011d66:	e0ab      	b.n	8011ec0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011d6e:	b2db      	uxtb	r3, r3
 8011d70:	2b02      	cmp	r3, #2
 8011d72:	d002      	beq.n	8011d7a <USBD_StdEPReq+0x168>
 8011d74:	2b03      	cmp	r3, #3
 8011d76:	d032      	beq.n	8011dde <USBD_StdEPReq+0x1cc>
 8011d78:	e097      	b.n	8011eaa <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011d7a:	7bbb      	ldrb	r3, [r7, #14]
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	d007      	beq.n	8011d90 <USBD_StdEPReq+0x17e>
 8011d80:	7bbb      	ldrb	r3, [r7, #14]
 8011d82:	2b80      	cmp	r3, #128	; 0x80
 8011d84:	d004      	beq.n	8011d90 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8011d86:	6839      	ldr	r1, [r7, #0]
 8011d88:	6878      	ldr	r0, [r7, #4]
 8011d8a:	f000 fbd3 	bl	8012534 <USBD_CtlError>
                break;
 8011d8e:	e091      	b.n	8011eb4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011d90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011d94:	2b00      	cmp	r3, #0
 8011d96:	da0b      	bge.n	8011db0 <USBD_StdEPReq+0x19e>
 8011d98:	7bbb      	ldrb	r3, [r7, #14]
 8011d9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011d9e:	4613      	mov	r3, r2
 8011da0:	009b      	lsls	r3, r3, #2
 8011da2:	4413      	add	r3, r2
 8011da4:	009b      	lsls	r3, r3, #2
 8011da6:	3310      	adds	r3, #16
 8011da8:	687a      	ldr	r2, [r7, #4]
 8011daa:	4413      	add	r3, r2
 8011dac:	3304      	adds	r3, #4
 8011dae:	e00b      	b.n	8011dc8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011db0:	7bbb      	ldrb	r3, [r7, #14]
 8011db2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011db6:	4613      	mov	r3, r2
 8011db8:	009b      	lsls	r3, r3, #2
 8011dba:	4413      	add	r3, r2
 8011dbc:	009b      	lsls	r3, r3, #2
 8011dbe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011dc2:	687a      	ldr	r2, [r7, #4]
 8011dc4:	4413      	add	r3, r2
 8011dc6:	3304      	adds	r3, #4
 8011dc8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011dca:	68bb      	ldr	r3, [r7, #8]
 8011dcc:	2200      	movs	r2, #0
 8011dce:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011dd0:	68bb      	ldr	r3, [r7, #8]
 8011dd2:	2202      	movs	r2, #2
 8011dd4:	4619      	mov	r1, r3
 8011dd6:	6878      	ldr	r0, [r7, #4]
 8011dd8:	f000 fc1d 	bl	8012616 <USBD_CtlSendData>
              break;
 8011ddc:	e06a      	b.n	8011eb4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011dde:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	da11      	bge.n	8011e0a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8011de6:	7bbb      	ldrb	r3, [r7, #14]
 8011de8:	f003 020f 	and.w	r2, r3, #15
 8011dec:	6879      	ldr	r1, [r7, #4]
 8011dee:	4613      	mov	r3, r2
 8011df0:	009b      	lsls	r3, r3, #2
 8011df2:	4413      	add	r3, r2
 8011df4:	009b      	lsls	r3, r3, #2
 8011df6:	440b      	add	r3, r1
 8011df8:	3324      	adds	r3, #36	; 0x24
 8011dfa:	881b      	ldrh	r3, [r3, #0]
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d117      	bne.n	8011e30 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8011e00:	6839      	ldr	r1, [r7, #0]
 8011e02:	6878      	ldr	r0, [r7, #4]
 8011e04:	f000 fb96 	bl	8012534 <USBD_CtlError>
                  break;
 8011e08:	e054      	b.n	8011eb4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011e0a:	7bbb      	ldrb	r3, [r7, #14]
 8011e0c:	f003 020f 	and.w	r2, r3, #15
 8011e10:	6879      	ldr	r1, [r7, #4]
 8011e12:	4613      	mov	r3, r2
 8011e14:	009b      	lsls	r3, r3, #2
 8011e16:	4413      	add	r3, r2
 8011e18:	009b      	lsls	r3, r3, #2
 8011e1a:	440b      	add	r3, r1
 8011e1c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8011e20:	881b      	ldrh	r3, [r3, #0]
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d104      	bne.n	8011e30 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8011e26:	6839      	ldr	r1, [r7, #0]
 8011e28:	6878      	ldr	r0, [r7, #4]
 8011e2a:	f000 fb83 	bl	8012534 <USBD_CtlError>
                  break;
 8011e2e:	e041      	b.n	8011eb4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011e30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	da0b      	bge.n	8011e50 <USBD_StdEPReq+0x23e>
 8011e38:	7bbb      	ldrb	r3, [r7, #14]
 8011e3a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011e3e:	4613      	mov	r3, r2
 8011e40:	009b      	lsls	r3, r3, #2
 8011e42:	4413      	add	r3, r2
 8011e44:	009b      	lsls	r3, r3, #2
 8011e46:	3310      	adds	r3, #16
 8011e48:	687a      	ldr	r2, [r7, #4]
 8011e4a:	4413      	add	r3, r2
 8011e4c:	3304      	adds	r3, #4
 8011e4e:	e00b      	b.n	8011e68 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011e50:	7bbb      	ldrb	r3, [r7, #14]
 8011e52:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011e56:	4613      	mov	r3, r2
 8011e58:	009b      	lsls	r3, r3, #2
 8011e5a:	4413      	add	r3, r2
 8011e5c:	009b      	lsls	r3, r3, #2
 8011e5e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011e62:	687a      	ldr	r2, [r7, #4]
 8011e64:	4413      	add	r3, r2
 8011e66:	3304      	adds	r3, #4
 8011e68:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8011e6a:	7bbb      	ldrb	r3, [r7, #14]
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d002      	beq.n	8011e76 <USBD_StdEPReq+0x264>
 8011e70:	7bbb      	ldrb	r3, [r7, #14]
 8011e72:	2b80      	cmp	r3, #128	; 0x80
 8011e74:	d103      	bne.n	8011e7e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8011e76:	68bb      	ldr	r3, [r7, #8]
 8011e78:	2200      	movs	r2, #0
 8011e7a:	601a      	str	r2, [r3, #0]
 8011e7c:	e00e      	b.n	8011e9c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011e7e:	7bbb      	ldrb	r3, [r7, #14]
 8011e80:	4619      	mov	r1, r3
 8011e82:	6878      	ldr	r0, [r7, #4]
 8011e84:	f007 fac0 	bl	8019408 <USBD_LL_IsStallEP>
 8011e88:	4603      	mov	r3, r0
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d003      	beq.n	8011e96 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8011e8e:	68bb      	ldr	r3, [r7, #8]
 8011e90:	2201      	movs	r2, #1
 8011e92:	601a      	str	r2, [r3, #0]
 8011e94:	e002      	b.n	8011e9c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8011e96:	68bb      	ldr	r3, [r7, #8]
 8011e98:	2200      	movs	r2, #0
 8011e9a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011e9c:	68bb      	ldr	r3, [r7, #8]
 8011e9e:	2202      	movs	r2, #2
 8011ea0:	4619      	mov	r1, r3
 8011ea2:	6878      	ldr	r0, [r7, #4]
 8011ea4:	f000 fbb7 	bl	8012616 <USBD_CtlSendData>
              break;
 8011ea8:	e004      	b.n	8011eb4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8011eaa:	6839      	ldr	r1, [r7, #0]
 8011eac:	6878      	ldr	r0, [r7, #4]
 8011eae:	f000 fb41 	bl	8012534 <USBD_CtlError>
              break;
 8011eb2:	bf00      	nop
          }
          break;
 8011eb4:	e004      	b.n	8011ec0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8011eb6:	6839      	ldr	r1, [r7, #0]
 8011eb8:	6878      	ldr	r0, [r7, #4]
 8011eba:	f000 fb3b 	bl	8012534 <USBD_CtlError>
          break;
 8011ebe:	bf00      	nop
      }
      break;
 8011ec0:	e004      	b.n	8011ecc <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8011ec2:	6839      	ldr	r1, [r7, #0]
 8011ec4:	6878      	ldr	r0, [r7, #4]
 8011ec6:	f000 fb35 	bl	8012534 <USBD_CtlError>
      break;
 8011eca:	bf00      	nop
  }

  return ret;
 8011ecc:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ece:	4618      	mov	r0, r3
 8011ed0:	3710      	adds	r7, #16
 8011ed2:	46bd      	mov	sp, r7
 8011ed4:	bd80      	pop	{r7, pc}
	...

08011ed8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011ed8:	b580      	push	{r7, lr}
 8011eda:	b084      	sub	sp, #16
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	6078      	str	r0, [r7, #4]
 8011ee0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011ee2:	2300      	movs	r3, #0
 8011ee4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8011ee6:	2300      	movs	r3, #0
 8011ee8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011eea:	2300      	movs	r3, #0
 8011eec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011eee:	683b      	ldr	r3, [r7, #0]
 8011ef0:	885b      	ldrh	r3, [r3, #2]
 8011ef2:	0a1b      	lsrs	r3, r3, #8
 8011ef4:	b29b      	uxth	r3, r3
 8011ef6:	3b01      	subs	r3, #1
 8011ef8:	2b06      	cmp	r3, #6
 8011efa:	f200 8128 	bhi.w	801214e <USBD_GetDescriptor+0x276>
 8011efe:	a201      	add	r2, pc, #4	; (adr r2, 8011f04 <USBD_GetDescriptor+0x2c>)
 8011f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f04:	08011f21 	.word	0x08011f21
 8011f08:	08011f39 	.word	0x08011f39
 8011f0c:	08011f79 	.word	0x08011f79
 8011f10:	0801214f 	.word	0x0801214f
 8011f14:	0801214f 	.word	0x0801214f
 8011f18:	080120ef 	.word	0x080120ef
 8011f1c:	0801211b 	.word	0x0801211b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	687a      	ldr	r2, [r7, #4]
 8011f2a:	7c12      	ldrb	r2, [r2, #16]
 8011f2c:	f107 0108 	add.w	r1, r7, #8
 8011f30:	4610      	mov	r0, r2
 8011f32:	4798      	blx	r3
 8011f34:	60f8      	str	r0, [r7, #12]
      break;
 8011f36:	e112      	b.n	801215e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	7c1b      	ldrb	r3, [r3, #16]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d10d      	bne.n	8011f5c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011f48:	f107 0208 	add.w	r2, r7, #8
 8011f4c:	4610      	mov	r0, r2
 8011f4e:	4798      	blx	r3
 8011f50:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	3301      	adds	r3, #1
 8011f56:	2202      	movs	r2, #2
 8011f58:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8011f5a:	e100      	b.n	801215e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f64:	f107 0208 	add.w	r2, r7, #8
 8011f68:	4610      	mov	r0, r2
 8011f6a:	4798      	blx	r3
 8011f6c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	3301      	adds	r3, #1
 8011f72:	2202      	movs	r2, #2
 8011f74:	701a      	strb	r2, [r3, #0]
      break;
 8011f76:	e0f2      	b.n	801215e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8011f78:	683b      	ldr	r3, [r7, #0]
 8011f7a:	885b      	ldrh	r3, [r3, #2]
 8011f7c:	b2db      	uxtb	r3, r3
 8011f7e:	2b05      	cmp	r3, #5
 8011f80:	f200 80ac 	bhi.w	80120dc <USBD_GetDescriptor+0x204>
 8011f84:	a201      	add	r2, pc, #4	; (adr r2, 8011f8c <USBD_GetDescriptor+0xb4>)
 8011f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f8a:	bf00      	nop
 8011f8c:	08011fa5 	.word	0x08011fa5
 8011f90:	08011fd9 	.word	0x08011fd9
 8011f94:	0801200d 	.word	0x0801200d
 8011f98:	08012041 	.word	0x08012041
 8011f9c:	08012075 	.word	0x08012075
 8011fa0:	080120a9 	.word	0x080120a9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011fa4:	687b      	ldr	r3, [r7, #4]
 8011fa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011faa:	685b      	ldr	r3, [r3, #4]
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d00b      	beq.n	8011fc8 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011fb6:	685b      	ldr	r3, [r3, #4]
 8011fb8:	687a      	ldr	r2, [r7, #4]
 8011fba:	7c12      	ldrb	r2, [r2, #16]
 8011fbc:	f107 0108 	add.w	r1, r7, #8
 8011fc0:	4610      	mov	r0, r2
 8011fc2:	4798      	blx	r3
 8011fc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011fc6:	e091      	b.n	80120ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011fc8:	6839      	ldr	r1, [r7, #0]
 8011fca:	6878      	ldr	r0, [r7, #4]
 8011fcc:	f000 fab2 	bl	8012534 <USBD_CtlError>
            err++;
 8011fd0:	7afb      	ldrb	r3, [r7, #11]
 8011fd2:	3301      	adds	r3, #1
 8011fd4:	72fb      	strb	r3, [r7, #11]
          break;
 8011fd6:	e089      	b.n	80120ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011fde:	689b      	ldr	r3, [r3, #8]
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	d00b      	beq.n	8011ffc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011fea:	689b      	ldr	r3, [r3, #8]
 8011fec:	687a      	ldr	r2, [r7, #4]
 8011fee:	7c12      	ldrb	r2, [r2, #16]
 8011ff0:	f107 0108 	add.w	r1, r7, #8
 8011ff4:	4610      	mov	r0, r2
 8011ff6:	4798      	blx	r3
 8011ff8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011ffa:	e077      	b.n	80120ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8011ffc:	6839      	ldr	r1, [r7, #0]
 8011ffe:	6878      	ldr	r0, [r7, #4]
 8012000:	f000 fa98 	bl	8012534 <USBD_CtlError>
            err++;
 8012004:	7afb      	ldrb	r3, [r7, #11]
 8012006:	3301      	adds	r3, #1
 8012008:	72fb      	strb	r3, [r7, #11]
          break;
 801200a:	e06f      	b.n	80120ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012012:	68db      	ldr	r3, [r3, #12]
 8012014:	2b00      	cmp	r3, #0
 8012016:	d00b      	beq.n	8012030 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801201e:	68db      	ldr	r3, [r3, #12]
 8012020:	687a      	ldr	r2, [r7, #4]
 8012022:	7c12      	ldrb	r2, [r2, #16]
 8012024:	f107 0108 	add.w	r1, r7, #8
 8012028:	4610      	mov	r0, r2
 801202a:	4798      	blx	r3
 801202c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801202e:	e05d      	b.n	80120ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012030:	6839      	ldr	r1, [r7, #0]
 8012032:	6878      	ldr	r0, [r7, #4]
 8012034:	f000 fa7e 	bl	8012534 <USBD_CtlError>
            err++;
 8012038:	7afb      	ldrb	r3, [r7, #11]
 801203a:	3301      	adds	r3, #1
 801203c:	72fb      	strb	r3, [r7, #11]
          break;
 801203e:	e055      	b.n	80120ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012046:	691b      	ldr	r3, [r3, #16]
 8012048:	2b00      	cmp	r3, #0
 801204a:	d00b      	beq.n	8012064 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801204c:	687b      	ldr	r3, [r7, #4]
 801204e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012052:	691b      	ldr	r3, [r3, #16]
 8012054:	687a      	ldr	r2, [r7, #4]
 8012056:	7c12      	ldrb	r2, [r2, #16]
 8012058:	f107 0108 	add.w	r1, r7, #8
 801205c:	4610      	mov	r0, r2
 801205e:	4798      	blx	r3
 8012060:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012062:	e043      	b.n	80120ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012064:	6839      	ldr	r1, [r7, #0]
 8012066:	6878      	ldr	r0, [r7, #4]
 8012068:	f000 fa64 	bl	8012534 <USBD_CtlError>
            err++;
 801206c:	7afb      	ldrb	r3, [r7, #11]
 801206e:	3301      	adds	r3, #1
 8012070:	72fb      	strb	r3, [r7, #11]
          break;
 8012072:	e03b      	b.n	80120ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801207a:	695b      	ldr	r3, [r3, #20]
 801207c:	2b00      	cmp	r3, #0
 801207e:	d00b      	beq.n	8012098 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012086:	695b      	ldr	r3, [r3, #20]
 8012088:	687a      	ldr	r2, [r7, #4]
 801208a:	7c12      	ldrb	r2, [r2, #16]
 801208c:	f107 0108 	add.w	r1, r7, #8
 8012090:	4610      	mov	r0, r2
 8012092:	4798      	blx	r3
 8012094:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012096:	e029      	b.n	80120ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012098:	6839      	ldr	r1, [r7, #0]
 801209a:	6878      	ldr	r0, [r7, #4]
 801209c:	f000 fa4a 	bl	8012534 <USBD_CtlError>
            err++;
 80120a0:	7afb      	ldrb	r3, [r7, #11]
 80120a2:	3301      	adds	r3, #1
 80120a4:	72fb      	strb	r3, [r7, #11]
          break;
 80120a6:	e021      	b.n	80120ec <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80120ae:	699b      	ldr	r3, [r3, #24]
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	d00b      	beq.n	80120cc <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80120ba:	699b      	ldr	r3, [r3, #24]
 80120bc:	687a      	ldr	r2, [r7, #4]
 80120be:	7c12      	ldrb	r2, [r2, #16]
 80120c0:	f107 0108 	add.w	r1, r7, #8
 80120c4:	4610      	mov	r0, r2
 80120c6:	4798      	blx	r3
 80120c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80120ca:	e00f      	b.n	80120ec <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80120cc:	6839      	ldr	r1, [r7, #0]
 80120ce:	6878      	ldr	r0, [r7, #4]
 80120d0:	f000 fa30 	bl	8012534 <USBD_CtlError>
            err++;
 80120d4:	7afb      	ldrb	r3, [r7, #11]
 80120d6:	3301      	adds	r3, #1
 80120d8:	72fb      	strb	r3, [r7, #11]
          break;
 80120da:	e007      	b.n	80120ec <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80120dc:	6839      	ldr	r1, [r7, #0]
 80120de:	6878      	ldr	r0, [r7, #4]
 80120e0:	f000 fa28 	bl	8012534 <USBD_CtlError>
          err++;
 80120e4:	7afb      	ldrb	r3, [r7, #11]
 80120e6:	3301      	adds	r3, #1
 80120e8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80120ea:	bf00      	nop
      }
      break;
 80120ec:	e037      	b.n	801215e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	7c1b      	ldrb	r3, [r3, #16]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d109      	bne.n	801210a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80120fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80120fe:	f107 0208 	add.w	r2, r7, #8
 8012102:	4610      	mov	r0, r2
 8012104:	4798      	blx	r3
 8012106:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012108:	e029      	b.n	801215e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801210a:	6839      	ldr	r1, [r7, #0]
 801210c:	6878      	ldr	r0, [r7, #4]
 801210e:	f000 fa11 	bl	8012534 <USBD_CtlError>
        err++;
 8012112:	7afb      	ldrb	r3, [r7, #11]
 8012114:	3301      	adds	r3, #1
 8012116:	72fb      	strb	r3, [r7, #11]
      break;
 8012118:	e021      	b.n	801215e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	7c1b      	ldrb	r3, [r3, #16]
 801211e:	2b00      	cmp	r3, #0
 8012120:	d10d      	bne.n	801213e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801212a:	f107 0208 	add.w	r2, r7, #8
 801212e:	4610      	mov	r0, r2
 8012130:	4798      	blx	r3
 8012132:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	3301      	adds	r3, #1
 8012138:	2207      	movs	r2, #7
 801213a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801213c:	e00f      	b.n	801215e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801213e:	6839      	ldr	r1, [r7, #0]
 8012140:	6878      	ldr	r0, [r7, #4]
 8012142:	f000 f9f7 	bl	8012534 <USBD_CtlError>
        err++;
 8012146:	7afb      	ldrb	r3, [r7, #11]
 8012148:	3301      	adds	r3, #1
 801214a:	72fb      	strb	r3, [r7, #11]
      break;
 801214c:	e007      	b.n	801215e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 801214e:	6839      	ldr	r1, [r7, #0]
 8012150:	6878      	ldr	r0, [r7, #4]
 8012152:	f000 f9ef 	bl	8012534 <USBD_CtlError>
      err++;
 8012156:	7afb      	ldrb	r3, [r7, #11]
 8012158:	3301      	adds	r3, #1
 801215a:	72fb      	strb	r3, [r7, #11]
      break;
 801215c:	bf00      	nop
  }

  if (err != 0U)
 801215e:	7afb      	ldrb	r3, [r7, #11]
 8012160:	2b00      	cmp	r3, #0
 8012162:	d11e      	bne.n	80121a2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8012164:	683b      	ldr	r3, [r7, #0]
 8012166:	88db      	ldrh	r3, [r3, #6]
 8012168:	2b00      	cmp	r3, #0
 801216a:	d016      	beq.n	801219a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 801216c:	893b      	ldrh	r3, [r7, #8]
 801216e:	2b00      	cmp	r3, #0
 8012170:	d00e      	beq.n	8012190 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8012172:	683b      	ldr	r3, [r7, #0]
 8012174:	88da      	ldrh	r2, [r3, #6]
 8012176:	893b      	ldrh	r3, [r7, #8]
 8012178:	4293      	cmp	r3, r2
 801217a:	bf28      	it	cs
 801217c:	4613      	movcs	r3, r2
 801217e:	b29b      	uxth	r3, r3
 8012180:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8012182:	893b      	ldrh	r3, [r7, #8]
 8012184:	461a      	mov	r2, r3
 8012186:	68f9      	ldr	r1, [r7, #12]
 8012188:	6878      	ldr	r0, [r7, #4]
 801218a:	f000 fa44 	bl	8012616 <USBD_CtlSendData>
 801218e:	e009      	b.n	80121a4 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012190:	6839      	ldr	r1, [r7, #0]
 8012192:	6878      	ldr	r0, [r7, #4]
 8012194:	f000 f9ce 	bl	8012534 <USBD_CtlError>
 8012198:	e004      	b.n	80121a4 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801219a:	6878      	ldr	r0, [r7, #4]
 801219c:	f000 fa95 	bl	80126ca <USBD_CtlSendStatus>
 80121a0:	e000      	b.n	80121a4 <USBD_GetDescriptor+0x2cc>
    return;
 80121a2:	bf00      	nop
  }
}
 80121a4:	3710      	adds	r7, #16
 80121a6:	46bd      	mov	sp, r7
 80121a8:	bd80      	pop	{r7, pc}
 80121aa:	bf00      	nop

080121ac <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80121ac:	b580      	push	{r7, lr}
 80121ae:	b084      	sub	sp, #16
 80121b0:	af00      	add	r7, sp, #0
 80121b2:	6078      	str	r0, [r7, #4]
 80121b4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80121b6:	683b      	ldr	r3, [r7, #0]
 80121b8:	889b      	ldrh	r3, [r3, #4]
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d131      	bne.n	8012222 <USBD_SetAddress+0x76>
 80121be:	683b      	ldr	r3, [r7, #0]
 80121c0:	88db      	ldrh	r3, [r3, #6]
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d12d      	bne.n	8012222 <USBD_SetAddress+0x76>
 80121c6:	683b      	ldr	r3, [r7, #0]
 80121c8:	885b      	ldrh	r3, [r3, #2]
 80121ca:	2b7f      	cmp	r3, #127	; 0x7f
 80121cc:	d829      	bhi.n	8012222 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80121ce:	683b      	ldr	r3, [r7, #0]
 80121d0:	885b      	ldrh	r3, [r3, #2]
 80121d2:	b2db      	uxtb	r3, r3
 80121d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80121d8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80121e0:	b2db      	uxtb	r3, r3
 80121e2:	2b03      	cmp	r3, #3
 80121e4:	d104      	bne.n	80121f0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80121e6:	6839      	ldr	r1, [r7, #0]
 80121e8:	6878      	ldr	r0, [r7, #4]
 80121ea:	f000 f9a3 	bl	8012534 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80121ee:	e01d      	b.n	801222c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	7bfa      	ldrb	r2, [r7, #15]
 80121f4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80121f8:	7bfb      	ldrb	r3, [r7, #15]
 80121fa:	4619      	mov	r1, r3
 80121fc:	6878      	ldr	r0, [r7, #4]
 80121fe:	f007 f92f 	bl	8019460 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8012202:	6878      	ldr	r0, [r7, #4]
 8012204:	f000 fa61 	bl	80126ca <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012208:	7bfb      	ldrb	r3, [r7, #15]
 801220a:	2b00      	cmp	r3, #0
 801220c:	d004      	beq.n	8012218 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	2202      	movs	r2, #2
 8012212:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012216:	e009      	b.n	801222c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	2201      	movs	r2, #1
 801221c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012220:	e004      	b.n	801222c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012222:	6839      	ldr	r1, [r7, #0]
 8012224:	6878      	ldr	r0, [r7, #4]
 8012226:	f000 f985 	bl	8012534 <USBD_CtlError>
  }
}
 801222a:	bf00      	nop
 801222c:	bf00      	nop
 801222e:	3710      	adds	r7, #16
 8012230:	46bd      	mov	sp, r7
 8012232:	bd80      	pop	{r7, pc}

08012234 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012234:	b580      	push	{r7, lr}
 8012236:	b084      	sub	sp, #16
 8012238:	af00      	add	r7, sp, #0
 801223a:	6078      	str	r0, [r7, #4]
 801223c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801223e:	2300      	movs	r3, #0
 8012240:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8012242:	683b      	ldr	r3, [r7, #0]
 8012244:	885b      	ldrh	r3, [r3, #2]
 8012246:	b2da      	uxtb	r2, r3
 8012248:	4b4c      	ldr	r3, [pc, #304]	; (801237c <USBD_SetConfig+0x148>)
 801224a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801224c:	4b4b      	ldr	r3, [pc, #300]	; (801237c <USBD_SetConfig+0x148>)
 801224e:	781b      	ldrb	r3, [r3, #0]
 8012250:	2b01      	cmp	r3, #1
 8012252:	d905      	bls.n	8012260 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8012254:	6839      	ldr	r1, [r7, #0]
 8012256:	6878      	ldr	r0, [r7, #4]
 8012258:	f000 f96c 	bl	8012534 <USBD_CtlError>
    return USBD_FAIL;
 801225c:	2303      	movs	r3, #3
 801225e:	e088      	b.n	8012372 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012266:	b2db      	uxtb	r3, r3
 8012268:	2b02      	cmp	r3, #2
 801226a:	d002      	beq.n	8012272 <USBD_SetConfig+0x3e>
 801226c:	2b03      	cmp	r3, #3
 801226e:	d025      	beq.n	80122bc <USBD_SetConfig+0x88>
 8012270:	e071      	b.n	8012356 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8012272:	4b42      	ldr	r3, [pc, #264]	; (801237c <USBD_SetConfig+0x148>)
 8012274:	781b      	ldrb	r3, [r3, #0]
 8012276:	2b00      	cmp	r3, #0
 8012278:	d01c      	beq.n	80122b4 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 801227a:	4b40      	ldr	r3, [pc, #256]	; (801237c <USBD_SetConfig+0x148>)
 801227c:	781b      	ldrb	r3, [r3, #0]
 801227e:	461a      	mov	r2, r3
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012284:	4b3d      	ldr	r3, [pc, #244]	; (801237c <USBD_SetConfig+0x148>)
 8012286:	781b      	ldrb	r3, [r3, #0]
 8012288:	4619      	mov	r1, r3
 801228a:	6878      	ldr	r0, [r7, #4]
 801228c:	f7ff f948 	bl	8011520 <USBD_SetClassConfig>
 8012290:	4603      	mov	r3, r0
 8012292:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012294:	7bfb      	ldrb	r3, [r7, #15]
 8012296:	2b00      	cmp	r3, #0
 8012298:	d004      	beq.n	80122a4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 801229a:	6839      	ldr	r1, [r7, #0]
 801229c:	6878      	ldr	r0, [r7, #4]
 801229e:	f000 f949 	bl	8012534 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80122a2:	e065      	b.n	8012370 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80122a4:	6878      	ldr	r0, [r7, #4]
 80122a6:	f000 fa10 	bl	80126ca <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80122aa:	687b      	ldr	r3, [r7, #4]
 80122ac:	2203      	movs	r2, #3
 80122ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80122b2:	e05d      	b.n	8012370 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80122b4:	6878      	ldr	r0, [r7, #4]
 80122b6:	f000 fa08 	bl	80126ca <USBD_CtlSendStatus>
      break;
 80122ba:	e059      	b.n	8012370 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80122bc:	4b2f      	ldr	r3, [pc, #188]	; (801237c <USBD_SetConfig+0x148>)
 80122be:	781b      	ldrb	r3, [r3, #0]
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d112      	bne.n	80122ea <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	2202      	movs	r2, #2
 80122c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80122cc:	4b2b      	ldr	r3, [pc, #172]	; (801237c <USBD_SetConfig+0x148>)
 80122ce:	781b      	ldrb	r3, [r3, #0]
 80122d0:	461a      	mov	r2, r3
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80122d6:	4b29      	ldr	r3, [pc, #164]	; (801237c <USBD_SetConfig+0x148>)
 80122d8:	781b      	ldrb	r3, [r3, #0]
 80122da:	4619      	mov	r1, r3
 80122dc:	6878      	ldr	r0, [r7, #4]
 80122de:	f7ff f93b 	bl	8011558 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80122e2:	6878      	ldr	r0, [r7, #4]
 80122e4:	f000 f9f1 	bl	80126ca <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80122e8:	e042      	b.n	8012370 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80122ea:	4b24      	ldr	r3, [pc, #144]	; (801237c <USBD_SetConfig+0x148>)
 80122ec:	781b      	ldrb	r3, [r3, #0]
 80122ee:	461a      	mov	r2, r3
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	685b      	ldr	r3, [r3, #4]
 80122f4:	429a      	cmp	r2, r3
 80122f6:	d02a      	beq.n	801234e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	685b      	ldr	r3, [r3, #4]
 80122fc:	b2db      	uxtb	r3, r3
 80122fe:	4619      	mov	r1, r3
 8012300:	6878      	ldr	r0, [r7, #4]
 8012302:	f7ff f929 	bl	8011558 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012306:	4b1d      	ldr	r3, [pc, #116]	; (801237c <USBD_SetConfig+0x148>)
 8012308:	781b      	ldrb	r3, [r3, #0]
 801230a:	461a      	mov	r2, r3
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012310:	4b1a      	ldr	r3, [pc, #104]	; (801237c <USBD_SetConfig+0x148>)
 8012312:	781b      	ldrb	r3, [r3, #0]
 8012314:	4619      	mov	r1, r3
 8012316:	6878      	ldr	r0, [r7, #4]
 8012318:	f7ff f902 	bl	8011520 <USBD_SetClassConfig>
 801231c:	4603      	mov	r3, r0
 801231e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012320:	7bfb      	ldrb	r3, [r7, #15]
 8012322:	2b00      	cmp	r3, #0
 8012324:	d00f      	beq.n	8012346 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8012326:	6839      	ldr	r1, [r7, #0]
 8012328:	6878      	ldr	r0, [r7, #4]
 801232a:	f000 f903 	bl	8012534 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	685b      	ldr	r3, [r3, #4]
 8012332:	b2db      	uxtb	r3, r3
 8012334:	4619      	mov	r1, r3
 8012336:	6878      	ldr	r0, [r7, #4]
 8012338:	f7ff f90e 	bl	8011558 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	2202      	movs	r2, #2
 8012340:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012344:	e014      	b.n	8012370 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012346:	6878      	ldr	r0, [r7, #4]
 8012348:	f000 f9bf 	bl	80126ca <USBD_CtlSendStatus>
      break;
 801234c:	e010      	b.n	8012370 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 801234e:	6878      	ldr	r0, [r7, #4]
 8012350:	f000 f9bb 	bl	80126ca <USBD_CtlSendStatus>
      break;
 8012354:	e00c      	b.n	8012370 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8012356:	6839      	ldr	r1, [r7, #0]
 8012358:	6878      	ldr	r0, [r7, #4]
 801235a:	f000 f8eb 	bl	8012534 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801235e:	4b07      	ldr	r3, [pc, #28]	; (801237c <USBD_SetConfig+0x148>)
 8012360:	781b      	ldrb	r3, [r3, #0]
 8012362:	4619      	mov	r1, r3
 8012364:	6878      	ldr	r0, [r7, #4]
 8012366:	f7ff f8f7 	bl	8011558 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801236a:	2303      	movs	r3, #3
 801236c:	73fb      	strb	r3, [r7, #15]
      break;
 801236e:	bf00      	nop
  }

  return ret;
 8012370:	7bfb      	ldrb	r3, [r7, #15]
}
 8012372:	4618      	mov	r0, r3
 8012374:	3710      	adds	r7, #16
 8012376:	46bd      	mov	sp, r7
 8012378:	bd80      	pop	{r7, pc}
 801237a:	bf00      	nop
 801237c:	20000841 	.word	0x20000841

08012380 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012380:	b580      	push	{r7, lr}
 8012382:	b082      	sub	sp, #8
 8012384:	af00      	add	r7, sp, #0
 8012386:	6078      	str	r0, [r7, #4]
 8012388:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801238a:	683b      	ldr	r3, [r7, #0]
 801238c:	88db      	ldrh	r3, [r3, #6]
 801238e:	2b01      	cmp	r3, #1
 8012390:	d004      	beq.n	801239c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012392:	6839      	ldr	r1, [r7, #0]
 8012394:	6878      	ldr	r0, [r7, #4]
 8012396:	f000 f8cd 	bl	8012534 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801239a:	e023      	b.n	80123e4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 801239c:	687b      	ldr	r3, [r7, #4]
 801239e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80123a2:	b2db      	uxtb	r3, r3
 80123a4:	2b02      	cmp	r3, #2
 80123a6:	dc02      	bgt.n	80123ae <USBD_GetConfig+0x2e>
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	dc03      	bgt.n	80123b4 <USBD_GetConfig+0x34>
 80123ac:	e015      	b.n	80123da <USBD_GetConfig+0x5a>
 80123ae:	2b03      	cmp	r3, #3
 80123b0:	d00b      	beq.n	80123ca <USBD_GetConfig+0x4a>
 80123b2:	e012      	b.n	80123da <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80123b4:	687b      	ldr	r3, [r7, #4]
 80123b6:	2200      	movs	r2, #0
 80123b8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	3308      	adds	r3, #8
 80123be:	2201      	movs	r2, #1
 80123c0:	4619      	mov	r1, r3
 80123c2:	6878      	ldr	r0, [r7, #4]
 80123c4:	f000 f927 	bl	8012616 <USBD_CtlSendData>
        break;
 80123c8:	e00c      	b.n	80123e4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	3304      	adds	r3, #4
 80123ce:	2201      	movs	r2, #1
 80123d0:	4619      	mov	r1, r3
 80123d2:	6878      	ldr	r0, [r7, #4]
 80123d4:	f000 f91f 	bl	8012616 <USBD_CtlSendData>
        break;
 80123d8:	e004      	b.n	80123e4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80123da:	6839      	ldr	r1, [r7, #0]
 80123dc:	6878      	ldr	r0, [r7, #4]
 80123de:	f000 f8a9 	bl	8012534 <USBD_CtlError>
        break;
 80123e2:	bf00      	nop
}
 80123e4:	bf00      	nop
 80123e6:	3708      	adds	r7, #8
 80123e8:	46bd      	mov	sp, r7
 80123ea:	bd80      	pop	{r7, pc}

080123ec <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80123ec:	b580      	push	{r7, lr}
 80123ee:	b082      	sub	sp, #8
 80123f0:	af00      	add	r7, sp, #0
 80123f2:	6078      	str	r0, [r7, #4]
 80123f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80123fc:	b2db      	uxtb	r3, r3
 80123fe:	3b01      	subs	r3, #1
 8012400:	2b02      	cmp	r3, #2
 8012402:	d81e      	bhi.n	8012442 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012404:	683b      	ldr	r3, [r7, #0]
 8012406:	88db      	ldrh	r3, [r3, #6]
 8012408:	2b02      	cmp	r3, #2
 801240a:	d004      	beq.n	8012416 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801240c:	6839      	ldr	r1, [r7, #0]
 801240e:	6878      	ldr	r0, [r7, #4]
 8012410:	f000 f890 	bl	8012534 <USBD_CtlError>
        break;
 8012414:	e01a      	b.n	801244c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012416:	687b      	ldr	r3, [r7, #4]
 8012418:	2201      	movs	r2, #1
 801241a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8012422:	2b00      	cmp	r3, #0
 8012424:	d005      	beq.n	8012432 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	68db      	ldr	r3, [r3, #12]
 801242a:	f043 0202 	orr.w	r2, r3, #2
 801242e:	687b      	ldr	r3, [r7, #4]
 8012430:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	330c      	adds	r3, #12
 8012436:	2202      	movs	r2, #2
 8012438:	4619      	mov	r1, r3
 801243a:	6878      	ldr	r0, [r7, #4]
 801243c:	f000 f8eb 	bl	8012616 <USBD_CtlSendData>
      break;
 8012440:	e004      	b.n	801244c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012442:	6839      	ldr	r1, [r7, #0]
 8012444:	6878      	ldr	r0, [r7, #4]
 8012446:	f000 f875 	bl	8012534 <USBD_CtlError>
      break;
 801244a:	bf00      	nop
  }
}
 801244c:	bf00      	nop
 801244e:	3708      	adds	r7, #8
 8012450:	46bd      	mov	sp, r7
 8012452:	bd80      	pop	{r7, pc}

08012454 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012454:	b580      	push	{r7, lr}
 8012456:	b082      	sub	sp, #8
 8012458:	af00      	add	r7, sp, #0
 801245a:	6078      	str	r0, [r7, #4]
 801245c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801245e:	683b      	ldr	r3, [r7, #0]
 8012460:	885b      	ldrh	r3, [r3, #2]
 8012462:	2b01      	cmp	r3, #1
 8012464:	d106      	bne.n	8012474 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	2201      	movs	r2, #1
 801246a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801246e:	6878      	ldr	r0, [r7, #4]
 8012470:	f000 f92b 	bl	80126ca <USBD_CtlSendStatus>
  }
}
 8012474:	bf00      	nop
 8012476:	3708      	adds	r7, #8
 8012478:	46bd      	mov	sp, r7
 801247a:	bd80      	pop	{r7, pc}

0801247c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801247c:	b580      	push	{r7, lr}
 801247e:	b082      	sub	sp, #8
 8012480:	af00      	add	r7, sp, #0
 8012482:	6078      	str	r0, [r7, #4]
 8012484:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801248c:	b2db      	uxtb	r3, r3
 801248e:	3b01      	subs	r3, #1
 8012490:	2b02      	cmp	r3, #2
 8012492:	d80b      	bhi.n	80124ac <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012494:	683b      	ldr	r3, [r7, #0]
 8012496:	885b      	ldrh	r3, [r3, #2]
 8012498:	2b01      	cmp	r3, #1
 801249a:	d10c      	bne.n	80124b6 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	2200      	movs	r2, #0
 80124a0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80124a4:	6878      	ldr	r0, [r7, #4]
 80124a6:	f000 f910 	bl	80126ca <USBD_CtlSendStatus>
      }
      break;
 80124aa:	e004      	b.n	80124b6 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80124ac:	6839      	ldr	r1, [r7, #0]
 80124ae:	6878      	ldr	r0, [r7, #4]
 80124b0:	f000 f840 	bl	8012534 <USBD_CtlError>
      break;
 80124b4:	e000      	b.n	80124b8 <USBD_ClrFeature+0x3c>
      break;
 80124b6:	bf00      	nop
  }
}
 80124b8:	bf00      	nop
 80124ba:	3708      	adds	r7, #8
 80124bc:	46bd      	mov	sp, r7
 80124be:	bd80      	pop	{r7, pc}

080124c0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80124c0:	b580      	push	{r7, lr}
 80124c2:	b084      	sub	sp, #16
 80124c4:	af00      	add	r7, sp, #0
 80124c6:	6078      	str	r0, [r7, #4]
 80124c8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80124ca:	683b      	ldr	r3, [r7, #0]
 80124cc:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80124ce:	68fb      	ldr	r3, [r7, #12]
 80124d0:	781a      	ldrb	r2, [r3, #0]
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80124d6:	68fb      	ldr	r3, [r7, #12]
 80124d8:	3301      	adds	r3, #1
 80124da:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	781a      	ldrb	r2, [r3, #0]
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	3301      	adds	r3, #1
 80124e8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80124ea:	68f8      	ldr	r0, [r7, #12]
 80124ec:	f7ff fabb 	bl	8011a66 <SWAPBYTE>
 80124f0:	4603      	mov	r3, r0
 80124f2:	461a      	mov	r2, r3
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80124f8:	68fb      	ldr	r3, [r7, #12]
 80124fa:	3301      	adds	r3, #1
 80124fc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	3301      	adds	r3, #1
 8012502:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012504:	68f8      	ldr	r0, [r7, #12]
 8012506:	f7ff faae 	bl	8011a66 <SWAPBYTE>
 801250a:	4603      	mov	r3, r0
 801250c:	461a      	mov	r2, r3
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012512:	68fb      	ldr	r3, [r7, #12]
 8012514:	3301      	adds	r3, #1
 8012516:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012518:	68fb      	ldr	r3, [r7, #12]
 801251a:	3301      	adds	r3, #1
 801251c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801251e:	68f8      	ldr	r0, [r7, #12]
 8012520:	f7ff faa1 	bl	8011a66 <SWAPBYTE>
 8012524:	4603      	mov	r3, r0
 8012526:	461a      	mov	r2, r3
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	80da      	strh	r2, [r3, #6]
}
 801252c:	bf00      	nop
 801252e:	3710      	adds	r7, #16
 8012530:	46bd      	mov	sp, r7
 8012532:	bd80      	pop	{r7, pc}

08012534 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012534:	b580      	push	{r7, lr}
 8012536:	b082      	sub	sp, #8
 8012538:	af00      	add	r7, sp, #0
 801253a:	6078      	str	r0, [r7, #4]
 801253c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801253e:	2180      	movs	r1, #128	; 0x80
 8012540:	6878      	ldr	r0, [r7, #4]
 8012542:	f006 ff23 	bl	801938c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012546:	2100      	movs	r1, #0
 8012548:	6878      	ldr	r0, [r7, #4]
 801254a:	f006 ff1f 	bl	801938c <USBD_LL_StallEP>
}
 801254e:	bf00      	nop
 8012550:	3708      	adds	r7, #8
 8012552:	46bd      	mov	sp, r7
 8012554:	bd80      	pop	{r7, pc}

08012556 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012556:	b580      	push	{r7, lr}
 8012558:	b086      	sub	sp, #24
 801255a:	af00      	add	r7, sp, #0
 801255c:	60f8      	str	r0, [r7, #12]
 801255e:	60b9      	str	r1, [r7, #8]
 8012560:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8012562:	2300      	movs	r3, #0
 8012564:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012566:	68fb      	ldr	r3, [r7, #12]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d036      	beq.n	80125da <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8012570:	6938      	ldr	r0, [r7, #16]
 8012572:	f000 f836 	bl	80125e2 <USBD_GetLen>
 8012576:	4603      	mov	r3, r0
 8012578:	3301      	adds	r3, #1
 801257a:	b29b      	uxth	r3, r3
 801257c:	005b      	lsls	r3, r3, #1
 801257e:	b29a      	uxth	r2, r3
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012584:	7dfb      	ldrb	r3, [r7, #23]
 8012586:	68ba      	ldr	r2, [r7, #8]
 8012588:	4413      	add	r3, r2
 801258a:	687a      	ldr	r2, [r7, #4]
 801258c:	7812      	ldrb	r2, [r2, #0]
 801258e:	701a      	strb	r2, [r3, #0]
  idx++;
 8012590:	7dfb      	ldrb	r3, [r7, #23]
 8012592:	3301      	adds	r3, #1
 8012594:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012596:	7dfb      	ldrb	r3, [r7, #23]
 8012598:	68ba      	ldr	r2, [r7, #8]
 801259a:	4413      	add	r3, r2
 801259c:	2203      	movs	r2, #3
 801259e:	701a      	strb	r2, [r3, #0]
  idx++;
 80125a0:	7dfb      	ldrb	r3, [r7, #23]
 80125a2:	3301      	adds	r3, #1
 80125a4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80125a6:	e013      	b.n	80125d0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80125a8:	7dfb      	ldrb	r3, [r7, #23]
 80125aa:	68ba      	ldr	r2, [r7, #8]
 80125ac:	4413      	add	r3, r2
 80125ae:	693a      	ldr	r2, [r7, #16]
 80125b0:	7812      	ldrb	r2, [r2, #0]
 80125b2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80125b4:	693b      	ldr	r3, [r7, #16]
 80125b6:	3301      	adds	r3, #1
 80125b8:	613b      	str	r3, [r7, #16]
    idx++;
 80125ba:	7dfb      	ldrb	r3, [r7, #23]
 80125bc:	3301      	adds	r3, #1
 80125be:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80125c0:	7dfb      	ldrb	r3, [r7, #23]
 80125c2:	68ba      	ldr	r2, [r7, #8]
 80125c4:	4413      	add	r3, r2
 80125c6:	2200      	movs	r2, #0
 80125c8:	701a      	strb	r2, [r3, #0]
    idx++;
 80125ca:	7dfb      	ldrb	r3, [r7, #23]
 80125cc:	3301      	adds	r3, #1
 80125ce:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80125d0:	693b      	ldr	r3, [r7, #16]
 80125d2:	781b      	ldrb	r3, [r3, #0]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d1e7      	bne.n	80125a8 <USBD_GetString+0x52>
 80125d8:	e000      	b.n	80125dc <USBD_GetString+0x86>
    return;
 80125da:	bf00      	nop
  }
}
 80125dc:	3718      	adds	r7, #24
 80125de:	46bd      	mov	sp, r7
 80125e0:	bd80      	pop	{r7, pc}

080125e2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80125e2:	b480      	push	{r7}
 80125e4:	b085      	sub	sp, #20
 80125e6:	af00      	add	r7, sp, #0
 80125e8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80125ea:	2300      	movs	r3, #0
 80125ec:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80125f2:	e005      	b.n	8012600 <USBD_GetLen+0x1e>
  {
    len++;
 80125f4:	7bfb      	ldrb	r3, [r7, #15]
 80125f6:	3301      	adds	r3, #1
 80125f8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80125fa:	68bb      	ldr	r3, [r7, #8]
 80125fc:	3301      	adds	r3, #1
 80125fe:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012600:	68bb      	ldr	r3, [r7, #8]
 8012602:	781b      	ldrb	r3, [r3, #0]
 8012604:	2b00      	cmp	r3, #0
 8012606:	d1f5      	bne.n	80125f4 <USBD_GetLen+0x12>
  }

  return len;
 8012608:	7bfb      	ldrb	r3, [r7, #15]
}
 801260a:	4618      	mov	r0, r3
 801260c:	3714      	adds	r7, #20
 801260e:	46bd      	mov	sp, r7
 8012610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012614:	4770      	bx	lr

08012616 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012616:	b580      	push	{r7, lr}
 8012618:	b084      	sub	sp, #16
 801261a:	af00      	add	r7, sp, #0
 801261c:	60f8      	str	r0, [r7, #12]
 801261e:	60b9      	str	r1, [r7, #8]
 8012620:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	2202      	movs	r2, #2
 8012626:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801262a:	68fb      	ldr	r3, [r7, #12]
 801262c:	687a      	ldr	r2, [r7, #4]
 801262e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012630:	68fb      	ldr	r3, [r7, #12]
 8012632:	687a      	ldr	r2, [r7, #4]
 8012634:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	68ba      	ldr	r2, [r7, #8]
 801263a:	2100      	movs	r1, #0
 801263c:	68f8      	ldr	r0, [r7, #12]
 801263e:	f006 ff2e 	bl	801949e <USBD_LL_Transmit>

  return USBD_OK;
 8012642:	2300      	movs	r3, #0
}
 8012644:	4618      	mov	r0, r3
 8012646:	3710      	adds	r7, #16
 8012648:	46bd      	mov	sp, r7
 801264a:	bd80      	pop	{r7, pc}

0801264c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801264c:	b580      	push	{r7, lr}
 801264e:	b084      	sub	sp, #16
 8012650:	af00      	add	r7, sp, #0
 8012652:	60f8      	str	r0, [r7, #12]
 8012654:	60b9      	str	r1, [r7, #8]
 8012656:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	68ba      	ldr	r2, [r7, #8]
 801265c:	2100      	movs	r1, #0
 801265e:	68f8      	ldr	r0, [r7, #12]
 8012660:	f006 ff1d 	bl	801949e <USBD_LL_Transmit>

  return USBD_OK;
 8012664:	2300      	movs	r3, #0
}
 8012666:	4618      	mov	r0, r3
 8012668:	3710      	adds	r7, #16
 801266a:	46bd      	mov	sp, r7
 801266c:	bd80      	pop	{r7, pc}

0801266e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801266e:	b580      	push	{r7, lr}
 8012670:	b084      	sub	sp, #16
 8012672:	af00      	add	r7, sp, #0
 8012674:	60f8      	str	r0, [r7, #12]
 8012676:	60b9      	str	r1, [r7, #8]
 8012678:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801267a:	68fb      	ldr	r3, [r7, #12]
 801267c:	2203      	movs	r2, #3
 801267e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8012682:	68fb      	ldr	r3, [r7, #12]
 8012684:	687a      	ldr	r2, [r7, #4]
 8012686:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	687a      	ldr	r2, [r7, #4]
 801268e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	68ba      	ldr	r2, [r7, #8]
 8012696:	2100      	movs	r1, #0
 8012698:	68f8      	ldr	r0, [r7, #12]
 801269a:	f006 ff21 	bl	80194e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801269e:	2300      	movs	r3, #0
}
 80126a0:	4618      	mov	r0, r3
 80126a2:	3710      	adds	r7, #16
 80126a4:	46bd      	mov	sp, r7
 80126a6:	bd80      	pop	{r7, pc}

080126a8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b084      	sub	sp, #16
 80126ac:	af00      	add	r7, sp, #0
 80126ae:	60f8      	str	r0, [r7, #12]
 80126b0:	60b9      	str	r1, [r7, #8]
 80126b2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80126b4:	687b      	ldr	r3, [r7, #4]
 80126b6:	68ba      	ldr	r2, [r7, #8]
 80126b8:	2100      	movs	r1, #0
 80126ba:	68f8      	ldr	r0, [r7, #12]
 80126bc:	f006 ff10 	bl	80194e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80126c0:	2300      	movs	r3, #0
}
 80126c2:	4618      	mov	r0, r3
 80126c4:	3710      	adds	r7, #16
 80126c6:	46bd      	mov	sp, r7
 80126c8:	bd80      	pop	{r7, pc}

080126ca <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80126ca:	b580      	push	{r7, lr}
 80126cc:	b082      	sub	sp, #8
 80126ce:	af00      	add	r7, sp, #0
 80126d0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	2204      	movs	r2, #4
 80126d6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80126da:	2300      	movs	r3, #0
 80126dc:	2200      	movs	r2, #0
 80126de:	2100      	movs	r1, #0
 80126e0:	6878      	ldr	r0, [r7, #4]
 80126e2:	f006 fedc 	bl	801949e <USBD_LL_Transmit>

  return USBD_OK;
 80126e6:	2300      	movs	r3, #0
}
 80126e8:	4618      	mov	r0, r3
 80126ea:	3708      	adds	r7, #8
 80126ec:	46bd      	mov	sp, r7
 80126ee:	bd80      	pop	{r7, pc}

080126f0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80126f0:	b580      	push	{r7, lr}
 80126f2:	b082      	sub	sp, #8
 80126f4:	af00      	add	r7, sp, #0
 80126f6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	2205      	movs	r2, #5
 80126fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012700:	2300      	movs	r3, #0
 8012702:	2200      	movs	r2, #0
 8012704:	2100      	movs	r1, #0
 8012706:	6878      	ldr	r0, [r7, #4]
 8012708:	f006 feea 	bl	80194e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801270c:	2300      	movs	r3, #0
}
 801270e:	4618      	mov	r0, r3
 8012710:	3708      	adds	r7, #8
 8012712:	46bd      	mov	sp, r7
 8012714:	bd80      	pop	{r7, pc}
	...

08012718 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8012718:	b580      	push	{r7, lr}
 801271a:	b084      	sub	sp, #16
 801271c:	af00      	add	r7, sp, #0
 801271e:	4603      	mov	r3, r0
 8012720:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012722:	79fb      	ldrb	r3, [r7, #7]
 8012724:	4a08      	ldr	r2, [pc, #32]	; (8012748 <disk_status+0x30>)
 8012726:	009b      	lsls	r3, r3, #2
 8012728:	4413      	add	r3, r2
 801272a:	685b      	ldr	r3, [r3, #4]
 801272c:	685b      	ldr	r3, [r3, #4]
 801272e:	79fa      	ldrb	r2, [r7, #7]
 8012730:	4905      	ldr	r1, [pc, #20]	; (8012748 <disk_status+0x30>)
 8012732:	440a      	add	r2, r1
 8012734:	7a12      	ldrb	r2, [r2, #8]
 8012736:	4610      	mov	r0, r2
 8012738:	4798      	blx	r3
 801273a:	4603      	mov	r3, r0
 801273c:	73fb      	strb	r3, [r7, #15]
  return stat;
 801273e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012740:	4618      	mov	r0, r3
 8012742:	3710      	adds	r7, #16
 8012744:	46bd      	mov	sp, r7
 8012746:	bd80      	pop	{r7, pc}
 8012748:	2000086c 	.word	0x2000086c

0801274c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 801274c:	b580      	push	{r7, lr}
 801274e:	b084      	sub	sp, #16
 8012750:	af00      	add	r7, sp, #0
 8012752:	4603      	mov	r3, r0
 8012754:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8012756:	2300      	movs	r3, #0
 8012758:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801275a:	79fb      	ldrb	r3, [r7, #7]
 801275c:	4a0d      	ldr	r2, [pc, #52]	; (8012794 <disk_initialize+0x48>)
 801275e:	5cd3      	ldrb	r3, [r2, r3]
 8012760:	2b00      	cmp	r3, #0
 8012762:	d111      	bne.n	8012788 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8012764:	79fb      	ldrb	r3, [r7, #7]
 8012766:	4a0b      	ldr	r2, [pc, #44]	; (8012794 <disk_initialize+0x48>)
 8012768:	2101      	movs	r1, #1
 801276a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 801276c:	79fb      	ldrb	r3, [r7, #7]
 801276e:	4a09      	ldr	r2, [pc, #36]	; (8012794 <disk_initialize+0x48>)
 8012770:	009b      	lsls	r3, r3, #2
 8012772:	4413      	add	r3, r2
 8012774:	685b      	ldr	r3, [r3, #4]
 8012776:	681b      	ldr	r3, [r3, #0]
 8012778:	79fa      	ldrb	r2, [r7, #7]
 801277a:	4906      	ldr	r1, [pc, #24]	; (8012794 <disk_initialize+0x48>)
 801277c:	440a      	add	r2, r1
 801277e:	7a12      	ldrb	r2, [r2, #8]
 8012780:	4610      	mov	r0, r2
 8012782:	4798      	blx	r3
 8012784:	4603      	mov	r3, r0
 8012786:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8012788:	7bfb      	ldrb	r3, [r7, #15]
}
 801278a:	4618      	mov	r0, r3
 801278c:	3710      	adds	r7, #16
 801278e:	46bd      	mov	sp, r7
 8012790:	bd80      	pop	{r7, pc}
 8012792:	bf00      	nop
 8012794:	2000086c 	.word	0x2000086c

08012798 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8012798:	b590      	push	{r4, r7, lr}
 801279a:	b087      	sub	sp, #28
 801279c:	af00      	add	r7, sp, #0
 801279e:	60b9      	str	r1, [r7, #8]
 80127a0:	607a      	str	r2, [r7, #4]
 80127a2:	603b      	str	r3, [r7, #0]
 80127a4:	4603      	mov	r3, r0
 80127a6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80127a8:	7bfb      	ldrb	r3, [r7, #15]
 80127aa:	4a0a      	ldr	r2, [pc, #40]	; (80127d4 <disk_read+0x3c>)
 80127ac:	009b      	lsls	r3, r3, #2
 80127ae:	4413      	add	r3, r2
 80127b0:	685b      	ldr	r3, [r3, #4]
 80127b2:	689c      	ldr	r4, [r3, #8]
 80127b4:	7bfb      	ldrb	r3, [r7, #15]
 80127b6:	4a07      	ldr	r2, [pc, #28]	; (80127d4 <disk_read+0x3c>)
 80127b8:	4413      	add	r3, r2
 80127ba:	7a18      	ldrb	r0, [r3, #8]
 80127bc:	683b      	ldr	r3, [r7, #0]
 80127be:	687a      	ldr	r2, [r7, #4]
 80127c0:	68b9      	ldr	r1, [r7, #8]
 80127c2:	47a0      	blx	r4
 80127c4:	4603      	mov	r3, r0
 80127c6:	75fb      	strb	r3, [r7, #23]
  return res;
 80127c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80127ca:	4618      	mov	r0, r3
 80127cc:	371c      	adds	r7, #28
 80127ce:	46bd      	mov	sp, r7
 80127d0:	bd90      	pop	{r4, r7, pc}
 80127d2:	bf00      	nop
 80127d4:	2000086c 	.word	0x2000086c

080127d8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80127d8:	b590      	push	{r4, r7, lr}
 80127da:	b087      	sub	sp, #28
 80127dc:	af00      	add	r7, sp, #0
 80127de:	60b9      	str	r1, [r7, #8]
 80127e0:	607a      	str	r2, [r7, #4]
 80127e2:	603b      	str	r3, [r7, #0]
 80127e4:	4603      	mov	r3, r0
 80127e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80127e8:	7bfb      	ldrb	r3, [r7, #15]
 80127ea:	4a0a      	ldr	r2, [pc, #40]	; (8012814 <disk_write+0x3c>)
 80127ec:	009b      	lsls	r3, r3, #2
 80127ee:	4413      	add	r3, r2
 80127f0:	685b      	ldr	r3, [r3, #4]
 80127f2:	68dc      	ldr	r4, [r3, #12]
 80127f4:	7bfb      	ldrb	r3, [r7, #15]
 80127f6:	4a07      	ldr	r2, [pc, #28]	; (8012814 <disk_write+0x3c>)
 80127f8:	4413      	add	r3, r2
 80127fa:	7a18      	ldrb	r0, [r3, #8]
 80127fc:	683b      	ldr	r3, [r7, #0]
 80127fe:	687a      	ldr	r2, [r7, #4]
 8012800:	68b9      	ldr	r1, [r7, #8]
 8012802:	47a0      	blx	r4
 8012804:	4603      	mov	r3, r0
 8012806:	75fb      	strb	r3, [r7, #23]
  return res;
 8012808:	7dfb      	ldrb	r3, [r7, #23]
}
 801280a:	4618      	mov	r0, r3
 801280c:	371c      	adds	r7, #28
 801280e:	46bd      	mov	sp, r7
 8012810:	bd90      	pop	{r4, r7, pc}
 8012812:	bf00      	nop
 8012814:	2000086c 	.word	0x2000086c

08012818 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8012818:	b580      	push	{r7, lr}
 801281a:	b084      	sub	sp, #16
 801281c:	af00      	add	r7, sp, #0
 801281e:	4603      	mov	r3, r0
 8012820:	603a      	str	r2, [r7, #0]
 8012822:	71fb      	strb	r3, [r7, #7]
 8012824:	460b      	mov	r3, r1
 8012826:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8012828:	79fb      	ldrb	r3, [r7, #7]
 801282a:	4a09      	ldr	r2, [pc, #36]	; (8012850 <disk_ioctl+0x38>)
 801282c:	009b      	lsls	r3, r3, #2
 801282e:	4413      	add	r3, r2
 8012830:	685b      	ldr	r3, [r3, #4]
 8012832:	691b      	ldr	r3, [r3, #16]
 8012834:	79fa      	ldrb	r2, [r7, #7]
 8012836:	4906      	ldr	r1, [pc, #24]	; (8012850 <disk_ioctl+0x38>)
 8012838:	440a      	add	r2, r1
 801283a:	7a10      	ldrb	r0, [r2, #8]
 801283c:	79b9      	ldrb	r1, [r7, #6]
 801283e:	683a      	ldr	r2, [r7, #0]
 8012840:	4798      	blx	r3
 8012842:	4603      	mov	r3, r0
 8012844:	73fb      	strb	r3, [r7, #15]
  return res;
 8012846:	7bfb      	ldrb	r3, [r7, #15]
}
 8012848:	4618      	mov	r0, r3
 801284a:	3710      	adds	r7, #16
 801284c:	46bd      	mov	sp, r7
 801284e:	bd80      	pop	{r7, pc}
 8012850:	2000086c 	.word	0x2000086c

08012854 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8012854:	b480      	push	{r7}
 8012856:	b085      	sub	sp, #20
 8012858:	af00      	add	r7, sp, #0
 801285a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	3301      	adds	r3, #1
 8012860:	781b      	ldrb	r3, [r3, #0]
 8012862:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8012864:	89fb      	ldrh	r3, [r7, #14]
 8012866:	021b      	lsls	r3, r3, #8
 8012868:	b21a      	sxth	r2, r3
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	781b      	ldrb	r3, [r3, #0]
 801286e:	b21b      	sxth	r3, r3
 8012870:	4313      	orrs	r3, r2
 8012872:	b21b      	sxth	r3, r3
 8012874:	81fb      	strh	r3, [r7, #14]
	return rv;
 8012876:	89fb      	ldrh	r3, [r7, #14]
}
 8012878:	4618      	mov	r0, r3
 801287a:	3714      	adds	r7, #20
 801287c:	46bd      	mov	sp, r7
 801287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012882:	4770      	bx	lr

08012884 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8012884:	b480      	push	{r7}
 8012886:	b085      	sub	sp, #20
 8012888:	af00      	add	r7, sp, #0
 801288a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	3303      	adds	r3, #3
 8012890:	781b      	ldrb	r3, [r3, #0]
 8012892:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8012894:	68fb      	ldr	r3, [r7, #12]
 8012896:	021b      	lsls	r3, r3, #8
 8012898:	687a      	ldr	r2, [r7, #4]
 801289a:	3202      	adds	r2, #2
 801289c:	7812      	ldrb	r2, [r2, #0]
 801289e:	4313      	orrs	r3, r2
 80128a0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	021b      	lsls	r3, r3, #8
 80128a6:	687a      	ldr	r2, [r7, #4]
 80128a8:	3201      	adds	r2, #1
 80128aa:	7812      	ldrb	r2, [r2, #0]
 80128ac:	4313      	orrs	r3, r2
 80128ae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80128b0:	68fb      	ldr	r3, [r7, #12]
 80128b2:	021b      	lsls	r3, r3, #8
 80128b4:	687a      	ldr	r2, [r7, #4]
 80128b6:	7812      	ldrb	r2, [r2, #0]
 80128b8:	4313      	orrs	r3, r2
 80128ba:	60fb      	str	r3, [r7, #12]
	return rv;
 80128bc:	68fb      	ldr	r3, [r7, #12]
}
 80128be:	4618      	mov	r0, r3
 80128c0:	3714      	adds	r7, #20
 80128c2:	46bd      	mov	sp, r7
 80128c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128c8:	4770      	bx	lr

080128ca <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80128ca:	b480      	push	{r7}
 80128cc:	b083      	sub	sp, #12
 80128ce:	af00      	add	r7, sp, #0
 80128d0:	6078      	str	r0, [r7, #4]
 80128d2:	460b      	mov	r3, r1
 80128d4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	1c5a      	adds	r2, r3, #1
 80128da:	607a      	str	r2, [r7, #4]
 80128dc:	887a      	ldrh	r2, [r7, #2]
 80128de:	b2d2      	uxtb	r2, r2
 80128e0:	701a      	strb	r2, [r3, #0]
 80128e2:	887b      	ldrh	r3, [r7, #2]
 80128e4:	0a1b      	lsrs	r3, r3, #8
 80128e6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	1c5a      	adds	r2, r3, #1
 80128ec:	607a      	str	r2, [r7, #4]
 80128ee:	887a      	ldrh	r2, [r7, #2]
 80128f0:	b2d2      	uxtb	r2, r2
 80128f2:	701a      	strb	r2, [r3, #0]
}
 80128f4:	bf00      	nop
 80128f6:	370c      	adds	r7, #12
 80128f8:	46bd      	mov	sp, r7
 80128fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128fe:	4770      	bx	lr

08012900 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8012900:	b480      	push	{r7}
 8012902:	b083      	sub	sp, #12
 8012904:	af00      	add	r7, sp, #0
 8012906:	6078      	str	r0, [r7, #4]
 8012908:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	1c5a      	adds	r2, r3, #1
 801290e:	607a      	str	r2, [r7, #4]
 8012910:	683a      	ldr	r2, [r7, #0]
 8012912:	b2d2      	uxtb	r2, r2
 8012914:	701a      	strb	r2, [r3, #0]
 8012916:	683b      	ldr	r3, [r7, #0]
 8012918:	0a1b      	lsrs	r3, r3, #8
 801291a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	1c5a      	adds	r2, r3, #1
 8012920:	607a      	str	r2, [r7, #4]
 8012922:	683a      	ldr	r2, [r7, #0]
 8012924:	b2d2      	uxtb	r2, r2
 8012926:	701a      	strb	r2, [r3, #0]
 8012928:	683b      	ldr	r3, [r7, #0]
 801292a:	0a1b      	lsrs	r3, r3, #8
 801292c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	1c5a      	adds	r2, r3, #1
 8012932:	607a      	str	r2, [r7, #4]
 8012934:	683a      	ldr	r2, [r7, #0]
 8012936:	b2d2      	uxtb	r2, r2
 8012938:	701a      	strb	r2, [r3, #0]
 801293a:	683b      	ldr	r3, [r7, #0]
 801293c:	0a1b      	lsrs	r3, r3, #8
 801293e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8012940:	687b      	ldr	r3, [r7, #4]
 8012942:	1c5a      	adds	r2, r3, #1
 8012944:	607a      	str	r2, [r7, #4]
 8012946:	683a      	ldr	r2, [r7, #0]
 8012948:	b2d2      	uxtb	r2, r2
 801294a:	701a      	strb	r2, [r3, #0]
}
 801294c:	bf00      	nop
 801294e:	370c      	adds	r7, #12
 8012950:	46bd      	mov	sp, r7
 8012952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012956:	4770      	bx	lr

08012958 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8012958:	b480      	push	{r7}
 801295a:	b087      	sub	sp, #28
 801295c:	af00      	add	r7, sp, #0
 801295e:	60f8      	str	r0, [r7, #12]
 8012960:	60b9      	str	r1, [r7, #8]
 8012962:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8012968:	68bb      	ldr	r3, [r7, #8]
 801296a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	2b00      	cmp	r3, #0
 8012970:	d00d      	beq.n	801298e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8012972:	693a      	ldr	r2, [r7, #16]
 8012974:	1c53      	adds	r3, r2, #1
 8012976:	613b      	str	r3, [r7, #16]
 8012978:	697b      	ldr	r3, [r7, #20]
 801297a:	1c59      	adds	r1, r3, #1
 801297c:	6179      	str	r1, [r7, #20]
 801297e:	7812      	ldrb	r2, [r2, #0]
 8012980:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	3b01      	subs	r3, #1
 8012986:	607b      	str	r3, [r7, #4]
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	2b00      	cmp	r3, #0
 801298c:	d1f1      	bne.n	8012972 <mem_cpy+0x1a>
	}
}
 801298e:	bf00      	nop
 8012990:	371c      	adds	r7, #28
 8012992:	46bd      	mov	sp, r7
 8012994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012998:	4770      	bx	lr

0801299a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 801299a:	b480      	push	{r7}
 801299c:	b087      	sub	sp, #28
 801299e:	af00      	add	r7, sp, #0
 80129a0:	60f8      	str	r0, [r7, #12]
 80129a2:	60b9      	str	r1, [r7, #8]
 80129a4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80129aa:	697b      	ldr	r3, [r7, #20]
 80129ac:	1c5a      	adds	r2, r3, #1
 80129ae:	617a      	str	r2, [r7, #20]
 80129b0:	68ba      	ldr	r2, [r7, #8]
 80129b2:	b2d2      	uxtb	r2, r2
 80129b4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	3b01      	subs	r3, #1
 80129ba:	607b      	str	r3, [r7, #4]
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	2b00      	cmp	r3, #0
 80129c0:	d1f3      	bne.n	80129aa <mem_set+0x10>
}
 80129c2:	bf00      	nop
 80129c4:	bf00      	nop
 80129c6:	371c      	adds	r7, #28
 80129c8:	46bd      	mov	sp, r7
 80129ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129ce:	4770      	bx	lr

080129d0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80129d0:	b480      	push	{r7}
 80129d2:	b089      	sub	sp, #36	; 0x24
 80129d4:	af00      	add	r7, sp, #0
 80129d6:	60f8      	str	r0, [r7, #12]
 80129d8:	60b9      	str	r1, [r7, #8]
 80129da:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	61fb      	str	r3, [r7, #28]
 80129e0:	68bb      	ldr	r3, [r7, #8]
 80129e2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80129e4:	2300      	movs	r3, #0
 80129e6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80129e8:	69fb      	ldr	r3, [r7, #28]
 80129ea:	1c5a      	adds	r2, r3, #1
 80129ec:	61fa      	str	r2, [r7, #28]
 80129ee:	781b      	ldrb	r3, [r3, #0]
 80129f0:	4619      	mov	r1, r3
 80129f2:	69bb      	ldr	r3, [r7, #24]
 80129f4:	1c5a      	adds	r2, r3, #1
 80129f6:	61ba      	str	r2, [r7, #24]
 80129f8:	781b      	ldrb	r3, [r3, #0]
 80129fa:	1acb      	subs	r3, r1, r3
 80129fc:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	3b01      	subs	r3, #1
 8012a02:	607b      	str	r3, [r7, #4]
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d002      	beq.n	8012a10 <mem_cmp+0x40>
 8012a0a:	697b      	ldr	r3, [r7, #20]
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d0eb      	beq.n	80129e8 <mem_cmp+0x18>

	return r;
 8012a10:	697b      	ldr	r3, [r7, #20]
}
 8012a12:	4618      	mov	r0, r3
 8012a14:	3724      	adds	r7, #36	; 0x24
 8012a16:	46bd      	mov	sp, r7
 8012a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a1c:	4770      	bx	lr

08012a1e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8012a1e:	b480      	push	{r7}
 8012a20:	b083      	sub	sp, #12
 8012a22:	af00      	add	r7, sp, #0
 8012a24:	6078      	str	r0, [r7, #4]
 8012a26:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8012a28:	e002      	b.n	8012a30 <chk_chr+0x12>
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	3301      	adds	r3, #1
 8012a2e:	607b      	str	r3, [r7, #4]
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	781b      	ldrb	r3, [r3, #0]
 8012a34:	2b00      	cmp	r3, #0
 8012a36:	d005      	beq.n	8012a44 <chk_chr+0x26>
 8012a38:	687b      	ldr	r3, [r7, #4]
 8012a3a:	781b      	ldrb	r3, [r3, #0]
 8012a3c:	461a      	mov	r2, r3
 8012a3e:	683b      	ldr	r3, [r7, #0]
 8012a40:	4293      	cmp	r3, r2
 8012a42:	d1f2      	bne.n	8012a2a <chk_chr+0xc>
	return *str;
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	781b      	ldrb	r3, [r3, #0]
}
 8012a48:	4618      	mov	r0, r3
 8012a4a:	370c      	adds	r7, #12
 8012a4c:	46bd      	mov	sp, r7
 8012a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a52:	4770      	bx	lr

08012a54 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8012a54:	b580      	push	{r7, lr}
 8012a56:	b082      	sub	sp, #8
 8012a58:	af00      	add	r7, sp, #0
 8012a5a:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d009      	beq.n	8012a76 <lock_fs+0x22>
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	68db      	ldr	r3, [r3, #12]
 8012a66:	4618      	mov	r0, r3
 8012a68:	f002 fcde 	bl	8015428 <ff_req_grant>
 8012a6c:	4603      	mov	r3, r0
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d001      	beq.n	8012a76 <lock_fs+0x22>
 8012a72:	2301      	movs	r3, #1
 8012a74:	e000      	b.n	8012a78 <lock_fs+0x24>
 8012a76:	2300      	movs	r3, #0
}
 8012a78:	4618      	mov	r0, r3
 8012a7a:	3708      	adds	r7, #8
 8012a7c:	46bd      	mov	sp, r7
 8012a7e:	bd80      	pop	{r7, pc}

08012a80 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8012a80:	b580      	push	{r7, lr}
 8012a82:	b082      	sub	sp, #8
 8012a84:	af00      	add	r7, sp, #0
 8012a86:	6078      	str	r0, [r7, #4]
 8012a88:	460b      	mov	r3, r1
 8012a8a:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d00d      	beq.n	8012aae <unlock_fs+0x2e>
 8012a92:	78fb      	ldrb	r3, [r7, #3]
 8012a94:	2b0c      	cmp	r3, #12
 8012a96:	d00a      	beq.n	8012aae <unlock_fs+0x2e>
 8012a98:	78fb      	ldrb	r3, [r7, #3]
 8012a9a:	2b0b      	cmp	r3, #11
 8012a9c:	d007      	beq.n	8012aae <unlock_fs+0x2e>
 8012a9e:	78fb      	ldrb	r3, [r7, #3]
 8012aa0:	2b0f      	cmp	r3, #15
 8012aa2:	d004      	beq.n	8012aae <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	68db      	ldr	r3, [r3, #12]
 8012aa8:	4618      	mov	r0, r3
 8012aaa:	f002 fcd2 	bl	8015452 <ff_rel_grant>
	}
}
 8012aae:	bf00      	nop
 8012ab0:	3708      	adds	r7, #8
 8012ab2:	46bd      	mov	sp, r7
 8012ab4:	bd80      	pop	{r7, pc}
	...

08012ab8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012ab8:	b480      	push	{r7}
 8012aba:	b085      	sub	sp, #20
 8012abc:	af00      	add	r7, sp, #0
 8012abe:	6078      	str	r0, [r7, #4]
 8012ac0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8012ac2:	2300      	movs	r3, #0
 8012ac4:	60bb      	str	r3, [r7, #8]
 8012ac6:	68bb      	ldr	r3, [r7, #8]
 8012ac8:	60fb      	str	r3, [r7, #12]
 8012aca:	e029      	b.n	8012b20 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8012acc:	4a27      	ldr	r2, [pc, #156]	; (8012b6c <chk_lock+0xb4>)
 8012ace:	68fb      	ldr	r3, [r7, #12]
 8012ad0:	011b      	lsls	r3, r3, #4
 8012ad2:	4413      	add	r3, r2
 8012ad4:	681b      	ldr	r3, [r3, #0]
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d01d      	beq.n	8012b16 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8012ada:	4a24      	ldr	r2, [pc, #144]	; (8012b6c <chk_lock+0xb4>)
 8012adc:	68fb      	ldr	r3, [r7, #12]
 8012ade:	011b      	lsls	r3, r3, #4
 8012ae0:	4413      	add	r3, r2
 8012ae2:	681a      	ldr	r2, [r3, #0]
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	681b      	ldr	r3, [r3, #0]
 8012ae8:	429a      	cmp	r2, r3
 8012aea:	d116      	bne.n	8012b1a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8012aec:	4a1f      	ldr	r2, [pc, #124]	; (8012b6c <chk_lock+0xb4>)
 8012aee:	68fb      	ldr	r3, [r7, #12]
 8012af0:	011b      	lsls	r3, r3, #4
 8012af2:	4413      	add	r3, r2
 8012af4:	3304      	adds	r3, #4
 8012af6:	681a      	ldr	r2, [r3, #0]
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8012afc:	429a      	cmp	r2, r3
 8012afe:	d10c      	bne.n	8012b1a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8012b00:	4a1a      	ldr	r2, [pc, #104]	; (8012b6c <chk_lock+0xb4>)
 8012b02:	68fb      	ldr	r3, [r7, #12]
 8012b04:	011b      	lsls	r3, r3, #4
 8012b06:	4413      	add	r3, r2
 8012b08:	3308      	adds	r3, #8
 8012b0a:	681a      	ldr	r2, [r3, #0]
 8012b0c:	687b      	ldr	r3, [r7, #4]
 8012b0e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8012b10:	429a      	cmp	r2, r3
 8012b12:	d102      	bne.n	8012b1a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8012b14:	e007      	b.n	8012b26 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8012b16:	2301      	movs	r3, #1
 8012b18:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8012b1a:	68fb      	ldr	r3, [r7, #12]
 8012b1c:	3301      	adds	r3, #1
 8012b1e:	60fb      	str	r3, [r7, #12]
 8012b20:	68fb      	ldr	r3, [r7, #12]
 8012b22:	2b01      	cmp	r3, #1
 8012b24:	d9d2      	bls.n	8012acc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8012b26:	68fb      	ldr	r3, [r7, #12]
 8012b28:	2b02      	cmp	r3, #2
 8012b2a:	d109      	bne.n	8012b40 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8012b2c:	68bb      	ldr	r3, [r7, #8]
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d102      	bne.n	8012b38 <chk_lock+0x80>
 8012b32:	683b      	ldr	r3, [r7, #0]
 8012b34:	2b02      	cmp	r3, #2
 8012b36:	d101      	bne.n	8012b3c <chk_lock+0x84>
 8012b38:	2300      	movs	r3, #0
 8012b3a:	e010      	b.n	8012b5e <chk_lock+0xa6>
 8012b3c:	2312      	movs	r3, #18
 8012b3e:	e00e      	b.n	8012b5e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8012b40:	683b      	ldr	r3, [r7, #0]
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d108      	bne.n	8012b58 <chk_lock+0xa0>
 8012b46:	4a09      	ldr	r2, [pc, #36]	; (8012b6c <chk_lock+0xb4>)
 8012b48:	68fb      	ldr	r3, [r7, #12]
 8012b4a:	011b      	lsls	r3, r3, #4
 8012b4c:	4413      	add	r3, r2
 8012b4e:	330c      	adds	r3, #12
 8012b50:	881b      	ldrh	r3, [r3, #0]
 8012b52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012b56:	d101      	bne.n	8012b5c <chk_lock+0xa4>
 8012b58:	2310      	movs	r3, #16
 8012b5a:	e000      	b.n	8012b5e <chk_lock+0xa6>
 8012b5c:	2300      	movs	r3, #0
}
 8012b5e:	4618      	mov	r0, r3
 8012b60:	3714      	adds	r7, #20
 8012b62:	46bd      	mov	sp, r7
 8012b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b68:	4770      	bx	lr
 8012b6a:	bf00      	nop
 8012b6c:	2000084c 	.word	0x2000084c

08012b70 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8012b70:	b480      	push	{r7}
 8012b72:	b083      	sub	sp, #12
 8012b74:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8012b76:	2300      	movs	r3, #0
 8012b78:	607b      	str	r3, [r7, #4]
 8012b7a:	e002      	b.n	8012b82 <enq_lock+0x12>
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	3301      	adds	r3, #1
 8012b80:	607b      	str	r3, [r7, #4]
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	2b01      	cmp	r3, #1
 8012b86:	d806      	bhi.n	8012b96 <enq_lock+0x26>
 8012b88:	4a09      	ldr	r2, [pc, #36]	; (8012bb0 <enq_lock+0x40>)
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	011b      	lsls	r3, r3, #4
 8012b8e:	4413      	add	r3, r2
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d1f2      	bne.n	8012b7c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	2b02      	cmp	r3, #2
 8012b9a:	bf14      	ite	ne
 8012b9c:	2301      	movne	r3, #1
 8012b9e:	2300      	moveq	r3, #0
 8012ba0:	b2db      	uxtb	r3, r3
}
 8012ba2:	4618      	mov	r0, r3
 8012ba4:	370c      	adds	r7, #12
 8012ba6:	46bd      	mov	sp, r7
 8012ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bac:	4770      	bx	lr
 8012bae:	bf00      	nop
 8012bb0:	2000084c 	.word	0x2000084c

08012bb4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8012bb4:	b480      	push	{r7}
 8012bb6:	b085      	sub	sp, #20
 8012bb8:	af00      	add	r7, sp, #0
 8012bba:	6078      	str	r0, [r7, #4]
 8012bbc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8012bbe:	2300      	movs	r3, #0
 8012bc0:	60fb      	str	r3, [r7, #12]
 8012bc2:	e01f      	b.n	8012c04 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8012bc4:	4a41      	ldr	r2, [pc, #260]	; (8012ccc <inc_lock+0x118>)
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	011b      	lsls	r3, r3, #4
 8012bca:	4413      	add	r3, r2
 8012bcc:	681a      	ldr	r2, [r3, #0]
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	429a      	cmp	r2, r3
 8012bd4:	d113      	bne.n	8012bfe <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8012bd6:	4a3d      	ldr	r2, [pc, #244]	; (8012ccc <inc_lock+0x118>)
 8012bd8:	68fb      	ldr	r3, [r7, #12]
 8012bda:	011b      	lsls	r3, r3, #4
 8012bdc:	4413      	add	r3, r2
 8012bde:	3304      	adds	r3, #4
 8012be0:	681a      	ldr	r2, [r3, #0]
 8012be2:	687b      	ldr	r3, [r7, #4]
 8012be4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8012be6:	429a      	cmp	r2, r3
 8012be8:	d109      	bne.n	8012bfe <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8012bea:	4a38      	ldr	r2, [pc, #224]	; (8012ccc <inc_lock+0x118>)
 8012bec:	68fb      	ldr	r3, [r7, #12]
 8012bee:	011b      	lsls	r3, r3, #4
 8012bf0:	4413      	add	r3, r2
 8012bf2:	3308      	adds	r3, #8
 8012bf4:	681a      	ldr	r2, [r3, #0]
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8012bfa:	429a      	cmp	r2, r3
 8012bfc:	d006      	beq.n	8012c0c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8012bfe:	68fb      	ldr	r3, [r7, #12]
 8012c00:	3301      	adds	r3, #1
 8012c02:	60fb      	str	r3, [r7, #12]
 8012c04:	68fb      	ldr	r3, [r7, #12]
 8012c06:	2b01      	cmp	r3, #1
 8012c08:	d9dc      	bls.n	8012bc4 <inc_lock+0x10>
 8012c0a:	e000      	b.n	8012c0e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8012c0c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8012c0e:	68fb      	ldr	r3, [r7, #12]
 8012c10:	2b02      	cmp	r3, #2
 8012c12:	d132      	bne.n	8012c7a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8012c14:	2300      	movs	r3, #0
 8012c16:	60fb      	str	r3, [r7, #12]
 8012c18:	e002      	b.n	8012c20 <inc_lock+0x6c>
 8012c1a:	68fb      	ldr	r3, [r7, #12]
 8012c1c:	3301      	adds	r3, #1
 8012c1e:	60fb      	str	r3, [r7, #12]
 8012c20:	68fb      	ldr	r3, [r7, #12]
 8012c22:	2b01      	cmp	r3, #1
 8012c24:	d806      	bhi.n	8012c34 <inc_lock+0x80>
 8012c26:	4a29      	ldr	r2, [pc, #164]	; (8012ccc <inc_lock+0x118>)
 8012c28:	68fb      	ldr	r3, [r7, #12]
 8012c2a:	011b      	lsls	r3, r3, #4
 8012c2c:	4413      	add	r3, r2
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	d1f2      	bne.n	8012c1a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8012c34:	68fb      	ldr	r3, [r7, #12]
 8012c36:	2b02      	cmp	r3, #2
 8012c38:	d101      	bne.n	8012c3e <inc_lock+0x8a>
 8012c3a:	2300      	movs	r3, #0
 8012c3c:	e040      	b.n	8012cc0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	681a      	ldr	r2, [r3, #0]
 8012c42:	4922      	ldr	r1, [pc, #136]	; (8012ccc <inc_lock+0x118>)
 8012c44:	68fb      	ldr	r3, [r7, #12]
 8012c46:	011b      	lsls	r3, r3, #4
 8012c48:	440b      	add	r3, r1
 8012c4a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	689a      	ldr	r2, [r3, #8]
 8012c50:	491e      	ldr	r1, [pc, #120]	; (8012ccc <inc_lock+0x118>)
 8012c52:	68fb      	ldr	r3, [r7, #12]
 8012c54:	011b      	lsls	r3, r3, #4
 8012c56:	440b      	add	r3, r1
 8012c58:	3304      	adds	r3, #4
 8012c5a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	695a      	ldr	r2, [r3, #20]
 8012c60:	491a      	ldr	r1, [pc, #104]	; (8012ccc <inc_lock+0x118>)
 8012c62:	68fb      	ldr	r3, [r7, #12]
 8012c64:	011b      	lsls	r3, r3, #4
 8012c66:	440b      	add	r3, r1
 8012c68:	3308      	adds	r3, #8
 8012c6a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8012c6c:	4a17      	ldr	r2, [pc, #92]	; (8012ccc <inc_lock+0x118>)
 8012c6e:	68fb      	ldr	r3, [r7, #12]
 8012c70:	011b      	lsls	r3, r3, #4
 8012c72:	4413      	add	r3, r2
 8012c74:	330c      	adds	r3, #12
 8012c76:	2200      	movs	r2, #0
 8012c78:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8012c7a:	683b      	ldr	r3, [r7, #0]
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d009      	beq.n	8012c94 <inc_lock+0xe0>
 8012c80:	4a12      	ldr	r2, [pc, #72]	; (8012ccc <inc_lock+0x118>)
 8012c82:	68fb      	ldr	r3, [r7, #12]
 8012c84:	011b      	lsls	r3, r3, #4
 8012c86:	4413      	add	r3, r2
 8012c88:	330c      	adds	r3, #12
 8012c8a:	881b      	ldrh	r3, [r3, #0]
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d001      	beq.n	8012c94 <inc_lock+0xe0>
 8012c90:	2300      	movs	r3, #0
 8012c92:	e015      	b.n	8012cc0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8012c94:	683b      	ldr	r3, [r7, #0]
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d108      	bne.n	8012cac <inc_lock+0xf8>
 8012c9a:	4a0c      	ldr	r2, [pc, #48]	; (8012ccc <inc_lock+0x118>)
 8012c9c:	68fb      	ldr	r3, [r7, #12]
 8012c9e:	011b      	lsls	r3, r3, #4
 8012ca0:	4413      	add	r3, r2
 8012ca2:	330c      	adds	r3, #12
 8012ca4:	881b      	ldrh	r3, [r3, #0]
 8012ca6:	3301      	adds	r3, #1
 8012ca8:	b29a      	uxth	r2, r3
 8012caa:	e001      	b.n	8012cb0 <inc_lock+0xfc>
 8012cac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012cb0:	4906      	ldr	r1, [pc, #24]	; (8012ccc <inc_lock+0x118>)
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	011b      	lsls	r3, r3, #4
 8012cb6:	440b      	add	r3, r1
 8012cb8:	330c      	adds	r3, #12
 8012cba:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8012cbc:	68fb      	ldr	r3, [r7, #12]
 8012cbe:	3301      	adds	r3, #1
}
 8012cc0:	4618      	mov	r0, r3
 8012cc2:	3714      	adds	r7, #20
 8012cc4:	46bd      	mov	sp, r7
 8012cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cca:	4770      	bx	lr
 8012ccc:	2000084c 	.word	0x2000084c

08012cd0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8012cd0:	b480      	push	{r7}
 8012cd2:	b085      	sub	sp, #20
 8012cd4:	af00      	add	r7, sp, #0
 8012cd6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8012cd8:	687b      	ldr	r3, [r7, #4]
 8012cda:	3b01      	subs	r3, #1
 8012cdc:	607b      	str	r3, [r7, #4]
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	2b01      	cmp	r3, #1
 8012ce2:	d825      	bhi.n	8012d30 <dec_lock+0x60>
		n = Files[i].ctr;
 8012ce4:	4a17      	ldr	r2, [pc, #92]	; (8012d44 <dec_lock+0x74>)
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	011b      	lsls	r3, r3, #4
 8012cea:	4413      	add	r3, r2
 8012cec:	330c      	adds	r3, #12
 8012cee:	881b      	ldrh	r3, [r3, #0]
 8012cf0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8012cf2:	89fb      	ldrh	r3, [r7, #14]
 8012cf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012cf8:	d101      	bne.n	8012cfe <dec_lock+0x2e>
 8012cfa:	2300      	movs	r3, #0
 8012cfc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8012cfe:	89fb      	ldrh	r3, [r7, #14]
 8012d00:	2b00      	cmp	r3, #0
 8012d02:	d002      	beq.n	8012d0a <dec_lock+0x3a>
 8012d04:	89fb      	ldrh	r3, [r7, #14]
 8012d06:	3b01      	subs	r3, #1
 8012d08:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8012d0a:	4a0e      	ldr	r2, [pc, #56]	; (8012d44 <dec_lock+0x74>)
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	011b      	lsls	r3, r3, #4
 8012d10:	4413      	add	r3, r2
 8012d12:	330c      	adds	r3, #12
 8012d14:	89fa      	ldrh	r2, [r7, #14]
 8012d16:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8012d18:	89fb      	ldrh	r3, [r7, #14]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d105      	bne.n	8012d2a <dec_lock+0x5a>
 8012d1e:	4a09      	ldr	r2, [pc, #36]	; (8012d44 <dec_lock+0x74>)
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	011b      	lsls	r3, r3, #4
 8012d24:	4413      	add	r3, r2
 8012d26:	2200      	movs	r2, #0
 8012d28:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8012d2a:	2300      	movs	r3, #0
 8012d2c:	737b      	strb	r3, [r7, #13]
 8012d2e:	e001      	b.n	8012d34 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8012d30:	2302      	movs	r3, #2
 8012d32:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8012d34:	7b7b      	ldrb	r3, [r7, #13]
}
 8012d36:	4618      	mov	r0, r3
 8012d38:	3714      	adds	r7, #20
 8012d3a:	46bd      	mov	sp, r7
 8012d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d40:	4770      	bx	lr
 8012d42:	bf00      	nop
 8012d44:	2000084c 	.word	0x2000084c

08012d48 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8012d48:	b480      	push	{r7}
 8012d4a:	b085      	sub	sp, #20
 8012d4c:	af00      	add	r7, sp, #0
 8012d4e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8012d50:	2300      	movs	r3, #0
 8012d52:	60fb      	str	r3, [r7, #12]
 8012d54:	e010      	b.n	8012d78 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8012d56:	4a0d      	ldr	r2, [pc, #52]	; (8012d8c <clear_lock+0x44>)
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	011b      	lsls	r3, r3, #4
 8012d5c:	4413      	add	r3, r2
 8012d5e:	681b      	ldr	r3, [r3, #0]
 8012d60:	687a      	ldr	r2, [r7, #4]
 8012d62:	429a      	cmp	r2, r3
 8012d64:	d105      	bne.n	8012d72 <clear_lock+0x2a>
 8012d66:	4a09      	ldr	r2, [pc, #36]	; (8012d8c <clear_lock+0x44>)
 8012d68:	68fb      	ldr	r3, [r7, #12]
 8012d6a:	011b      	lsls	r3, r3, #4
 8012d6c:	4413      	add	r3, r2
 8012d6e:	2200      	movs	r2, #0
 8012d70:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8012d72:	68fb      	ldr	r3, [r7, #12]
 8012d74:	3301      	adds	r3, #1
 8012d76:	60fb      	str	r3, [r7, #12]
 8012d78:	68fb      	ldr	r3, [r7, #12]
 8012d7a:	2b01      	cmp	r3, #1
 8012d7c:	d9eb      	bls.n	8012d56 <clear_lock+0xe>
	}
}
 8012d7e:	bf00      	nop
 8012d80:	bf00      	nop
 8012d82:	3714      	adds	r7, #20
 8012d84:	46bd      	mov	sp, r7
 8012d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d8a:	4770      	bx	lr
 8012d8c:	2000084c 	.word	0x2000084c

08012d90 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8012d90:	b580      	push	{r7, lr}
 8012d92:	b086      	sub	sp, #24
 8012d94:	af00      	add	r7, sp, #0
 8012d96:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8012d98:	2300      	movs	r3, #0
 8012d9a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8012d9c:	687b      	ldr	r3, [r7, #4]
 8012d9e:	78db      	ldrb	r3, [r3, #3]
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	d034      	beq.n	8012e0e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012da8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8012daa:	687b      	ldr	r3, [r7, #4]
 8012dac:	7858      	ldrb	r0, [r3, #1]
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8012db4:	2301      	movs	r3, #1
 8012db6:	697a      	ldr	r2, [r7, #20]
 8012db8:	f7ff fd0e 	bl	80127d8 <disk_write>
 8012dbc:	4603      	mov	r3, r0
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d002      	beq.n	8012dc8 <sync_window+0x38>
			res = FR_DISK_ERR;
 8012dc2:	2301      	movs	r3, #1
 8012dc4:	73fb      	strb	r3, [r7, #15]
 8012dc6:	e022      	b.n	8012e0e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8012dc8:	687b      	ldr	r3, [r7, #4]
 8012dca:	2200      	movs	r2, #0
 8012dcc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012dd2:	697a      	ldr	r2, [r7, #20]
 8012dd4:	1ad2      	subs	r2, r2, r3
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	69db      	ldr	r3, [r3, #28]
 8012dda:	429a      	cmp	r2, r3
 8012ddc:	d217      	bcs.n	8012e0e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	789b      	ldrb	r3, [r3, #2]
 8012de2:	613b      	str	r3, [r7, #16]
 8012de4:	e010      	b.n	8012e08 <sync_window+0x78>
					wsect += fs->fsize;
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	69db      	ldr	r3, [r3, #28]
 8012dea:	697a      	ldr	r2, [r7, #20]
 8012dec:	4413      	add	r3, r2
 8012dee:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	7858      	ldrb	r0, [r3, #1]
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8012dfa:	2301      	movs	r3, #1
 8012dfc:	697a      	ldr	r2, [r7, #20]
 8012dfe:	f7ff fceb 	bl	80127d8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8012e02:	693b      	ldr	r3, [r7, #16]
 8012e04:	3b01      	subs	r3, #1
 8012e06:	613b      	str	r3, [r7, #16]
 8012e08:	693b      	ldr	r3, [r7, #16]
 8012e0a:	2b01      	cmp	r3, #1
 8012e0c:	d8eb      	bhi.n	8012de6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8012e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e10:	4618      	mov	r0, r3
 8012e12:	3718      	adds	r7, #24
 8012e14:	46bd      	mov	sp, r7
 8012e16:	bd80      	pop	{r7, pc}

08012e18 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8012e18:	b580      	push	{r7, lr}
 8012e1a:	b084      	sub	sp, #16
 8012e1c:	af00      	add	r7, sp, #0
 8012e1e:	6078      	str	r0, [r7, #4]
 8012e20:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8012e22:	2300      	movs	r3, #0
 8012e24:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012e2a:	683a      	ldr	r2, [r7, #0]
 8012e2c:	429a      	cmp	r2, r3
 8012e2e:	d01b      	beq.n	8012e68 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8012e30:	6878      	ldr	r0, [r7, #4]
 8012e32:	f7ff ffad 	bl	8012d90 <sync_window>
 8012e36:	4603      	mov	r3, r0
 8012e38:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8012e3a:	7bfb      	ldrb	r3, [r7, #15]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d113      	bne.n	8012e68 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	7858      	ldrb	r0, [r3, #1]
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8012e4a:	2301      	movs	r3, #1
 8012e4c:	683a      	ldr	r2, [r7, #0]
 8012e4e:	f7ff fca3 	bl	8012798 <disk_read>
 8012e52:	4603      	mov	r3, r0
 8012e54:	2b00      	cmp	r3, #0
 8012e56:	d004      	beq.n	8012e62 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8012e58:	f04f 33ff 	mov.w	r3, #4294967295
 8012e5c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8012e5e:	2301      	movs	r3, #1
 8012e60:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	683a      	ldr	r2, [r7, #0]
 8012e66:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8012e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e6a:	4618      	mov	r0, r3
 8012e6c:	3710      	adds	r7, #16
 8012e6e:	46bd      	mov	sp, r7
 8012e70:	bd80      	pop	{r7, pc}
	...

08012e74 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8012e74:	b580      	push	{r7, lr}
 8012e76:	b084      	sub	sp, #16
 8012e78:	af00      	add	r7, sp, #0
 8012e7a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8012e7c:	6878      	ldr	r0, [r7, #4]
 8012e7e:	f7ff ff87 	bl	8012d90 <sync_window>
 8012e82:	4603      	mov	r3, r0
 8012e84:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8012e86:	7bfb      	ldrb	r3, [r7, #15]
 8012e88:	2b00      	cmp	r3, #0
 8012e8a:	d158      	bne.n	8012f3e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	781b      	ldrb	r3, [r3, #0]
 8012e90:	2b03      	cmp	r3, #3
 8012e92:	d148      	bne.n	8012f26 <sync_fs+0xb2>
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	791b      	ldrb	r3, [r3, #4]
 8012e98:	2b01      	cmp	r3, #1
 8012e9a:	d144      	bne.n	8012f26 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	3334      	adds	r3, #52	; 0x34
 8012ea0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012ea4:	2100      	movs	r1, #0
 8012ea6:	4618      	mov	r0, r3
 8012ea8:	f7ff fd77 	bl	801299a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	3334      	adds	r3, #52	; 0x34
 8012eb0:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012eb4:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8012eb8:	4618      	mov	r0, r3
 8012eba:	f7ff fd06 	bl	80128ca <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	3334      	adds	r3, #52	; 0x34
 8012ec2:	4921      	ldr	r1, [pc, #132]	; (8012f48 <sync_fs+0xd4>)
 8012ec4:	4618      	mov	r0, r3
 8012ec6:	f7ff fd1b 	bl	8012900 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	3334      	adds	r3, #52	; 0x34
 8012ece:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8012ed2:	491e      	ldr	r1, [pc, #120]	; (8012f4c <sync_fs+0xd8>)
 8012ed4:	4618      	mov	r0, r3
 8012ed6:	f7ff fd13 	bl	8012900 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	3334      	adds	r3, #52	; 0x34
 8012ede:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	695b      	ldr	r3, [r3, #20]
 8012ee6:	4619      	mov	r1, r3
 8012ee8:	4610      	mov	r0, r2
 8012eea:	f7ff fd09 	bl	8012900 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	3334      	adds	r3, #52	; 0x34
 8012ef2:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	691b      	ldr	r3, [r3, #16]
 8012efa:	4619      	mov	r1, r3
 8012efc:	4610      	mov	r0, r2
 8012efe:	f7ff fcff 	bl	8012900 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	6a1b      	ldr	r3, [r3, #32]
 8012f06:	1c5a      	adds	r2, r3, #1
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	7858      	ldrb	r0, [r3, #1]
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012f1a:	2301      	movs	r3, #1
 8012f1c:	f7ff fc5c 	bl	80127d8 <disk_write>
			fs->fsi_flag = 0;
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	2200      	movs	r2, #0
 8012f24:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	785b      	ldrb	r3, [r3, #1]
 8012f2a:	2200      	movs	r2, #0
 8012f2c:	2100      	movs	r1, #0
 8012f2e:	4618      	mov	r0, r3
 8012f30:	f7ff fc72 	bl	8012818 <disk_ioctl>
 8012f34:	4603      	mov	r3, r0
 8012f36:	2b00      	cmp	r3, #0
 8012f38:	d001      	beq.n	8012f3e <sync_fs+0xca>
 8012f3a:	2301      	movs	r3, #1
 8012f3c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8012f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f40:	4618      	mov	r0, r3
 8012f42:	3710      	adds	r7, #16
 8012f44:	46bd      	mov	sp, r7
 8012f46:	bd80      	pop	{r7, pc}
 8012f48:	41615252 	.word	0x41615252
 8012f4c:	61417272 	.word	0x61417272

08012f50 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8012f50:	b480      	push	{r7}
 8012f52:	b083      	sub	sp, #12
 8012f54:	af00      	add	r7, sp, #0
 8012f56:	6078      	str	r0, [r7, #4]
 8012f58:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8012f5a:	683b      	ldr	r3, [r7, #0]
 8012f5c:	3b02      	subs	r3, #2
 8012f5e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	699b      	ldr	r3, [r3, #24]
 8012f64:	3b02      	subs	r3, #2
 8012f66:	683a      	ldr	r2, [r7, #0]
 8012f68:	429a      	cmp	r2, r3
 8012f6a:	d301      	bcc.n	8012f70 <clust2sect+0x20>
 8012f6c:	2300      	movs	r3, #0
 8012f6e:	e008      	b.n	8012f82 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	895b      	ldrh	r3, [r3, #10]
 8012f74:	461a      	mov	r2, r3
 8012f76:	683b      	ldr	r3, [r7, #0]
 8012f78:	fb03 f202 	mul.w	r2, r3, r2
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f80:	4413      	add	r3, r2
}
 8012f82:	4618      	mov	r0, r3
 8012f84:	370c      	adds	r7, #12
 8012f86:	46bd      	mov	sp, r7
 8012f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f8c:	4770      	bx	lr

08012f8e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8012f8e:	b580      	push	{r7, lr}
 8012f90:	b086      	sub	sp, #24
 8012f92:	af00      	add	r7, sp, #0
 8012f94:	6078      	str	r0, [r7, #4]
 8012f96:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8012f9e:	683b      	ldr	r3, [r7, #0]
 8012fa0:	2b01      	cmp	r3, #1
 8012fa2:	d904      	bls.n	8012fae <get_fat+0x20>
 8012fa4:	693b      	ldr	r3, [r7, #16]
 8012fa6:	699b      	ldr	r3, [r3, #24]
 8012fa8:	683a      	ldr	r2, [r7, #0]
 8012faa:	429a      	cmp	r2, r3
 8012fac:	d302      	bcc.n	8012fb4 <get_fat+0x26>
		val = 1;	/* Internal error */
 8012fae:	2301      	movs	r3, #1
 8012fb0:	617b      	str	r3, [r7, #20]
 8012fb2:	e08f      	b.n	80130d4 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8012fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8012fb8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8012fba:	693b      	ldr	r3, [r7, #16]
 8012fbc:	781b      	ldrb	r3, [r3, #0]
 8012fbe:	2b03      	cmp	r3, #3
 8012fc0:	d062      	beq.n	8013088 <get_fat+0xfa>
 8012fc2:	2b03      	cmp	r3, #3
 8012fc4:	dc7c      	bgt.n	80130c0 <get_fat+0x132>
 8012fc6:	2b01      	cmp	r3, #1
 8012fc8:	d002      	beq.n	8012fd0 <get_fat+0x42>
 8012fca:	2b02      	cmp	r3, #2
 8012fcc:	d042      	beq.n	8013054 <get_fat+0xc6>
 8012fce:	e077      	b.n	80130c0 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8012fd0:	683b      	ldr	r3, [r7, #0]
 8012fd2:	60fb      	str	r3, [r7, #12]
 8012fd4:	68fb      	ldr	r3, [r7, #12]
 8012fd6:	085b      	lsrs	r3, r3, #1
 8012fd8:	68fa      	ldr	r2, [r7, #12]
 8012fda:	4413      	add	r3, r2
 8012fdc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8012fde:	693b      	ldr	r3, [r7, #16]
 8012fe0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	0a5b      	lsrs	r3, r3, #9
 8012fe6:	4413      	add	r3, r2
 8012fe8:	4619      	mov	r1, r3
 8012fea:	6938      	ldr	r0, [r7, #16]
 8012fec:	f7ff ff14 	bl	8012e18 <move_window>
 8012ff0:	4603      	mov	r3, r0
 8012ff2:	2b00      	cmp	r3, #0
 8012ff4:	d167      	bne.n	80130c6 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8012ff6:	68fb      	ldr	r3, [r7, #12]
 8012ff8:	1c5a      	adds	r2, r3, #1
 8012ffa:	60fa      	str	r2, [r7, #12]
 8012ffc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013000:	693a      	ldr	r2, [r7, #16]
 8013002:	4413      	add	r3, r2
 8013004:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013008:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801300a:	693b      	ldr	r3, [r7, #16]
 801300c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801300e:	68fb      	ldr	r3, [r7, #12]
 8013010:	0a5b      	lsrs	r3, r3, #9
 8013012:	4413      	add	r3, r2
 8013014:	4619      	mov	r1, r3
 8013016:	6938      	ldr	r0, [r7, #16]
 8013018:	f7ff fefe 	bl	8012e18 <move_window>
 801301c:	4603      	mov	r3, r0
 801301e:	2b00      	cmp	r3, #0
 8013020:	d153      	bne.n	80130ca <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8013022:	68fb      	ldr	r3, [r7, #12]
 8013024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013028:	693a      	ldr	r2, [r7, #16]
 801302a:	4413      	add	r3, r2
 801302c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013030:	021b      	lsls	r3, r3, #8
 8013032:	461a      	mov	r2, r3
 8013034:	68bb      	ldr	r3, [r7, #8]
 8013036:	4313      	orrs	r3, r2
 8013038:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801303a:	683b      	ldr	r3, [r7, #0]
 801303c:	f003 0301 	and.w	r3, r3, #1
 8013040:	2b00      	cmp	r3, #0
 8013042:	d002      	beq.n	801304a <get_fat+0xbc>
 8013044:	68bb      	ldr	r3, [r7, #8]
 8013046:	091b      	lsrs	r3, r3, #4
 8013048:	e002      	b.n	8013050 <get_fat+0xc2>
 801304a:	68bb      	ldr	r3, [r7, #8]
 801304c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013050:	617b      	str	r3, [r7, #20]
			break;
 8013052:	e03f      	b.n	80130d4 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8013054:	693b      	ldr	r3, [r7, #16]
 8013056:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013058:	683b      	ldr	r3, [r7, #0]
 801305a:	0a1b      	lsrs	r3, r3, #8
 801305c:	4413      	add	r3, r2
 801305e:	4619      	mov	r1, r3
 8013060:	6938      	ldr	r0, [r7, #16]
 8013062:	f7ff fed9 	bl	8012e18 <move_window>
 8013066:	4603      	mov	r3, r0
 8013068:	2b00      	cmp	r3, #0
 801306a:	d130      	bne.n	80130ce <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801306c:	693b      	ldr	r3, [r7, #16]
 801306e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013072:	683b      	ldr	r3, [r7, #0]
 8013074:	005b      	lsls	r3, r3, #1
 8013076:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801307a:	4413      	add	r3, r2
 801307c:	4618      	mov	r0, r3
 801307e:	f7ff fbe9 	bl	8012854 <ld_word>
 8013082:	4603      	mov	r3, r0
 8013084:	617b      	str	r3, [r7, #20]
			break;
 8013086:	e025      	b.n	80130d4 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8013088:	693b      	ldr	r3, [r7, #16]
 801308a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801308c:	683b      	ldr	r3, [r7, #0]
 801308e:	09db      	lsrs	r3, r3, #7
 8013090:	4413      	add	r3, r2
 8013092:	4619      	mov	r1, r3
 8013094:	6938      	ldr	r0, [r7, #16]
 8013096:	f7ff febf 	bl	8012e18 <move_window>
 801309a:	4603      	mov	r3, r0
 801309c:	2b00      	cmp	r3, #0
 801309e:	d118      	bne.n	80130d2 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80130a0:	693b      	ldr	r3, [r7, #16]
 80130a2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80130a6:	683b      	ldr	r3, [r7, #0]
 80130a8:	009b      	lsls	r3, r3, #2
 80130aa:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80130ae:	4413      	add	r3, r2
 80130b0:	4618      	mov	r0, r3
 80130b2:	f7ff fbe7 	bl	8012884 <ld_dword>
 80130b6:	4603      	mov	r3, r0
 80130b8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80130bc:	617b      	str	r3, [r7, #20]
			break;
 80130be:	e009      	b.n	80130d4 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80130c0:	2301      	movs	r3, #1
 80130c2:	617b      	str	r3, [r7, #20]
 80130c4:	e006      	b.n	80130d4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80130c6:	bf00      	nop
 80130c8:	e004      	b.n	80130d4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80130ca:	bf00      	nop
 80130cc:	e002      	b.n	80130d4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80130ce:	bf00      	nop
 80130d0:	e000      	b.n	80130d4 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80130d2:	bf00      	nop
		}
	}

	return val;
 80130d4:	697b      	ldr	r3, [r7, #20]
}
 80130d6:	4618      	mov	r0, r3
 80130d8:	3718      	adds	r7, #24
 80130da:	46bd      	mov	sp, r7
 80130dc:	bd80      	pop	{r7, pc}

080130de <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80130de:	b590      	push	{r4, r7, lr}
 80130e0:	b089      	sub	sp, #36	; 0x24
 80130e2:	af00      	add	r7, sp, #0
 80130e4:	60f8      	str	r0, [r7, #12]
 80130e6:	60b9      	str	r1, [r7, #8]
 80130e8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80130ea:	2302      	movs	r3, #2
 80130ec:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80130ee:	68bb      	ldr	r3, [r7, #8]
 80130f0:	2b01      	cmp	r3, #1
 80130f2:	f240 80d2 	bls.w	801329a <put_fat+0x1bc>
 80130f6:	68fb      	ldr	r3, [r7, #12]
 80130f8:	699b      	ldr	r3, [r3, #24]
 80130fa:	68ba      	ldr	r2, [r7, #8]
 80130fc:	429a      	cmp	r2, r3
 80130fe:	f080 80cc 	bcs.w	801329a <put_fat+0x1bc>
		switch (fs->fs_type) {
 8013102:	68fb      	ldr	r3, [r7, #12]
 8013104:	781b      	ldrb	r3, [r3, #0]
 8013106:	2b03      	cmp	r3, #3
 8013108:	f000 8096 	beq.w	8013238 <put_fat+0x15a>
 801310c:	2b03      	cmp	r3, #3
 801310e:	f300 80cd 	bgt.w	80132ac <put_fat+0x1ce>
 8013112:	2b01      	cmp	r3, #1
 8013114:	d002      	beq.n	801311c <put_fat+0x3e>
 8013116:	2b02      	cmp	r3, #2
 8013118:	d06e      	beq.n	80131f8 <put_fat+0x11a>
 801311a:	e0c7      	b.n	80132ac <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 801311c:	68bb      	ldr	r3, [r7, #8]
 801311e:	61bb      	str	r3, [r7, #24]
 8013120:	69bb      	ldr	r3, [r7, #24]
 8013122:	085b      	lsrs	r3, r3, #1
 8013124:	69ba      	ldr	r2, [r7, #24]
 8013126:	4413      	add	r3, r2
 8013128:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801312e:	69bb      	ldr	r3, [r7, #24]
 8013130:	0a5b      	lsrs	r3, r3, #9
 8013132:	4413      	add	r3, r2
 8013134:	4619      	mov	r1, r3
 8013136:	68f8      	ldr	r0, [r7, #12]
 8013138:	f7ff fe6e 	bl	8012e18 <move_window>
 801313c:	4603      	mov	r3, r0
 801313e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013140:	7ffb      	ldrb	r3, [r7, #31]
 8013142:	2b00      	cmp	r3, #0
 8013144:	f040 80ab 	bne.w	801329e <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8013148:	68fb      	ldr	r3, [r7, #12]
 801314a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801314e:	69bb      	ldr	r3, [r7, #24]
 8013150:	1c59      	adds	r1, r3, #1
 8013152:	61b9      	str	r1, [r7, #24]
 8013154:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013158:	4413      	add	r3, r2
 801315a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801315c:	68bb      	ldr	r3, [r7, #8]
 801315e:	f003 0301 	and.w	r3, r3, #1
 8013162:	2b00      	cmp	r3, #0
 8013164:	d00d      	beq.n	8013182 <put_fat+0xa4>
 8013166:	697b      	ldr	r3, [r7, #20]
 8013168:	781b      	ldrb	r3, [r3, #0]
 801316a:	b25b      	sxtb	r3, r3
 801316c:	f003 030f 	and.w	r3, r3, #15
 8013170:	b25a      	sxtb	r2, r3
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	b2db      	uxtb	r3, r3
 8013176:	011b      	lsls	r3, r3, #4
 8013178:	b25b      	sxtb	r3, r3
 801317a:	4313      	orrs	r3, r2
 801317c:	b25b      	sxtb	r3, r3
 801317e:	b2db      	uxtb	r3, r3
 8013180:	e001      	b.n	8013186 <put_fat+0xa8>
 8013182:	687b      	ldr	r3, [r7, #4]
 8013184:	b2db      	uxtb	r3, r3
 8013186:	697a      	ldr	r2, [r7, #20]
 8013188:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801318a:	68fb      	ldr	r3, [r7, #12]
 801318c:	2201      	movs	r2, #1
 801318e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013194:	69bb      	ldr	r3, [r7, #24]
 8013196:	0a5b      	lsrs	r3, r3, #9
 8013198:	4413      	add	r3, r2
 801319a:	4619      	mov	r1, r3
 801319c:	68f8      	ldr	r0, [r7, #12]
 801319e:	f7ff fe3b 	bl	8012e18 <move_window>
 80131a2:	4603      	mov	r3, r0
 80131a4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80131a6:	7ffb      	ldrb	r3, [r7, #31]
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d17a      	bne.n	80132a2 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 80131ac:	68fb      	ldr	r3, [r7, #12]
 80131ae:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80131b2:	69bb      	ldr	r3, [r7, #24]
 80131b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80131b8:	4413      	add	r3, r2
 80131ba:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80131bc:	68bb      	ldr	r3, [r7, #8]
 80131be:	f003 0301 	and.w	r3, r3, #1
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d003      	beq.n	80131ce <put_fat+0xf0>
 80131c6:	687b      	ldr	r3, [r7, #4]
 80131c8:	091b      	lsrs	r3, r3, #4
 80131ca:	b2db      	uxtb	r3, r3
 80131cc:	e00e      	b.n	80131ec <put_fat+0x10e>
 80131ce:	697b      	ldr	r3, [r7, #20]
 80131d0:	781b      	ldrb	r3, [r3, #0]
 80131d2:	b25b      	sxtb	r3, r3
 80131d4:	f023 030f 	bic.w	r3, r3, #15
 80131d8:	b25a      	sxtb	r2, r3
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	0a1b      	lsrs	r3, r3, #8
 80131de:	b25b      	sxtb	r3, r3
 80131e0:	f003 030f 	and.w	r3, r3, #15
 80131e4:	b25b      	sxtb	r3, r3
 80131e6:	4313      	orrs	r3, r2
 80131e8:	b25b      	sxtb	r3, r3
 80131ea:	b2db      	uxtb	r3, r3
 80131ec:	697a      	ldr	r2, [r7, #20]
 80131ee:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80131f0:	68fb      	ldr	r3, [r7, #12]
 80131f2:	2201      	movs	r2, #1
 80131f4:	70da      	strb	r2, [r3, #3]
			break;
 80131f6:	e059      	b.n	80132ac <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80131f8:	68fb      	ldr	r3, [r7, #12]
 80131fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80131fc:	68bb      	ldr	r3, [r7, #8]
 80131fe:	0a1b      	lsrs	r3, r3, #8
 8013200:	4413      	add	r3, r2
 8013202:	4619      	mov	r1, r3
 8013204:	68f8      	ldr	r0, [r7, #12]
 8013206:	f7ff fe07 	bl	8012e18 <move_window>
 801320a:	4603      	mov	r3, r0
 801320c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801320e:	7ffb      	ldrb	r3, [r7, #31]
 8013210:	2b00      	cmp	r3, #0
 8013212:	d148      	bne.n	80132a6 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8013214:	68fb      	ldr	r3, [r7, #12]
 8013216:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801321a:	68bb      	ldr	r3, [r7, #8]
 801321c:	005b      	lsls	r3, r3, #1
 801321e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8013222:	4413      	add	r3, r2
 8013224:	687a      	ldr	r2, [r7, #4]
 8013226:	b292      	uxth	r2, r2
 8013228:	4611      	mov	r1, r2
 801322a:	4618      	mov	r0, r3
 801322c:	f7ff fb4d 	bl	80128ca <st_word>
			fs->wflag = 1;
 8013230:	68fb      	ldr	r3, [r7, #12]
 8013232:	2201      	movs	r2, #1
 8013234:	70da      	strb	r2, [r3, #3]
			break;
 8013236:	e039      	b.n	80132ac <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8013238:	68fb      	ldr	r3, [r7, #12]
 801323a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801323c:	68bb      	ldr	r3, [r7, #8]
 801323e:	09db      	lsrs	r3, r3, #7
 8013240:	4413      	add	r3, r2
 8013242:	4619      	mov	r1, r3
 8013244:	68f8      	ldr	r0, [r7, #12]
 8013246:	f7ff fde7 	bl	8012e18 <move_window>
 801324a:	4603      	mov	r3, r0
 801324c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801324e:	7ffb      	ldrb	r3, [r7, #31]
 8013250:	2b00      	cmp	r3, #0
 8013252:	d12a      	bne.n	80132aa <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013260:	68bb      	ldr	r3, [r7, #8]
 8013262:	009b      	lsls	r3, r3, #2
 8013264:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8013268:	4413      	add	r3, r2
 801326a:	4618      	mov	r0, r3
 801326c:	f7ff fb0a 	bl	8012884 <ld_dword>
 8013270:	4603      	mov	r3, r0
 8013272:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8013276:	4323      	orrs	r3, r4
 8013278:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801327a:	68fb      	ldr	r3, [r7, #12]
 801327c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013280:	68bb      	ldr	r3, [r7, #8]
 8013282:	009b      	lsls	r3, r3, #2
 8013284:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8013288:	4413      	add	r3, r2
 801328a:	6879      	ldr	r1, [r7, #4]
 801328c:	4618      	mov	r0, r3
 801328e:	f7ff fb37 	bl	8012900 <st_dword>
			fs->wflag = 1;
 8013292:	68fb      	ldr	r3, [r7, #12]
 8013294:	2201      	movs	r2, #1
 8013296:	70da      	strb	r2, [r3, #3]
			break;
 8013298:	e008      	b.n	80132ac <put_fat+0x1ce>
		}
	}
 801329a:	bf00      	nop
 801329c:	e006      	b.n	80132ac <put_fat+0x1ce>
			if (res != FR_OK) break;
 801329e:	bf00      	nop
 80132a0:	e004      	b.n	80132ac <put_fat+0x1ce>
			if (res != FR_OK) break;
 80132a2:	bf00      	nop
 80132a4:	e002      	b.n	80132ac <put_fat+0x1ce>
			if (res != FR_OK) break;
 80132a6:	bf00      	nop
 80132a8:	e000      	b.n	80132ac <put_fat+0x1ce>
			if (res != FR_OK) break;
 80132aa:	bf00      	nop
	return res;
 80132ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80132ae:	4618      	mov	r0, r3
 80132b0:	3724      	adds	r7, #36	; 0x24
 80132b2:	46bd      	mov	sp, r7
 80132b4:	bd90      	pop	{r4, r7, pc}

080132b6 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80132b6:	b580      	push	{r7, lr}
 80132b8:	b088      	sub	sp, #32
 80132ba:	af00      	add	r7, sp, #0
 80132bc:	60f8      	str	r0, [r7, #12]
 80132be:	60b9      	str	r1, [r7, #8]
 80132c0:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80132c2:	2300      	movs	r3, #0
 80132c4:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80132c6:	68fb      	ldr	r3, [r7, #12]
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80132cc:	68bb      	ldr	r3, [r7, #8]
 80132ce:	2b01      	cmp	r3, #1
 80132d0:	d904      	bls.n	80132dc <remove_chain+0x26>
 80132d2:	69bb      	ldr	r3, [r7, #24]
 80132d4:	699b      	ldr	r3, [r3, #24]
 80132d6:	68ba      	ldr	r2, [r7, #8]
 80132d8:	429a      	cmp	r2, r3
 80132da:	d301      	bcc.n	80132e0 <remove_chain+0x2a>
 80132dc:	2302      	movs	r3, #2
 80132de:	e04b      	b.n	8013378 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d00c      	beq.n	8013300 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80132e6:	f04f 32ff 	mov.w	r2, #4294967295
 80132ea:	6879      	ldr	r1, [r7, #4]
 80132ec:	69b8      	ldr	r0, [r7, #24]
 80132ee:	f7ff fef6 	bl	80130de <put_fat>
 80132f2:	4603      	mov	r3, r0
 80132f4:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80132f6:	7ffb      	ldrb	r3, [r7, #31]
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d001      	beq.n	8013300 <remove_chain+0x4a>
 80132fc:	7ffb      	ldrb	r3, [r7, #31]
 80132fe:	e03b      	b.n	8013378 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8013300:	68b9      	ldr	r1, [r7, #8]
 8013302:	68f8      	ldr	r0, [r7, #12]
 8013304:	f7ff fe43 	bl	8012f8e <get_fat>
 8013308:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801330a:	697b      	ldr	r3, [r7, #20]
 801330c:	2b00      	cmp	r3, #0
 801330e:	d031      	beq.n	8013374 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8013310:	697b      	ldr	r3, [r7, #20]
 8013312:	2b01      	cmp	r3, #1
 8013314:	d101      	bne.n	801331a <remove_chain+0x64>
 8013316:	2302      	movs	r3, #2
 8013318:	e02e      	b.n	8013378 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801331a:	697b      	ldr	r3, [r7, #20]
 801331c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013320:	d101      	bne.n	8013326 <remove_chain+0x70>
 8013322:	2301      	movs	r3, #1
 8013324:	e028      	b.n	8013378 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8013326:	2200      	movs	r2, #0
 8013328:	68b9      	ldr	r1, [r7, #8]
 801332a:	69b8      	ldr	r0, [r7, #24]
 801332c:	f7ff fed7 	bl	80130de <put_fat>
 8013330:	4603      	mov	r3, r0
 8013332:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8013334:	7ffb      	ldrb	r3, [r7, #31]
 8013336:	2b00      	cmp	r3, #0
 8013338:	d001      	beq.n	801333e <remove_chain+0x88>
 801333a:	7ffb      	ldrb	r3, [r7, #31]
 801333c:	e01c      	b.n	8013378 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801333e:	69bb      	ldr	r3, [r7, #24]
 8013340:	695a      	ldr	r2, [r3, #20]
 8013342:	69bb      	ldr	r3, [r7, #24]
 8013344:	699b      	ldr	r3, [r3, #24]
 8013346:	3b02      	subs	r3, #2
 8013348:	429a      	cmp	r2, r3
 801334a:	d20b      	bcs.n	8013364 <remove_chain+0xae>
			fs->free_clst++;
 801334c:	69bb      	ldr	r3, [r7, #24]
 801334e:	695b      	ldr	r3, [r3, #20]
 8013350:	1c5a      	adds	r2, r3, #1
 8013352:	69bb      	ldr	r3, [r7, #24]
 8013354:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8013356:	69bb      	ldr	r3, [r7, #24]
 8013358:	791b      	ldrb	r3, [r3, #4]
 801335a:	f043 0301 	orr.w	r3, r3, #1
 801335e:	b2da      	uxtb	r2, r3
 8013360:	69bb      	ldr	r3, [r7, #24]
 8013362:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8013364:	697b      	ldr	r3, [r7, #20]
 8013366:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8013368:	69bb      	ldr	r3, [r7, #24]
 801336a:	699b      	ldr	r3, [r3, #24]
 801336c:	68ba      	ldr	r2, [r7, #8]
 801336e:	429a      	cmp	r2, r3
 8013370:	d3c6      	bcc.n	8013300 <remove_chain+0x4a>
 8013372:	e000      	b.n	8013376 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8013374:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8013376:	2300      	movs	r3, #0
}
 8013378:	4618      	mov	r0, r3
 801337a:	3720      	adds	r7, #32
 801337c:	46bd      	mov	sp, r7
 801337e:	bd80      	pop	{r7, pc}

08013380 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8013380:	b580      	push	{r7, lr}
 8013382:	b088      	sub	sp, #32
 8013384:	af00      	add	r7, sp, #0
 8013386:	6078      	str	r0, [r7, #4]
 8013388:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8013390:	683b      	ldr	r3, [r7, #0]
 8013392:	2b00      	cmp	r3, #0
 8013394:	d10d      	bne.n	80133b2 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8013396:	693b      	ldr	r3, [r7, #16]
 8013398:	691b      	ldr	r3, [r3, #16]
 801339a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801339c:	69bb      	ldr	r3, [r7, #24]
 801339e:	2b00      	cmp	r3, #0
 80133a0:	d004      	beq.n	80133ac <create_chain+0x2c>
 80133a2:	693b      	ldr	r3, [r7, #16]
 80133a4:	699b      	ldr	r3, [r3, #24]
 80133a6:	69ba      	ldr	r2, [r7, #24]
 80133a8:	429a      	cmp	r2, r3
 80133aa:	d31b      	bcc.n	80133e4 <create_chain+0x64>
 80133ac:	2301      	movs	r3, #1
 80133ae:	61bb      	str	r3, [r7, #24]
 80133b0:	e018      	b.n	80133e4 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80133b2:	6839      	ldr	r1, [r7, #0]
 80133b4:	6878      	ldr	r0, [r7, #4]
 80133b6:	f7ff fdea 	bl	8012f8e <get_fat>
 80133ba:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80133bc:	68fb      	ldr	r3, [r7, #12]
 80133be:	2b01      	cmp	r3, #1
 80133c0:	d801      	bhi.n	80133c6 <create_chain+0x46>
 80133c2:	2301      	movs	r3, #1
 80133c4:	e070      	b.n	80134a8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80133c6:	68fb      	ldr	r3, [r7, #12]
 80133c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80133cc:	d101      	bne.n	80133d2 <create_chain+0x52>
 80133ce:	68fb      	ldr	r3, [r7, #12]
 80133d0:	e06a      	b.n	80134a8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80133d2:	693b      	ldr	r3, [r7, #16]
 80133d4:	699b      	ldr	r3, [r3, #24]
 80133d6:	68fa      	ldr	r2, [r7, #12]
 80133d8:	429a      	cmp	r2, r3
 80133da:	d201      	bcs.n	80133e0 <create_chain+0x60>
 80133dc:	68fb      	ldr	r3, [r7, #12]
 80133de:	e063      	b.n	80134a8 <create_chain+0x128>
		scl = clst;
 80133e0:	683b      	ldr	r3, [r7, #0]
 80133e2:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80133e4:	69bb      	ldr	r3, [r7, #24]
 80133e6:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80133e8:	69fb      	ldr	r3, [r7, #28]
 80133ea:	3301      	adds	r3, #1
 80133ec:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80133ee:	693b      	ldr	r3, [r7, #16]
 80133f0:	699b      	ldr	r3, [r3, #24]
 80133f2:	69fa      	ldr	r2, [r7, #28]
 80133f4:	429a      	cmp	r2, r3
 80133f6:	d307      	bcc.n	8013408 <create_chain+0x88>
				ncl = 2;
 80133f8:	2302      	movs	r3, #2
 80133fa:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80133fc:	69fa      	ldr	r2, [r7, #28]
 80133fe:	69bb      	ldr	r3, [r7, #24]
 8013400:	429a      	cmp	r2, r3
 8013402:	d901      	bls.n	8013408 <create_chain+0x88>
 8013404:	2300      	movs	r3, #0
 8013406:	e04f      	b.n	80134a8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8013408:	69f9      	ldr	r1, [r7, #28]
 801340a:	6878      	ldr	r0, [r7, #4]
 801340c:	f7ff fdbf 	bl	8012f8e <get_fat>
 8013410:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8013412:	68fb      	ldr	r3, [r7, #12]
 8013414:	2b00      	cmp	r3, #0
 8013416:	d00e      	beq.n	8013436 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8013418:	68fb      	ldr	r3, [r7, #12]
 801341a:	2b01      	cmp	r3, #1
 801341c:	d003      	beq.n	8013426 <create_chain+0xa6>
 801341e:	68fb      	ldr	r3, [r7, #12]
 8013420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013424:	d101      	bne.n	801342a <create_chain+0xaa>
 8013426:	68fb      	ldr	r3, [r7, #12]
 8013428:	e03e      	b.n	80134a8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801342a:	69fa      	ldr	r2, [r7, #28]
 801342c:	69bb      	ldr	r3, [r7, #24]
 801342e:	429a      	cmp	r2, r3
 8013430:	d1da      	bne.n	80133e8 <create_chain+0x68>
 8013432:	2300      	movs	r3, #0
 8013434:	e038      	b.n	80134a8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8013436:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8013438:	f04f 32ff 	mov.w	r2, #4294967295
 801343c:	69f9      	ldr	r1, [r7, #28]
 801343e:	6938      	ldr	r0, [r7, #16]
 8013440:	f7ff fe4d 	bl	80130de <put_fat>
 8013444:	4603      	mov	r3, r0
 8013446:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8013448:	7dfb      	ldrb	r3, [r7, #23]
 801344a:	2b00      	cmp	r3, #0
 801344c:	d109      	bne.n	8013462 <create_chain+0xe2>
 801344e:	683b      	ldr	r3, [r7, #0]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d006      	beq.n	8013462 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8013454:	69fa      	ldr	r2, [r7, #28]
 8013456:	6839      	ldr	r1, [r7, #0]
 8013458:	6938      	ldr	r0, [r7, #16]
 801345a:	f7ff fe40 	bl	80130de <put_fat>
 801345e:	4603      	mov	r3, r0
 8013460:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8013462:	7dfb      	ldrb	r3, [r7, #23]
 8013464:	2b00      	cmp	r3, #0
 8013466:	d116      	bne.n	8013496 <create_chain+0x116>
		fs->last_clst = ncl;
 8013468:	693b      	ldr	r3, [r7, #16]
 801346a:	69fa      	ldr	r2, [r7, #28]
 801346c:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801346e:	693b      	ldr	r3, [r7, #16]
 8013470:	695a      	ldr	r2, [r3, #20]
 8013472:	693b      	ldr	r3, [r7, #16]
 8013474:	699b      	ldr	r3, [r3, #24]
 8013476:	3b02      	subs	r3, #2
 8013478:	429a      	cmp	r2, r3
 801347a:	d804      	bhi.n	8013486 <create_chain+0x106>
 801347c:	693b      	ldr	r3, [r7, #16]
 801347e:	695b      	ldr	r3, [r3, #20]
 8013480:	1e5a      	subs	r2, r3, #1
 8013482:	693b      	ldr	r3, [r7, #16]
 8013484:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8013486:	693b      	ldr	r3, [r7, #16]
 8013488:	791b      	ldrb	r3, [r3, #4]
 801348a:	f043 0301 	orr.w	r3, r3, #1
 801348e:	b2da      	uxtb	r2, r3
 8013490:	693b      	ldr	r3, [r7, #16]
 8013492:	711a      	strb	r2, [r3, #4]
 8013494:	e007      	b.n	80134a6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8013496:	7dfb      	ldrb	r3, [r7, #23]
 8013498:	2b01      	cmp	r3, #1
 801349a:	d102      	bne.n	80134a2 <create_chain+0x122>
 801349c:	f04f 33ff 	mov.w	r3, #4294967295
 80134a0:	e000      	b.n	80134a4 <create_chain+0x124>
 80134a2:	2301      	movs	r3, #1
 80134a4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80134a6:	69fb      	ldr	r3, [r7, #28]
}
 80134a8:	4618      	mov	r0, r3
 80134aa:	3720      	adds	r7, #32
 80134ac:	46bd      	mov	sp, r7
 80134ae:	bd80      	pop	{r7, pc}

080134b0 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80134b0:	b480      	push	{r7}
 80134b2:	b087      	sub	sp, #28
 80134b4:	af00      	add	r7, sp, #0
 80134b6:	6078      	str	r0, [r7, #4]
 80134b8:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	681b      	ldr	r3, [r3, #0]
 80134be:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134c4:	3304      	adds	r3, #4
 80134c6:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80134c8:	683b      	ldr	r3, [r7, #0]
 80134ca:	0a5b      	lsrs	r3, r3, #9
 80134cc:	68fa      	ldr	r2, [r7, #12]
 80134ce:	8952      	ldrh	r2, [r2, #10]
 80134d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80134d4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80134d6:	693b      	ldr	r3, [r7, #16]
 80134d8:	1d1a      	adds	r2, r3, #4
 80134da:	613a      	str	r2, [r7, #16]
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80134e0:	68bb      	ldr	r3, [r7, #8]
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d101      	bne.n	80134ea <clmt_clust+0x3a>
 80134e6:	2300      	movs	r3, #0
 80134e8:	e010      	b.n	801350c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80134ea:	697a      	ldr	r2, [r7, #20]
 80134ec:	68bb      	ldr	r3, [r7, #8]
 80134ee:	429a      	cmp	r2, r3
 80134f0:	d307      	bcc.n	8013502 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80134f2:	697a      	ldr	r2, [r7, #20]
 80134f4:	68bb      	ldr	r3, [r7, #8]
 80134f6:	1ad3      	subs	r3, r2, r3
 80134f8:	617b      	str	r3, [r7, #20]
 80134fa:	693b      	ldr	r3, [r7, #16]
 80134fc:	3304      	adds	r3, #4
 80134fe:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013500:	e7e9      	b.n	80134d6 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8013502:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8013504:	693b      	ldr	r3, [r7, #16]
 8013506:	681a      	ldr	r2, [r3, #0]
 8013508:	697b      	ldr	r3, [r7, #20]
 801350a:	4413      	add	r3, r2
}
 801350c:	4618      	mov	r0, r3
 801350e:	371c      	adds	r7, #28
 8013510:	46bd      	mov	sp, r7
 8013512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013516:	4770      	bx	lr

08013518 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8013518:	b580      	push	{r7, lr}
 801351a:	b086      	sub	sp, #24
 801351c:	af00      	add	r7, sp, #0
 801351e:	6078      	str	r0, [r7, #4]
 8013520:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	681b      	ldr	r3, [r3, #0]
 8013526:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8013528:	683b      	ldr	r3, [r7, #0]
 801352a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801352e:	d204      	bcs.n	801353a <dir_sdi+0x22>
 8013530:	683b      	ldr	r3, [r7, #0]
 8013532:	f003 031f 	and.w	r3, r3, #31
 8013536:	2b00      	cmp	r3, #0
 8013538:	d001      	beq.n	801353e <dir_sdi+0x26>
		return FR_INT_ERR;
 801353a:	2302      	movs	r3, #2
 801353c:	e063      	b.n	8013606 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	683a      	ldr	r2, [r7, #0]
 8013542:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	689b      	ldr	r3, [r3, #8]
 8013548:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801354a:	697b      	ldr	r3, [r7, #20]
 801354c:	2b00      	cmp	r3, #0
 801354e:	d106      	bne.n	801355e <dir_sdi+0x46>
 8013550:	693b      	ldr	r3, [r7, #16]
 8013552:	781b      	ldrb	r3, [r3, #0]
 8013554:	2b02      	cmp	r3, #2
 8013556:	d902      	bls.n	801355e <dir_sdi+0x46>
		clst = fs->dirbase;
 8013558:	693b      	ldr	r3, [r7, #16]
 801355a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801355c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 801355e:	697b      	ldr	r3, [r7, #20]
 8013560:	2b00      	cmp	r3, #0
 8013562:	d10c      	bne.n	801357e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8013564:	683b      	ldr	r3, [r7, #0]
 8013566:	095b      	lsrs	r3, r3, #5
 8013568:	693a      	ldr	r2, [r7, #16]
 801356a:	8912      	ldrh	r2, [r2, #8]
 801356c:	4293      	cmp	r3, r2
 801356e:	d301      	bcc.n	8013574 <dir_sdi+0x5c>
 8013570:	2302      	movs	r3, #2
 8013572:	e048      	b.n	8013606 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8013574:	693b      	ldr	r3, [r7, #16]
 8013576:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	61da      	str	r2, [r3, #28]
 801357c:	e029      	b.n	80135d2 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 801357e:	693b      	ldr	r3, [r7, #16]
 8013580:	895b      	ldrh	r3, [r3, #10]
 8013582:	025b      	lsls	r3, r3, #9
 8013584:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013586:	e019      	b.n	80135bc <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	6979      	ldr	r1, [r7, #20]
 801358c:	4618      	mov	r0, r3
 801358e:	f7ff fcfe 	bl	8012f8e <get_fat>
 8013592:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013594:	697b      	ldr	r3, [r7, #20]
 8013596:	f1b3 3fff 	cmp.w	r3, #4294967295
 801359a:	d101      	bne.n	80135a0 <dir_sdi+0x88>
 801359c:	2301      	movs	r3, #1
 801359e:	e032      	b.n	8013606 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80135a0:	697b      	ldr	r3, [r7, #20]
 80135a2:	2b01      	cmp	r3, #1
 80135a4:	d904      	bls.n	80135b0 <dir_sdi+0x98>
 80135a6:	693b      	ldr	r3, [r7, #16]
 80135a8:	699b      	ldr	r3, [r3, #24]
 80135aa:	697a      	ldr	r2, [r7, #20]
 80135ac:	429a      	cmp	r2, r3
 80135ae:	d301      	bcc.n	80135b4 <dir_sdi+0x9c>
 80135b0:	2302      	movs	r3, #2
 80135b2:	e028      	b.n	8013606 <dir_sdi+0xee>
			ofs -= csz;
 80135b4:	683a      	ldr	r2, [r7, #0]
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	1ad3      	subs	r3, r2, r3
 80135ba:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80135bc:	683a      	ldr	r2, [r7, #0]
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	429a      	cmp	r2, r3
 80135c2:	d2e1      	bcs.n	8013588 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80135c4:	6979      	ldr	r1, [r7, #20]
 80135c6:	6938      	ldr	r0, [r7, #16]
 80135c8:	f7ff fcc2 	bl	8012f50 <clust2sect>
 80135cc:	4602      	mov	r2, r0
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	697a      	ldr	r2, [r7, #20]
 80135d6:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	69db      	ldr	r3, [r3, #28]
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d101      	bne.n	80135e4 <dir_sdi+0xcc>
 80135e0:	2302      	movs	r3, #2
 80135e2:	e010      	b.n	8013606 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	69da      	ldr	r2, [r3, #28]
 80135e8:	683b      	ldr	r3, [r7, #0]
 80135ea:	0a5b      	lsrs	r3, r3, #9
 80135ec:	441a      	add	r2, r3
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80135f2:	693b      	ldr	r3, [r7, #16]
 80135f4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80135f8:	683b      	ldr	r3, [r7, #0]
 80135fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80135fe:	441a      	add	r2, r3
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013604:	2300      	movs	r3, #0
}
 8013606:	4618      	mov	r0, r3
 8013608:	3718      	adds	r7, #24
 801360a:	46bd      	mov	sp, r7
 801360c:	bd80      	pop	{r7, pc}

0801360e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 801360e:	b580      	push	{r7, lr}
 8013610:	b086      	sub	sp, #24
 8013612:	af00      	add	r7, sp, #0
 8013614:	6078      	str	r0, [r7, #4]
 8013616:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	695b      	ldr	r3, [r3, #20]
 8013622:	3320      	adds	r3, #32
 8013624:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	69db      	ldr	r3, [r3, #28]
 801362a:	2b00      	cmp	r3, #0
 801362c:	d003      	beq.n	8013636 <dir_next+0x28>
 801362e:	68bb      	ldr	r3, [r7, #8]
 8013630:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8013634:	d301      	bcc.n	801363a <dir_next+0x2c>
 8013636:	2304      	movs	r3, #4
 8013638:	e0aa      	b.n	8013790 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801363a:	68bb      	ldr	r3, [r7, #8]
 801363c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013640:	2b00      	cmp	r3, #0
 8013642:	f040 8098 	bne.w	8013776 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8013646:	687b      	ldr	r3, [r7, #4]
 8013648:	69db      	ldr	r3, [r3, #28]
 801364a:	1c5a      	adds	r2, r3, #1
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	699b      	ldr	r3, [r3, #24]
 8013654:	2b00      	cmp	r3, #0
 8013656:	d10b      	bne.n	8013670 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8013658:	68bb      	ldr	r3, [r7, #8]
 801365a:	095b      	lsrs	r3, r3, #5
 801365c:	68fa      	ldr	r2, [r7, #12]
 801365e:	8912      	ldrh	r2, [r2, #8]
 8013660:	4293      	cmp	r3, r2
 8013662:	f0c0 8088 	bcc.w	8013776 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	2200      	movs	r2, #0
 801366a:	61da      	str	r2, [r3, #28]
 801366c:	2304      	movs	r3, #4
 801366e:	e08f      	b.n	8013790 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8013670:	68bb      	ldr	r3, [r7, #8]
 8013672:	0a5b      	lsrs	r3, r3, #9
 8013674:	68fa      	ldr	r2, [r7, #12]
 8013676:	8952      	ldrh	r2, [r2, #10]
 8013678:	3a01      	subs	r2, #1
 801367a:	4013      	ands	r3, r2
 801367c:	2b00      	cmp	r3, #0
 801367e:	d17a      	bne.n	8013776 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013680:	687a      	ldr	r2, [r7, #4]
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	699b      	ldr	r3, [r3, #24]
 8013686:	4619      	mov	r1, r3
 8013688:	4610      	mov	r0, r2
 801368a:	f7ff fc80 	bl	8012f8e <get_fat>
 801368e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013690:	697b      	ldr	r3, [r7, #20]
 8013692:	2b01      	cmp	r3, #1
 8013694:	d801      	bhi.n	801369a <dir_next+0x8c>
 8013696:	2302      	movs	r3, #2
 8013698:	e07a      	b.n	8013790 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 801369a:	697b      	ldr	r3, [r7, #20]
 801369c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136a0:	d101      	bne.n	80136a6 <dir_next+0x98>
 80136a2:	2301      	movs	r3, #1
 80136a4:	e074      	b.n	8013790 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80136a6:	68fb      	ldr	r3, [r7, #12]
 80136a8:	699b      	ldr	r3, [r3, #24]
 80136aa:	697a      	ldr	r2, [r7, #20]
 80136ac:	429a      	cmp	r2, r3
 80136ae:	d358      	bcc.n	8013762 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80136b0:	683b      	ldr	r3, [r7, #0]
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	d104      	bne.n	80136c0 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	2200      	movs	r2, #0
 80136ba:	61da      	str	r2, [r3, #28]
 80136bc:	2304      	movs	r3, #4
 80136be:	e067      	b.n	8013790 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80136c0:	687a      	ldr	r2, [r7, #4]
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	699b      	ldr	r3, [r3, #24]
 80136c6:	4619      	mov	r1, r3
 80136c8:	4610      	mov	r0, r2
 80136ca:	f7ff fe59 	bl	8013380 <create_chain>
 80136ce:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80136d0:	697b      	ldr	r3, [r7, #20]
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	d101      	bne.n	80136da <dir_next+0xcc>
 80136d6:	2307      	movs	r3, #7
 80136d8:	e05a      	b.n	8013790 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80136da:	697b      	ldr	r3, [r7, #20]
 80136dc:	2b01      	cmp	r3, #1
 80136de:	d101      	bne.n	80136e4 <dir_next+0xd6>
 80136e0:	2302      	movs	r3, #2
 80136e2:	e055      	b.n	8013790 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80136e4:	697b      	ldr	r3, [r7, #20]
 80136e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136ea:	d101      	bne.n	80136f0 <dir_next+0xe2>
 80136ec:	2301      	movs	r3, #1
 80136ee:	e04f      	b.n	8013790 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80136f0:	68f8      	ldr	r0, [r7, #12]
 80136f2:	f7ff fb4d 	bl	8012d90 <sync_window>
 80136f6:	4603      	mov	r3, r0
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d001      	beq.n	8013700 <dir_next+0xf2>
 80136fc:	2301      	movs	r3, #1
 80136fe:	e047      	b.n	8013790 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8013700:	68fb      	ldr	r3, [r7, #12]
 8013702:	3334      	adds	r3, #52	; 0x34
 8013704:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013708:	2100      	movs	r1, #0
 801370a:	4618      	mov	r0, r3
 801370c:	f7ff f945 	bl	801299a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013710:	2300      	movs	r3, #0
 8013712:	613b      	str	r3, [r7, #16]
 8013714:	6979      	ldr	r1, [r7, #20]
 8013716:	68f8      	ldr	r0, [r7, #12]
 8013718:	f7ff fc1a 	bl	8012f50 <clust2sect>
 801371c:	4602      	mov	r2, r0
 801371e:	68fb      	ldr	r3, [r7, #12]
 8013720:	631a      	str	r2, [r3, #48]	; 0x30
 8013722:	e012      	b.n	801374a <dir_next+0x13c>
						fs->wflag = 1;
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	2201      	movs	r2, #1
 8013728:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801372a:	68f8      	ldr	r0, [r7, #12]
 801372c:	f7ff fb30 	bl	8012d90 <sync_window>
 8013730:	4603      	mov	r3, r0
 8013732:	2b00      	cmp	r3, #0
 8013734:	d001      	beq.n	801373a <dir_next+0x12c>
 8013736:	2301      	movs	r3, #1
 8013738:	e02a      	b.n	8013790 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801373a:	693b      	ldr	r3, [r7, #16]
 801373c:	3301      	adds	r3, #1
 801373e:	613b      	str	r3, [r7, #16]
 8013740:	68fb      	ldr	r3, [r7, #12]
 8013742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013744:	1c5a      	adds	r2, r3, #1
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	631a      	str	r2, [r3, #48]	; 0x30
 801374a:	68fb      	ldr	r3, [r7, #12]
 801374c:	895b      	ldrh	r3, [r3, #10]
 801374e:	461a      	mov	r2, r3
 8013750:	693b      	ldr	r3, [r7, #16]
 8013752:	4293      	cmp	r3, r2
 8013754:	d3e6      	bcc.n	8013724 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801375a:	693b      	ldr	r3, [r7, #16]
 801375c:	1ad2      	subs	r2, r2, r3
 801375e:	68fb      	ldr	r3, [r7, #12]
 8013760:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	697a      	ldr	r2, [r7, #20]
 8013766:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8013768:	6979      	ldr	r1, [r7, #20]
 801376a:	68f8      	ldr	r0, [r7, #12]
 801376c:	f7ff fbf0 	bl	8012f50 <clust2sect>
 8013770:	4602      	mov	r2, r0
 8013772:	687b      	ldr	r3, [r7, #4]
 8013774:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	68ba      	ldr	r2, [r7, #8]
 801377a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801377c:	68fb      	ldr	r3, [r7, #12]
 801377e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013782:	68bb      	ldr	r3, [r7, #8]
 8013784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013788:	441a      	add	r2, r3
 801378a:	687b      	ldr	r3, [r7, #4]
 801378c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801378e:	2300      	movs	r3, #0
}
 8013790:	4618      	mov	r0, r3
 8013792:	3718      	adds	r7, #24
 8013794:	46bd      	mov	sp, r7
 8013796:	bd80      	pop	{r7, pc}

08013798 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8013798:	b580      	push	{r7, lr}
 801379a:	b086      	sub	sp, #24
 801379c:	af00      	add	r7, sp, #0
 801379e:	6078      	str	r0, [r7, #4]
 80137a0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80137a2:	687b      	ldr	r3, [r7, #4]
 80137a4:	681b      	ldr	r3, [r3, #0]
 80137a6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80137a8:	2100      	movs	r1, #0
 80137aa:	6878      	ldr	r0, [r7, #4]
 80137ac:	f7ff feb4 	bl	8013518 <dir_sdi>
 80137b0:	4603      	mov	r3, r0
 80137b2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80137b4:	7dfb      	ldrb	r3, [r7, #23]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d12b      	bne.n	8013812 <dir_alloc+0x7a>
		n = 0;
 80137ba:	2300      	movs	r3, #0
 80137bc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	69db      	ldr	r3, [r3, #28]
 80137c2:	4619      	mov	r1, r3
 80137c4:	68f8      	ldr	r0, [r7, #12]
 80137c6:	f7ff fb27 	bl	8012e18 <move_window>
 80137ca:	4603      	mov	r3, r0
 80137cc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80137ce:	7dfb      	ldrb	r3, [r7, #23]
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d11d      	bne.n	8013810 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	6a1b      	ldr	r3, [r3, #32]
 80137d8:	781b      	ldrb	r3, [r3, #0]
 80137da:	2be5      	cmp	r3, #229	; 0xe5
 80137dc:	d004      	beq.n	80137e8 <dir_alloc+0x50>
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	6a1b      	ldr	r3, [r3, #32]
 80137e2:	781b      	ldrb	r3, [r3, #0]
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d107      	bne.n	80137f8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80137e8:	693b      	ldr	r3, [r7, #16]
 80137ea:	3301      	adds	r3, #1
 80137ec:	613b      	str	r3, [r7, #16]
 80137ee:	693a      	ldr	r2, [r7, #16]
 80137f0:	683b      	ldr	r3, [r7, #0]
 80137f2:	429a      	cmp	r2, r3
 80137f4:	d102      	bne.n	80137fc <dir_alloc+0x64>
 80137f6:	e00c      	b.n	8013812 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80137f8:	2300      	movs	r3, #0
 80137fa:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80137fc:	2101      	movs	r1, #1
 80137fe:	6878      	ldr	r0, [r7, #4]
 8013800:	f7ff ff05 	bl	801360e <dir_next>
 8013804:	4603      	mov	r3, r0
 8013806:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8013808:	7dfb      	ldrb	r3, [r7, #23]
 801380a:	2b00      	cmp	r3, #0
 801380c:	d0d7      	beq.n	80137be <dir_alloc+0x26>
 801380e:	e000      	b.n	8013812 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8013810:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8013812:	7dfb      	ldrb	r3, [r7, #23]
 8013814:	2b04      	cmp	r3, #4
 8013816:	d101      	bne.n	801381c <dir_alloc+0x84>
 8013818:	2307      	movs	r3, #7
 801381a:	75fb      	strb	r3, [r7, #23]
	return res;
 801381c:	7dfb      	ldrb	r3, [r7, #23]
}
 801381e:	4618      	mov	r0, r3
 8013820:	3718      	adds	r7, #24
 8013822:	46bd      	mov	sp, r7
 8013824:	bd80      	pop	{r7, pc}

08013826 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8013826:	b580      	push	{r7, lr}
 8013828:	b084      	sub	sp, #16
 801382a:	af00      	add	r7, sp, #0
 801382c:	6078      	str	r0, [r7, #4]
 801382e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8013830:	683b      	ldr	r3, [r7, #0]
 8013832:	331a      	adds	r3, #26
 8013834:	4618      	mov	r0, r3
 8013836:	f7ff f80d 	bl	8012854 <ld_word>
 801383a:	4603      	mov	r3, r0
 801383c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	781b      	ldrb	r3, [r3, #0]
 8013842:	2b03      	cmp	r3, #3
 8013844:	d109      	bne.n	801385a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8013846:	683b      	ldr	r3, [r7, #0]
 8013848:	3314      	adds	r3, #20
 801384a:	4618      	mov	r0, r3
 801384c:	f7ff f802 	bl	8012854 <ld_word>
 8013850:	4603      	mov	r3, r0
 8013852:	041b      	lsls	r3, r3, #16
 8013854:	68fa      	ldr	r2, [r7, #12]
 8013856:	4313      	orrs	r3, r2
 8013858:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801385a:	68fb      	ldr	r3, [r7, #12]
}
 801385c:	4618      	mov	r0, r3
 801385e:	3710      	adds	r7, #16
 8013860:	46bd      	mov	sp, r7
 8013862:	bd80      	pop	{r7, pc}

08013864 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8013864:	b580      	push	{r7, lr}
 8013866:	b084      	sub	sp, #16
 8013868:	af00      	add	r7, sp, #0
 801386a:	60f8      	str	r0, [r7, #12]
 801386c:	60b9      	str	r1, [r7, #8]
 801386e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013870:	68bb      	ldr	r3, [r7, #8]
 8013872:	331a      	adds	r3, #26
 8013874:	687a      	ldr	r2, [r7, #4]
 8013876:	b292      	uxth	r2, r2
 8013878:	4611      	mov	r1, r2
 801387a:	4618      	mov	r0, r3
 801387c:	f7ff f825 	bl	80128ca <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013880:	68fb      	ldr	r3, [r7, #12]
 8013882:	781b      	ldrb	r3, [r3, #0]
 8013884:	2b03      	cmp	r3, #3
 8013886:	d109      	bne.n	801389c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8013888:	68bb      	ldr	r3, [r7, #8]
 801388a:	f103 0214 	add.w	r2, r3, #20
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	0c1b      	lsrs	r3, r3, #16
 8013892:	b29b      	uxth	r3, r3
 8013894:	4619      	mov	r1, r3
 8013896:	4610      	mov	r0, r2
 8013898:	f7ff f817 	bl	80128ca <st_word>
	}
}
 801389c:	bf00      	nop
 801389e:	3710      	adds	r7, #16
 80138a0:	46bd      	mov	sp, r7
 80138a2:	bd80      	pop	{r7, pc}

080138a4 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80138a4:	b580      	push	{r7, lr}
 80138a6:	b086      	sub	sp, #24
 80138a8:	af00      	add	r7, sp, #0
 80138aa:	6078      	str	r0, [r7, #4]
 80138ac:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80138ae:	2304      	movs	r3, #4
 80138b0:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80138b2:	687b      	ldr	r3, [r7, #4]
 80138b4:	681b      	ldr	r3, [r3, #0]
 80138b6:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 80138b8:	e03c      	b.n	8013934 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	69db      	ldr	r3, [r3, #28]
 80138be:	4619      	mov	r1, r3
 80138c0:	6938      	ldr	r0, [r7, #16]
 80138c2:	f7ff faa9 	bl	8012e18 <move_window>
 80138c6:	4603      	mov	r3, r0
 80138c8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80138ca:	7dfb      	ldrb	r3, [r7, #23]
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d136      	bne.n	801393e <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	6a1b      	ldr	r3, [r3, #32]
 80138d4:	781b      	ldrb	r3, [r3, #0]
 80138d6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80138d8:	7bfb      	ldrb	r3, [r7, #15]
 80138da:	2b00      	cmp	r3, #0
 80138dc:	d102      	bne.n	80138e4 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80138de:	2304      	movs	r3, #4
 80138e0:	75fb      	strb	r3, [r7, #23]
 80138e2:	e031      	b.n	8013948 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	6a1b      	ldr	r3, [r3, #32]
 80138e8:	330b      	adds	r3, #11
 80138ea:	781b      	ldrb	r3, [r3, #0]
 80138ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80138f0:	73bb      	strb	r3, [r7, #14]
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	7bba      	ldrb	r2, [r7, #14]
 80138f6:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 80138f8:	7bfb      	ldrb	r3, [r7, #15]
 80138fa:	2be5      	cmp	r3, #229	; 0xe5
 80138fc:	d011      	beq.n	8013922 <dir_read+0x7e>
 80138fe:	7bfb      	ldrb	r3, [r7, #15]
 8013900:	2b2e      	cmp	r3, #46	; 0x2e
 8013902:	d00e      	beq.n	8013922 <dir_read+0x7e>
 8013904:	7bbb      	ldrb	r3, [r7, #14]
 8013906:	2b0f      	cmp	r3, #15
 8013908:	d00b      	beq.n	8013922 <dir_read+0x7e>
 801390a:	7bbb      	ldrb	r3, [r7, #14]
 801390c:	f023 0320 	bic.w	r3, r3, #32
 8013910:	2b08      	cmp	r3, #8
 8013912:	bf0c      	ite	eq
 8013914:	2301      	moveq	r3, #1
 8013916:	2300      	movne	r3, #0
 8013918:	b2db      	uxtb	r3, r3
 801391a:	461a      	mov	r2, r3
 801391c:	683b      	ldr	r3, [r7, #0]
 801391e:	4293      	cmp	r3, r2
 8013920:	d00f      	beq.n	8013942 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8013922:	2100      	movs	r1, #0
 8013924:	6878      	ldr	r0, [r7, #4]
 8013926:	f7ff fe72 	bl	801360e <dir_next>
 801392a:	4603      	mov	r3, r0
 801392c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801392e:	7dfb      	ldrb	r3, [r7, #23]
 8013930:	2b00      	cmp	r3, #0
 8013932:	d108      	bne.n	8013946 <dir_read+0xa2>
	while (dp->sect) {
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	69db      	ldr	r3, [r3, #28]
 8013938:	2b00      	cmp	r3, #0
 801393a:	d1be      	bne.n	80138ba <dir_read+0x16>
 801393c:	e004      	b.n	8013948 <dir_read+0xa4>
		if (res != FR_OK) break;
 801393e:	bf00      	nop
 8013940:	e002      	b.n	8013948 <dir_read+0xa4>
				break;
 8013942:	bf00      	nop
 8013944:	e000      	b.n	8013948 <dir_read+0xa4>
		if (res != FR_OK) break;
 8013946:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8013948:	7dfb      	ldrb	r3, [r7, #23]
 801394a:	2b00      	cmp	r3, #0
 801394c:	d002      	beq.n	8013954 <dir_read+0xb0>
 801394e:	687b      	ldr	r3, [r7, #4]
 8013950:	2200      	movs	r2, #0
 8013952:	61da      	str	r2, [r3, #28]
	return res;
 8013954:	7dfb      	ldrb	r3, [r7, #23]
}
 8013956:	4618      	mov	r0, r3
 8013958:	3718      	adds	r7, #24
 801395a:	46bd      	mov	sp, r7
 801395c:	bd80      	pop	{r7, pc}

0801395e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801395e:	b580      	push	{r7, lr}
 8013960:	b086      	sub	sp, #24
 8013962:	af00      	add	r7, sp, #0
 8013964:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 801396c:	2100      	movs	r1, #0
 801396e:	6878      	ldr	r0, [r7, #4]
 8013970:	f7ff fdd2 	bl	8013518 <dir_sdi>
 8013974:	4603      	mov	r3, r0
 8013976:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8013978:	7dfb      	ldrb	r3, [r7, #23]
 801397a:	2b00      	cmp	r3, #0
 801397c:	d001      	beq.n	8013982 <dir_find+0x24>
 801397e:	7dfb      	ldrb	r3, [r7, #23]
 8013980:	e03e      	b.n	8013a00 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	69db      	ldr	r3, [r3, #28]
 8013986:	4619      	mov	r1, r3
 8013988:	6938      	ldr	r0, [r7, #16]
 801398a:	f7ff fa45 	bl	8012e18 <move_window>
 801398e:	4603      	mov	r3, r0
 8013990:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8013992:	7dfb      	ldrb	r3, [r7, #23]
 8013994:	2b00      	cmp	r3, #0
 8013996:	d12f      	bne.n	80139f8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	6a1b      	ldr	r3, [r3, #32]
 801399c:	781b      	ldrb	r3, [r3, #0]
 801399e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80139a0:	7bfb      	ldrb	r3, [r7, #15]
 80139a2:	2b00      	cmp	r3, #0
 80139a4:	d102      	bne.n	80139ac <dir_find+0x4e>
 80139a6:	2304      	movs	r3, #4
 80139a8:	75fb      	strb	r3, [r7, #23]
 80139aa:	e028      	b.n	80139fe <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	6a1b      	ldr	r3, [r3, #32]
 80139b0:	330b      	adds	r3, #11
 80139b2:	781b      	ldrb	r3, [r3, #0]
 80139b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80139b8:	b2da      	uxtb	r2, r3
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	6a1b      	ldr	r3, [r3, #32]
 80139c2:	330b      	adds	r3, #11
 80139c4:	781b      	ldrb	r3, [r3, #0]
 80139c6:	f003 0308 	and.w	r3, r3, #8
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d10a      	bne.n	80139e4 <dir_find+0x86>
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	6a18      	ldr	r0, [r3, #32]
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	3324      	adds	r3, #36	; 0x24
 80139d6:	220b      	movs	r2, #11
 80139d8:	4619      	mov	r1, r3
 80139da:	f7fe fff9 	bl	80129d0 <mem_cmp>
 80139de:	4603      	mov	r3, r0
 80139e0:	2b00      	cmp	r3, #0
 80139e2:	d00b      	beq.n	80139fc <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80139e4:	2100      	movs	r1, #0
 80139e6:	6878      	ldr	r0, [r7, #4]
 80139e8:	f7ff fe11 	bl	801360e <dir_next>
 80139ec:	4603      	mov	r3, r0
 80139ee:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80139f0:	7dfb      	ldrb	r3, [r7, #23]
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	d0c5      	beq.n	8013982 <dir_find+0x24>
 80139f6:	e002      	b.n	80139fe <dir_find+0xa0>
		if (res != FR_OK) break;
 80139f8:	bf00      	nop
 80139fa:	e000      	b.n	80139fe <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80139fc:	bf00      	nop

	return res;
 80139fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8013a00:	4618      	mov	r0, r3
 8013a02:	3718      	adds	r7, #24
 8013a04:	46bd      	mov	sp, r7
 8013a06:	bd80      	pop	{r7, pc}

08013a08 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8013a08:	b580      	push	{r7, lr}
 8013a0a:	b084      	sub	sp, #16
 8013a0c:	af00      	add	r7, sp, #0
 8013a0e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8013a16:	2101      	movs	r1, #1
 8013a18:	6878      	ldr	r0, [r7, #4]
 8013a1a:	f7ff febd 	bl	8013798 <dir_alloc>
 8013a1e:	4603      	mov	r3, r0
 8013a20:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8013a22:	7bfb      	ldrb	r3, [r7, #15]
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d11c      	bne.n	8013a62 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	69db      	ldr	r3, [r3, #28]
 8013a2c:	4619      	mov	r1, r3
 8013a2e:	68b8      	ldr	r0, [r7, #8]
 8013a30:	f7ff f9f2 	bl	8012e18 <move_window>
 8013a34:	4603      	mov	r3, r0
 8013a36:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013a38:	7bfb      	ldrb	r3, [r7, #15]
 8013a3a:	2b00      	cmp	r3, #0
 8013a3c:	d111      	bne.n	8013a62 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	6a1b      	ldr	r3, [r3, #32]
 8013a42:	2220      	movs	r2, #32
 8013a44:	2100      	movs	r1, #0
 8013a46:	4618      	mov	r0, r3
 8013a48:	f7fe ffa7 	bl	801299a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	6a18      	ldr	r0, [r3, #32]
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	3324      	adds	r3, #36	; 0x24
 8013a54:	220b      	movs	r2, #11
 8013a56:	4619      	mov	r1, r3
 8013a58:	f7fe ff7e 	bl	8012958 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8013a5c:	68bb      	ldr	r3, [r7, #8]
 8013a5e:	2201      	movs	r2, #1
 8013a60:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8013a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a64:	4618      	mov	r0, r3
 8013a66:	3710      	adds	r7, #16
 8013a68:	46bd      	mov	sp, r7
 8013a6a:	bd80      	pop	{r7, pc}

08013a6c <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8013a6c:	b580      	push	{r7, lr}
 8013a6e:	b086      	sub	sp, #24
 8013a70:	af00      	add	r7, sp, #0
 8013a72:	6078      	str	r0, [r7, #4]
 8013a74:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8013a76:	683b      	ldr	r3, [r7, #0]
 8013a78:	2200      	movs	r2, #0
 8013a7a:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8013a7c:	687b      	ldr	r3, [r7, #4]
 8013a7e:	69db      	ldr	r3, [r3, #28]
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d04e      	beq.n	8013b22 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8013a84:	2300      	movs	r3, #0
 8013a86:	613b      	str	r3, [r7, #16]
 8013a88:	693b      	ldr	r3, [r7, #16]
 8013a8a:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8013a8c:	e021      	b.n	8013ad2 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	6a1a      	ldr	r2, [r3, #32]
 8013a92:	697b      	ldr	r3, [r7, #20]
 8013a94:	1c59      	adds	r1, r3, #1
 8013a96:	6179      	str	r1, [r7, #20]
 8013a98:	4413      	add	r3, r2
 8013a9a:	781b      	ldrb	r3, [r3, #0]
 8013a9c:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8013a9e:	7bfb      	ldrb	r3, [r7, #15]
 8013aa0:	2b20      	cmp	r3, #32
 8013aa2:	d100      	bne.n	8013aa6 <get_fileinfo+0x3a>
 8013aa4:	e015      	b.n	8013ad2 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8013aa6:	7bfb      	ldrb	r3, [r7, #15]
 8013aa8:	2b05      	cmp	r3, #5
 8013aaa:	d101      	bne.n	8013ab0 <get_fileinfo+0x44>
 8013aac:	23e5      	movs	r3, #229	; 0xe5
 8013aae:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8013ab0:	697b      	ldr	r3, [r7, #20]
 8013ab2:	2b09      	cmp	r3, #9
 8013ab4:	d106      	bne.n	8013ac4 <get_fileinfo+0x58>
 8013ab6:	693b      	ldr	r3, [r7, #16]
 8013ab8:	1c5a      	adds	r2, r3, #1
 8013aba:	613a      	str	r2, [r7, #16]
 8013abc:	683a      	ldr	r2, [r7, #0]
 8013abe:	4413      	add	r3, r2
 8013ac0:	222e      	movs	r2, #46	; 0x2e
 8013ac2:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8013ac4:	693b      	ldr	r3, [r7, #16]
 8013ac6:	1c5a      	adds	r2, r3, #1
 8013ac8:	613a      	str	r2, [r7, #16]
 8013aca:	683a      	ldr	r2, [r7, #0]
 8013acc:	4413      	add	r3, r2
 8013ace:	7bfa      	ldrb	r2, [r7, #15]
 8013ad0:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8013ad2:	697b      	ldr	r3, [r7, #20]
 8013ad4:	2b0a      	cmp	r3, #10
 8013ad6:	d9da      	bls.n	8013a8e <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8013ad8:	683a      	ldr	r2, [r7, #0]
 8013ada:	693b      	ldr	r3, [r7, #16]
 8013adc:	4413      	add	r3, r2
 8013ade:	3309      	adds	r3, #9
 8013ae0:	2200      	movs	r2, #0
 8013ae2:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	6a1b      	ldr	r3, [r3, #32]
 8013ae8:	7ada      	ldrb	r2, [r3, #11]
 8013aea:	683b      	ldr	r3, [r7, #0]
 8013aec:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	6a1b      	ldr	r3, [r3, #32]
 8013af2:	331c      	adds	r3, #28
 8013af4:	4618      	mov	r0, r3
 8013af6:	f7fe fec5 	bl	8012884 <ld_dword>
 8013afa:	4602      	mov	r2, r0
 8013afc:	683b      	ldr	r3, [r7, #0]
 8013afe:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	6a1b      	ldr	r3, [r3, #32]
 8013b04:	3316      	adds	r3, #22
 8013b06:	4618      	mov	r0, r3
 8013b08:	f7fe febc 	bl	8012884 <ld_dword>
 8013b0c:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8013b0e:	68bb      	ldr	r3, [r7, #8]
 8013b10:	b29a      	uxth	r2, r3
 8013b12:	683b      	ldr	r3, [r7, #0]
 8013b14:	80da      	strh	r2, [r3, #6]
 8013b16:	68bb      	ldr	r3, [r7, #8]
 8013b18:	0c1b      	lsrs	r3, r3, #16
 8013b1a:	b29a      	uxth	r2, r3
 8013b1c:	683b      	ldr	r3, [r7, #0]
 8013b1e:	809a      	strh	r2, [r3, #4]
 8013b20:	e000      	b.n	8013b24 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8013b22:	bf00      	nop
}
 8013b24:	3718      	adds	r7, #24
 8013b26:	46bd      	mov	sp, r7
 8013b28:	bd80      	pop	{r7, pc}
	...

08013b2c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8013b2c:	b580      	push	{r7, lr}
 8013b2e:	b088      	sub	sp, #32
 8013b30:	af00      	add	r7, sp, #0
 8013b32:	6078      	str	r0, [r7, #4]
 8013b34:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8013b36:	683b      	ldr	r3, [r7, #0]
 8013b38:	681b      	ldr	r3, [r3, #0]
 8013b3a:	60fb      	str	r3, [r7, #12]
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	3324      	adds	r3, #36	; 0x24
 8013b40:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8013b42:	220b      	movs	r2, #11
 8013b44:	2120      	movs	r1, #32
 8013b46:	68b8      	ldr	r0, [r7, #8]
 8013b48:	f7fe ff27 	bl	801299a <mem_set>
	si = i = 0; ni = 8;
 8013b4c:	2300      	movs	r3, #0
 8013b4e:	613b      	str	r3, [r7, #16]
 8013b50:	693b      	ldr	r3, [r7, #16]
 8013b52:	61fb      	str	r3, [r7, #28]
 8013b54:	2308      	movs	r3, #8
 8013b56:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8013b58:	69fb      	ldr	r3, [r7, #28]
 8013b5a:	1c5a      	adds	r2, r3, #1
 8013b5c:	61fa      	str	r2, [r7, #28]
 8013b5e:	68fa      	ldr	r2, [r7, #12]
 8013b60:	4413      	add	r3, r2
 8013b62:	781b      	ldrb	r3, [r3, #0]
 8013b64:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8013b66:	7efb      	ldrb	r3, [r7, #27]
 8013b68:	2b20      	cmp	r3, #32
 8013b6a:	d94e      	bls.n	8013c0a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8013b6c:	7efb      	ldrb	r3, [r7, #27]
 8013b6e:	2b2f      	cmp	r3, #47	; 0x2f
 8013b70:	d006      	beq.n	8013b80 <create_name+0x54>
 8013b72:	7efb      	ldrb	r3, [r7, #27]
 8013b74:	2b5c      	cmp	r3, #92	; 0x5c
 8013b76:	d110      	bne.n	8013b9a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8013b78:	e002      	b.n	8013b80 <create_name+0x54>
 8013b7a:	69fb      	ldr	r3, [r7, #28]
 8013b7c:	3301      	adds	r3, #1
 8013b7e:	61fb      	str	r3, [r7, #28]
 8013b80:	68fa      	ldr	r2, [r7, #12]
 8013b82:	69fb      	ldr	r3, [r7, #28]
 8013b84:	4413      	add	r3, r2
 8013b86:	781b      	ldrb	r3, [r3, #0]
 8013b88:	2b2f      	cmp	r3, #47	; 0x2f
 8013b8a:	d0f6      	beq.n	8013b7a <create_name+0x4e>
 8013b8c:	68fa      	ldr	r2, [r7, #12]
 8013b8e:	69fb      	ldr	r3, [r7, #28]
 8013b90:	4413      	add	r3, r2
 8013b92:	781b      	ldrb	r3, [r3, #0]
 8013b94:	2b5c      	cmp	r3, #92	; 0x5c
 8013b96:	d0f0      	beq.n	8013b7a <create_name+0x4e>
			break;
 8013b98:	e038      	b.n	8013c0c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8013b9a:	7efb      	ldrb	r3, [r7, #27]
 8013b9c:	2b2e      	cmp	r3, #46	; 0x2e
 8013b9e:	d003      	beq.n	8013ba8 <create_name+0x7c>
 8013ba0:	693a      	ldr	r2, [r7, #16]
 8013ba2:	697b      	ldr	r3, [r7, #20]
 8013ba4:	429a      	cmp	r2, r3
 8013ba6:	d30c      	bcc.n	8013bc2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8013ba8:	697b      	ldr	r3, [r7, #20]
 8013baa:	2b0b      	cmp	r3, #11
 8013bac:	d002      	beq.n	8013bb4 <create_name+0x88>
 8013bae:	7efb      	ldrb	r3, [r7, #27]
 8013bb0:	2b2e      	cmp	r3, #46	; 0x2e
 8013bb2:	d001      	beq.n	8013bb8 <create_name+0x8c>
 8013bb4:	2306      	movs	r3, #6
 8013bb6:	e044      	b.n	8013c42 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8013bb8:	2308      	movs	r3, #8
 8013bba:	613b      	str	r3, [r7, #16]
 8013bbc:	230b      	movs	r3, #11
 8013bbe:	617b      	str	r3, [r7, #20]
			continue;
 8013bc0:	e022      	b.n	8013c08 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8013bc2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	da04      	bge.n	8013bd4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8013bca:	7efb      	ldrb	r3, [r7, #27]
 8013bcc:	3b80      	subs	r3, #128	; 0x80
 8013bce:	4a1f      	ldr	r2, [pc, #124]	; (8013c4c <create_name+0x120>)
 8013bd0:	5cd3      	ldrb	r3, [r2, r3]
 8013bd2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8013bd4:	7efb      	ldrb	r3, [r7, #27]
 8013bd6:	4619      	mov	r1, r3
 8013bd8:	481d      	ldr	r0, [pc, #116]	; (8013c50 <create_name+0x124>)
 8013bda:	f7fe ff20 	bl	8012a1e <chk_chr>
 8013bde:	4603      	mov	r3, r0
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d001      	beq.n	8013be8 <create_name+0xbc>
 8013be4:	2306      	movs	r3, #6
 8013be6:	e02c      	b.n	8013c42 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8013be8:	7efb      	ldrb	r3, [r7, #27]
 8013bea:	2b60      	cmp	r3, #96	; 0x60
 8013bec:	d905      	bls.n	8013bfa <create_name+0xce>
 8013bee:	7efb      	ldrb	r3, [r7, #27]
 8013bf0:	2b7a      	cmp	r3, #122	; 0x7a
 8013bf2:	d802      	bhi.n	8013bfa <create_name+0xce>
 8013bf4:	7efb      	ldrb	r3, [r7, #27]
 8013bf6:	3b20      	subs	r3, #32
 8013bf8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8013bfa:	693b      	ldr	r3, [r7, #16]
 8013bfc:	1c5a      	adds	r2, r3, #1
 8013bfe:	613a      	str	r2, [r7, #16]
 8013c00:	68ba      	ldr	r2, [r7, #8]
 8013c02:	4413      	add	r3, r2
 8013c04:	7efa      	ldrb	r2, [r7, #27]
 8013c06:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8013c08:	e7a6      	b.n	8013b58 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8013c0a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8013c0c:	68fa      	ldr	r2, [r7, #12]
 8013c0e:	69fb      	ldr	r3, [r7, #28]
 8013c10:	441a      	add	r2, r3
 8013c12:	683b      	ldr	r3, [r7, #0]
 8013c14:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8013c16:	693b      	ldr	r3, [r7, #16]
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d101      	bne.n	8013c20 <create_name+0xf4>
 8013c1c:	2306      	movs	r3, #6
 8013c1e:	e010      	b.n	8013c42 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8013c20:	68bb      	ldr	r3, [r7, #8]
 8013c22:	781b      	ldrb	r3, [r3, #0]
 8013c24:	2be5      	cmp	r3, #229	; 0xe5
 8013c26:	d102      	bne.n	8013c2e <create_name+0x102>
 8013c28:	68bb      	ldr	r3, [r7, #8]
 8013c2a:	2205      	movs	r2, #5
 8013c2c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8013c2e:	7efb      	ldrb	r3, [r7, #27]
 8013c30:	2b20      	cmp	r3, #32
 8013c32:	d801      	bhi.n	8013c38 <create_name+0x10c>
 8013c34:	2204      	movs	r2, #4
 8013c36:	e000      	b.n	8013c3a <create_name+0x10e>
 8013c38:	2200      	movs	r2, #0
 8013c3a:	68bb      	ldr	r3, [r7, #8]
 8013c3c:	330b      	adds	r3, #11
 8013c3e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8013c40:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8013c42:	4618      	mov	r0, r3
 8013c44:	3720      	adds	r7, #32
 8013c46:	46bd      	mov	sp, r7
 8013c48:	bd80      	pop	{r7, pc}
 8013c4a:	bf00      	nop
 8013c4c:	080216c0 	.word	0x080216c0
 8013c50:	080214a0 	.word	0x080214a0

08013c54 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8013c54:	b580      	push	{r7, lr}
 8013c56:	b086      	sub	sp, #24
 8013c58:	af00      	add	r7, sp, #0
 8013c5a:	6078      	str	r0, [r7, #4]
 8013c5c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8013c62:	693b      	ldr	r3, [r7, #16]
 8013c64:	681b      	ldr	r3, [r3, #0]
 8013c66:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8013c68:	e002      	b.n	8013c70 <follow_path+0x1c>
 8013c6a:	683b      	ldr	r3, [r7, #0]
 8013c6c:	3301      	adds	r3, #1
 8013c6e:	603b      	str	r3, [r7, #0]
 8013c70:	683b      	ldr	r3, [r7, #0]
 8013c72:	781b      	ldrb	r3, [r3, #0]
 8013c74:	2b2f      	cmp	r3, #47	; 0x2f
 8013c76:	d0f8      	beq.n	8013c6a <follow_path+0x16>
 8013c78:	683b      	ldr	r3, [r7, #0]
 8013c7a:	781b      	ldrb	r3, [r3, #0]
 8013c7c:	2b5c      	cmp	r3, #92	; 0x5c
 8013c7e:	d0f4      	beq.n	8013c6a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8013c80:	693b      	ldr	r3, [r7, #16]
 8013c82:	2200      	movs	r2, #0
 8013c84:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8013c86:	683b      	ldr	r3, [r7, #0]
 8013c88:	781b      	ldrb	r3, [r3, #0]
 8013c8a:	2b1f      	cmp	r3, #31
 8013c8c:	d80a      	bhi.n	8013ca4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	2280      	movs	r2, #128	; 0x80
 8013c92:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8013c96:	2100      	movs	r1, #0
 8013c98:	6878      	ldr	r0, [r7, #4]
 8013c9a:	f7ff fc3d 	bl	8013518 <dir_sdi>
 8013c9e:	4603      	mov	r3, r0
 8013ca0:	75fb      	strb	r3, [r7, #23]
 8013ca2:	e043      	b.n	8013d2c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013ca4:	463b      	mov	r3, r7
 8013ca6:	4619      	mov	r1, r3
 8013ca8:	6878      	ldr	r0, [r7, #4]
 8013caa:	f7ff ff3f 	bl	8013b2c <create_name>
 8013cae:	4603      	mov	r3, r0
 8013cb0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8013cb2:	7dfb      	ldrb	r3, [r7, #23]
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d134      	bne.n	8013d22 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8013cb8:	6878      	ldr	r0, [r7, #4]
 8013cba:	f7ff fe50 	bl	801395e <dir_find>
 8013cbe:	4603      	mov	r3, r0
 8013cc0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8013cc2:	687b      	ldr	r3, [r7, #4]
 8013cc4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8013cc8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8013cca:	7dfb      	ldrb	r3, [r7, #23]
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	d00a      	beq.n	8013ce6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8013cd0:	7dfb      	ldrb	r3, [r7, #23]
 8013cd2:	2b04      	cmp	r3, #4
 8013cd4:	d127      	bne.n	8013d26 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8013cd6:	7afb      	ldrb	r3, [r7, #11]
 8013cd8:	f003 0304 	and.w	r3, r3, #4
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	d122      	bne.n	8013d26 <follow_path+0xd2>
 8013ce0:	2305      	movs	r3, #5
 8013ce2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8013ce4:	e01f      	b.n	8013d26 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013ce6:	7afb      	ldrb	r3, [r7, #11]
 8013ce8:	f003 0304 	and.w	r3, r3, #4
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d11c      	bne.n	8013d2a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8013cf0:	693b      	ldr	r3, [r7, #16]
 8013cf2:	799b      	ldrb	r3, [r3, #6]
 8013cf4:	f003 0310 	and.w	r3, r3, #16
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d102      	bne.n	8013d02 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8013cfc:	2305      	movs	r3, #5
 8013cfe:	75fb      	strb	r3, [r7, #23]
 8013d00:	e014      	b.n	8013d2c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8013d02:	68fb      	ldr	r3, [r7, #12]
 8013d04:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013d08:	687b      	ldr	r3, [r7, #4]
 8013d0a:	695b      	ldr	r3, [r3, #20]
 8013d0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013d10:	4413      	add	r3, r2
 8013d12:	4619      	mov	r1, r3
 8013d14:	68f8      	ldr	r0, [r7, #12]
 8013d16:	f7ff fd86 	bl	8013826 <ld_clust>
 8013d1a:	4602      	mov	r2, r0
 8013d1c:	693b      	ldr	r3, [r7, #16]
 8013d1e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8013d20:	e7c0      	b.n	8013ca4 <follow_path+0x50>
			if (res != FR_OK) break;
 8013d22:	bf00      	nop
 8013d24:	e002      	b.n	8013d2c <follow_path+0xd8>
				break;
 8013d26:	bf00      	nop
 8013d28:	e000      	b.n	8013d2c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8013d2a:	bf00      	nop
			}
		}
	}

	return res;
 8013d2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8013d2e:	4618      	mov	r0, r3
 8013d30:	3718      	adds	r7, #24
 8013d32:	46bd      	mov	sp, r7
 8013d34:	bd80      	pop	{r7, pc}

08013d36 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8013d36:	b480      	push	{r7}
 8013d38:	b087      	sub	sp, #28
 8013d3a:	af00      	add	r7, sp, #0
 8013d3c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8013d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8013d42:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8013d44:	687b      	ldr	r3, [r7, #4]
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d031      	beq.n	8013db0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	681b      	ldr	r3, [r3, #0]
 8013d50:	617b      	str	r3, [r7, #20]
 8013d52:	e002      	b.n	8013d5a <get_ldnumber+0x24>
 8013d54:	697b      	ldr	r3, [r7, #20]
 8013d56:	3301      	adds	r3, #1
 8013d58:	617b      	str	r3, [r7, #20]
 8013d5a:	697b      	ldr	r3, [r7, #20]
 8013d5c:	781b      	ldrb	r3, [r3, #0]
 8013d5e:	2b20      	cmp	r3, #32
 8013d60:	d903      	bls.n	8013d6a <get_ldnumber+0x34>
 8013d62:	697b      	ldr	r3, [r7, #20]
 8013d64:	781b      	ldrb	r3, [r3, #0]
 8013d66:	2b3a      	cmp	r3, #58	; 0x3a
 8013d68:	d1f4      	bne.n	8013d54 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8013d6a:	697b      	ldr	r3, [r7, #20]
 8013d6c:	781b      	ldrb	r3, [r3, #0]
 8013d6e:	2b3a      	cmp	r3, #58	; 0x3a
 8013d70:	d11c      	bne.n	8013dac <get_ldnumber+0x76>
			tp = *path;
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	681b      	ldr	r3, [r3, #0]
 8013d76:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8013d78:	68fb      	ldr	r3, [r7, #12]
 8013d7a:	1c5a      	adds	r2, r3, #1
 8013d7c:	60fa      	str	r2, [r7, #12]
 8013d7e:	781b      	ldrb	r3, [r3, #0]
 8013d80:	3b30      	subs	r3, #48	; 0x30
 8013d82:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8013d84:	68bb      	ldr	r3, [r7, #8]
 8013d86:	2b09      	cmp	r3, #9
 8013d88:	d80e      	bhi.n	8013da8 <get_ldnumber+0x72>
 8013d8a:	68fa      	ldr	r2, [r7, #12]
 8013d8c:	697b      	ldr	r3, [r7, #20]
 8013d8e:	429a      	cmp	r2, r3
 8013d90:	d10a      	bne.n	8013da8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8013d92:	68bb      	ldr	r3, [r7, #8]
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	d107      	bne.n	8013da8 <get_ldnumber+0x72>
					vol = (int)i;
 8013d98:	68bb      	ldr	r3, [r7, #8]
 8013d9a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8013d9c:	697b      	ldr	r3, [r7, #20]
 8013d9e:	3301      	adds	r3, #1
 8013da0:	617b      	str	r3, [r7, #20]
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	697a      	ldr	r2, [r7, #20]
 8013da6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8013da8:	693b      	ldr	r3, [r7, #16]
 8013daa:	e002      	b.n	8013db2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8013dac:	2300      	movs	r3, #0
 8013dae:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8013db0:	693b      	ldr	r3, [r7, #16]
}
 8013db2:	4618      	mov	r0, r3
 8013db4:	371c      	adds	r7, #28
 8013db6:	46bd      	mov	sp, r7
 8013db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dbc:	4770      	bx	lr
	...

08013dc0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8013dc0:	b580      	push	{r7, lr}
 8013dc2:	b082      	sub	sp, #8
 8013dc4:	af00      	add	r7, sp, #0
 8013dc6:	6078      	str	r0, [r7, #4]
 8013dc8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	2200      	movs	r2, #0
 8013dce:	70da      	strb	r2, [r3, #3]
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	f04f 32ff 	mov.w	r2, #4294967295
 8013dd6:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8013dd8:	6839      	ldr	r1, [r7, #0]
 8013dda:	6878      	ldr	r0, [r7, #4]
 8013ddc:	f7ff f81c 	bl	8012e18 <move_window>
 8013de0:	4603      	mov	r3, r0
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	d001      	beq.n	8013dea <check_fs+0x2a>
 8013de6:	2304      	movs	r3, #4
 8013de8:	e038      	b.n	8013e5c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	3334      	adds	r3, #52	; 0x34
 8013dee:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013df2:	4618      	mov	r0, r3
 8013df4:	f7fe fd2e 	bl	8012854 <ld_word>
 8013df8:	4603      	mov	r3, r0
 8013dfa:	461a      	mov	r2, r3
 8013dfc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8013e00:	429a      	cmp	r2, r3
 8013e02:	d001      	beq.n	8013e08 <check_fs+0x48>
 8013e04:	2303      	movs	r3, #3
 8013e06:	e029      	b.n	8013e5c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013e0e:	2be9      	cmp	r3, #233	; 0xe9
 8013e10:	d009      	beq.n	8013e26 <check_fs+0x66>
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013e18:	2beb      	cmp	r3, #235	; 0xeb
 8013e1a:	d11e      	bne.n	8013e5a <check_fs+0x9a>
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8013e22:	2b90      	cmp	r3, #144	; 0x90
 8013e24:	d119      	bne.n	8013e5a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	3334      	adds	r3, #52	; 0x34
 8013e2a:	3336      	adds	r3, #54	; 0x36
 8013e2c:	4618      	mov	r0, r3
 8013e2e:	f7fe fd29 	bl	8012884 <ld_dword>
 8013e32:	4603      	mov	r3, r0
 8013e34:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8013e38:	4a0a      	ldr	r2, [pc, #40]	; (8013e64 <check_fs+0xa4>)
 8013e3a:	4293      	cmp	r3, r2
 8013e3c:	d101      	bne.n	8013e42 <check_fs+0x82>
 8013e3e:	2300      	movs	r3, #0
 8013e40:	e00c      	b.n	8013e5c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	3334      	adds	r3, #52	; 0x34
 8013e46:	3352      	adds	r3, #82	; 0x52
 8013e48:	4618      	mov	r0, r3
 8013e4a:	f7fe fd1b 	bl	8012884 <ld_dword>
 8013e4e:	4603      	mov	r3, r0
 8013e50:	4a05      	ldr	r2, [pc, #20]	; (8013e68 <check_fs+0xa8>)
 8013e52:	4293      	cmp	r3, r2
 8013e54:	d101      	bne.n	8013e5a <check_fs+0x9a>
 8013e56:	2300      	movs	r3, #0
 8013e58:	e000      	b.n	8013e5c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8013e5a:	2302      	movs	r3, #2
}
 8013e5c:	4618      	mov	r0, r3
 8013e5e:	3708      	adds	r7, #8
 8013e60:	46bd      	mov	sp, r7
 8013e62:	bd80      	pop	{r7, pc}
 8013e64:	00544146 	.word	0x00544146
 8013e68:	33544146 	.word	0x33544146

08013e6c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8013e6c:	b580      	push	{r7, lr}
 8013e6e:	b096      	sub	sp, #88	; 0x58
 8013e70:	af00      	add	r7, sp, #0
 8013e72:	60f8      	str	r0, [r7, #12]
 8013e74:	60b9      	str	r1, [r7, #8]
 8013e76:	4613      	mov	r3, r2
 8013e78:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8013e7a:	68bb      	ldr	r3, [r7, #8]
 8013e7c:	2200      	movs	r2, #0
 8013e7e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8013e80:	68f8      	ldr	r0, [r7, #12]
 8013e82:	f7ff ff58 	bl	8013d36 <get_ldnumber>
 8013e86:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8013e88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	da01      	bge.n	8013e92 <find_volume+0x26>
 8013e8e:	230b      	movs	r3, #11
 8013e90:	e236      	b.n	8014300 <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8013e92:	4aac      	ldr	r2, [pc, #688]	; (8014144 <find_volume+0x2d8>)
 8013e94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013e9a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8013e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d101      	bne.n	8013ea6 <find_volume+0x3a>
 8013ea2:	230c      	movs	r3, #12
 8013ea4:	e22c      	b.n	8014300 <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 8013ea6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013ea8:	f7fe fdd4 	bl	8012a54 <lock_fs>
 8013eac:	4603      	mov	r3, r0
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	d101      	bne.n	8013eb6 <find_volume+0x4a>
 8013eb2:	230f      	movs	r3, #15
 8013eb4:	e224      	b.n	8014300 <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 8013eb6:	68bb      	ldr	r3, [r7, #8]
 8013eb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013eba:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8013ebc:	79fb      	ldrb	r3, [r7, #7]
 8013ebe:	f023 0301 	bic.w	r3, r3, #1
 8013ec2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8013ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ec6:	781b      	ldrb	r3, [r3, #0]
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d01a      	beq.n	8013f02 <find_volume+0x96>
		stat = disk_status(fs->drv);
 8013ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013ece:	785b      	ldrb	r3, [r3, #1]
 8013ed0:	4618      	mov	r0, r3
 8013ed2:	f7fe fc21 	bl	8012718 <disk_status>
 8013ed6:	4603      	mov	r3, r0
 8013ed8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8013edc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013ee0:	f003 0301 	and.w	r3, r3, #1
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	d10c      	bne.n	8013f02 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8013ee8:	79fb      	ldrb	r3, [r7, #7]
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	d007      	beq.n	8013efe <find_volume+0x92>
 8013eee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013ef2:	f003 0304 	and.w	r3, r3, #4
 8013ef6:	2b00      	cmp	r3, #0
 8013ef8:	d001      	beq.n	8013efe <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8013efa:	230a      	movs	r3, #10
 8013efc:	e200      	b.n	8014300 <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 8013efe:	2300      	movs	r3, #0
 8013f00:	e1fe      	b.n	8014300 <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8013f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f04:	2200      	movs	r2, #0
 8013f06:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8013f08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013f0a:	b2da      	uxtb	r2, r3
 8013f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f0e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8013f10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f12:	785b      	ldrb	r3, [r3, #1]
 8013f14:	4618      	mov	r0, r3
 8013f16:	f7fe fc19 	bl	801274c <disk_initialize>
 8013f1a:	4603      	mov	r3, r0
 8013f1c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8013f20:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013f24:	f003 0301 	and.w	r3, r3, #1
 8013f28:	2b00      	cmp	r3, #0
 8013f2a:	d001      	beq.n	8013f30 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8013f2c:	2303      	movs	r3, #3
 8013f2e:	e1e7      	b.n	8014300 <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8013f30:	79fb      	ldrb	r3, [r7, #7]
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d007      	beq.n	8013f46 <find_volume+0xda>
 8013f36:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013f3a:	f003 0304 	and.w	r3, r3, #4
 8013f3e:	2b00      	cmp	r3, #0
 8013f40:	d001      	beq.n	8013f46 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8013f42:	230a      	movs	r3, #10
 8013f44:	e1dc      	b.n	8014300 <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8013f46:	2300      	movs	r3, #0
 8013f48:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8013f4a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013f4c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013f4e:	f7ff ff37 	bl	8013dc0 <check_fs>
 8013f52:	4603      	mov	r3, r0
 8013f54:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8013f58:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013f5c:	2b02      	cmp	r3, #2
 8013f5e:	d14b      	bne.n	8013ff8 <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8013f60:	2300      	movs	r3, #0
 8013f62:	643b      	str	r3, [r7, #64]	; 0x40
 8013f64:	e01f      	b.n	8013fa6 <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8013f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013f68:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013f6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013f6e:	011b      	lsls	r3, r3, #4
 8013f70:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8013f74:	4413      	add	r3, r2
 8013f76:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8013f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f7a:	3304      	adds	r3, #4
 8013f7c:	781b      	ldrb	r3, [r3, #0]
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d006      	beq.n	8013f90 <find_volume+0x124>
 8013f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f84:	3308      	adds	r3, #8
 8013f86:	4618      	mov	r0, r3
 8013f88:	f7fe fc7c 	bl	8012884 <ld_dword>
 8013f8c:	4602      	mov	r2, r0
 8013f8e:	e000      	b.n	8013f92 <find_volume+0x126>
 8013f90:	2200      	movs	r2, #0
 8013f92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013f94:	009b      	lsls	r3, r3, #2
 8013f96:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8013f9a:	440b      	add	r3, r1
 8013f9c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8013fa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fa2:	3301      	adds	r3, #1
 8013fa4:	643b      	str	r3, [r7, #64]	; 0x40
 8013fa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fa8:	2b03      	cmp	r3, #3
 8013faa:	d9dc      	bls.n	8013f66 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8013fac:	2300      	movs	r3, #0
 8013fae:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8013fb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fb2:	2b00      	cmp	r3, #0
 8013fb4:	d002      	beq.n	8013fbc <find_volume+0x150>
 8013fb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fb8:	3b01      	subs	r3, #1
 8013fba:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8013fbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fbe:	009b      	lsls	r3, r3, #2
 8013fc0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8013fc4:	4413      	add	r3, r2
 8013fc6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8013fca:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8013fcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d005      	beq.n	8013fde <find_volume+0x172>
 8013fd2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013fd4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013fd6:	f7ff fef3 	bl	8013dc0 <check_fs>
 8013fda:	4603      	mov	r3, r0
 8013fdc:	e000      	b.n	8013fe0 <find_volume+0x174>
 8013fde:	2303      	movs	r3, #3
 8013fe0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8013fe4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013fe8:	2b01      	cmp	r3, #1
 8013fea:	d905      	bls.n	8013ff8 <find_volume+0x18c>
 8013fec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013fee:	3301      	adds	r3, #1
 8013ff0:	643b      	str	r3, [r7, #64]	; 0x40
 8013ff2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013ff4:	2b03      	cmp	r3, #3
 8013ff6:	d9e1      	bls.n	8013fbc <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8013ff8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013ffc:	2b04      	cmp	r3, #4
 8013ffe:	d101      	bne.n	8014004 <find_volume+0x198>
 8014000:	2301      	movs	r3, #1
 8014002:	e17d      	b.n	8014300 <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8014004:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014008:	2b01      	cmp	r3, #1
 801400a:	d901      	bls.n	8014010 <find_volume+0x1a4>
 801400c:	230d      	movs	r3, #13
 801400e:	e177      	b.n	8014300 <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8014010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014012:	3334      	adds	r3, #52	; 0x34
 8014014:	330b      	adds	r3, #11
 8014016:	4618      	mov	r0, r3
 8014018:	f7fe fc1c 	bl	8012854 <ld_word>
 801401c:	4603      	mov	r3, r0
 801401e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014022:	d001      	beq.n	8014028 <find_volume+0x1bc>
 8014024:	230d      	movs	r3, #13
 8014026:	e16b      	b.n	8014300 <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8014028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801402a:	3334      	adds	r3, #52	; 0x34
 801402c:	3316      	adds	r3, #22
 801402e:	4618      	mov	r0, r3
 8014030:	f7fe fc10 	bl	8012854 <ld_word>
 8014034:	4603      	mov	r3, r0
 8014036:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8014038:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801403a:	2b00      	cmp	r3, #0
 801403c:	d106      	bne.n	801404c <find_volume+0x1e0>
 801403e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014040:	3334      	adds	r3, #52	; 0x34
 8014042:	3324      	adds	r3, #36	; 0x24
 8014044:	4618      	mov	r0, r3
 8014046:	f7fe fc1d 	bl	8012884 <ld_dword>
 801404a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 801404c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801404e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014050:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8014052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014054:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8014058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801405a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 801405c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801405e:	789b      	ldrb	r3, [r3, #2]
 8014060:	2b01      	cmp	r3, #1
 8014062:	d005      	beq.n	8014070 <find_volume+0x204>
 8014064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014066:	789b      	ldrb	r3, [r3, #2]
 8014068:	2b02      	cmp	r3, #2
 801406a:	d001      	beq.n	8014070 <find_volume+0x204>
 801406c:	230d      	movs	r3, #13
 801406e:	e147      	b.n	8014300 <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8014070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014072:	789b      	ldrb	r3, [r3, #2]
 8014074:	461a      	mov	r2, r3
 8014076:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014078:	fb02 f303 	mul.w	r3, r2, r3
 801407c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801407e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014080:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8014084:	b29a      	uxth	r2, r3
 8014086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014088:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801408a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801408c:	895b      	ldrh	r3, [r3, #10]
 801408e:	2b00      	cmp	r3, #0
 8014090:	d008      	beq.n	80140a4 <find_volume+0x238>
 8014092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014094:	895b      	ldrh	r3, [r3, #10]
 8014096:	461a      	mov	r2, r3
 8014098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801409a:	895b      	ldrh	r3, [r3, #10]
 801409c:	3b01      	subs	r3, #1
 801409e:	4013      	ands	r3, r2
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d001      	beq.n	80140a8 <find_volume+0x23c>
 80140a4:	230d      	movs	r3, #13
 80140a6:	e12b      	b.n	8014300 <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80140a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140aa:	3334      	adds	r3, #52	; 0x34
 80140ac:	3311      	adds	r3, #17
 80140ae:	4618      	mov	r0, r3
 80140b0:	f7fe fbd0 	bl	8012854 <ld_word>
 80140b4:	4603      	mov	r3, r0
 80140b6:	461a      	mov	r2, r3
 80140b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140ba:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80140bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140be:	891b      	ldrh	r3, [r3, #8]
 80140c0:	f003 030f 	and.w	r3, r3, #15
 80140c4:	b29b      	uxth	r3, r3
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d001      	beq.n	80140ce <find_volume+0x262>
 80140ca:	230d      	movs	r3, #13
 80140cc:	e118      	b.n	8014300 <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80140ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140d0:	3334      	adds	r3, #52	; 0x34
 80140d2:	3313      	adds	r3, #19
 80140d4:	4618      	mov	r0, r3
 80140d6:	f7fe fbbd 	bl	8012854 <ld_word>
 80140da:	4603      	mov	r3, r0
 80140dc:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80140de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d106      	bne.n	80140f2 <find_volume+0x286>
 80140e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140e6:	3334      	adds	r3, #52	; 0x34
 80140e8:	3320      	adds	r3, #32
 80140ea:	4618      	mov	r0, r3
 80140ec:	f7fe fbca 	bl	8012884 <ld_dword>
 80140f0:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80140f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80140f4:	3334      	adds	r3, #52	; 0x34
 80140f6:	330e      	adds	r3, #14
 80140f8:	4618      	mov	r0, r3
 80140fa:	f7fe fbab 	bl	8012854 <ld_word>
 80140fe:	4603      	mov	r3, r0
 8014100:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8014102:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014104:	2b00      	cmp	r3, #0
 8014106:	d101      	bne.n	801410c <find_volume+0x2a0>
 8014108:	230d      	movs	r3, #13
 801410a:	e0f9      	b.n	8014300 <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 801410c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801410e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014110:	4413      	add	r3, r2
 8014112:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014114:	8912      	ldrh	r2, [r2, #8]
 8014116:	0912      	lsrs	r2, r2, #4
 8014118:	b292      	uxth	r2, r2
 801411a:	4413      	add	r3, r2
 801411c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801411e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014122:	429a      	cmp	r2, r3
 8014124:	d201      	bcs.n	801412a <find_volume+0x2be>
 8014126:	230d      	movs	r3, #13
 8014128:	e0ea      	b.n	8014300 <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801412a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801412c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801412e:	1ad3      	subs	r3, r2, r3
 8014130:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014132:	8952      	ldrh	r2, [r2, #10]
 8014134:	fbb3 f3f2 	udiv	r3, r3, r2
 8014138:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801413a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801413c:	2b00      	cmp	r3, #0
 801413e:	d103      	bne.n	8014148 <find_volume+0x2dc>
 8014140:	230d      	movs	r3, #13
 8014142:	e0dd      	b.n	8014300 <find_volume+0x494>
 8014144:	20000844 	.word	0x20000844
		fmt = FS_FAT32;
 8014148:	2303      	movs	r3, #3
 801414a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801414e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014150:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8014154:	4293      	cmp	r3, r2
 8014156:	d802      	bhi.n	801415e <find_volume+0x2f2>
 8014158:	2302      	movs	r3, #2
 801415a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801415e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014160:	f640 72f5 	movw	r2, #4085	; 0xff5
 8014164:	4293      	cmp	r3, r2
 8014166:	d802      	bhi.n	801416e <find_volume+0x302>
 8014168:	2301      	movs	r3, #1
 801416a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801416e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014170:	1c9a      	adds	r2, r3, #2
 8014172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014174:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8014176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014178:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801417a:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801417c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801417e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014180:	441a      	add	r2, r3
 8014182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014184:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8014186:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8014188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801418a:	441a      	add	r2, r3
 801418c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801418e:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8014190:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014194:	2b03      	cmp	r3, #3
 8014196:	d11e      	bne.n	80141d6 <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8014198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801419a:	3334      	adds	r3, #52	; 0x34
 801419c:	332a      	adds	r3, #42	; 0x2a
 801419e:	4618      	mov	r0, r3
 80141a0:	f7fe fb58 	bl	8012854 <ld_word>
 80141a4:	4603      	mov	r3, r0
 80141a6:	2b00      	cmp	r3, #0
 80141a8:	d001      	beq.n	80141ae <find_volume+0x342>
 80141aa:	230d      	movs	r3, #13
 80141ac:	e0a8      	b.n	8014300 <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80141ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141b0:	891b      	ldrh	r3, [r3, #8]
 80141b2:	2b00      	cmp	r3, #0
 80141b4:	d001      	beq.n	80141ba <find_volume+0x34e>
 80141b6:	230d      	movs	r3, #13
 80141b8:	e0a2      	b.n	8014300 <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80141ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141bc:	3334      	adds	r3, #52	; 0x34
 80141be:	332c      	adds	r3, #44	; 0x2c
 80141c0:	4618      	mov	r0, r3
 80141c2:	f7fe fb5f 	bl	8012884 <ld_dword>
 80141c6:	4602      	mov	r2, r0
 80141c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141ca:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80141cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141ce:	699b      	ldr	r3, [r3, #24]
 80141d0:	009b      	lsls	r3, r3, #2
 80141d2:	647b      	str	r3, [r7, #68]	; 0x44
 80141d4:	e01f      	b.n	8014216 <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80141d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141d8:	891b      	ldrh	r3, [r3, #8]
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d101      	bne.n	80141e2 <find_volume+0x376>
 80141de:	230d      	movs	r3, #13
 80141e0:	e08e      	b.n	8014300 <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80141e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80141e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80141e8:	441a      	add	r2, r3
 80141ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141ec:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80141ee:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80141f2:	2b02      	cmp	r3, #2
 80141f4:	d103      	bne.n	80141fe <find_volume+0x392>
 80141f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141f8:	699b      	ldr	r3, [r3, #24]
 80141fa:	005b      	lsls	r3, r3, #1
 80141fc:	e00a      	b.n	8014214 <find_volume+0x3a8>
 80141fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014200:	699a      	ldr	r2, [r3, #24]
 8014202:	4613      	mov	r3, r2
 8014204:	005b      	lsls	r3, r3, #1
 8014206:	4413      	add	r3, r2
 8014208:	085a      	lsrs	r2, r3, #1
 801420a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801420c:	699b      	ldr	r3, [r3, #24]
 801420e:	f003 0301 	and.w	r3, r3, #1
 8014212:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8014214:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8014216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014218:	69da      	ldr	r2, [r3, #28]
 801421a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801421c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8014220:	0a5b      	lsrs	r3, r3, #9
 8014222:	429a      	cmp	r2, r3
 8014224:	d201      	bcs.n	801422a <find_volume+0x3be>
 8014226:	230d      	movs	r3, #13
 8014228:	e06a      	b.n	8014300 <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801422a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801422c:	f04f 32ff 	mov.w	r2, #4294967295
 8014230:	615a      	str	r2, [r3, #20]
 8014232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014234:	695a      	ldr	r2, [r3, #20]
 8014236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014238:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 801423a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801423c:	2280      	movs	r2, #128	; 0x80
 801423e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8014240:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014244:	2b03      	cmp	r3, #3
 8014246:	d149      	bne.n	80142dc <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8014248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801424a:	3334      	adds	r3, #52	; 0x34
 801424c:	3330      	adds	r3, #48	; 0x30
 801424e:	4618      	mov	r0, r3
 8014250:	f7fe fb00 	bl	8012854 <ld_word>
 8014254:	4603      	mov	r3, r0
 8014256:	2b01      	cmp	r3, #1
 8014258:	d140      	bne.n	80142dc <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 801425a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801425c:	3301      	adds	r3, #1
 801425e:	4619      	mov	r1, r3
 8014260:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014262:	f7fe fdd9 	bl	8012e18 <move_window>
 8014266:	4603      	mov	r3, r0
 8014268:	2b00      	cmp	r3, #0
 801426a:	d137      	bne.n	80142dc <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 801426c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801426e:	2200      	movs	r2, #0
 8014270:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8014272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014274:	3334      	adds	r3, #52	; 0x34
 8014276:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801427a:	4618      	mov	r0, r3
 801427c:	f7fe faea 	bl	8012854 <ld_word>
 8014280:	4603      	mov	r3, r0
 8014282:	461a      	mov	r2, r3
 8014284:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8014288:	429a      	cmp	r2, r3
 801428a:	d127      	bne.n	80142dc <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 801428c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801428e:	3334      	adds	r3, #52	; 0x34
 8014290:	4618      	mov	r0, r3
 8014292:	f7fe faf7 	bl	8012884 <ld_dword>
 8014296:	4603      	mov	r3, r0
 8014298:	4a1b      	ldr	r2, [pc, #108]	; (8014308 <find_volume+0x49c>)
 801429a:	4293      	cmp	r3, r2
 801429c:	d11e      	bne.n	80142dc <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801429e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142a0:	3334      	adds	r3, #52	; 0x34
 80142a2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80142a6:	4618      	mov	r0, r3
 80142a8:	f7fe faec 	bl	8012884 <ld_dword>
 80142ac:	4603      	mov	r3, r0
 80142ae:	4a17      	ldr	r2, [pc, #92]	; (801430c <find_volume+0x4a0>)
 80142b0:	4293      	cmp	r3, r2
 80142b2:	d113      	bne.n	80142dc <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80142b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142b6:	3334      	adds	r3, #52	; 0x34
 80142b8:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80142bc:	4618      	mov	r0, r3
 80142be:	f7fe fae1 	bl	8012884 <ld_dword>
 80142c2:	4602      	mov	r2, r0
 80142c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142c6:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80142c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142ca:	3334      	adds	r3, #52	; 0x34
 80142cc:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80142d0:	4618      	mov	r0, r3
 80142d2:	f7fe fad7 	bl	8012884 <ld_dword>
 80142d6:	4602      	mov	r2, r0
 80142d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142da:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80142dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142de:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80142e2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80142e4:	4b0a      	ldr	r3, [pc, #40]	; (8014310 <find_volume+0x4a4>)
 80142e6:	881b      	ldrh	r3, [r3, #0]
 80142e8:	3301      	adds	r3, #1
 80142ea:	b29a      	uxth	r2, r3
 80142ec:	4b08      	ldr	r3, [pc, #32]	; (8014310 <find_volume+0x4a4>)
 80142ee:	801a      	strh	r2, [r3, #0]
 80142f0:	4b07      	ldr	r3, [pc, #28]	; (8014310 <find_volume+0x4a4>)
 80142f2:	881a      	ldrh	r2, [r3, #0]
 80142f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80142f6:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80142f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80142fa:	f7fe fd25 	bl	8012d48 <clear_lock>
#endif
	return FR_OK;
 80142fe:	2300      	movs	r3, #0
}
 8014300:	4618      	mov	r0, r3
 8014302:	3758      	adds	r7, #88	; 0x58
 8014304:	46bd      	mov	sp, r7
 8014306:	bd80      	pop	{r7, pc}
 8014308:	41615252 	.word	0x41615252
 801430c:	61417272 	.word	0x61417272
 8014310:	20000848 	.word	0x20000848

08014314 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8014314:	b580      	push	{r7, lr}
 8014316:	b084      	sub	sp, #16
 8014318:	af00      	add	r7, sp, #0
 801431a:	6078      	str	r0, [r7, #4]
 801431c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801431e:	2309      	movs	r3, #9
 8014320:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	2b00      	cmp	r3, #0
 8014326:	d02e      	beq.n	8014386 <validate+0x72>
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	681b      	ldr	r3, [r3, #0]
 801432c:	2b00      	cmp	r3, #0
 801432e:	d02a      	beq.n	8014386 <validate+0x72>
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	681b      	ldr	r3, [r3, #0]
 8014334:	781b      	ldrb	r3, [r3, #0]
 8014336:	2b00      	cmp	r3, #0
 8014338:	d025      	beq.n	8014386 <validate+0x72>
 801433a:	687b      	ldr	r3, [r7, #4]
 801433c:	889a      	ldrh	r2, [r3, #4]
 801433e:	687b      	ldr	r3, [r7, #4]
 8014340:	681b      	ldr	r3, [r3, #0]
 8014342:	88db      	ldrh	r3, [r3, #6]
 8014344:	429a      	cmp	r2, r3
 8014346:	d11e      	bne.n	8014386 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	681b      	ldr	r3, [r3, #0]
 801434c:	4618      	mov	r0, r3
 801434e:	f7fe fb81 	bl	8012a54 <lock_fs>
 8014352:	4603      	mov	r3, r0
 8014354:	2b00      	cmp	r3, #0
 8014356:	d014      	beq.n	8014382 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	681b      	ldr	r3, [r3, #0]
 801435c:	785b      	ldrb	r3, [r3, #1]
 801435e:	4618      	mov	r0, r3
 8014360:	f7fe f9da 	bl	8012718 <disk_status>
 8014364:	4603      	mov	r3, r0
 8014366:	f003 0301 	and.w	r3, r3, #1
 801436a:	2b00      	cmp	r3, #0
 801436c:	d102      	bne.n	8014374 <validate+0x60>
				res = FR_OK;
 801436e:	2300      	movs	r3, #0
 8014370:	73fb      	strb	r3, [r7, #15]
 8014372:	e008      	b.n	8014386 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8014374:	687b      	ldr	r3, [r7, #4]
 8014376:	681b      	ldr	r3, [r3, #0]
 8014378:	2100      	movs	r1, #0
 801437a:	4618      	mov	r0, r3
 801437c:	f7fe fb80 	bl	8012a80 <unlock_fs>
 8014380:	e001      	b.n	8014386 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8014382:	230f      	movs	r3, #15
 8014384:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8014386:	7bfb      	ldrb	r3, [r7, #15]
 8014388:	2b00      	cmp	r3, #0
 801438a:	d102      	bne.n	8014392 <validate+0x7e>
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	681b      	ldr	r3, [r3, #0]
 8014390:	e000      	b.n	8014394 <validate+0x80>
 8014392:	2300      	movs	r3, #0
 8014394:	683a      	ldr	r2, [r7, #0]
 8014396:	6013      	str	r3, [r2, #0]
	return res;
 8014398:	7bfb      	ldrb	r3, [r7, #15]
}
 801439a:	4618      	mov	r0, r3
 801439c:	3710      	adds	r7, #16
 801439e:	46bd      	mov	sp, r7
 80143a0:	bd80      	pop	{r7, pc}
	...

080143a4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80143a4:	b580      	push	{r7, lr}
 80143a6:	b088      	sub	sp, #32
 80143a8:	af00      	add	r7, sp, #0
 80143aa:	60f8      	str	r0, [r7, #12]
 80143ac:	60b9      	str	r1, [r7, #8]
 80143ae:	4613      	mov	r3, r2
 80143b0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80143b2:	68bb      	ldr	r3, [r7, #8]
 80143b4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80143b6:	f107 0310 	add.w	r3, r7, #16
 80143ba:	4618      	mov	r0, r3
 80143bc:	f7ff fcbb 	bl	8013d36 <get_ldnumber>
 80143c0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80143c2:	69fb      	ldr	r3, [r7, #28]
 80143c4:	2b00      	cmp	r3, #0
 80143c6:	da01      	bge.n	80143cc <f_mount+0x28>
 80143c8:	230b      	movs	r3, #11
 80143ca:	e048      	b.n	801445e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80143cc:	4a26      	ldr	r2, [pc, #152]	; (8014468 <f_mount+0xc4>)
 80143ce:	69fb      	ldr	r3, [r7, #28]
 80143d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80143d4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80143d6:	69bb      	ldr	r3, [r7, #24]
 80143d8:	2b00      	cmp	r3, #0
 80143da:	d00f      	beq.n	80143fc <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80143dc:	69b8      	ldr	r0, [r7, #24]
 80143de:	f7fe fcb3 	bl	8012d48 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 80143e2:	69bb      	ldr	r3, [r7, #24]
 80143e4:	68db      	ldr	r3, [r3, #12]
 80143e6:	4618      	mov	r0, r3
 80143e8:	f001 f812 	bl	8015410 <ff_del_syncobj>
 80143ec:	4603      	mov	r3, r0
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d101      	bne.n	80143f6 <f_mount+0x52>
 80143f2:	2302      	movs	r3, #2
 80143f4:	e033      	b.n	801445e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80143f6:	69bb      	ldr	r3, [r7, #24]
 80143f8:	2200      	movs	r2, #0
 80143fa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80143fc:	68fb      	ldr	r3, [r7, #12]
 80143fe:	2b00      	cmp	r3, #0
 8014400:	d00f      	beq.n	8014422 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8014402:	68fb      	ldr	r3, [r7, #12]
 8014404:	2200      	movs	r2, #0
 8014406:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8014408:	69fb      	ldr	r3, [r7, #28]
 801440a:	b2da      	uxtb	r2, r3
 801440c:	68fb      	ldr	r3, [r7, #12]
 801440e:	330c      	adds	r3, #12
 8014410:	4619      	mov	r1, r3
 8014412:	4610      	mov	r0, r2
 8014414:	f000 ffe1 	bl	80153da <ff_cre_syncobj>
 8014418:	4603      	mov	r3, r0
 801441a:	2b00      	cmp	r3, #0
 801441c:	d101      	bne.n	8014422 <f_mount+0x7e>
 801441e:	2302      	movs	r3, #2
 8014420:	e01d      	b.n	801445e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8014422:	68fa      	ldr	r2, [r7, #12]
 8014424:	4910      	ldr	r1, [pc, #64]	; (8014468 <f_mount+0xc4>)
 8014426:	69fb      	ldr	r3, [r7, #28]
 8014428:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	2b00      	cmp	r3, #0
 8014430:	d002      	beq.n	8014438 <f_mount+0x94>
 8014432:	79fb      	ldrb	r3, [r7, #7]
 8014434:	2b01      	cmp	r3, #1
 8014436:	d001      	beq.n	801443c <f_mount+0x98>
 8014438:	2300      	movs	r3, #0
 801443a:	e010      	b.n	801445e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801443c:	f107 010c 	add.w	r1, r7, #12
 8014440:	f107 0308 	add.w	r3, r7, #8
 8014444:	2200      	movs	r2, #0
 8014446:	4618      	mov	r0, r3
 8014448:	f7ff fd10 	bl	8013e6c <find_volume>
 801444c:	4603      	mov	r3, r0
 801444e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8014450:	68fb      	ldr	r3, [r7, #12]
 8014452:	7dfa      	ldrb	r2, [r7, #23]
 8014454:	4611      	mov	r1, r2
 8014456:	4618      	mov	r0, r3
 8014458:	f7fe fb12 	bl	8012a80 <unlock_fs>
 801445c:	7dfb      	ldrb	r3, [r7, #23]
}
 801445e:	4618      	mov	r0, r3
 8014460:	3720      	adds	r7, #32
 8014462:	46bd      	mov	sp, r7
 8014464:	bd80      	pop	{r7, pc}
 8014466:	bf00      	nop
 8014468:	20000844 	.word	0x20000844

0801446c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 801446c:	b580      	push	{r7, lr}
 801446e:	b098      	sub	sp, #96	; 0x60
 8014470:	af00      	add	r7, sp, #0
 8014472:	60f8      	str	r0, [r7, #12]
 8014474:	60b9      	str	r1, [r7, #8]
 8014476:	4613      	mov	r3, r2
 8014478:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	2b00      	cmp	r3, #0
 801447e:	d101      	bne.n	8014484 <f_open+0x18>
 8014480:	2309      	movs	r3, #9
 8014482:	e1b4      	b.n	80147ee <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8014484:	79fb      	ldrb	r3, [r7, #7]
 8014486:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801448a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 801448c:	79fa      	ldrb	r2, [r7, #7]
 801448e:	f107 0110 	add.w	r1, r7, #16
 8014492:	f107 0308 	add.w	r3, r7, #8
 8014496:	4618      	mov	r0, r3
 8014498:	f7ff fce8 	bl	8013e6c <find_volume>
 801449c:	4603      	mov	r3, r0
 801449e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80144a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	f040 8191 	bne.w	80147ce <f_open+0x362>
		dj.obj.fs = fs;
 80144ac:	693b      	ldr	r3, [r7, #16]
 80144ae:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80144b0:	68ba      	ldr	r2, [r7, #8]
 80144b2:	f107 0314 	add.w	r3, r7, #20
 80144b6:	4611      	mov	r1, r2
 80144b8:	4618      	mov	r0, r3
 80144ba:	f7ff fbcb 	bl	8013c54 <follow_path>
 80144be:	4603      	mov	r3, r0
 80144c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80144c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80144c8:	2b00      	cmp	r3, #0
 80144ca:	d11a      	bne.n	8014502 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80144cc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80144d0:	b25b      	sxtb	r3, r3
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	da03      	bge.n	80144de <f_open+0x72>
				res = FR_INVALID_NAME;
 80144d6:	2306      	movs	r3, #6
 80144d8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80144dc:	e011      	b.n	8014502 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80144de:	79fb      	ldrb	r3, [r7, #7]
 80144e0:	f023 0301 	bic.w	r3, r3, #1
 80144e4:	2b00      	cmp	r3, #0
 80144e6:	bf14      	ite	ne
 80144e8:	2301      	movne	r3, #1
 80144ea:	2300      	moveq	r3, #0
 80144ec:	b2db      	uxtb	r3, r3
 80144ee:	461a      	mov	r2, r3
 80144f0:	f107 0314 	add.w	r3, r7, #20
 80144f4:	4611      	mov	r1, r2
 80144f6:	4618      	mov	r0, r3
 80144f8:	f7fe fade 	bl	8012ab8 <chk_lock>
 80144fc:	4603      	mov	r3, r0
 80144fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8014502:	79fb      	ldrb	r3, [r7, #7]
 8014504:	f003 031c 	and.w	r3, r3, #28
 8014508:	2b00      	cmp	r3, #0
 801450a:	d07f      	beq.n	801460c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 801450c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014510:	2b00      	cmp	r3, #0
 8014512:	d017      	beq.n	8014544 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8014514:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014518:	2b04      	cmp	r3, #4
 801451a:	d10e      	bne.n	801453a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 801451c:	f7fe fb28 	bl	8012b70 <enq_lock>
 8014520:	4603      	mov	r3, r0
 8014522:	2b00      	cmp	r3, #0
 8014524:	d006      	beq.n	8014534 <f_open+0xc8>
 8014526:	f107 0314 	add.w	r3, r7, #20
 801452a:	4618      	mov	r0, r3
 801452c:	f7ff fa6c 	bl	8013a08 <dir_register>
 8014530:	4603      	mov	r3, r0
 8014532:	e000      	b.n	8014536 <f_open+0xca>
 8014534:	2312      	movs	r3, #18
 8014536:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801453a:	79fb      	ldrb	r3, [r7, #7]
 801453c:	f043 0308 	orr.w	r3, r3, #8
 8014540:	71fb      	strb	r3, [r7, #7]
 8014542:	e010      	b.n	8014566 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8014544:	7ebb      	ldrb	r3, [r7, #26]
 8014546:	f003 0311 	and.w	r3, r3, #17
 801454a:	2b00      	cmp	r3, #0
 801454c:	d003      	beq.n	8014556 <f_open+0xea>
					res = FR_DENIED;
 801454e:	2307      	movs	r3, #7
 8014550:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014554:	e007      	b.n	8014566 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8014556:	79fb      	ldrb	r3, [r7, #7]
 8014558:	f003 0304 	and.w	r3, r3, #4
 801455c:	2b00      	cmp	r3, #0
 801455e:	d002      	beq.n	8014566 <f_open+0xfa>
 8014560:	2308      	movs	r3, #8
 8014562:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8014566:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801456a:	2b00      	cmp	r3, #0
 801456c:	d168      	bne.n	8014640 <f_open+0x1d4>
 801456e:	79fb      	ldrb	r3, [r7, #7]
 8014570:	f003 0308 	and.w	r3, r3, #8
 8014574:	2b00      	cmp	r3, #0
 8014576:	d063      	beq.n	8014640 <f_open+0x1d4>
				dw = GET_FATTIME();
 8014578:	f7fb ff2e 	bl	80103d8 <get_fattime>
 801457c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 801457e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014580:	330e      	adds	r3, #14
 8014582:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014584:	4618      	mov	r0, r3
 8014586:	f7fe f9bb 	bl	8012900 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801458a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801458c:	3316      	adds	r3, #22
 801458e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014590:	4618      	mov	r0, r3
 8014592:	f7fe f9b5 	bl	8012900 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8014596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014598:	330b      	adds	r3, #11
 801459a:	2220      	movs	r2, #32
 801459c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 801459e:	693b      	ldr	r3, [r7, #16]
 80145a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80145a2:	4611      	mov	r1, r2
 80145a4:	4618      	mov	r0, r3
 80145a6:	f7ff f93e 	bl	8013826 <ld_clust>
 80145aa:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80145ac:	693b      	ldr	r3, [r7, #16]
 80145ae:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80145b0:	2200      	movs	r2, #0
 80145b2:	4618      	mov	r0, r3
 80145b4:	f7ff f956 	bl	8013864 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80145b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80145ba:	331c      	adds	r3, #28
 80145bc:	2100      	movs	r1, #0
 80145be:	4618      	mov	r0, r3
 80145c0:	f7fe f99e 	bl	8012900 <st_dword>
					fs->wflag = 1;
 80145c4:	693b      	ldr	r3, [r7, #16]
 80145c6:	2201      	movs	r2, #1
 80145c8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80145ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80145cc:	2b00      	cmp	r3, #0
 80145ce:	d037      	beq.n	8014640 <f_open+0x1d4>
						dw = fs->winsect;
 80145d0:	693b      	ldr	r3, [r7, #16]
 80145d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80145d4:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80145d6:	f107 0314 	add.w	r3, r7, #20
 80145da:	2200      	movs	r2, #0
 80145dc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80145de:	4618      	mov	r0, r3
 80145e0:	f7fe fe69 	bl	80132b6 <remove_chain>
 80145e4:	4603      	mov	r3, r0
 80145e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80145ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d126      	bne.n	8014640 <f_open+0x1d4>
							res = move_window(fs, dw);
 80145f2:	693b      	ldr	r3, [r7, #16]
 80145f4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80145f6:	4618      	mov	r0, r3
 80145f8:	f7fe fc0e 	bl	8012e18 <move_window>
 80145fc:	4603      	mov	r3, r0
 80145fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8014602:	693b      	ldr	r3, [r7, #16]
 8014604:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014606:	3a01      	subs	r2, #1
 8014608:	611a      	str	r2, [r3, #16]
 801460a:	e019      	b.n	8014640 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 801460c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014610:	2b00      	cmp	r3, #0
 8014612:	d115      	bne.n	8014640 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8014614:	7ebb      	ldrb	r3, [r7, #26]
 8014616:	f003 0310 	and.w	r3, r3, #16
 801461a:	2b00      	cmp	r3, #0
 801461c:	d003      	beq.n	8014626 <f_open+0x1ba>
					res = FR_NO_FILE;
 801461e:	2304      	movs	r3, #4
 8014620:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014624:	e00c      	b.n	8014640 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8014626:	79fb      	ldrb	r3, [r7, #7]
 8014628:	f003 0302 	and.w	r3, r3, #2
 801462c:	2b00      	cmp	r3, #0
 801462e:	d007      	beq.n	8014640 <f_open+0x1d4>
 8014630:	7ebb      	ldrb	r3, [r7, #26]
 8014632:	f003 0301 	and.w	r3, r3, #1
 8014636:	2b00      	cmp	r3, #0
 8014638:	d002      	beq.n	8014640 <f_open+0x1d4>
						res = FR_DENIED;
 801463a:	2307      	movs	r3, #7
 801463c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8014640:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014644:	2b00      	cmp	r3, #0
 8014646:	d128      	bne.n	801469a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8014648:	79fb      	ldrb	r3, [r7, #7]
 801464a:	f003 0308 	and.w	r3, r3, #8
 801464e:	2b00      	cmp	r3, #0
 8014650:	d003      	beq.n	801465a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8014652:	79fb      	ldrb	r3, [r7, #7]
 8014654:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014658:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801465a:	693b      	ldr	r3, [r7, #16]
 801465c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801465e:	68fb      	ldr	r3, [r7, #12]
 8014660:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8014662:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8014668:	79fb      	ldrb	r3, [r7, #7]
 801466a:	f023 0301 	bic.w	r3, r3, #1
 801466e:	2b00      	cmp	r3, #0
 8014670:	bf14      	ite	ne
 8014672:	2301      	movne	r3, #1
 8014674:	2300      	moveq	r3, #0
 8014676:	b2db      	uxtb	r3, r3
 8014678:	461a      	mov	r2, r3
 801467a:	f107 0314 	add.w	r3, r7, #20
 801467e:	4611      	mov	r1, r2
 8014680:	4618      	mov	r0, r3
 8014682:	f7fe fa97 	bl	8012bb4 <inc_lock>
 8014686:	4602      	mov	r2, r0
 8014688:	68fb      	ldr	r3, [r7, #12]
 801468a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801468c:	68fb      	ldr	r3, [r7, #12]
 801468e:	691b      	ldr	r3, [r3, #16]
 8014690:	2b00      	cmp	r3, #0
 8014692:	d102      	bne.n	801469a <f_open+0x22e>
 8014694:	2302      	movs	r3, #2
 8014696:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 801469a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801469e:	2b00      	cmp	r3, #0
 80146a0:	f040 8095 	bne.w	80147ce <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80146a4:	693b      	ldr	r3, [r7, #16]
 80146a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80146a8:	4611      	mov	r1, r2
 80146aa:	4618      	mov	r0, r3
 80146ac:	f7ff f8bb 	bl	8013826 <ld_clust>
 80146b0:	4602      	mov	r2, r0
 80146b2:	68fb      	ldr	r3, [r7, #12]
 80146b4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80146b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80146b8:	331c      	adds	r3, #28
 80146ba:	4618      	mov	r0, r3
 80146bc:	f7fe f8e2 	bl	8012884 <ld_dword>
 80146c0:	4602      	mov	r2, r0
 80146c2:	68fb      	ldr	r3, [r7, #12]
 80146c4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80146c6:	68fb      	ldr	r3, [r7, #12]
 80146c8:	2200      	movs	r2, #0
 80146ca:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80146cc:	693a      	ldr	r2, [r7, #16]
 80146ce:	68fb      	ldr	r3, [r7, #12]
 80146d0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80146d2:	693b      	ldr	r3, [r7, #16]
 80146d4:	88da      	ldrh	r2, [r3, #6]
 80146d6:	68fb      	ldr	r3, [r7, #12]
 80146d8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80146da:	68fb      	ldr	r3, [r7, #12]
 80146dc:	79fa      	ldrb	r2, [r7, #7]
 80146de:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80146e0:	68fb      	ldr	r3, [r7, #12]
 80146e2:	2200      	movs	r2, #0
 80146e4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80146e6:	68fb      	ldr	r3, [r7, #12]
 80146e8:	2200      	movs	r2, #0
 80146ea:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80146ec:	68fb      	ldr	r3, [r7, #12]
 80146ee:	2200      	movs	r2, #0
 80146f0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80146f2:	68fb      	ldr	r3, [r7, #12]
 80146f4:	3330      	adds	r3, #48	; 0x30
 80146f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80146fa:	2100      	movs	r1, #0
 80146fc:	4618      	mov	r0, r3
 80146fe:	f7fe f94c 	bl	801299a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8014702:	79fb      	ldrb	r3, [r7, #7]
 8014704:	f003 0320 	and.w	r3, r3, #32
 8014708:	2b00      	cmp	r3, #0
 801470a:	d060      	beq.n	80147ce <f_open+0x362>
 801470c:	68fb      	ldr	r3, [r7, #12]
 801470e:	68db      	ldr	r3, [r3, #12]
 8014710:	2b00      	cmp	r3, #0
 8014712:	d05c      	beq.n	80147ce <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8014714:	68fb      	ldr	r3, [r7, #12]
 8014716:	68da      	ldr	r2, [r3, #12]
 8014718:	68fb      	ldr	r3, [r7, #12]
 801471a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801471c:	693b      	ldr	r3, [r7, #16]
 801471e:	895b      	ldrh	r3, [r3, #10]
 8014720:	025b      	lsls	r3, r3, #9
 8014722:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8014724:	68fb      	ldr	r3, [r7, #12]
 8014726:	689b      	ldr	r3, [r3, #8]
 8014728:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801472a:	68fb      	ldr	r3, [r7, #12]
 801472c:	68db      	ldr	r3, [r3, #12]
 801472e:	657b      	str	r3, [r7, #84]	; 0x54
 8014730:	e016      	b.n	8014760 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014736:	4618      	mov	r0, r3
 8014738:	f7fe fc29 	bl	8012f8e <get_fat>
 801473c:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 801473e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8014740:	2b01      	cmp	r3, #1
 8014742:	d802      	bhi.n	801474a <f_open+0x2de>
 8014744:	2302      	movs	r3, #2
 8014746:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801474a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801474c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014750:	d102      	bne.n	8014758 <f_open+0x2ec>
 8014752:	2301      	movs	r3, #1
 8014754:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014758:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801475a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801475c:	1ad3      	subs	r3, r2, r3
 801475e:	657b      	str	r3, [r7, #84]	; 0x54
 8014760:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014764:	2b00      	cmp	r3, #0
 8014766:	d103      	bne.n	8014770 <f_open+0x304>
 8014768:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801476a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801476c:	429a      	cmp	r2, r3
 801476e:	d8e0      	bhi.n	8014732 <f_open+0x2c6>
				}
				fp->clust = clst;
 8014770:	68fb      	ldr	r3, [r7, #12]
 8014772:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8014774:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8014776:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801477a:	2b00      	cmp	r3, #0
 801477c:	d127      	bne.n	80147ce <f_open+0x362>
 801477e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014784:	2b00      	cmp	r3, #0
 8014786:	d022      	beq.n	80147ce <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8014788:	693b      	ldr	r3, [r7, #16]
 801478a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801478c:	4618      	mov	r0, r3
 801478e:	f7fe fbdf 	bl	8012f50 <clust2sect>
 8014792:	6478      	str	r0, [r7, #68]	; 0x44
 8014794:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014796:	2b00      	cmp	r3, #0
 8014798:	d103      	bne.n	80147a2 <f_open+0x336>
						res = FR_INT_ERR;
 801479a:	2302      	movs	r3, #2
 801479c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80147a0:	e015      	b.n	80147ce <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80147a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80147a4:	0a5a      	lsrs	r2, r3, #9
 80147a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80147a8:	441a      	add	r2, r3
 80147aa:	68fb      	ldr	r3, [r7, #12]
 80147ac:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80147ae:	693b      	ldr	r3, [r7, #16]
 80147b0:	7858      	ldrb	r0, [r3, #1]
 80147b2:	68fb      	ldr	r3, [r7, #12]
 80147b4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80147b8:	68fb      	ldr	r3, [r7, #12]
 80147ba:	6a1a      	ldr	r2, [r3, #32]
 80147bc:	2301      	movs	r3, #1
 80147be:	f7fd ffeb 	bl	8012798 <disk_read>
 80147c2:	4603      	mov	r3, r0
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	d002      	beq.n	80147ce <f_open+0x362>
 80147c8:	2301      	movs	r3, #1
 80147ca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80147ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	d002      	beq.n	80147dc <f_open+0x370>
 80147d6:	68fb      	ldr	r3, [r7, #12]
 80147d8:	2200      	movs	r2, #0
 80147da:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80147dc:	693b      	ldr	r3, [r7, #16]
 80147de:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80147e2:	4611      	mov	r1, r2
 80147e4:	4618      	mov	r0, r3
 80147e6:	f7fe f94b 	bl	8012a80 <unlock_fs>
 80147ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80147ee:	4618      	mov	r0, r3
 80147f0:	3760      	adds	r7, #96	; 0x60
 80147f2:	46bd      	mov	sp, r7
 80147f4:	bd80      	pop	{r7, pc}

080147f6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80147f6:	b580      	push	{r7, lr}
 80147f8:	b08c      	sub	sp, #48	; 0x30
 80147fa:	af00      	add	r7, sp, #0
 80147fc:	60f8      	str	r0, [r7, #12]
 80147fe:	60b9      	str	r1, [r7, #8]
 8014800:	607a      	str	r2, [r7, #4]
 8014802:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8014804:	68bb      	ldr	r3, [r7, #8]
 8014806:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8014808:	683b      	ldr	r3, [r7, #0]
 801480a:	2200      	movs	r2, #0
 801480c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801480e:	68fb      	ldr	r3, [r7, #12]
 8014810:	f107 0210 	add.w	r2, r7, #16
 8014814:	4611      	mov	r1, r2
 8014816:	4618      	mov	r0, r3
 8014818:	f7ff fd7c 	bl	8014314 <validate>
 801481c:	4603      	mov	r3, r0
 801481e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8014822:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014826:	2b00      	cmp	r3, #0
 8014828:	d107      	bne.n	801483a <f_write+0x44>
 801482a:	68fb      	ldr	r3, [r7, #12]
 801482c:	7d5b      	ldrb	r3, [r3, #21]
 801482e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8014832:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014836:	2b00      	cmp	r3, #0
 8014838:	d009      	beq.n	801484e <f_write+0x58>
 801483a:	693b      	ldr	r3, [r7, #16]
 801483c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8014840:	4611      	mov	r1, r2
 8014842:	4618      	mov	r0, r3
 8014844:	f7fe f91c 	bl	8012a80 <unlock_fs>
 8014848:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801484c:	e173      	b.n	8014b36 <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801484e:	68fb      	ldr	r3, [r7, #12]
 8014850:	7d1b      	ldrb	r3, [r3, #20]
 8014852:	f003 0302 	and.w	r3, r3, #2
 8014856:	2b00      	cmp	r3, #0
 8014858:	d106      	bne.n	8014868 <f_write+0x72>
 801485a:	693b      	ldr	r3, [r7, #16]
 801485c:	2107      	movs	r1, #7
 801485e:	4618      	mov	r0, r3
 8014860:	f7fe f90e 	bl	8012a80 <unlock_fs>
 8014864:	2307      	movs	r3, #7
 8014866:	e166      	b.n	8014b36 <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8014868:	68fb      	ldr	r3, [r7, #12]
 801486a:	699a      	ldr	r2, [r3, #24]
 801486c:	687b      	ldr	r3, [r7, #4]
 801486e:	441a      	add	r2, r3
 8014870:	68fb      	ldr	r3, [r7, #12]
 8014872:	699b      	ldr	r3, [r3, #24]
 8014874:	429a      	cmp	r2, r3
 8014876:	f080 814b 	bcs.w	8014b10 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801487a:	68fb      	ldr	r3, [r7, #12]
 801487c:	699b      	ldr	r3, [r3, #24]
 801487e:	43db      	mvns	r3, r3
 8014880:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8014882:	e145      	b.n	8014b10 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8014884:	68fb      	ldr	r3, [r7, #12]
 8014886:	699b      	ldr	r3, [r3, #24]
 8014888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801488c:	2b00      	cmp	r3, #0
 801488e:	f040 8101 	bne.w	8014a94 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8014892:	68fb      	ldr	r3, [r7, #12]
 8014894:	699b      	ldr	r3, [r3, #24]
 8014896:	0a5b      	lsrs	r3, r3, #9
 8014898:	693a      	ldr	r2, [r7, #16]
 801489a:	8952      	ldrh	r2, [r2, #10]
 801489c:	3a01      	subs	r2, #1
 801489e:	4013      	ands	r3, r2
 80148a0:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80148a2:	69bb      	ldr	r3, [r7, #24]
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d14d      	bne.n	8014944 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80148a8:	68fb      	ldr	r3, [r7, #12]
 80148aa:	699b      	ldr	r3, [r3, #24]
 80148ac:	2b00      	cmp	r3, #0
 80148ae:	d10c      	bne.n	80148ca <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80148b0:	68fb      	ldr	r3, [r7, #12]
 80148b2:	689b      	ldr	r3, [r3, #8]
 80148b4:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80148b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80148b8:	2b00      	cmp	r3, #0
 80148ba:	d11a      	bne.n	80148f2 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80148bc:	68fb      	ldr	r3, [r7, #12]
 80148be:	2100      	movs	r1, #0
 80148c0:	4618      	mov	r0, r3
 80148c2:	f7fe fd5d 	bl	8013380 <create_chain>
 80148c6:	62b8      	str	r0, [r7, #40]	; 0x28
 80148c8:	e013      	b.n	80148f2 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80148ca:	68fb      	ldr	r3, [r7, #12]
 80148cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	d007      	beq.n	80148e2 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80148d2:	68fb      	ldr	r3, [r7, #12]
 80148d4:	699b      	ldr	r3, [r3, #24]
 80148d6:	4619      	mov	r1, r3
 80148d8:	68f8      	ldr	r0, [r7, #12]
 80148da:	f7fe fde9 	bl	80134b0 <clmt_clust>
 80148de:	62b8      	str	r0, [r7, #40]	; 0x28
 80148e0:	e007      	b.n	80148f2 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80148e2:	68fa      	ldr	r2, [r7, #12]
 80148e4:	68fb      	ldr	r3, [r7, #12]
 80148e6:	69db      	ldr	r3, [r3, #28]
 80148e8:	4619      	mov	r1, r3
 80148ea:	4610      	mov	r0, r2
 80148ec:	f7fe fd48 	bl	8013380 <create_chain>
 80148f0:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80148f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80148f4:	2b00      	cmp	r3, #0
 80148f6:	f000 8110 	beq.w	8014b1a <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80148fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80148fc:	2b01      	cmp	r3, #1
 80148fe:	d109      	bne.n	8014914 <f_write+0x11e>
 8014900:	68fb      	ldr	r3, [r7, #12]
 8014902:	2202      	movs	r2, #2
 8014904:	755a      	strb	r2, [r3, #21]
 8014906:	693b      	ldr	r3, [r7, #16]
 8014908:	2102      	movs	r1, #2
 801490a:	4618      	mov	r0, r3
 801490c:	f7fe f8b8 	bl	8012a80 <unlock_fs>
 8014910:	2302      	movs	r3, #2
 8014912:	e110      	b.n	8014b36 <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014916:	f1b3 3fff 	cmp.w	r3, #4294967295
 801491a:	d109      	bne.n	8014930 <f_write+0x13a>
 801491c:	68fb      	ldr	r3, [r7, #12]
 801491e:	2201      	movs	r2, #1
 8014920:	755a      	strb	r2, [r3, #21]
 8014922:	693b      	ldr	r3, [r7, #16]
 8014924:	2101      	movs	r1, #1
 8014926:	4618      	mov	r0, r3
 8014928:	f7fe f8aa 	bl	8012a80 <unlock_fs>
 801492c:	2301      	movs	r3, #1
 801492e:	e102      	b.n	8014b36 <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8014930:	68fb      	ldr	r3, [r7, #12]
 8014932:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014934:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8014936:	68fb      	ldr	r3, [r7, #12]
 8014938:	689b      	ldr	r3, [r3, #8]
 801493a:	2b00      	cmp	r3, #0
 801493c:	d102      	bne.n	8014944 <f_write+0x14e>
 801493e:	68fb      	ldr	r3, [r7, #12]
 8014940:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014942:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8014944:	68fb      	ldr	r3, [r7, #12]
 8014946:	7d1b      	ldrb	r3, [r3, #20]
 8014948:	b25b      	sxtb	r3, r3
 801494a:	2b00      	cmp	r3, #0
 801494c:	da1d      	bge.n	801498a <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801494e:	693b      	ldr	r3, [r7, #16]
 8014950:	7858      	ldrb	r0, [r3, #1]
 8014952:	68fb      	ldr	r3, [r7, #12]
 8014954:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014958:	68fb      	ldr	r3, [r7, #12]
 801495a:	6a1a      	ldr	r2, [r3, #32]
 801495c:	2301      	movs	r3, #1
 801495e:	f7fd ff3b 	bl	80127d8 <disk_write>
 8014962:	4603      	mov	r3, r0
 8014964:	2b00      	cmp	r3, #0
 8014966:	d009      	beq.n	801497c <f_write+0x186>
 8014968:	68fb      	ldr	r3, [r7, #12]
 801496a:	2201      	movs	r2, #1
 801496c:	755a      	strb	r2, [r3, #21]
 801496e:	693b      	ldr	r3, [r7, #16]
 8014970:	2101      	movs	r1, #1
 8014972:	4618      	mov	r0, r3
 8014974:	f7fe f884 	bl	8012a80 <unlock_fs>
 8014978:	2301      	movs	r3, #1
 801497a:	e0dc      	b.n	8014b36 <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 801497c:	68fb      	ldr	r3, [r7, #12]
 801497e:	7d1b      	ldrb	r3, [r3, #20]
 8014980:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014984:	b2da      	uxtb	r2, r3
 8014986:	68fb      	ldr	r3, [r7, #12]
 8014988:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801498a:	693a      	ldr	r2, [r7, #16]
 801498c:	68fb      	ldr	r3, [r7, #12]
 801498e:	69db      	ldr	r3, [r3, #28]
 8014990:	4619      	mov	r1, r3
 8014992:	4610      	mov	r0, r2
 8014994:	f7fe fadc 	bl	8012f50 <clust2sect>
 8014998:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801499a:	697b      	ldr	r3, [r7, #20]
 801499c:	2b00      	cmp	r3, #0
 801499e:	d109      	bne.n	80149b4 <f_write+0x1be>
 80149a0:	68fb      	ldr	r3, [r7, #12]
 80149a2:	2202      	movs	r2, #2
 80149a4:	755a      	strb	r2, [r3, #21]
 80149a6:	693b      	ldr	r3, [r7, #16]
 80149a8:	2102      	movs	r1, #2
 80149aa:	4618      	mov	r0, r3
 80149ac:	f7fe f868 	bl	8012a80 <unlock_fs>
 80149b0:	2302      	movs	r3, #2
 80149b2:	e0c0      	b.n	8014b36 <f_write+0x340>
			sect += csect;
 80149b4:	697a      	ldr	r2, [r7, #20]
 80149b6:	69bb      	ldr	r3, [r7, #24]
 80149b8:	4413      	add	r3, r2
 80149ba:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	0a5b      	lsrs	r3, r3, #9
 80149c0:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80149c2:	6a3b      	ldr	r3, [r7, #32]
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	d041      	beq.n	8014a4c <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80149c8:	69ba      	ldr	r2, [r7, #24]
 80149ca:	6a3b      	ldr	r3, [r7, #32]
 80149cc:	4413      	add	r3, r2
 80149ce:	693a      	ldr	r2, [r7, #16]
 80149d0:	8952      	ldrh	r2, [r2, #10]
 80149d2:	4293      	cmp	r3, r2
 80149d4:	d905      	bls.n	80149e2 <f_write+0x1ec>
					cc = fs->csize - csect;
 80149d6:	693b      	ldr	r3, [r7, #16]
 80149d8:	895b      	ldrh	r3, [r3, #10]
 80149da:	461a      	mov	r2, r3
 80149dc:	69bb      	ldr	r3, [r7, #24]
 80149de:	1ad3      	subs	r3, r2, r3
 80149e0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80149e2:	693b      	ldr	r3, [r7, #16]
 80149e4:	7858      	ldrb	r0, [r3, #1]
 80149e6:	6a3b      	ldr	r3, [r7, #32]
 80149e8:	697a      	ldr	r2, [r7, #20]
 80149ea:	69f9      	ldr	r1, [r7, #28]
 80149ec:	f7fd fef4 	bl	80127d8 <disk_write>
 80149f0:	4603      	mov	r3, r0
 80149f2:	2b00      	cmp	r3, #0
 80149f4:	d009      	beq.n	8014a0a <f_write+0x214>
 80149f6:	68fb      	ldr	r3, [r7, #12]
 80149f8:	2201      	movs	r2, #1
 80149fa:	755a      	strb	r2, [r3, #21]
 80149fc:	693b      	ldr	r3, [r7, #16]
 80149fe:	2101      	movs	r1, #1
 8014a00:	4618      	mov	r0, r3
 8014a02:	f7fe f83d 	bl	8012a80 <unlock_fs>
 8014a06:	2301      	movs	r3, #1
 8014a08:	e095      	b.n	8014b36 <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8014a0a:	68fb      	ldr	r3, [r7, #12]
 8014a0c:	6a1a      	ldr	r2, [r3, #32]
 8014a0e:	697b      	ldr	r3, [r7, #20]
 8014a10:	1ad3      	subs	r3, r2, r3
 8014a12:	6a3a      	ldr	r2, [r7, #32]
 8014a14:	429a      	cmp	r2, r3
 8014a16:	d915      	bls.n	8014a44 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8014a18:	68fb      	ldr	r3, [r7, #12]
 8014a1a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8014a1e:	68fb      	ldr	r3, [r7, #12]
 8014a20:	6a1a      	ldr	r2, [r3, #32]
 8014a22:	697b      	ldr	r3, [r7, #20]
 8014a24:	1ad3      	subs	r3, r2, r3
 8014a26:	025b      	lsls	r3, r3, #9
 8014a28:	69fa      	ldr	r2, [r7, #28]
 8014a2a:	4413      	add	r3, r2
 8014a2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014a30:	4619      	mov	r1, r3
 8014a32:	f7fd ff91 	bl	8012958 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8014a36:	68fb      	ldr	r3, [r7, #12]
 8014a38:	7d1b      	ldrb	r3, [r3, #20]
 8014a3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014a3e:	b2da      	uxtb	r2, r3
 8014a40:	68fb      	ldr	r3, [r7, #12]
 8014a42:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8014a44:	6a3b      	ldr	r3, [r7, #32]
 8014a46:	025b      	lsls	r3, r3, #9
 8014a48:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8014a4a:	e044      	b.n	8014ad6 <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8014a4c:	68fb      	ldr	r3, [r7, #12]
 8014a4e:	6a1b      	ldr	r3, [r3, #32]
 8014a50:	697a      	ldr	r2, [r7, #20]
 8014a52:	429a      	cmp	r2, r3
 8014a54:	d01b      	beq.n	8014a8e <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 8014a56:	68fb      	ldr	r3, [r7, #12]
 8014a58:	699a      	ldr	r2, [r3, #24]
 8014a5a:	68fb      	ldr	r3, [r7, #12]
 8014a5c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8014a5e:	429a      	cmp	r2, r3
 8014a60:	d215      	bcs.n	8014a8e <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8014a62:	693b      	ldr	r3, [r7, #16]
 8014a64:	7858      	ldrb	r0, [r3, #1]
 8014a66:	68fb      	ldr	r3, [r7, #12]
 8014a68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014a6c:	2301      	movs	r3, #1
 8014a6e:	697a      	ldr	r2, [r7, #20]
 8014a70:	f7fd fe92 	bl	8012798 <disk_read>
 8014a74:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8014a76:	2b00      	cmp	r3, #0
 8014a78:	d009      	beq.n	8014a8e <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 8014a7a:	68fb      	ldr	r3, [r7, #12]
 8014a7c:	2201      	movs	r2, #1
 8014a7e:	755a      	strb	r2, [r3, #21]
 8014a80:	693b      	ldr	r3, [r7, #16]
 8014a82:	2101      	movs	r1, #1
 8014a84:	4618      	mov	r0, r3
 8014a86:	f7fd fffb 	bl	8012a80 <unlock_fs>
 8014a8a:	2301      	movs	r3, #1
 8014a8c:	e053      	b.n	8014b36 <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8014a8e:	68fb      	ldr	r3, [r7, #12]
 8014a90:	697a      	ldr	r2, [r7, #20]
 8014a92:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8014a94:	68fb      	ldr	r3, [r7, #12]
 8014a96:	699b      	ldr	r3, [r3, #24]
 8014a98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014a9c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8014aa0:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8014aa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	429a      	cmp	r2, r3
 8014aa8:	d901      	bls.n	8014aae <f_write+0x2b8>
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8014aae:	68fb      	ldr	r3, [r7, #12]
 8014ab0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8014ab4:	68fb      	ldr	r3, [r7, #12]
 8014ab6:	699b      	ldr	r3, [r3, #24]
 8014ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014abc:	4413      	add	r3, r2
 8014abe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014ac0:	69f9      	ldr	r1, [r7, #28]
 8014ac2:	4618      	mov	r0, r3
 8014ac4:	f7fd ff48 	bl	8012958 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8014ac8:	68fb      	ldr	r3, [r7, #12]
 8014aca:	7d1b      	ldrb	r3, [r3, #20]
 8014acc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8014ad0:	b2da      	uxtb	r2, r3
 8014ad2:	68fb      	ldr	r3, [r7, #12]
 8014ad4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8014ad6:	69fa      	ldr	r2, [r7, #28]
 8014ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ada:	4413      	add	r3, r2
 8014adc:	61fb      	str	r3, [r7, #28]
 8014ade:	68fb      	ldr	r3, [r7, #12]
 8014ae0:	699a      	ldr	r2, [r3, #24]
 8014ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ae4:	441a      	add	r2, r3
 8014ae6:	68fb      	ldr	r3, [r7, #12]
 8014ae8:	619a      	str	r2, [r3, #24]
 8014aea:	68fb      	ldr	r3, [r7, #12]
 8014aec:	68da      	ldr	r2, [r3, #12]
 8014aee:	68fb      	ldr	r3, [r7, #12]
 8014af0:	699b      	ldr	r3, [r3, #24]
 8014af2:	429a      	cmp	r2, r3
 8014af4:	bf38      	it	cc
 8014af6:	461a      	movcc	r2, r3
 8014af8:	68fb      	ldr	r3, [r7, #12]
 8014afa:	60da      	str	r2, [r3, #12]
 8014afc:	683b      	ldr	r3, [r7, #0]
 8014afe:	681a      	ldr	r2, [r3, #0]
 8014b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b02:	441a      	add	r2, r3
 8014b04:	683b      	ldr	r3, [r7, #0]
 8014b06:	601a      	str	r2, [r3, #0]
 8014b08:	687a      	ldr	r2, [r7, #4]
 8014b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014b0c:	1ad3      	subs	r3, r2, r3
 8014b0e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8014b10:	687b      	ldr	r3, [r7, #4]
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	f47f aeb6 	bne.w	8014884 <f_write+0x8e>
 8014b18:	e000      	b.n	8014b1c <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8014b1a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8014b1c:	68fb      	ldr	r3, [r7, #12]
 8014b1e:	7d1b      	ldrb	r3, [r3, #20]
 8014b20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014b24:	b2da      	uxtb	r2, r3
 8014b26:	68fb      	ldr	r3, [r7, #12]
 8014b28:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8014b2a:	693b      	ldr	r3, [r7, #16]
 8014b2c:	2100      	movs	r1, #0
 8014b2e:	4618      	mov	r0, r3
 8014b30:	f7fd ffa6 	bl	8012a80 <unlock_fs>
 8014b34:	2300      	movs	r3, #0
}
 8014b36:	4618      	mov	r0, r3
 8014b38:	3730      	adds	r7, #48	; 0x30
 8014b3a:	46bd      	mov	sp, r7
 8014b3c:	bd80      	pop	{r7, pc}

08014b3e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8014b3e:	b580      	push	{r7, lr}
 8014b40:	b086      	sub	sp, #24
 8014b42:	af00      	add	r7, sp, #0
 8014b44:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8014b46:	687b      	ldr	r3, [r7, #4]
 8014b48:	f107 0208 	add.w	r2, r7, #8
 8014b4c:	4611      	mov	r1, r2
 8014b4e:	4618      	mov	r0, r3
 8014b50:	f7ff fbe0 	bl	8014314 <validate>
 8014b54:	4603      	mov	r3, r0
 8014b56:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014b58:	7dfb      	ldrb	r3, [r7, #23]
 8014b5a:	2b00      	cmp	r3, #0
 8014b5c:	d16d      	bne.n	8014c3a <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8014b5e:	687b      	ldr	r3, [r7, #4]
 8014b60:	7d1b      	ldrb	r3, [r3, #20]
 8014b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	d067      	beq.n	8014c3a <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	7d1b      	ldrb	r3, [r3, #20]
 8014b6e:	b25b      	sxtb	r3, r3
 8014b70:	2b00      	cmp	r3, #0
 8014b72:	da1a      	bge.n	8014baa <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8014b74:	68bb      	ldr	r3, [r7, #8]
 8014b76:	7858      	ldrb	r0, [r3, #1]
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	6a1a      	ldr	r2, [r3, #32]
 8014b82:	2301      	movs	r3, #1
 8014b84:	f7fd fe28 	bl	80127d8 <disk_write>
 8014b88:	4603      	mov	r3, r0
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	d006      	beq.n	8014b9c <f_sync+0x5e>
 8014b8e:	68bb      	ldr	r3, [r7, #8]
 8014b90:	2101      	movs	r1, #1
 8014b92:	4618      	mov	r0, r3
 8014b94:	f7fd ff74 	bl	8012a80 <unlock_fs>
 8014b98:	2301      	movs	r3, #1
 8014b9a:	e055      	b.n	8014c48 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	7d1b      	ldrb	r3, [r3, #20]
 8014ba0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014ba4:	b2da      	uxtb	r2, r3
 8014ba6:	687b      	ldr	r3, [r7, #4]
 8014ba8:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8014baa:	f7fb fc15 	bl	80103d8 <get_fattime>
 8014bae:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8014bb0:	68ba      	ldr	r2, [r7, #8]
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014bb6:	4619      	mov	r1, r3
 8014bb8:	4610      	mov	r0, r2
 8014bba:	f7fe f92d 	bl	8012e18 <move_window>
 8014bbe:	4603      	mov	r3, r0
 8014bc0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8014bc2:	7dfb      	ldrb	r3, [r7, #23]
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d138      	bne.n	8014c3a <f_sync+0xfc>
					dir = fp->dir_ptr;
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014bcc:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8014bce:	68fb      	ldr	r3, [r7, #12]
 8014bd0:	330b      	adds	r3, #11
 8014bd2:	781a      	ldrb	r2, [r3, #0]
 8014bd4:	68fb      	ldr	r3, [r7, #12]
 8014bd6:	330b      	adds	r3, #11
 8014bd8:	f042 0220 	orr.w	r2, r2, #32
 8014bdc:	b2d2      	uxtb	r2, r2
 8014bde:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	6818      	ldr	r0, [r3, #0]
 8014be4:	687b      	ldr	r3, [r7, #4]
 8014be6:	689b      	ldr	r3, [r3, #8]
 8014be8:	461a      	mov	r2, r3
 8014bea:	68f9      	ldr	r1, [r7, #12]
 8014bec:	f7fe fe3a 	bl	8013864 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8014bf0:	68fb      	ldr	r3, [r7, #12]
 8014bf2:	f103 021c 	add.w	r2, r3, #28
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	68db      	ldr	r3, [r3, #12]
 8014bfa:	4619      	mov	r1, r3
 8014bfc:	4610      	mov	r0, r2
 8014bfe:	f7fd fe7f 	bl	8012900 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8014c02:	68fb      	ldr	r3, [r7, #12]
 8014c04:	3316      	adds	r3, #22
 8014c06:	6939      	ldr	r1, [r7, #16]
 8014c08:	4618      	mov	r0, r3
 8014c0a:	f7fd fe79 	bl	8012900 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8014c0e:	68fb      	ldr	r3, [r7, #12]
 8014c10:	3312      	adds	r3, #18
 8014c12:	2100      	movs	r1, #0
 8014c14:	4618      	mov	r0, r3
 8014c16:	f7fd fe58 	bl	80128ca <st_word>
					fs->wflag = 1;
 8014c1a:	68bb      	ldr	r3, [r7, #8]
 8014c1c:	2201      	movs	r2, #1
 8014c1e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8014c20:	68bb      	ldr	r3, [r7, #8]
 8014c22:	4618      	mov	r0, r3
 8014c24:	f7fe f926 	bl	8012e74 <sync_fs>
 8014c28:	4603      	mov	r3, r0
 8014c2a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	7d1b      	ldrb	r3, [r3, #20]
 8014c30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014c34:	b2da      	uxtb	r2, r3
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8014c3a:	68bb      	ldr	r3, [r7, #8]
 8014c3c:	7dfa      	ldrb	r2, [r7, #23]
 8014c3e:	4611      	mov	r1, r2
 8014c40:	4618      	mov	r0, r3
 8014c42:	f7fd ff1d 	bl	8012a80 <unlock_fs>
 8014c46:	7dfb      	ldrb	r3, [r7, #23]
}
 8014c48:	4618      	mov	r0, r3
 8014c4a:	3718      	adds	r7, #24
 8014c4c:	46bd      	mov	sp, r7
 8014c4e:	bd80      	pop	{r7, pc}

08014c50 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8014c50:	b580      	push	{r7, lr}
 8014c52:	b084      	sub	sp, #16
 8014c54:	af00      	add	r7, sp, #0
 8014c56:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8014c58:	6878      	ldr	r0, [r7, #4]
 8014c5a:	f7ff ff70 	bl	8014b3e <f_sync>
 8014c5e:	4603      	mov	r3, r0
 8014c60:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8014c62:	7bfb      	ldrb	r3, [r7, #15]
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d11d      	bne.n	8014ca4 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8014c68:	687b      	ldr	r3, [r7, #4]
 8014c6a:	f107 0208 	add.w	r2, r7, #8
 8014c6e:	4611      	mov	r1, r2
 8014c70:	4618      	mov	r0, r3
 8014c72:	f7ff fb4f 	bl	8014314 <validate>
 8014c76:	4603      	mov	r3, r0
 8014c78:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8014c7a:	7bfb      	ldrb	r3, [r7, #15]
 8014c7c:	2b00      	cmp	r3, #0
 8014c7e:	d111      	bne.n	8014ca4 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	691b      	ldr	r3, [r3, #16]
 8014c84:	4618      	mov	r0, r3
 8014c86:	f7fe f823 	bl	8012cd0 <dec_lock>
 8014c8a:	4603      	mov	r3, r0
 8014c8c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8014c8e:	7bfb      	ldrb	r3, [r7, #15]
 8014c90:	2b00      	cmp	r3, #0
 8014c92:	d102      	bne.n	8014c9a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	2200      	movs	r2, #0
 8014c98:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8014c9a:	68bb      	ldr	r3, [r7, #8]
 8014c9c:	2100      	movs	r1, #0
 8014c9e:	4618      	mov	r0, r3
 8014ca0:	f7fd feee 	bl	8012a80 <unlock_fs>
#endif
		}
	}
	return res;
 8014ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8014ca6:	4618      	mov	r0, r3
 8014ca8:	3710      	adds	r7, #16
 8014caa:	46bd      	mov	sp, r7
 8014cac:	bd80      	pop	{r7, pc}

08014cae <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8014cae:	b580      	push	{r7, lr}
 8014cb0:	b090      	sub	sp, #64	; 0x40
 8014cb2:	af00      	add	r7, sp, #0
 8014cb4:	6078      	str	r0, [r7, #4]
 8014cb6:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8014cb8:	687b      	ldr	r3, [r7, #4]
 8014cba:	f107 0208 	add.w	r2, r7, #8
 8014cbe:	4611      	mov	r1, r2
 8014cc0:	4618      	mov	r0, r3
 8014cc2:	f7ff fb27 	bl	8014314 <validate>
 8014cc6:	4603      	mov	r3, r0
 8014cc8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8014ccc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	d103      	bne.n	8014cdc <f_lseek+0x2e>
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	7d5b      	ldrb	r3, [r3, #21]
 8014cd8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8014cdc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	d009      	beq.n	8014cf8 <f_lseek+0x4a>
 8014ce4:	68bb      	ldr	r3, [r7, #8]
 8014ce6:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8014cea:	4611      	mov	r1, r2
 8014cec:	4618      	mov	r0, r3
 8014cee:	f7fd fec7 	bl	8012a80 <unlock_fs>
 8014cf2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014cf6:	e229      	b.n	801514c <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	f000 80ea 	beq.w	8014ed6 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8014d02:	683b      	ldr	r3, [r7, #0]
 8014d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d08:	d164      	bne.n	8014dd4 <f_lseek+0x126>
			tbl = fp->cltbl;
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d0e:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8014d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d12:	1d1a      	adds	r2, r3, #4
 8014d14:	627a      	str	r2, [r7, #36]	; 0x24
 8014d16:	681b      	ldr	r3, [r3, #0]
 8014d18:	617b      	str	r3, [r7, #20]
 8014d1a:	2302      	movs	r3, #2
 8014d1c:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	689b      	ldr	r3, [r3, #8]
 8014d22:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8014d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d26:	2b00      	cmp	r3, #0
 8014d28:	d044      	beq.n	8014db4 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8014d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d2c:	613b      	str	r3, [r7, #16]
 8014d2e:	2300      	movs	r3, #0
 8014d30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014d34:	3302      	adds	r3, #2
 8014d36:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8014d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d3a:	60fb      	str	r3, [r7, #12]
 8014d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d3e:	3301      	adds	r3, #1
 8014d40:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8014d46:	4618      	mov	r0, r3
 8014d48:	f7fe f921 	bl	8012f8e <get_fat>
 8014d4c:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8014d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d50:	2b01      	cmp	r3, #1
 8014d52:	d809      	bhi.n	8014d68 <f_lseek+0xba>
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	2202      	movs	r2, #2
 8014d58:	755a      	strb	r2, [r3, #21]
 8014d5a:	68bb      	ldr	r3, [r7, #8]
 8014d5c:	2102      	movs	r1, #2
 8014d5e:	4618      	mov	r0, r3
 8014d60:	f7fd fe8e 	bl	8012a80 <unlock_fs>
 8014d64:	2302      	movs	r3, #2
 8014d66:	e1f1      	b.n	801514c <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014d6e:	d109      	bne.n	8014d84 <f_lseek+0xd6>
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	2201      	movs	r2, #1
 8014d74:	755a      	strb	r2, [r3, #21]
 8014d76:	68bb      	ldr	r3, [r7, #8]
 8014d78:	2101      	movs	r1, #1
 8014d7a:	4618      	mov	r0, r3
 8014d7c:	f7fd fe80 	bl	8012a80 <unlock_fs>
 8014d80:	2301      	movs	r3, #1
 8014d82:	e1e3      	b.n	801514c <f_lseek+0x49e>
					} while (cl == pcl + 1);
 8014d84:	68fb      	ldr	r3, [r7, #12]
 8014d86:	3301      	adds	r3, #1
 8014d88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014d8a:	429a      	cmp	r2, r3
 8014d8c:	d0d4      	beq.n	8014d38 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8014d8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014d90:	697b      	ldr	r3, [r7, #20]
 8014d92:	429a      	cmp	r2, r3
 8014d94:	d809      	bhi.n	8014daa <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 8014d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014d98:	1d1a      	adds	r2, r3, #4
 8014d9a:	627a      	str	r2, [r7, #36]	; 0x24
 8014d9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8014d9e:	601a      	str	r2, [r3, #0]
 8014da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014da2:	1d1a      	adds	r2, r3, #4
 8014da4:	627a      	str	r2, [r7, #36]	; 0x24
 8014da6:	693a      	ldr	r2, [r7, #16]
 8014da8:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8014daa:	68bb      	ldr	r3, [r7, #8]
 8014dac:	699b      	ldr	r3, [r3, #24]
 8014dae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014db0:	429a      	cmp	r2, r3
 8014db2:	d3ba      	bcc.n	8014d2a <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014db8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014dba:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8014dbc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014dbe:	697b      	ldr	r3, [r7, #20]
 8014dc0:	429a      	cmp	r2, r3
 8014dc2:	d803      	bhi.n	8014dcc <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 8014dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014dc6:	2200      	movs	r2, #0
 8014dc8:	601a      	str	r2, [r3, #0]
 8014dca:	e1b6      	b.n	801513a <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8014dcc:	2311      	movs	r3, #17
 8014dce:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8014dd2:	e1b2      	b.n	801513a <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	68db      	ldr	r3, [r3, #12]
 8014dd8:	683a      	ldr	r2, [r7, #0]
 8014dda:	429a      	cmp	r2, r3
 8014ddc:	d902      	bls.n	8014de4 <f_lseek+0x136>
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	68db      	ldr	r3, [r3, #12]
 8014de2:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8014de4:	687b      	ldr	r3, [r7, #4]
 8014de6:	683a      	ldr	r2, [r7, #0]
 8014de8:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8014dea:	683b      	ldr	r3, [r7, #0]
 8014dec:	2b00      	cmp	r3, #0
 8014dee:	f000 81a4 	beq.w	801513a <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8014df2:	683b      	ldr	r3, [r7, #0]
 8014df4:	3b01      	subs	r3, #1
 8014df6:	4619      	mov	r1, r3
 8014df8:	6878      	ldr	r0, [r7, #4]
 8014dfa:	f7fe fb59 	bl	80134b0 <clmt_clust>
 8014dfe:	4602      	mov	r2, r0
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8014e04:	68ba      	ldr	r2, [r7, #8]
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	69db      	ldr	r3, [r3, #28]
 8014e0a:	4619      	mov	r1, r3
 8014e0c:	4610      	mov	r0, r2
 8014e0e:	f7fe f89f 	bl	8012f50 <clust2sect>
 8014e12:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8014e14:	69bb      	ldr	r3, [r7, #24]
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	d109      	bne.n	8014e2e <f_lseek+0x180>
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	2202      	movs	r2, #2
 8014e1e:	755a      	strb	r2, [r3, #21]
 8014e20:	68bb      	ldr	r3, [r7, #8]
 8014e22:	2102      	movs	r1, #2
 8014e24:	4618      	mov	r0, r3
 8014e26:	f7fd fe2b 	bl	8012a80 <unlock_fs>
 8014e2a:	2302      	movs	r3, #2
 8014e2c:	e18e      	b.n	801514c <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8014e2e:	683b      	ldr	r3, [r7, #0]
 8014e30:	3b01      	subs	r3, #1
 8014e32:	0a5b      	lsrs	r3, r3, #9
 8014e34:	68ba      	ldr	r2, [r7, #8]
 8014e36:	8952      	ldrh	r2, [r2, #10]
 8014e38:	3a01      	subs	r2, #1
 8014e3a:	4013      	ands	r3, r2
 8014e3c:	69ba      	ldr	r2, [r7, #24]
 8014e3e:	4413      	add	r3, r2
 8014e40:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8014e42:	687b      	ldr	r3, [r7, #4]
 8014e44:	699b      	ldr	r3, [r3, #24]
 8014e46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	f000 8175 	beq.w	801513a <f_lseek+0x48c>
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	6a1b      	ldr	r3, [r3, #32]
 8014e54:	69ba      	ldr	r2, [r7, #24]
 8014e56:	429a      	cmp	r2, r3
 8014e58:	f000 816f 	beq.w	801513a <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	7d1b      	ldrb	r3, [r3, #20]
 8014e60:	b25b      	sxtb	r3, r3
 8014e62:	2b00      	cmp	r3, #0
 8014e64:	da1d      	bge.n	8014ea2 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8014e66:	68bb      	ldr	r3, [r7, #8]
 8014e68:	7858      	ldrb	r0, [r3, #1]
 8014e6a:	687b      	ldr	r3, [r7, #4]
 8014e6c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014e70:	687b      	ldr	r3, [r7, #4]
 8014e72:	6a1a      	ldr	r2, [r3, #32]
 8014e74:	2301      	movs	r3, #1
 8014e76:	f7fd fcaf 	bl	80127d8 <disk_write>
 8014e7a:	4603      	mov	r3, r0
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d009      	beq.n	8014e94 <f_lseek+0x1e6>
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	2201      	movs	r2, #1
 8014e84:	755a      	strb	r2, [r3, #21]
 8014e86:	68bb      	ldr	r3, [r7, #8]
 8014e88:	2101      	movs	r1, #1
 8014e8a:	4618      	mov	r0, r3
 8014e8c:	f7fd fdf8 	bl	8012a80 <unlock_fs>
 8014e90:	2301      	movs	r3, #1
 8014e92:	e15b      	b.n	801514c <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	7d1b      	ldrb	r3, [r3, #20]
 8014e98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014e9c:	b2da      	uxtb	r2, r3
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8014ea2:	68bb      	ldr	r3, [r7, #8]
 8014ea4:	7858      	ldrb	r0, [r3, #1]
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014eac:	2301      	movs	r3, #1
 8014eae:	69ba      	ldr	r2, [r7, #24]
 8014eb0:	f7fd fc72 	bl	8012798 <disk_read>
 8014eb4:	4603      	mov	r3, r0
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	d009      	beq.n	8014ece <f_lseek+0x220>
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	2201      	movs	r2, #1
 8014ebe:	755a      	strb	r2, [r3, #21]
 8014ec0:	68bb      	ldr	r3, [r7, #8]
 8014ec2:	2101      	movs	r1, #1
 8014ec4:	4618      	mov	r0, r3
 8014ec6:	f7fd fddb 	bl	8012a80 <unlock_fs>
 8014eca:	2301      	movs	r3, #1
 8014ecc:	e13e      	b.n	801514c <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	69ba      	ldr	r2, [r7, #24]
 8014ed2:	621a      	str	r2, [r3, #32]
 8014ed4:	e131      	b.n	801513a <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	68db      	ldr	r3, [r3, #12]
 8014eda:	683a      	ldr	r2, [r7, #0]
 8014edc:	429a      	cmp	r2, r3
 8014ede:	d908      	bls.n	8014ef2 <f_lseek+0x244>
 8014ee0:	687b      	ldr	r3, [r7, #4]
 8014ee2:	7d1b      	ldrb	r3, [r3, #20]
 8014ee4:	f003 0302 	and.w	r3, r3, #2
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d102      	bne.n	8014ef2 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	68db      	ldr	r3, [r3, #12]
 8014ef0:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	699b      	ldr	r3, [r3, #24]
 8014ef6:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8014ef8:	2300      	movs	r3, #0
 8014efa:	637b      	str	r3, [r7, #52]	; 0x34
 8014efc:	687b      	ldr	r3, [r7, #4]
 8014efe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014f00:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8014f02:	683b      	ldr	r3, [r7, #0]
 8014f04:	2b00      	cmp	r3, #0
 8014f06:	f000 80c0 	beq.w	801508a <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8014f0a:	68bb      	ldr	r3, [r7, #8]
 8014f0c:	895b      	ldrh	r3, [r3, #10]
 8014f0e:	025b      	lsls	r3, r3, #9
 8014f10:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8014f12:	6a3b      	ldr	r3, [r7, #32]
 8014f14:	2b00      	cmp	r3, #0
 8014f16:	d01b      	beq.n	8014f50 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8014f18:	683b      	ldr	r3, [r7, #0]
 8014f1a:	1e5a      	subs	r2, r3, #1
 8014f1c:	69fb      	ldr	r3, [r7, #28]
 8014f1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8014f22:	6a3b      	ldr	r3, [r7, #32]
 8014f24:	1e59      	subs	r1, r3, #1
 8014f26:	69fb      	ldr	r3, [r7, #28]
 8014f28:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8014f2c:	429a      	cmp	r2, r3
 8014f2e:	d30f      	bcc.n	8014f50 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8014f30:	6a3b      	ldr	r3, [r7, #32]
 8014f32:	1e5a      	subs	r2, r3, #1
 8014f34:	69fb      	ldr	r3, [r7, #28]
 8014f36:	425b      	negs	r3, r3
 8014f38:	401a      	ands	r2, r3
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8014f3e:	687b      	ldr	r3, [r7, #4]
 8014f40:	699b      	ldr	r3, [r3, #24]
 8014f42:	683a      	ldr	r2, [r7, #0]
 8014f44:	1ad3      	subs	r3, r2, r3
 8014f46:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	69db      	ldr	r3, [r3, #28]
 8014f4c:	63bb      	str	r3, [r7, #56]	; 0x38
 8014f4e:	e02c      	b.n	8014faa <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	689b      	ldr	r3, [r3, #8]
 8014f54:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8014f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	d123      	bne.n	8014fa4 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	2100      	movs	r1, #0
 8014f60:	4618      	mov	r0, r3
 8014f62:	f7fe fa0d 	bl	8013380 <create_chain>
 8014f66:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8014f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f6a:	2b01      	cmp	r3, #1
 8014f6c:	d109      	bne.n	8014f82 <f_lseek+0x2d4>
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	2202      	movs	r2, #2
 8014f72:	755a      	strb	r2, [r3, #21]
 8014f74:	68bb      	ldr	r3, [r7, #8]
 8014f76:	2102      	movs	r1, #2
 8014f78:	4618      	mov	r0, r3
 8014f7a:	f7fd fd81 	bl	8012a80 <unlock_fs>
 8014f7e:	2302      	movs	r3, #2
 8014f80:	e0e4      	b.n	801514c <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f88:	d109      	bne.n	8014f9e <f_lseek+0x2f0>
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	2201      	movs	r2, #1
 8014f8e:	755a      	strb	r2, [r3, #21]
 8014f90:	68bb      	ldr	r3, [r7, #8]
 8014f92:	2101      	movs	r1, #1
 8014f94:	4618      	mov	r0, r3
 8014f96:	f7fd fd73 	bl	8012a80 <unlock_fs>
 8014f9a:	2301      	movs	r3, #1
 8014f9c:	e0d6      	b.n	801514c <f_lseek+0x49e>
					fp->obj.sclust = clst;
 8014f9e:	687b      	ldr	r3, [r7, #4]
 8014fa0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014fa2:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014fa8:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8014faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014fac:	2b00      	cmp	r3, #0
 8014fae:	d06c      	beq.n	801508a <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 8014fb0:	e044      	b.n	801503c <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 8014fb2:	683a      	ldr	r2, [r7, #0]
 8014fb4:	69fb      	ldr	r3, [r7, #28]
 8014fb6:	1ad3      	subs	r3, r2, r3
 8014fb8:	603b      	str	r3, [r7, #0]
 8014fba:	687b      	ldr	r3, [r7, #4]
 8014fbc:	699a      	ldr	r2, [r3, #24]
 8014fbe:	69fb      	ldr	r3, [r7, #28]
 8014fc0:	441a      	add	r2, r3
 8014fc2:	687b      	ldr	r3, [r7, #4]
 8014fc4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	7d1b      	ldrb	r3, [r3, #20]
 8014fca:	f003 0302 	and.w	r3, r3, #2
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	d00b      	beq.n	8014fea <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014fd6:	4618      	mov	r0, r3
 8014fd8:	f7fe f9d2 	bl	8013380 <create_chain>
 8014fdc:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8014fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	d108      	bne.n	8014ff6 <f_lseek+0x348>
							ofs = 0; break;
 8014fe4:	2300      	movs	r3, #0
 8014fe6:	603b      	str	r3, [r7, #0]
 8014fe8:	e02c      	b.n	8015044 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014fee:	4618      	mov	r0, r3
 8014ff0:	f7fd ffcd 	bl	8012f8e <get_fat>
 8014ff4:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014ffc:	d109      	bne.n	8015012 <f_lseek+0x364>
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	2201      	movs	r2, #1
 8015002:	755a      	strb	r2, [r3, #21]
 8015004:	68bb      	ldr	r3, [r7, #8]
 8015006:	2101      	movs	r1, #1
 8015008:	4618      	mov	r0, r3
 801500a:	f7fd fd39 	bl	8012a80 <unlock_fs>
 801500e:	2301      	movs	r3, #1
 8015010:	e09c      	b.n	801514c <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8015012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015014:	2b01      	cmp	r3, #1
 8015016:	d904      	bls.n	8015022 <f_lseek+0x374>
 8015018:	68bb      	ldr	r3, [r7, #8]
 801501a:	699b      	ldr	r3, [r3, #24]
 801501c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801501e:	429a      	cmp	r2, r3
 8015020:	d309      	bcc.n	8015036 <f_lseek+0x388>
 8015022:	687b      	ldr	r3, [r7, #4]
 8015024:	2202      	movs	r2, #2
 8015026:	755a      	strb	r2, [r3, #21]
 8015028:	68bb      	ldr	r3, [r7, #8]
 801502a:	2102      	movs	r1, #2
 801502c:	4618      	mov	r0, r3
 801502e:	f7fd fd27 	bl	8012a80 <unlock_fs>
 8015032:	2302      	movs	r3, #2
 8015034:	e08a      	b.n	801514c <f_lseek+0x49e>
					fp->clust = clst;
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801503a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 801503c:	683a      	ldr	r2, [r7, #0]
 801503e:	69fb      	ldr	r3, [r7, #28]
 8015040:	429a      	cmp	r2, r3
 8015042:	d8b6      	bhi.n	8014fb2 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	699a      	ldr	r2, [r3, #24]
 8015048:	683b      	ldr	r3, [r7, #0]
 801504a:	441a      	add	r2, r3
 801504c:	687b      	ldr	r3, [r7, #4]
 801504e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8015050:	683b      	ldr	r3, [r7, #0]
 8015052:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015056:	2b00      	cmp	r3, #0
 8015058:	d017      	beq.n	801508a <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801505a:	68bb      	ldr	r3, [r7, #8]
 801505c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801505e:	4618      	mov	r0, r3
 8015060:	f7fd ff76 	bl	8012f50 <clust2sect>
 8015064:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8015066:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015068:	2b00      	cmp	r3, #0
 801506a:	d109      	bne.n	8015080 <f_lseek+0x3d2>
 801506c:	687b      	ldr	r3, [r7, #4]
 801506e:	2202      	movs	r2, #2
 8015070:	755a      	strb	r2, [r3, #21]
 8015072:	68bb      	ldr	r3, [r7, #8]
 8015074:	2102      	movs	r1, #2
 8015076:	4618      	mov	r0, r3
 8015078:	f7fd fd02 	bl	8012a80 <unlock_fs>
 801507c:	2302      	movs	r3, #2
 801507e:	e065      	b.n	801514c <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 8015080:	683b      	ldr	r3, [r7, #0]
 8015082:	0a5b      	lsrs	r3, r3, #9
 8015084:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015086:	4413      	add	r3, r2
 8015088:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801508a:	687b      	ldr	r3, [r7, #4]
 801508c:	699a      	ldr	r2, [r3, #24]
 801508e:	687b      	ldr	r3, [r7, #4]
 8015090:	68db      	ldr	r3, [r3, #12]
 8015092:	429a      	cmp	r2, r3
 8015094:	d90a      	bls.n	80150ac <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	699a      	ldr	r2, [r3, #24]
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 801509e:	687b      	ldr	r3, [r7, #4]
 80150a0:	7d1b      	ldrb	r3, [r3, #20]
 80150a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80150a6:	b2da      	uxtb	r2, r3
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	699b      	ldr	r3, [r3, #24]
 80150b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80150b4:	2b00      	cmp	r3, #0
 80150b6:	d040      	beq.n	801513a <f_lseek+0x48c>
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	6a1b      	ldr	r3, [r3, #32]
 80150bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80150be:	429a      	cmp	r2, r3
 80150c0:	d03b      	beq.n	801513a <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80150c2:	687b      	ldr	r3, [r7, #4]
 80150c4:	7d1b      	ldrb	r3, [r3, #20]
 80150c6:	b25b      	sxtb	r3, r3
 80150c8:	2b00      	cmp	r3, #0
 80150ca:	da1d      	bge.n	8015108 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80150cc:	68bb      	ldr	r3, [r7, #8]
 80150ce:	7858      	ldrb	r0, [r3, #1]
 80150d0:	687b      	ldr	r3, [r7, #4]
 80150d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80150d6:	687b      	ldr	r3, [r7, #4]
 80150d8:	6a1a      	ldr	r2, [r3, #32]
 80150da:	2301      	movs	r3, #1
 80150dc:	f7fd fb7c 	bl	80127d8 <disk_write>
 80150e0:	4603      	mov	r3, r0
 80150e2:	2b00      	cmp	r3, #0
 80150e4:	d009      	beq.n	80150fa <f_lseek+0x44c>
 80150e6:	687b      	ldr	r3, [r7, #4]
 80150e8:	2201      	movs	r2, #1
 80150ea:	755a      	strb	r2, [r3, #21]
 80150ec:	68bb      	ldr	r3, [r7, #8]
 80150ee:	2101      	movs	r1, #1
 80150f0:	4618      	mov	r0, r3
 80150f2:	f7fd fcc5 	bl	8012a80 <unlock_fs>
 80150f6:	2301      	movs	r3, #1
 80150f8:	e028      	b.n	801514c <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	7d1b      	ldrb	r3, [r3, #20]
 80150fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015102:	b2da      	uxtb	r2, r3
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8015108:	68bb      	ldr	r3, [r7, #8]
 801510a:	7858      	ldrb	r0, [r3, #1]
 801510c:	687b      	ldr	r3, [r7, #4]
 801510e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015112:	2301      	movs	r3, #1
 8015114:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015116:	f7fd fb3f 	bl	8012798 <disk_read>
 801511a:	4603      	mov	r3, r0
 801511c:	2b00      	cmp	r3, #0
 801511e:	d009      	beq.n	8015134 <f_lseek+0x486>
 8015120:	687b      	ldr	r3, [r7, #4]
 8015122:	2201      	movs	r2, #1
 8015124:	755a      	strb	r2, [r3, #21]
 8015126:	68bb      	ldr	r3, [r7, #8]
 8015128:	2101      	movs	r1, #1
 801512a:	4618      	mov	r0, r3
 801512c:	f7fd fca8 	bl	8012a80 <unlock_fs>
 8015130:	2301      	movs	r3, #1
 8015132:	e00b      	b.n	801514c <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015138:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 801513a:	68bb      	ldr	r3, [r7, #8]
 801513c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8015140:	4611      	mov	r1, r2
 8015142:	4618      	mov	r0, r3
 8015144:	f7fd fc9c 	bl	8012a80 <unlock_fs>
 8015148:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 801514c:	4618      	mov	r0, r3
 801514e:	3740      	adds	r7, #64	; 0x40
 8015150:	46bd      	mov	sp, r7
 8015152:	bd80      	pop	{r7, pc}

08015154 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8015154:	b580      	push	{r7, lr}
 8015156:	b086      	sub	sp, #24
 8015158:	af00      	add	r7, sp, #0
 801515a:	6078      	str	r0, [r7, #4]
 801515c:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	2b00      	cmp	r3, #0
 8015162:	d101      	bne.n	8015168 <f_opendir+0x14>
 8015164:	2309      	movs	r3, #9
 8015166:	e06a      	b.n	801523e <f_opendir+0xea>

	/* Get logical drive */
	obj = &dp->obj;
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 801516c:	f107 010c 	add.w	r1, r7, #12
 8015170:	463b      	mov	r3, r7
 8015172:	2200      	movs	r2, #0
 8015174:	4618      	mov	r0, r3
 8015176:	f7fe fe79 	bl	8013e6c <find_volume>
 801517a:	4603      	mov	r3, r0
 801517c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801517e:	7dfb      	ldrb	r3, [r7, #23]
 8015180:	2b00      	cmp	r3, #0
 8015182:	d14f      	bne.n	8015224 <f_opendir+0xd0>
		obj->fs = fs;
 8015184:	68fa      	ldr	r2, [r7, #12]
 8015186:	693b      	ldr	r3, [r7, #16]
 8015188:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 801518a:	683b      	ldr	r3, [r7, #0]
 801518c:	4619      	mov	r1, r3
 801518e:	6878      	ldr	r0, [r7, #4]
 8015190:	f7fe fd60 	bl	8013c54 <follow_path>
 8015194:	4603      	mov	r3, r0
 8015196:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8015198:	7dfb      	ldrb	r3, [r7, #23]
 801519a:	2b00      	cmp	r3, #0
 801519c:	d13d      	bne.n	801521a <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80151a4:	b25b      	sxtb	r3, r3
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	db12      	blt.n	80151d0 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 80151aa:	693b      	ldr	r3, [r7, #16]
 80151ac:	799b      	ldrb	r3, [r3, #6]
 80151ae:	f003 0310 	and.w	r3, r3, #16
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d00a      	beq.n	80151cc <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 80151b6:	68fa      	ldr	r2, [r7, #12]
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	6a1b      	ldr	r3, [r3, #32]
 80151bc:	4619      	mov	r1, r3
 80151be:	4610      	mov	r0, r2
 80151c0:	f7fe fb31 	bl	8013826 <ld_clust>
 80151c4:	4602      	mov	r2, r0
 80151c6:	693b      	ldr	r3, [r7, #16]
 80151c8:	609a      	str	r2, [r3, #8]
 80151ca:	e001      	b.n	80151d0 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 80151cc:	2305      	movs	r3, #5
 80151ce:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 80151d0:	7dfb      	ldrb	r3, [r7, #23]
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	d121      	bne.n	801521a <f_opendir+0xc6>
				obj->id = fs->id;
 80151d6:	68fb      	ldr	r3, [r7, #12]
 80151d8:	88da      	ldrh	r2, [r3, #6]
 80151da:	693b      	ldr	r3, [r7, #16]
 80151dc:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 80151de:	2100      	movs	r1, #0
 80151e0:	6878      	ldr	r0, [r7, #4]
 80151e2:	f7fe f999 	bl	8013518 <dir_sdi>
 80151e6:	4603      	mov	r3, r0
 80151e8:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 80151ea:	7dfb      	ldrb	r3, [r7, #23]
 80151ec:	2b00      	cmp	r3, #0
 80151ee:	d114      	bne.n	801521a <f_opendir+0xc6>
					if (obj->sclust) {
 80151f0:	693b      	ldr	r3, [r7, #16]
 80151f2:	689b      	ldr	r3, [r3, #8]
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	d00d      	beq.n	8015214 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80151f8:	2100      	movs	r1, #0
 80151fa:	6878      	ldr	r0, [r7, #4]
 80151fc:	f7fd fcda 	bl	8012bb4 <inc_lock>
 8015200:	4602      	mov	r2, r0
 8015202:	693b      	ldr	r3, [r7, #16]
 8015204:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8015206:	693b      	ldr	r3, [r7, #16]
 8015208:	691b      	ldr	r3, [r3, #16]
 801520a:	2b00      	cmp	r3, #0
 801520c:	d105      	bne.n	801521a <f_opendir+0xc6>
 801520e:	2312      	movs	r3, #18
 8015210:	75fb      	strb	r3, [r7, #23]
 8015212:	e002      	b.n	801521a <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8015214:	693b      	ldr	r3, [r7, #16]
 8015216:	2200      	movs	r2, #0
 8015218:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 801521a:	7dfb      	ldrb	r3, [r7, #23]
 801521c:	2b04      	cmp	r3, #4
 801521e:	d101      	bne.n	8015224 <f_opendir+0xd0>
 8015220:	2305      	movs	r3, #5
 8015222:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8015224:	7dfb      	ldrb	r3, [r7, #23]
 8015226:	2b00      	cmp	r3, #0
 8015228:	d002      	beq.n	8015230 <f_opendir+0xdc>
 801522a:	693b      	ldr	r3, [r7, #16]
 801522c:	2200      	movs	r2, #0
 801522e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8015230:	68fb      	ldr	r3, [r7, #12]
 8015232:	7dfa      	ldrb	r2, [r7, #23]
 8015234:	4611      	mov	r1, r2
 8015236:	4618      	mov	r0, r3
 8015238:	f7fd fc22 	bl	8012a80 <unlock_fs>
 801523c:	7dfb      	ldrb	r3, [r7, #23]
}
 801523e:	4618      	mov	r0, r3
 8015240:	3718      	adds	r7, #24
 8015242:	46bd      	mov	sp, r7
 8015244:	bd80      	pop	{r7, pc}

08015246 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8015246:	b580      	push	{r7, lr}
 8015248:	b084      	sub	sp, #16
 801524a:	af00      	add	r7, sp, #0
 801524c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	f107 0208 	add.w	r2, r7, #8
 8015254:	4611      	mov	r1, r2
 8015256:	4618      	mov	r0, r3
 8015258:	f7ff f85c 	bl	8014314 <validate>
 801525c:	4603      	mov	r3, r0
 801525e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8015260:	7bfb      	ldrb	r3, [r7, #15]
 8015262:	2b00      	cmp	r3, #0
 8015264:	d115      	bne.n	8015292 <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8015266:	687b      	ldr	r3, [r7, #4]
 8015268:	691b      	ldr	r3, [r3, #16]
 801526a:	2b00      	cmp	r3, #0
 801526c:	d006      	beq.n	801527c <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	691b      	ldr	r3, [r3, #16]
 8015272:	4618      	mov	r0, r3
 8015274:	f7fd fd2c 	bl	8012cd0 <dec_lock>
 8015278:	4603      	mov	r3, r0
 801527a:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 801527c:	7bfb      	ldrb	r3, [r7, #15]
 801527e:	2b00      	cmp	r3, #0
 8015280:	d102      	bne.n	8015288 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	2200      	movs	r2, #0
 8015286:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 8015288:	68bb      	ldr	r3, [r7, #8]
 801528a:	2100      	movs	r1, #0
 801528c:	4618      	mov	r0, r3
 801528e:	f7fd fbf7 	bl	8012a80 <unlock_fs>
#endif
	}
	return res;
 8015292:	7bfb      	ldrb	r3, [r7, #15]
}
 8015294:	4618      	mov	r0, r3
 8015296:	3710      	adds	r7, #16
 8015298:	46bd      	mov	sp, r7
 801529a:	bd80      	pop	{r7, pc}

0801529c <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 801529c:	b580      	push	{r7, lr}
 801529e:	b084      	sub	sp, #16
 80152a0:	af00      	add	r7, sp, #0
 80152a2:	6078      	str	r0, [r7, #4]
 80152a4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	f107 0208 	add.w	r2, r7, #8
 80152ac:	4611      	mov	r1, r2
 80152ae:	4618      	mov	r0, r3
 80152b0:	f7ff f830 	bl	8014314 <validate>
 80152b4:	4603      	mov	r3, r0
 80152b6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80152b8:	7bfb      	ldrb	r3, [r7, #15]
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d126      	bne.n	801530c <f_readdir+0x70>
		if (!fno) {
 80152be:	683b      	ldr	r3, [r7, #0]
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	d106      	bne.n	80152d2 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80152c4:	2100      	movs	r1, #0
 80152c6:	6878      	ldr	r0, [r7, #4]
 80152c8:	f7fe f926 	bl	8013518 <dir_sdi>
 80152cc:	4603      	mov	r3, r0
 80152ce:	73fb      	strb	r3, [r7, #15]
 80152d0:	e01c      	b.n	801530c <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 80152d2:	2100      	movs	r1, #0
 80152d4:	6878      	ldr	r0, [r7, #4]
 80152d6:	f7fe fae5 	bl	80138a4 <dir_read>
 80152da:	4603      	mov	r3, r0
 80152dc:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 80152de:	7bfb      	ldrb	r3, [r7, #15]
 80152e0:	2b04      	cmp	r3, #4
 80152e2:	d101      	bne.n	80152e8 <f_readdir+0x4c>
 80152e4:	2300      	movs	r3, #0
 80152e6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 80152e8:	7bfb      	ldrb	r3, [r7, #15]
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d10e      	bne.n	801530c <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 80152ee:	6839      	ldr	r1, [r7, #0]
 80152f0:	6878      	ldr	r0, [r7, #4]
 80152f2:	f7fe fbbb 	bl	8013a6c <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80152f6:	2100      	movs	r1, #0
 80152f8:	6878      	ldr	r0, [r7, #4]
 80152fa:	f7fe f988 	bl	801360e <dir_next>
 80152fe:	4603      	mov	r3, r0
 8015300:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8015302:	7bfb      	ldrb	r3, [r7, #15]
 8015304:	2b04      	cmp	r3, #4
 8015306:	d101      	bne.n	801530c <f_readdir+0x70>
 8015308:	2300      	movs	r3, #0
 801530a:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 801530c:	68bb      	ldr	r3, [r7, #8]
 801530e:	7bfa      	ldrb	r2, [r7, #15]
 8015310:	4611      	mov	r1, r2
 8015312:	4618      	mov	r0, r3
 8015314:	f7fd fbb4 	bl	8012a80 <unlock_fs>
 8015318:	7bfb      	ldrb	r3, [r7, #15]
}
 801531a:	4618      	mov	r0, r3
 801531c:	3710      	adds	r7, #16
 801531e:	46bd      	mov	sp, r7
 8015320:	bd80      	pop	{r7, pc}
	...

08015324 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8015324:	b480      	push	{r7}
 8015326:	b087      	sub	sp, #28
 8015328:	af00      	add	r7, sp, #0
 801532a:	60f8      	str	r0, [r7, #12]
 801532c:	60b9      	str	r1, [r7, #8]
 801532e:	4613      	mov	r3, r2
 8015330:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8015332:	2301      	movs	r3, #1
 8015334:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8015336:	2300      	movs	r3, #0
 8015338:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801533a:	4b1f      	ldr	r3, [pc, #124]	; (80153b8 <FATFS_LinkDriverEx+0x94>)
 801533c:	7a5b      	ldrb	r3, [r3, #9]
 801533e:	b2db      	uxtb	r3, r3
 8015340:	2b00      	cmp	r3, #0
 8015342:	d131      	bne.n	80153a8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8015344:	4b1c      	ldr	r3, [pc, #112]	; (80153b8 <FATFS_LinkDriverEx+0x94>)
 8015346:	7a5b      	ldrb	r3, [r3, #9]
 8015348:	b2db      	uxtb	r3, r3
 801534a:	461a      	mov	r2, r3
 801534c:	4b1a      	ldr	r3, [pc, #104]	; (80153b8 <FATFS_LinkDriverEx+0x94>)
 801534e:	2100      	movs	r1, #0
 8015350:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8015352:	4b19      	ldr	r3, [pc, #100]	; (80153b8 <FATFS_LinkDriverEx+0x94>)
 8015354:	7a5b      	ldrb	r3, [r3, #9]
 8015356:	b2db      	uxtb	r3, r3
 8015358:	4a17      	ldr	r2, [pc, #92]	; (80153b8 <FATFS_LinkDriverEx+0x94>)
 801535a:	009b      	lsls	r3, r3, #2
 801535c:	4413      	add	r3, r2
 801535e:	68fa      	ldr	r2, [r7, #12]
 8015360:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8015362:	4b15      	ldr	r3, [pc, #84]	; (80153b8 <FATFS_LinkDriverEx+0x94>)
 8015364:	7a5b      	ldrb	r3, [r3, #9]
 8015366:	b2db      	uxtb	r3, r3
 8015368:	461a      	mov	r2, r3
 801536a:	4b13      	ldr	r3, [pc, #76]	; (80153b8 <FATFS_LinkDriverEx+0x94>)
 801536c:	4413      	add	r3, r2
 801536e:	79fa      	ldrb	r2, [r7, #7]
 8015370:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8015372:	4b11      	ldr	r3, [pc, #68]	; (80153b8 <FATFS_LinkDriverEx+0x94>)
 8015374:	7a5b      	ldrb	r3, [r3, #9]
 8015376:	b2db      	uxtb	r3, r3
 8015378:	1c5a      	adds	r2, r3, #1
 801537a:	b2d1      	uxtb	r1, r2
 801537c:	4a0e      	ldr	r2, [pc, #56]	; (80153b8 <FATFS_LinkDriverEx+0x94>)
 801537e:	7251      	strb	r1, [r2, #9]
 8015380:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8015382:	7dbb      	ldrb	r3, [r7, #22]
 8015384:	3330      	adds	r3, #48	; 0x30
 8015386:	b2da      	uxtb	r2, r3
 8015388:	68bb      	ldr	r3, [r7, #8]
 801538a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801538c:	68bb      	ldr	r3, [r7, #8]
 801538e:	3301      	adds	r3, #1
 8015390:	223a      	movs	r2, #58	; 0x3a
 8015392:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8015394:	68bb      	ldr	r3, [r7, #8]
 8015396:	3302      	adds	r3, #2
 8015398:	222f      	movs	r2, #47	; 0x2f
 801539a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801539c:	68bb      	ldr	r3, [r7, #8]
 801539e:	3303      	adds	r3, #3
 80153a0:	2200      	movs	r2, #0
 80153a2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80153a4:	2300      	movs	r3, #0
 80153a6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80153a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80153aa:	4618      	mov	r0, r3
 80153ac:	371c      	adds	r7, #28
 80153ae:	46bd      	mov	sp, r7
 80153b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153b4:	4770      	bx	lr
 80153b6:	bf00      	nop
 80153b8:	2000086c 	.word	0x2000086c

080153bc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80153bc:	b580      	push	{r7, lr}
 80153be:	b082      	sub	sp, #8
 80153c0:	af00      	add	r7, sp, #0
 80153c2:	6078      	str	r0, [r7, #4]
 80153c4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80153c6:	2200      	movs	r2, #0
 80153c8:	6839      	ldr	r1, [r7, #0]
 80153ca:	6878      	ldr	r0, [r7, #4]
 80153cc:	f7ff ffaa 	bl	8015324 <FATFS_LinkDriverEx>
 80153d0:	4603      	mov	r3, r0
}
 80153d2:	4618      	mov	r0, r3
 80153d4:	3708      	adds	r7, #8
 80153d6:	46bd      	mov	sp, r7
 80153d8:	bd80      	pop	{r7, pc}

080153da <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80153da:	b580      	push	{r7, lr}
 80153dc:	b084      	sub	sp, #16
 80153de:	af00      	add	r7, sp, #0
 80153e0:	4603      	mov	r3, r0
 80153e2:	6039      	str	r1, [r7, #0]
 80153e4:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 80153e6:	2200      	movs	r2, #0
 80153e8:	2101      	movs	r1, #1
 80153ea:	2001      	movs	r0, #1
 80153ec:	f000 f988 	bl	8015700 <osSemaphoreNew>
 80153f0:	4602      	mov	r2, r0
 80153f2:	683b      	ldr	r3, [r7, #0]
 80153f4:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 80153f6:	683b      	ldr	r3, [r7, #0]
 80153f8:	681b      	ldr	r3, [r3, #0]
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	bf14      	ite	ne
 80153fe:	2301      	movne	r3, #1
 8015400:	2300      	moveq	r3, #0
 8015402:	b2db      	uxtb	r3, r3
 8015404:	60fb      	str	r3, [r7, #12]

    return ret;
 8015406:	68fb      	ldr	r3, [r7, #12]
}
 8015408:	4618      	mov	r0, r3
 801540a:	3710      	adds	r7, #16
 801540c:	46bd      	mov	sp, r7
 801540e:	bd80      	pop	{r7, pc}

08015410 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8015410:	b580      	push	{r7, lr}
 8015412:	b082      	sub	sp, #8
 8015414:	af00      	add	r7, sp, #0
 8015416:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8015418:	6878      	ldr	r0, [r7, #4]
 801541a:	f000 fa91 	bl	8015940 <osSemaphoreDelete>
#endif
    return 1;
 801541e:	2301      	movs	r3, #1
}
 8015420:	4618      	mov	r0, r3
 8015422:	3708      	adds	r7, #8
 8015424:	46bd      	mov	sp, r7
 8015426:	bd80      	pop	{r7, pc}

08015428 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8015428:	b580      	push	{r7, lr}
 801542a:	b084      	sub	sp, #16
 801542c:	af00      	add	r7, sp, #0
 801542e:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8015430:	2300      	movs	r3, #0
 8015432:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8015434:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8015438:	6878      	ldr	r0, [r7, #4]
 801543a:	f000 f9eb 	bl	8015814 <osSemaphoreAcquire>
 801543e:	4603      	mov	r3, r0
 8015440:	2b00      	cmp	r3, #0
 8015442:	d101      	bne.n	8015448 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8015444:	2301      	movs	r3, #1
 8015446:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8015448:	68fb      	ldr	r3, [r7, #12]
}
 801544a:	4618      	mov	r0, r3
 801544c:	3710      	adds	r7, #16
 801544e:	46bd      	mov	sp, r7
 8015450:	bd80      	pop	{r7, pc}

08015452 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8015452:	b580      	push	{r7, lr}
 8015454:	b082      	sub	sp, #8
 8015456:	af00      	add	r7, sp, #0
 8015458:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 801545a:	6878      	ldr	r0, [r7, #4]
 801545c:	f000 fa2c 	bl	80158b8 <osSemaphoreRelease>
#endif
}
 8015460:	bf00      	nop
 8015462:	3708      	adds	r7, #8
 8015464:	46bd      	mov	sp, r7
 8015466:	bd80      	pop	{r7, pc}

08015468 <__NVIC_SetPriority>:
{
 8015468:	b480      	push	{r7}
 801546a:	b083      	sub	sp, #12
 801546c:	af00      	add	r7, sp, #0
 801546e:	4603      	mov	r3, r0
 8015470:	6039      	str	r1, [r7, #0]
 8015472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8015474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015478:	2b00      	cmp	r3, #0
 801547a:	db0a      	blt.n	8015492 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801547c:	683b      	ldr	r3, [r7, #0]
 801547e:	b2da      	uxtb	r2, r3
 8015480:	490c      	ldr	r1, [pc, #48]	; (80154b4 <__NVIC_SetPriority+0x4c>)
 8015482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015486:	0112      	lsls	r2, r2, #4
 8015488:	b2d2      	uxtb	r2, r2
 801548a:	440b      	add	r3, r1
 801548c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8015490:	e00a      	b.n	80154a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015492:	683b      	ldr	r3, [r7, #0]
 8015494:	b2da      	uxtb	r2, r3
 8015496:	4908      	ldr	r1, [pc, #32]	; (80154b8 <__NVIC_SetPriority+0x50>)
 8015498:	79fb      	ldrb	r3, [r7, #7]
 801549a:	f003 030f 	and.w	r3, r3, #15
 801549e:	3b04      	subs	r3, #4
 80154a0:	0112      	lsls	r2, r2, #4
 80154a2:	b2d2      	uxtb	r2, r2
 80154a4:	440b      	add	r3, r1
 80154a6:	761a      	strb	r2, [r3, #24]
}
 80154a8:	bf00      	nop
 80154aa:	370c      	adds	r7, #12
 80154ac:	46bd      	mov	sp, r7
 80154ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154b2:	4770      	bx	lr
 80154b4:	e000e100 	.word	0xe000e100
 80154b8:	e000ed00 	.word	0xe000ed00

080154bc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80154bc:	b580      	push	{r7, lr}
 80154be:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80154c0:	4b05      	ldr	r3, [pc, #20]	; (80154d8 <SysTick_Handler+0x1c>)
 80154c2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80154c4:	f002 fa20 	bl	8017908 <xTaskGetSchedulerState>
 80154c8:	4603      	mov	r3, r0
 80154ca:	2b01      	cmp	r3, #1
 80154cc:	d001      	beq.n	80154d2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80154ce:	f003 f903 	bl	80186d8 <xPortSysTickHandler>
  }
}
 80154d2:	bf00      	nop
 80154d4:	bd80      	pop	{r7, pc}
 80154d6:	bf00      	nop
 80154d8:	e000e010 	.word	0xe000e010

080154dc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80154dc:	b580      	push	{r7, lr}
 80154de:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80154e0:	2100      	movs	r1, #0
 80154e2:	f06f 0004 	mvn.w	r0, #4
 80154e6:	f7ff ffbf 	bl	8015468 <__NVIC_SetPriority>
#endif
}
 80154ea:	bf00      	nop
 80154ec:	bd80      	pop	{r7, pc}
	...

080154f0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80154f0:	b480      	push	{r7}
 80154f2:	b083      	sub	sp, #12
 80154f4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80154f6:	f3ef 8305 	mrs	r3, IPSR
 80154fa:	603b      	str	r3, [r7, #0]
  return(result);
 80154fc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80154fe:	2b00      	cmp	r3, #0
 8015500:	d003      	beq.n	801550a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8015502:	f06f 0305 	mvn.w	r3, #5
 8015506:	607b      	str	r3, [r7, #4]
 8015508:	e00c      	b.n	8015524 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 801550a:	4b0a      	ldr	r3, [pc, #40]	; (8015534 <osKernelInitialize+0x44>)
 801550c:	681b      	ldr	r3, [r3, #0]
 801550e:	2b00      	cmp	r3, #0
 8015510:	d105      	bne.n	801551e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8015512:	4b08      	ldr	r3, [pc, #32]	; (8015534 <osKernelInitialize+0x44>)
 8015514:	2201      	movs	r2, #1
 8015516:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8015518:	2300      	movs	r3, #0
 801551a:	607b      	str	r3, [r7, #4]
 801551c:	e002      	b.n	8015524 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801551e:	f04f 33ff 	mov.w	r3, #4294967295
 8015522:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8015524:	687b      	ldr	r3, [r7, #4]
}
 8015526:	4618      	mov	r0, r3
 8015528:	370c      	adds	r7, #12
 801552a:	46bd      	mov	sp, r7
 801552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015530:	4770      	bx	lr
 8015532:	bf00      	nop
 8015534:	20000878 	.word	0x20000878

08015538 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8015538:	b580      	push	{r7, lr}
 801553a:	b082      	sub	sp, #8
 801553c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801553e:	f3ef 8305 	mrs	r3, IPSR
 8015542:	603b      	str	r3, [r7, #0]
  return(result);
 8015544:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015546:	2b00      	cmp	r3, #0
 8015548:	d003      	beq.n	8015552 <osKernelStart+0x1a>
    stat = osErrorISR;
 801554a:	f06f 0305 	mvn.w	r3, #5
 801554e:	607b      	str	r3, [r7, #4]
 8015550:	e010      	b.n	8015574 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8015552:	4b0b      	ldr	r3, [pc, #44]	; (8015580 <osKernelStart+0x48>)
 8015554:	681b      	ldr	r3, [r3, #0]
 8015556:	2b01      	cmp	r3, #1
 8015558:	d109      	bne.n	801556e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801555a:	f7ff ffbf 	bl	80154dc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801555e:	4b08      	ldr	r3, [pc, #32]	; (8015580 <osKernelStart+0x48>)
 8015560:	2202      	movs	r2, #2
 8015562:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8015564:	f001 fd64 	bl	8017030 <vTaskStartScheduler>
      stat = osOK;
 8015568:	2300      	movs	r3, #0
 801556a:	607b      	str	r3, [r7, #4]
 801556c:	e002      	b.n	8015574 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801556e:	f04f 33ff 	mov.w	r3, #4294967295
 8015572:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8015574:	687b      	ldr	r3, [r7, #4]
}
 8015576:	4618      	mov	r0, r3
 8015578:	3708      	adds	r7, #8
 801557a:	46bd      	mov	sp, r7
 801557c:	bd80      	pop	{r7, pc}
 801557e:	bf00      	nop
 8015580:	20000878 	.word	0x20000878

08015584 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8015584:	b580      	push	{r7, lr}
 8015586:	b08e      	sub	sp, #56	; 0x38
 8015588:	af04      	add	r7, sp, #16
 801558a:	60f8      	str	r0, [r7, #12]
 801558c:	60b9      	str	r1, [r7, #8]
 801558e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8015590:	2300      	movs	r3, #0
 8015592:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015594:	f3ef 8305 	mrs	r3, IPSR
 8015598:	617b      	str	r3, [r7, #20]
  return(result);
 801559a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 801559c:	2b00      	cmp	r3, #0
 801559e:	d17e      	bne.n	801569e <osThreadNew+0x11a>
 80155a0:	68fb      	ldr	r3, [r7, #12]
 80155a2:	2b00      	cmp	r3, #0
 80155a4:	d07b      	beq.n	801569e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80155a6:	2380      	movs	r3, #128	; 0x80
 80155a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80155aa:	2318      	movs	r3, #24
 80155ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80155ae:	2300      	movs	r3, #0
 80155b0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80155b2:	f04f 33ff 	mov.w	r3, #4294967295
 80155b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	2b00      	cmp	r3, #0
 80155bc:	d045      	beq.n	801564a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	681b      	ldr	r3, [r3, #0]
 80155c2:	2b00      	cmp	r3, #0
 80155c4:	d002      	beq.n	80155cc <osThreadNew+0x48>
        name = attr->name;
 80155c6:	687b      	ldr	r3, [r7, #4]
 80155c8:	681b      	ldr	r3, [r3, #0]
 80155ca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80155cc:	687b      	ldr	r3, [r7, #4]
 80155ce:	699b      	ldr	r3, [r3, #24]
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d002      	beq.n	80155da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80155d4:	687b      	ldr	r3, [r7, #4]
 80155d6:	699b      	ldr	r3, [r3, #24]
 80155d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80155da:	69fb      	ldr	r3, [r7, #28]
 80155dc:	2b00      	cmp	r3, #0
 80155de:	d008      	beq.n	80155f2 <osThreadNew+0x6e>
 80155e0:	69fb      	ldr	r3, [r7, #28]
 80155e2:	2b38      	cmp	r3, #56	; 0x38
 80155e4:	d805      	bhi.n	80155f2 <osThreadNew+0x6e>
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	685b      	ldr	r3, [r3, #4]
 80155ea:	f003 0301 	and.w	r3, r3, #1
 80155ee:	2b00      	cmp	r3, #0
 80155f0:	d001      	beq.n	80155f6 <osThreadNew+0x72>
        return (NULL);
 80155f2:	2300      	movs	r3, #0
 80155f4:	e054      	b.n	80156a0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80155f6:	687b      	ldr	r3, [r7, #4]
 80155f8:	695b      	ldr	r3, [r3, #20]
 80155fa:	2b00      	cmp	r3, #0
 80155fc:	d003      	beq.n	8015606 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80155fe:	687b      	ldr	r3, [r7, #4]
 8015600:	695b      	ldr	r3, [r3, #20]
 8015602:	089b      	lsrs	r3, r3, #2
 8015604:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	689b      	ldr	r3, [r3, #8]
 801560a:	2b00      	cmp	r3, #0
 801560c:	d00e      	beq.n	801562c <osThreadNew+0xa8>
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	68db      	ldr	r3, [r3, #12]
 8015612:	2bbb      	cmp	r3, #187	; 0xbb
 8015614:	d90a      	bls.n	801562c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8015616:	687b      	ldr	r3, [r7, #4]
 8015618:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801561a:	2b00      	cmp	r3, #0
 801561c:	d006      	beq.n	801562c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801561e:	687b      	ldr	r3, [r7, #4]
 8015620:	695b      	ldr	r3, [r3, #20]
 8015622:	2b00      	cmp	r3, #0
 8015624:	d002      	beq.n	801562c <osThreadNew+0xa8>
        mem = 1;
 8015626:	2301      	movs	r3, #1
 8015628:	61bb      	str	r3, [r7, #24]
 801562a:	e010      	b.n	801564e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	689b      	ldr	r3, [r3, #8]
 8015630:	2b00      	cmp	r3, #0
 8015632:	d10c      	bne.n	801564e <osThreadNew+0xca>
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	68db      	ldr	r3, [r3, #12]
 8015638:	2b00      	cmp	r3, #0
 801563a:	d108      	bne.n	801564e <osThreadNew+0xca>
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	691b      	ldr	r3, [r3, #16]
 8015640:	2b00      	cmp	r3, #0
 8015642:	d104      	bne.n	801564e <osThreadNew+0xca>
          mem = 0;
 8015644:	2300      	movs	r3, #0
 8015646:	61bb      	str	r3, [r7, #24]
 8015648:	e001      	b.n	801564e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 801564a:	2300      	movs	r3, #0
 801564c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801564e:	69bb      	ldr	r3, [r7, #24]
 8015650:	2b01      	cmp	r3, #1
 8015652:	d110      	bne.n	8015676 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8015658:	687a      	ldr	r2, [r7, #4]
 801565a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801565c:	9202      	str	r2, [sp, #8]
 801565e:	9301      	str	r3, [sp, #4]
 8015660:	69fb      	ldr	r3, [r7, #28]
 8015662:	9300      	str	r3, [sp, #0]
 8015664:	68bb      	ldr	r3, [r7, #8]
 8015666:	6a3a      	ldr	r2, [r7, #32]
 8015668:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801566a:	68f8      	ldr	r0, [r7, #12]
 801566c:	f001 fa82 	bl	8016b74 <xTaskCreateStatic>
 8015670:	4603      	mov	r3, r0
 8015672:	613b      	str	r3, [r7, #16]
 8015674:	e013      	b.n	801569e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8015676:	69bb      	ldr	r3, [r7, #24]
 8015678:	2b00      	cmp	r3, #0
 801567a:	d110      	bne.n	801569e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 801567c:	6a3b      	ldr	r3, [r7, #32]
 801567e:	b29a      	uxth	r2, r3
 8015680:	f107 0310 	add.w	r3, r7, #16
 8015684:	9301      	str	r3, [sp, #4]
 8015686:	69fb      	ldr	r3, [r7, #28]
 8015688:	9300      	str	r3, [sp, #0]
 801568a:	68bb      	ldr	r3, [r7, #8]
 801568c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801568e:	68f8      	ldr	r0, [r7, #12]
 8015690:	f001 facd 	bl	8016c2e <xTaskCreate>
 8015694:	4603      	mov	r3, r0
 8015696:	2b01      	cmp	r3, #1
 8015698:	d001      	beq.n	801569e <osThreadNew+0x11a>
            hTask = NULL;
 801569a:	2300      	movs	r3, #0
 801569c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 801569e:	693b      	ldr	r3, [r7, #16]
}
 80156a0:	4618      	mov	r0, r3
 80156a2:	3728      	adds	r7, #40	; 0x28
 80156a4:	46bd      	mov	sp, r7
 80156a6:	bd80      	pop	{r7, pc}

080156a8 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 80156a8:	b580      	push	{r7, lr}
 80156aa:	b082      	sub	sp, #8
 80156ac:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 80156ae:	f002 f91b 	bl	80178e8 <xTaskGetCurrentTaskHandle>
 80156b2:	6078      	str	r0, [r7, #4]

  return (id);
 80156b4:	687b      	ldr	r3, [r7, #4]
}
 80156b6:	4618      	mov	r0, r3
 80156b8:	3708      	adds	r7, #8
 80156ba:	46bd      	mov	sp, r7
 80156bc:	bd80      	pop	{r7, pc}

080156be <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 80156be:	b580      	push	{r7, lr}
 80156c0:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 80156c2:	2000      	movs	r0, #0
 80156c4:	f001 fc0e 	bl	8016ee4 <vTaskDelete>
#endif
  for (;;);
 80156c8:	e7fe      	b.n	80156c8 <osThreadExit+0xa>

080156ca <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80156ca:	b580      	push	{r7, lr}
 80156cc:	b084      	sub	sp, #16
 80156ce:	af00      	add	r7, sp, #0
 80156d0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80156d2:	f3ef 8305 	mrs	r3, IPSR
 80156d6:	60bb      	str	r3, [r7, #8]
  return(result);
 80156d8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80156da:	2b00      	cmp	r3, #0
 80156dc:	d003      	beq.n	80156e6 <osDelay+0x1c>
    stat = osErrorISR;
 80156de:	f06f 0305 	mvn.w	r3, #5
 80156e2:	60fb      	str	r3, [r7, #12]
 80156e4:	e007      	b.n	80156f6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80156e6:	2300      	movs	r3, #0
 80156e8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80156ea:	687b      	ldr	r3, [r7, #4]
 80156ec:	2b00      	cmp	r3, #0
 80156ee:	d002      	beq.n	80156f6 <osDelay+0x2c>
      vTaskDelay(ticks);
 80156f0:	6878      	ldr	r0, [r7, #4]
 80156f2:	f001 fc69 	bl	8016fc8 <vTaskDelay>
    }
  }

  return (stat);
 80156f6:	68fb      	ldr	r3, [r7, #12]
}
 80156f8:	4618      	mov	r0, r3
 80156fa:	3710      	adds	r7, #16
 80156fc:	46bd      	mov	sp, r7
 80156fe:	bd80      	pop	{r7, pc}

08015700 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8015700:	b580      	push	{r7, lr}
 8015702:	b08a      	sub	sp, #40	; 0x28
 8015704:	af02      	add	r7, sp, #8
 8015706:	60f8      	str	r0, [r7, #12]
 8015708:	60b9      	str	r1, [r7, #8]
 801570a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 801570c:	2300      	movs	r3, #0
 801570e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015710:	f3ef 8305 	mrs	r3, IPSR
 8015714:	613b      	str	r3, [r7, #16]
  return(result);
 8015716:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8015718:	2b00      	cmp	r3, #0
 801571a:	d175      	bne.n	8015808 <osSemaphoreNew+0x108>
 801571c:	68fb      	ldr	r3, [r7, #12]
 801571e:	2b00      	cmp	r3, #0
 8015720:	d072      	beq.n	8015808 <osSemaphoreNew+0x108>
 8015722:	68ba      	ldr	r2, [r7, #8]
 8015724:	68fb      	ldr	r3, [r7, #12]
 8015726:	429a      	cmp	r2, r3
 8015728:	d86e      	bhi.n	8015808 <osSemaphoreNew+0x108>
    mem = -1;
 801572a:	f04f 33ff 	mov.w	r3, #4294967295
 801572e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	2b00      	cmp	r3, #0
 8015734:	d015      	beq.n	8015762 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8015736:	687b      	ldr	r3, [r7, #4]
 8015738:	689b      	ldr	r3, [r3, #8]
 801573a:	2b00      	cmp	r3, #0
 801573c:	d006      	beq.n	801574c <osSemaphoreNew+0x4c>
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	68db      	ldr	r3, [r3, #12]
 8015742:	2b4f      	cmp	r3, #79	; 0x4f
 8015744:	d902      	bls.n	801574c <osSemaphoreNew+0x4c>
        mem = 1;
 8015746:	2301      	movs	r3, #1
 8015748:	61bb      	str	r3, [r7, #24]
 801574a:	e00c      	b.n	8015766 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	689b      	ldr	r3, [r3, #8]
 8015750:	2b00      	cmp	r3, #0
 8015752:	d108      	bne.n	8015766 <osSemaphoreNew+0x66>
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	68db      	ldr	r3, [r3, #12]
 8015758:	2b00      	cmp	r3, #0
 801575a:	d104      	bne.n	8015766 <osSemaphoreNew+0x66>
          mem = 0;
 801575c:	2300      	movs	r3, #0
 801575e:	61bb      	str	r3, [r7, #24]
 8015760:	e001      	b.n	8015766 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8015762:	2300      	movs	r3, #0
 8015764:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8015766:	69bb      	ldr	r3, [r7, #24]
 8015768:	f1b3 3fff 	cmp.w	r3, #4294967295
 801576c:	d04c      	beq.n	8015808 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 801576e:	68fb      	ldr	r3, [r7, #12]
 8015770:	2b01      	cmp	r3, #1
 8015772:	d128      	bne.n	80157c6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8015774:	69bb      	ldr	r3, [r7, #24]
 8015776:	2b01      	cmp	r3, #1
 8015778:	d10a      	bne.n	8015790 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 801577a:	687b      	ldr	r3, [r7, #4]
 801577c:	689b      	ldr	r3, [r3, #8]
 801577e:	2203      	movs	r2, #3
 8015780:	9200      	str	r2, [sp, #0]
 8015782:	2200      	movs	r2, #0
 8015784:	2100      	movs	r1, #0
 8015786:	2001      	movs	r0, #1
 8015788:	f000 fa4e 	bl	8015c28 <xQueueGenericCreateStatic>
 801578c:	61f8      	str	r0, [r7, #28]
 801578e:	e005      	b.n	801579c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8015790:	2203      	movs	r2, #3
 8015792:	2100      	movs	r1, #0
 8015794:	2001      	movs	r0, #1
 8015796:	f000 fabf 	bl	8015d18 <xQueueGenericCreate>
 801579a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 801579c:	69fb      	ldr	r3, [r7, #28]
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d022      	beq.n	80157e8 <osSemaphoreNew+0xe8>
 80157a2:	68bb      	ldr	r3, [r7, #8]
 80157a4:	2b00      	cmp	r3, #0
 80157a6:	d01f      	beq.n	80157e8 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80157a8:	2300      	movs	r3, #0
 80157aa:	2200      	movs	r2, #0
 80157ac:	2100      	movs	r1, #0
 80157ae:	69f8      	ldr	r0, [r7, #28]
 80157b0:	f000 fb7a 	bl	8015ea8 <xQueueGenericSend>
 80157b4:	4603      	mov	r3, r0
 80157b6:	2b01      	cmp	r3, #1
 80157b8:	d016      	beq.n	80157e8 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80157ba:	69f8      	ldr	r0, [r7, #28]
 80157bc:	f001 f806 	bl	80167cc <vQueueDelete>
            hSemaphore = NULL;
 80157c0:	2300      	movs	r3, #0
 80157c2:	61fb      	str	r3, [r7, #28]
 80157c4:	e010      	b.n	80157e8 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80157c6:	69bb      	ldr	r3, [r7, #24]
 80157c8:	2b01      	cmp	r3, #1
 80157ca:	d108      	bne.n	80157de <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80157cc:	687b      	ldr	r3, [r7, #4]
 80157ce:	689b      	ldr	r3, [r3, #8]
 80157d0:	461a      	mov	r2, r3
 80157d2:	68b9      	ldr	r1, [r7, #8]
 80157d4:	68f8      	ldr	r0, [r7, #12]
 80157d6:	f000 fafc 	bl	8015dd2 <xQueueCreateCountingSemaphoreStatic>
 80157da:	61f8      	str	r0, [r7, #28]
 80157dc:	e004      	b.n	80157e8 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80157de:	68b9      	ldr	r1, [r7, #8]
 80157e0:	68f8      	ldr	r0, [r7, #12]
 80157e2:	f000 fb2d 	bl	8015e40 <xQueueCreateCountingSemaphore>
 80157e6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80157e8:	69fb      	ldr	r3, [r7, #28]
 80157ea:	2b00      	cmp	r3, #0
 80157ec:	d00c      	beq.n	8015808 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80157ee:	687b      	ldr	r3, [r7, #4]
 80157f0:	2b00      	cmp	r3, #0
 80157f2:	d003      	beq.n	80157fc <osSemaphoreNew+0xfc>
          name = attr->name;
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	681b      	ldr	r3, [r3, #0]
 80157f8:	617b      	str	r3, [r7, #20]
 80157fa:	e001      	b.n	8015800 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80157fc:	2300      	movs	r3, #0
 80157fe:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8015800:	6979      	ldr	r1, [r7, #20]
 8015802:	69f8      	ldr	r0, [r7, #28]
 8015804:	f001 f92e 	bl	8016a64 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8015808:	69fb      	ldr	r3, [r7, #28]
}
 801580a:	4618      	mov	r0, r3
 801580c:	3720      	adds	r7, #32
 801580e:	46bd      	mov	sp, r7
 8015810:	bd80      	pop	{r7, pc}
	...

08015814 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8015814:	b580      	push	{r7, lr}
 8015816:	b086      	sub	sp, #24
 8015818:	af00      	add	r7, sp, #0
 801581a:	6078      	str	r0, [r7, #4]
 801581c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 801581e:	687b      	ldr	r3, [r7, #4]
 8015820:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8015822:	2300      	movs	r3, #0
 8015824:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8015826:	693b      	ldr	r3, [r7, #16]
 8015828:	2b00      	cmp	r3, #0
 801582a:	d103      	bne.n	8015834 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 801582c:	f06f 0303 	mvn.w	r3, #3
 8015830:	617b      	str	r3, [r7, #20]
 8015832:	e039      	b.n	80158a8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015834:	f3ef 8305 	mrs	r3, IPSR
 8015838:	60fb      	str	r3, [r7, #12]
  return(result);
 801583a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801583c:	2b00      	cmp	r3, #0
 801583e:	d022      	beq.n	8015886 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8015840:	683b      	ldr	r3, [r7, #0]
 8015842:	2b00      	cmp	r3, #0
 8015844:	d003      	beq.n	801584e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8015846:	f06f 0303 	mvn.w	r3, #3
 801584a:	617b      	str	r3, [r7, #20]
 801584c:	e02c      	b.n	80158a8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 801584e:	2300      	movs	r3, #0
 8015850:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8015852:	f107 0308 	add.w	r3, r7, #8
 8015856:	461a      	mov	r2, r3
 8015858:	2100      	movs	r1, #0
 801585a:	6938      	ldr	r0, [r7, #16]
 801585c:	f000 ff36 	bl	80166cc <xQueueReceiveFromISR>
 8015860:	4603      	mov	r3, r0
 8015862:	2b01      	cmp	r3, #1
 8015864:	d003      	beq.n	801586e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8015866:	f06f 0302 	mvn.w	r3, #2
 801586a:	617b      	str	r3, [r7, #20]
 801586c:	e01c      	b.n	80158a8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 801586e:	68bb      	ldr	r3, [r7, #8]
 8015870:	2b00      	cmp	r3, #0
 8015872:	d019      	beq.n	80158a8 <osSemaphoreAcquire+0x94>
 8015874:	4b0f      	ldr	r3, [pc, #60]	; (80158b4 <osSemaphoreAcquire+0xa0>)
 8015876:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801587a:	601a      	str	r2, [r3, #0]
 801587c:	f3bf 8f4f 	dsb	sy
 8015880:	f3bf 8f6f 	isb	sy
 8015884:	e010      	b.n	80158a8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8015886:	6839      	ldr	r1, [r7, #0]
 8015888:	6938      	ldr	r0, [r7, #16]
 801588a:	f000 fe13 	bl	80164b4 <xQueueSemaphoreTake>
 801588e:	4603      	mov	r3, r0
 8015890:	2b01      	cmp	r3, #1
 8015892:	d009      	beq.n	80158a8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8015894:	683b      	ldr	r3, [r7, #0]
 8015896:	2b00      	cmp	r3, #0
 8015898:	d003      	beq.n	80158a2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 801589a:	f06f 0301 	mvn.w	r3, #1
 801589e:	617b      	str	r3, [r7, #20]
 80158a0:	e002      	b.n	80158a8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80158a2:	f06f 0302 	mvn.w	r3, #2
 80158a6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80158a8:	697b      	ldr	r3, [r7, #20]
}
 80158aa:	4618      	mov	r0, r3
 80158ac:	3718      	adds	r7, #24
 80158ae:	46bd      	mov	sp, r7
 80158b0:	bd80      	pop	{r7, pc}
 80158b2:	bf00      	nop
 80158b4:	e000ed04 	.word	0xe000ed04

080158b8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80158b8:	b580      	push	{r7, lr}
 80158ba:	b086      	sub	sp, #24
 80158bc:	af00      	add	r7, sp, #0
 80158be:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80158c0:	687b      	ldr	r3, [r7, #4]
 80158c2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80158c4:	2300      	movs	r3, #0
 80158c6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80158c8:	693b      	ldr	r3, [r7, #16]
 80158ca:	2b00      	cmp	r3, #0
 80158cc:	d103      	bne.n	80158d6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80158ce:	f06f 0303 	mvn.w	r3, #3
 80158d2:	617b      	str	r3, [r7, #20]
 80158d4:	e02c      	b.n	8015930 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80158d6:	f3ef 8305 	mrs	r3, IPSR
 80158da:	60fb      	str	r3, [r7, #12]
  return(result);
 80158dc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80158de:	2b00      	cmp	r3, #0
 80158e0:	d01a      	beq.n	8015918 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80158e2:	2300      	movs	r3, #0
 80158e4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80158e6:	f107 0308 	add.w	r3, r7, #8
 80158ea:	4619      	mov	r1, r3
 80158ec:	6938      	ldr	r0, [r7, #16]
 80158ee:	f000 fc74 	bl	80161da <xQueueGiveFromISR>
 80158f2:	4603      	mov	r3, r0
 80158f4:	2b01      	cmp	r3, #1
 80158f6:	d003      	beq.n	8015900 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80158f8:	f06f 0302 	mvn.w	r3, #2
 80158fc:	617b      	str	r3, [r7, #20]
 80158fe:	e017      	b.n	8015930 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8015900:	68bb      	ldr	r3, [r7, #8]
 8015902:	2b00      	cmp	r3, #0
 8015904:	d014      	beq.n	8015930 <osSemaphoreRelease+0x78>
 8015906:	4b0d      	ldr	r3, [pc, #52]	; (801593c <osSemaphoreRelease+0x84>)
 8015908:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801590c:	601a      	str	r2, [r3, #0]
 801590e:	f3bf 8f4f 	dsb	sy
 8015912:	f3bf 8f6f 	isb	sy
 8015916:	e00b      	b.n	8015930 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8015918:	2300      	movs	r3, #0
 801591a:	2200      	movs	r2, #0
 801591c:	2100      	movs	r1, #0
 801591e:	6938      	ldr	r0, [r7, #16]
 8015920:	f000 fac2 	bl	8015ea8 <xQueueGenericSend>
 8015924:	4603      	mov	r3, r0
 8015926:	2b01      	cmp	r3, #1
 8015928:	d002      	beq.n	8015930 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 801592a:	f06f 0302 	mvn.w	r3, #2
 801592e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8015930:	697b      	ldr	r3, [r7, #20]
}
 8015932:	4618      	mov	r0, r3
 8015934:	3718      	adds	r7, #24
 8015936:	46bd      	mov	sp, r7
 8015938:	bd80      	pop	{r7, pc}
 801593a:	bf00      	nop
 801593c:	e000ed04 	.word	0xe000ed04

08015940 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8015940:	b580      	push	{r7, lr}
 8015942:	b086      	sub	sp, #24
 8015944:	af00      	add	r7, sp, #0
 8015946:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015948:	687b      	ldr	r3, [r7, #4]
 801594a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801594c:	f3ef 8305 	mrs	r3, IPSR
 8015950:	60fb      	str	r3, [r7, #12]
  return(result);
 8015952:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8015954:	2b00      	cmp	r3, #0
 8015956:	d003      	beq.n	8015960 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8015958:	f06f 0305 	mvn.w	r3, #5
 801595c:	617b      	str	r3, [r7, #20]
 801595e:	e00e      	b.n	801597e <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8015960:	693b      	ldr	r3, [r7, #16]
 8015962:	2b00      	cmp	r3, #0
 8015964:	d103      	bne.n	801596e <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8015966:	f06f 0303 	mvn.w	r3, #3
 801596a:	617b      	str	r3, [r7, #20]
 801596c:	e007      	b.n	801597e <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 801596e:	6938      	ldr	r0, [r7, #16]
 8015970:	f001 f8a2 	bl	8016ab8 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8015974:	2300      	movs	r3, #0
 8015976:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8015978:	6938      	ldr	r0, [r7, #16]
 801597a:	f000 ff27 	bl	80167cc <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 801597e:	697b      	ldr	r3, [r7, #20]
}
 8015980:	4618      	mov	r0, r3
 8015982:	3718      	adds	r7, #24
 8015984:	46bd      	mov	sp, r7
 8015986:	bd80      	pop	{r7, pc}

08015988 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8015988:	b480      	push	{r7}
 801598a:	b085      	sub	sp, #20
 801598c:	af00      	add	r7, sp, #0
 801598e:	60f8      	str	r0, [r7, #12]
 8015990:	60b9      	str	r1, [r7, #8]
 8015992:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8015994:	68fb      	ldr	r3, [r7, #12]
 8015996:	4a07      	ldr	r2, [pc, #28]	; (80159b4 <vApplicationGetIdleTaskMemory+0x2c>)
 8015998:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801599a:	68bb      	ldr	r3, [r7, #8]
 801599c:	4a06      	ldr	r2, [pc, #24]	; (80159b8 <vApplicationGetIdleTaskMemory+0x30>)
 801599e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80159a0:	687b      	ldr	r3, [r7, #4]
 80159a2:	2280      	movs	r2, #128	; 0x80
 80159a4:	601a      	str	r2, [r3, #0]
}
 80159a6:	bf00      	nop
 80159a8:	3714      	adds	r7, #20
 80159aa:	46bd      	mov	sp, r7
 80159ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159b0:	4770      	bx	lr
 80159b2:	bf00      	nop
 80159b4:	2000087c 	.word	0x2000087c
 80159b8:	20000938 	.word	0x20000938

080159bc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80159bc:	b480      	push	{r7}
 80159be:	b085      	sub	sp, #20
 80159c0:	af00      	add	r7, sp, #0
 80159c2:	60f8      	str	r0, [r7, #12]
 80159c4:	60b9      	str	r1, [r7, #8]
 80159c6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80159c8:	68fb      	ldr	r3, [r7, #12]
 80159ca:	4a07      	ldr	r2, [pc, #28]	; (80159e8 <vApplicationGetTimerTaskMemory+0x2c>)
 80159cc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80159ce:	68bb      	ldr	r3, [r7, #8]
 80159d0:	4a06      	ldr	r2, [pc, #24]	; (80159ec <vApplicationGetTimerTaskMemory+0x30>)
 80159d2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80159d4:	687b      	ldr	r3, [r7, #4]
 80159d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80159da:	601a      	str	r2, [r3, #0]
}
 80159dc:	bf00      	nop
 80159de:	3714      	adds	r7, #20
 80159e0:	46bd      	mov	sp, r7
 80159e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159e6:	4770      	bx	lr
 80159e8:	20000b38 	.word	0x20000b38
 80159ec:	20000bf4 	.word	0x20000bf4

080159f0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80159f0:	b480      	push	{r7}
 80159f2:	b083      	sub	sp, #12
 80159f4:	af00      	add	r7, sp, #0
 80159f6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	f103 0208 	add.w	r2, r3, #8
 80159fe:	687b      	ldr	r3, [r7, #4]
 8015a00:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	f04f 32ff 	mov.w	r2, #4294967295
 8015a08:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	f103 0208 	add.w	r2, r3, #8
 8015a10:	687b      	ldr	r3, [r7, #4]
 8015a12:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015a14:	687b      	ldr	r3, [r7, #4]
 8015a16:	f103 0208 	add.w	r2, r3, #8
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8015a1e:	687b      	ldr	r3, [r7, #4]
 8015a20:	2200      	movs	r2, #0
 8015a22:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8015a24:	bf00      	nop
 8015a26:	370c      	adds	r7, #12
 8015a28:	46bd      	mov	sp, r7
 8015a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a2e:	4770      	bx	lr

08015a30 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8015a30:	b480      	push	{r7}
 8015a32:	b083      	sub	sp, #12
 8015a34:	af00      	add	r7, sp, #0
 8015a36:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	2200      	movs	r2, #0
 8015a3c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8015a3e:	bf00      	nop
 8015a40:	370c      	adds	r7, #12
 8015a42:	46bd      	mov	sp, r7
 8015a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a48:	4770      	bx	lr

08015a4a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015a4a:	b480      	push	{r7}
 8015a4c:	b085      	sub	sp, #20
 8015a4e:	af00      	add	r7, sp, #0
 8015a50:	6078      	str	r0, [r7, #4]
 8015a52:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	685b      	ldr	r3, [r3, #4]
 8015a58:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8015a5a:	683b      	ldr	r3, [r7, #0]
 8015a5c:	68fa      	ldr	r2, [r7, #12]
 8015a5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8015a60:	68fb      	ldr	r3, [r7, #12]
 8015a62:	689a      	ldr	r2, [r3, #8]
 8015a64:	683b      	ldr	r3, [r7, #0]
 8015a66:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8015a68:	68fb      	ldr	r3, [r7, #12]
 8015a6a:	689b      	ldr	r3, [r3, #8]
 8015a6c:	683a      	ldr	r2, [r7, #0]
 8015a6e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8015a70:	68fb      	ldr	r3, [r7, #12]
 8015a72:	683a      	ldr	r2, [r7, #0]
 8015a74:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8015a76:	683b      	ldr	r3, [r7, #0]
 8015a78:	687a      	ldr	r2, [r7, #4]
 8015a7a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015a7c:	687b      	ldr	r3, [r7, #4]
 8015a7e:	681b      	ldr	r3, [r3, #0]
 8015a80:	1c5a      	adds	r2, r3, #1
 8015a82:	687b      	ldr	r3, [r7, #4]
 8015a84:	601a      	str	r2, [r3, #0]
}
 8015a86:	bf00      	nop
 8015a88:	3714      	adds	r7, #20
 8015a8a:	46bd      	mov	sp, r7
 8015a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a90:	4770      	bx	lr

08015a92 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015a92:	b480      	push	{r7}
 8015a94:	b085      	sub	sp, #20
 8015a96:	af00      	add	r7, sp, #0
 8015a98:	6078      	str	r0, [r7, #4]
 8015a9a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8015a9c:	683b      	ldr	r3, [r7, #0]
 8015a9e:	681b      	ldr	r3, [r3, #0]
 8015aa0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8015aa2:	68bb      	ldr	r3, [r7, #8]
 8015aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015aa8:	d103      	bne.n	8015ab2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8015aaa:	687b      	ldr	r3, [r7, #4]
 8015aac:	691b      	ldr	r3, [r3, #16]
 8015aae:	60fb      	str	r3, [r7, #12]
 8015ab0:	e00c      	b.n	8015acc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8015ab2:	687b      	ldr	r3, [r7, #4]
 8015ab4:	3308      	adds	r3, #8
 8015ab6:	60fb      	str	r3, [r7, #12]
 8015ab8:	e002      	b.n	8015ac0 <vListInsert+0x2e>
 8015aba:	68fb      	ldr	r3, [r7, #12]
 8015abc:	685b      	ldr	r3, [r3, #4]
 8015abe:	60fb      	str	r3, [r7, #12]
 8015ac0:	68fb      	ldr	r3, [r7, #12]
 8015ac2:	685b      	ldr	r3, [r3, #4]
 8015ac4:	681b      	ldr	r3, [r3, #0]
 8015ac6:	68ba      	ldr	r2, [r7, #8]
 8015ac8:	429a      	cmp	r2, r3
 8015aca:	d2f6      	bcs.n	8015aba <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8015acc:	68fb      	ldr	r3, [r7, #12]
 8015ace:	685a      	ldr	r2, [r3, #4]
 8015ad0:	683b      	ldr	r3, [r7, #0]
 8015ad2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8015ad4:	683b      	ldr	r3, [r7, #0]
 8015ad6:	685b      	ldr	r3, [r3, #4]
 8015ad8:	683a      	ldr	r2, [r7, #0]
 8015ada:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8015adc:	683b      	ldr	r3, [r7, #0]
 8015ade:	68fa      	ldr	r2, [r7, #12]
 8015ae0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8015ae2:	68fb      	ldr	r3, [r7, #12]
 8015ae4:	683a      	ldr	r2, [r7, #0]
 8015ae6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8015ae8:	683b      	ldr	r3, [r7, #0]
 8015aea:	687a      	ldr	r2, [r7, #4]
 8015aec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	681b      	ldr	r3, [r3, #0]
 8015af2:	1c5a      	adds	r2, r3, #1
 8015af4:	687b      	ldr	r3, [r7, #4]
 8015af6:	601a      	str	r2, [r3, #0]
}
 8015af8:	bf00      	nop
 8015afa:	3714      	adds	r7, #20
 8015afc:	46bd      	mov	sp, r7
 8015afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b02:	4770      	bx	lr

08015b04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8015b04:	b480      	push	{r7}
 8015b06:	b085      	sub	sp, #20
 8015b08:	af00      	add	r7, sp, #0
 8015b0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8015b0c:	687b      	ldr	r3, [r7, #4]
 8015b0e:	691b      	ldr	r3, [r3, #16]
 8015b10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8015b12:	687b      	ldr	r3, [r7, #4]
 8015b14:	685b      	ldr	r3, [r3, #4]
 8015b16:	687a      	ldr	r2, [r7, #4]
 8015b18:	6892      	ldr	r2, [r2, #8]
 8015b1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	689b      	ldr	r3, [r3, #8]
 8015b20:	687a      	ldr	r2, [r7, #4]
 8015b22:	6852      	ldr	r2, [r2, #4]
 8015b24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8015b26:	68fb      	ldr	r3, [r7, #12]
 8015b28:	685b      	ldr	r3, [r3, #4]
 8015b2a:	687a      	ldr	r2, [r7, #4]
 8015b2c:	429a      	cmp	r2, r3
 8015b2e:	d103      	bne.n	8015b38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	689a      	ldr	r2, [r3, #8]
 8015b34:	68fb      	ldr	r3, [r7, #12]
 8015b36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015b38:	687b      	ldr	r3, [r7, #4]
 8015b3a:	2200      	movs	r2, #0
 8015b3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8015b3e:	68fb      	ldr	r3, [r7, #12]
 8015b40:	681b      	ldr	r3, [r3, #0]
 8015b42:	1e5a      	subs	r2, r3, #1
 8015b44:	68fb      	ldr	r3, [r7, #12]
 8015b46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015b48:	68fb      	ldr	r3, [r7, #12]
 8015b4a:	681b      	ldr	r3, [r3, #0]
}
 8015b4c:	4618      	mov	r0, r3
 8015b4e:	3714      	adds	r7, #20
 8015b50:	46bd      	mov	sp, r7
 8015b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b56:	4770      	bx	lr

08015b58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015b58:	b580      	push	{r7, lr}
 8015b5a:	b084      	sub	sp, #16
 8015b5c:	af00      	add	r7, sp, #0
 8015b5e:	6078      	str	r0, [r7, #4]
 8015b60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8015b62:	687b      	ldr	r3, [r7, #4]
 8015b64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015b66:	68fb      	ldr	r3, [r7, #12]
 8015b68:	2b00      	cmp	r3, #0
 8015b6a:	d10a      	bne.n	8015b82 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8015b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b70:	f383 8811 	msr	BASEPRI, r3
 8015b74:	f3bf 8f6f 	isb	sy
 8015b78:	f3bf 8f4f 	dsb	sy
 8015b7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8015b7e:	bf00      	nop
 8015b80:	e7fe      	b.n	8015b80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8015b82:	f002 fd17 	bl	80185b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015b86:	68fb      	ldr	r3, [r7, #12]
 8015b88:	681a      	ldr	r2, [r3, #0]
 8015b8a:	68fb      	ldr	r3, [r7, #12]
 8015b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015b8e:	68f9      	ldr	r1, [r7, #12]
 8015b90:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8015b92:	fb01 f303 	mul.w	r3, r1, r3
 8015b96:	441a      	add	r2, r3
 8015b98:	68fb      	ldr	r3, [r7, #12]
 8015b9a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8015b9c:	68fb      	ldr	r3, [r7, #12]
 8015b9e:	2200      	movs	r2, #0
 8015ba0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015ba2:	68fb      	ldr	r3, [r7, #12]
 8015ba4:	681a      	ldr	r2, [r3, #0]
 8015ba6:	68fb      	ldr	r3, [r7, #12]
 8015ba8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015baa:	68fb      	ldr	r3, [r7, #12]
 8015bac:	681a      	ldr	r2, [r3, #0]
 8015bae:	68fb      	ldr	r3, [r7, #12]
 8015bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015bb2:	3b01      	subs	r3, #1
 8015bb4:	68f9      	ldr	r1, [r7, #12]
 8015bb6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8015bb8:	fb01 f303 	mul.w	r3, r1, r3
 8015bbc:	441a      	add	r2, r3
 8015bbe:	68fb      	ldr	r3, [r7, #12]
 8015bc0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8015bc2:	68fb      	ldr	r3, [r7, #12]
 8015bc4:	22ff      	movs	r2, #255	; 0xff
 8015bc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	22ff      	movs	r2, #255	; 0xff
 8015bce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8015bd2:	683b      	ldr	r3, [r7, #0]
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d114      	bne.n	8015c02 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015bd8:	68fb      	ldr	r3, [r7, #12]
 8015bda:	691b      	ldr	r3, [r3, #16]
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	d01a      	beq.n	8015c16 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015be0:	68fb      	ldr	r3, [r7, #12]
 8015be2:	3310      	adds	r3, #16
 8015be4:	4618      	mov	r0, r3
 8015be6:	f001 fcbd 	bl	8017564 <xTaskRemoveFromEventList>
 8015bea:	4603      	mov	r3, r0
 8015bec:	2b00      	cmp	r3, #0
 8015bee:	d012      	beq.n	8015c16 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8015bf0:	4b0c      	ldr	r3, [pc, #48]	; (8015c24 <xQueueGenericReset+0xcc>)
 8015bf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015bf6:	601a      	str	r2, [r3, #0]
 8015bf8:	f3bf 8f4f 	dsb	sy
 8015bfc:	f3bf 8f6f 	isb	sy
 8015c00:	e009      	b.n	8015c16 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8015c02:	68fb      	ldr	r3, [r7, #12]
 8015c04:	3310      	adds	r3, #16
 8015c06:	4618      	mov	r0, r3
 8015c08:	f7ff fef2 	bl	80159f0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8015c0c:	68fb      	ldr	r3, [r7, #12]
 8015c0e:	3324      	adds	r3, #36	; 0x24
 8015c10:	4618      	mov	r0, r3
 8015c12:	f7ff feed 	bl	80159f0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8015c16:	f002 fcfd 	bl	8018614 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8015c1a:	2301      	movs	r3, #1
}
 8015c1c:	4618      	mov	r0, r3
 8015c1e:	3710      	adds	r7, #16
 8015c20:	46bd      	mov	sp, r7
 8015c22:	bd80      	pop	{r7, pc}
 8015c24:	e000ed04 	.word	0xe000ed04

08015c28 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8015c28:	b580      	push	{r7, lr}
 8015c2a:	b08e      	sub	sp, #56	; 0x38
 8015c2c:	af02      	add	r7, sp, #8
 8015c2e:	60f8      	str	r0, [r7, #12]
 8015c30:	60b9      	str	r1, [r7, #8]
 8015c32:	607a      	str	r2, [r7, #4]
 8015c34:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015c36:	68fb      	ldr	r3, [r7, #12]
 8015c38:	2b00      	cmp	r3, #0
 8015c3a:	d10a      	bne.n	8015c52 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8015c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c40:	f383 8811 	msr	BASEPRI, r3
 8015c44:	f3bf 8f6f 	isb	sy
 8015c48:	f3bf 8f4f 	dsb	sy
 8015c4c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8015c4e:	bf00      	nop
 8015c50:	e7fe      	b.n	8015c50 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015c52:	683b      	ldr	r3, [r7, #0]
 8015c54:	2b00      	cmp	r3, #0
 8015c56:	d10a      	bne.n	8015c6e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8015c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c5c:	f383 8811 	msr	BASEPRI, r3
 8015c60:	f3bf 8f6f 	isb	sy
 8015c64:	f3bf 8f4f 	dsb	sy
 8015c68:	627b      	str	r3, [r7, #36]	; 0x24
}
 8015c6a:	bf00      	nop
 8015c6c:	e7fe      	b.n	8015c6c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	d002      	beq.n	8015c7a <xQueueGenericCreateStatic+0x52>
 8015c74:	68bb      	ldr	r3, [r7, #8]
 8015c76:	2b00      	cmp	r3, #0
 8015c78:	d001      	beq.n	8015c7e <xQueueGenericCreateStatic+0x56>
 8015c7a:	2301      	movs	r3, #1
 8015c7c:	e000      	b.n	8015c80 <xQueueGenericCreateStatic+0x58>
 8015c7e:	2300      	movs	r3, #0
 8015c80:	2b00      	cmp	r3, #0
 8015c82:	d10a      	bne.n	8015c9a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8015c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c88:	f383 8811 	msr	BASEPRI, r3
 8015c8c:	f3bf 8f6f 	isb	sy
 8015c90:	f3bf 8f4f 	dsb	sy
 8015c94:	623b      	str	r3, [r7, #32]
}
 8015c96:	bf00      	nop
 8015c98:	e7fe      	b.n	8015c98 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8015c9a:	687b      	ldr	r3, [r7, #4]
 8015c9c:	2b00      	cmp	r3, #0
 8015c9e:	d102      	bne.n	8015ca6 <xQueueGenericCreateStatic+0x7e>
 8015ca0:	68bb      	ldr	r3, [r7, #8]
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d101      	bne.n	8015caa <xQueueGenericCreateStatic+0x82>
 8015ca6:	2301      	movs	r3, #1
 8015ca8:	e000      	b.n	8015cac <xQueueGenericCreateStatic+0x84>
 8015caa:	2300      	movs	r3, #0
 8015cac:	2b00      	cmp	r3, #0
 8015cae:	d10a      	bne.n	8015cc6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8015cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015cb4:	f383 8811 	msr	BASEPRI, r3
 8015cb8:	f3bf 8f6f 	isb	sy
 8015cbc:	f3bf 8f4f 	dsb	sy
 8015cc0:	61fb      	str	r3, [r7, #28]
}
 8015cc2:	bf00      	nop
 8015cc4:	e7fe      	b.n	8015cc4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8015cc6:	2350      	movs	r3, #80	; 0x50
 8015cc8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8015cca:	697b      	ldr	r3, [r7, #20]
 8015ccc:	2b50      	cmp	r3, #80	; 0x50
 8015cce:	d00a      	beq.n	8015ce6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8015cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015cd4:	f383 8811 	msr	BASEPRI, r3
 8015cd8:	f3bf 8f6f 	isb	sy
 8015cdc:	f3bf 8f4f 	dsb	sy
 8015ce0:	61bb      	str	r3, [r7, #24]
}
 8015ce2:	bf00      	nop
 8015ce4:	e7fe      	b.n	8015ce4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8015ce6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015ce8:	683b      	ldr	r3, [r7, #0]
 8015cea:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8015cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d00d      	beq.n	8015d0e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8015cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015cf4:	2201      	movs	r2, #1
 8015cf6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015cfa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8015cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d00:	9300      	str	r3, [sp, #0]
 8015d02:	4613      	mov	r3, r2
 8015d04:	687a      	ldr	r2, [r7, #4]
 8015d06:	68b9      	ldr	r1, [r7, #8]
 8015d08:	68f8      	ldr	r0, [r7, #12]
 8015d0a:	f000 f83f 	bl	8015d8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8015d10:	4618      	mov	r0, r3
 8015d12:	3730      	adds	r7, #48	; 0x30
 8015d14:	46bd      	mov	sp, r7
 8015d16:	bd80      	pop	{r7, pc}

08015d18 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015d18:	b580      	push	{r7, lr}
 8015d1a:	b08a      	sub	sp, #40	; 0x28
 8015d1c:	af02      	add	r7, sp, #8
 8015d1e:	60f8      	str	r0, [r7, #12]
 8015d20:	60b9      	str	r1, [r7, #8]
 8015d22:	4613      	mov	r3, r2
 8015d24:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015d26:	68fb      	ldr	r3, [r7, #12]
 8015d28:	2b00      	cmp	r3, #0
 8015d2a:	d10a      	bne.n	8015d42 <xQueueGenericCreate+0x2a>
	__asm volatile
 8015d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d30:	f383 8811 	msr	BASEPRI, r3
 8015d34:	f3bf 8f6f 	isb	sy
 8015d38:	f3bf 8f4f 	dsb	sy
 8015d3c:	613b      	str	r3, [r7, #16]
}
 8015d3e:	bf00      	nop
 8015d40:	e7fe      	b.n	8015d40 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015d42:	68fb      	ldr	r3, [r7, #12]
 8015d44:	68ba      	ldr	r2, [r7, #8]
 8015d46:	fb02 f303 	mul.w	r3, r2, r3
 8015d4a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015d4c:	69fb      	ldr	r3, [r7, #28]
 8015d4e:	3350      	adds	r3, #80	; 0x50
 8015d50:	4618      	mov	r0, r3
 8015d52:	f002 fd51 	bl	80187f8 <pvPortMalloc>
 8015d56:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015d58:	69bb      	ldr	r3, [r7, #24]
 8015d5a:	2b00      	cmp	r3, #0
 8015d5c:	d011      	beq.n	8015d82 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8015d5e:	69bb      	ldr	r3, [r7, #24]
 8015d60:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015d62:	697b      	ldr	r3, [r7, #20]
 8015d64:	3350      	adds	r3, #80	; 0x50
 8015d66:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015d68:	69bb      	ldr	r3, [r7, #24]
 8015d6a:	2200      	movs	r2, #0
 8015d6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015d70:	79fa      	ldrb	r2, [r7, #7]
 8015d72:	69bb      	ldr	r3, [r7, #24]
 8015d74:	9300      	str	r3, [sp, #0]
 8015d76:	4613      	mov	r3, r2
 8015d78:	697a      	ldr	r2, [r7, #20]
 8015d7a:	68b9      	ldr	r1, [r7, #8]
 8015d7c:	68f8      	ldr	r0, [r7, #12]
 8015d7e:	f000 f805 	bl	8015d8c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015d82:	69bb      	ldr	r3, [r7, #24]
	}
 8015d84:	4618      	mov	r0, r3
 8015d86:	3720      	adds	r7, #32
 8015d88:	46bd      	mov	sp, r7
 8015d8a:	bd80      	pop	{r7, pc}

08015d8c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8015d8c:	b580      	push	{r7, lr}
 8015d8e:	b084      	sub	sp, #16
 8015d90:	af00      	add	r7, sp, #0
 8015d92:	60f8      	str	r0, [r7, #12]
 8015d94:	60b9      	str	r1, [r7, #8]
 8015d96:	607a      	str	r2, [r7, #4]
 8015d98:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8015d9a:	68bb      	ldr	r3, [r7, #8]
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d103      	bne.n	8015da8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015da0:	69bb      	ldr	r3, [r7, #24]
 8015da2:	69ba      	ldr	r2, [r7, #24]
 8015da4:	601a      	str	r2, [r3, #0]
 8015da6:	e002      	b.n	8015dae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8015da8:	69bb      	ldr	r3, [r7, #24]
 8015daa:	687a      	ldr	r2, [r7, #4]
 8015dac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8015dae:	69bb      	ldr	r3, [r7, #24]
 8015db0:	68fa      	ldr	r2, [r7, #12]
 8015db2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8015db4:	69bb      	ldr	r3, [r7, #24]
 8015db6:	68ba      	ldr	r2, [r7, #8]
 8015db8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015dba:	2101      	movs	r1, #1
 8015dbc:	69b8      	ldr	r0, [r7, #24]
 8015dbe:	f7ff fecb 	bl	8015b58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8015dc2:	69bb      	ldr	r3, [r7, #24]
 8015dc4:	78fa      	ldrb	r2, [r7, #3]
 8015dc6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8015dca:	bf00      	nop
 8015dcc:	3710      	adds	r7, #16
 8015dce:	46bd      	mov	sp, r7
 8015dd0:	bd80      	pop	{r7, pc}

08015dd2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8015dd2:	b580      	push	{r7, lr}
 8015dd4:	b08a      	sub	sp, #40	; 0x28
 8015dd6:	af02      	add	r7, sp, #8
 8015dd8:	60f8      	str	r0, [r7, #12]
 8015dda:	60b9      	str	r1, [r7, #8]
 8015ddc:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8015dde:	68fb      	ldr	r3, [r7, #12]
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	d10a      	bne.n	8015dfa <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8015de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015de8:	f383 8811 	msr	BASEPRI, r3
 8015dec:	f3bf 8f6f 	isb	sy
 8015df0:	f3bf 8f4f 	dsb	sy
 8015df4:	61bb      	str	r3, [r7, #24]
}
 8015df6:	bf00      	nop
 8015df8:	e7fe      	b.n	8015df8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8015dfa:	68ba      	ldr	r2, [r7, #8]
 8015dfc:	68fb      	ldr	r3, [r7, #12]
 8015dfe:	429a      	cmp	r2, r3
 8015e00:	d90a      	bls.n	8015e18 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8015e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e06:	f383 8811 	msr	BASEPRI, r3
 8015e0a:	f3bf 8f6f 	isb	sy
 8015e0e:	f3bf 8f4f 	dsb	sy
 8015e12:	617b      	str	r3, [r7, #20]
}
 8015e14:	bf00      	nop
 8015e16:	e7fe      	b.n	8015e16 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8015e18:	2302      	movs	r3, #2
 8015e1a:	9300      	str	r3, [sp, #0]
 8015e1c:	687b      	ldr	r3, [r7, #4]
 8015e1e:	2200      	movs	r2, #0
 8015e20:	2100      	movs	r1, #0
 8015e22:	68f8      	ldr	r0, [r7, #12]
 8015e24:	f7ff ff00 	bl	8015c28 <xQueueGenericCreateStatic>
 8015e28:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8015e2a:	69fb      	ldr	r3, [r7, #28]
 8015e2c:	2b00      	cmp	r3, #0
 8015e2e:	d002      	beq.n	8015e36 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8015e30:	69fb      	ldr	r3, [r7, #28]
 8015e32:	68ba      	ldr	r2, [r7, #8]
 8015e34:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8015e36:	69fb      	ldr	r3, [r7, #28]
	}
 8015e38:	4618      	mov	r0, r3
 8015e3a:	3720      	adds	r7, #32
 8015e3c:	46bd      	mov	sp, r7
 8015e3e:	bd80      	pop	{r7, pc}

08015e40 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8015e40:	b580      	push	{r7, lr}
 8015e42:	b086      	sub	sp, #24
 8015e44:	af00      	add	r7, sp, #0
 8015e46:	6078      	str	r0, [r7, #4]
 8015e48:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8015e4a:	687b      	ldr	r3, [r7, #4]
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	d10a      	bne.n	8015e66 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8015e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e54:	f383 8811 	msr	BASEPRI, r3
 8015e58:	f3bf 8f6f 	isb	sy
 8015e5c:	f3bf 8f4f 	dsb	sy
 8015e60:	613b      	str	r3, [r7, #16]
}
 8015e62:	bf00      	nop
 8015e64:	e7fe      	b.n	8015e64 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8015e66:	683a      	ldr	r2, [r7, #0]
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	429a      	cmp	r2, r3
 8015e6c:	d90a      	bls.n	8015e84 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8015e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e72:	f383 8811 	msr	BASEPRI, r3
 8015e76:	f3bf 8f6f 	isb	sy
 8015e7a:	f3bf 8f4f 	dsb	sy
 8015e7e:	60fb      	str	r3, [r7, #12]
}
 8015e80:	bf00      	nop
 8015e82:	e7fe      	b.n	8015e82 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8015e84:	2202      	movs	r2, #2
 8015e86:	2100      	movs	r1, #0
 8015e88:	6878      	ldr	r0, [r7, #4]
 8015e8a:	f7ff ff45 	bl	8015d18 <xQueueGenericCreate>
 8015e8e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8015e90:	697b      	ldr	r3, [r7, #20]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	d002      	beq.n	8015e9c <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8015e96:	697b      	ldr	r3, [r7, #20]
 8015e98:	683a      	ldr	r2, [r7, #0]
 8015e9a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8015e9c:	697b      	ldr	r3, [r7, #20]
	}
 8015e9e:	4618      	mov	r0, r3
 8015ea0:	3718      	adds	r7, #24
 8015ea2:	46bd      	mov	sp, r7
 8015ea4:	bd80      	pop	{r7, pc}
	...

08015ea8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8015ea8:	b580      	push	{r7, lr}
 8015eaa:	b08e      	sub	sp, #56	; 0x38
 8015eac:	af00      	add	r7, sp, #0
 8015eae:	60f8      	str	r0, [r7, #12]
 8015eb0:	60b9      	str	r1, [r7, #8]
 8015eb2:	607a      	str	r2, [r7, #4]
 8015eb4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8015eb6:	2300      	movs	r3, #0
 8015eb8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8015ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d10a      	bne.n	8015eda <xQueueGenericSend+0x32>
	__asm volatile
 8015ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ec8:	f383 8811 	msr	BASEPRI, r3
 8015ecc:	f3bf 8f6f 	isb	sy
 8015ed0:	f3bf 8f4f 	dsb	sy
 8015ed4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8015ed6:	bf00      	nop
 8015ed8:	e7fe      	b.n	8015ed8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015eda:	68bb      	ldr	r3, [r7, #8]
 8015edc:	2b00      	cmp	r3, #0
 8015ede:	d103      	bne.n	8015ee8 <xQueueGenericSend+0x40>
 8015ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	d101      	bne.n	8015eec <xQueueGenericSend+0x44>
 8015ee8:	2301      	movs	r3, #1
 8015eea:	e000      	b.n	8015eee <xQueueGenericSend+0x46>
 8015eec:	2300      	movs	r3, #0
 8015eee:	2b00      	cmp	r3, #0
 8015ef0:	d10a      	bne.n	8015f08 <xQueueGenericSend+0x60>
	__asm volatile
 8015ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ef6:	f383 8811 	msr	BASEPRI, r3
 8015efa:	f3bf 8f6f 	isb	sy
 8015efe:	f3bf 8f4f 	dsb	sy
 8015f02:	627b      	str	r3, [r7, #36]	; 0x24
}
 8015f04:	bf00      	nop
 8015f06:	e7fe      	b.n	8015f06 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015f08:	683b      	ldr	r3, [r7, #0]
 8015f0a:	2b02      	cmp	r3, #2
 8015f0c:	d103      	bne.n	8015f16 <xQueueGenericSend+0x6e>
 8015f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015f12:	2b01      	cmp	r3, #1
 8015f14:	d101      	bne.n	8015f1a <xQueueGenericSend+0x72>
 8015f16:	2301      	movs	r3, #1
 8015f18:	e000      	b.n	8015f1c <xQueueGenericSend+0x74>
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	d10a      	bne.n	8015f36 <xQueueGenericSend+0x8e>
	__asm volatile
 8015f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f24:	f383 8811 	msr	BASEPRI, r3
 8015f28:	f3bf 8f6f 	isb	sy
 8015f2c:	f3bf 8f4f 	dsb	sy
 8015f30:	623b      	str	r3, [r7, #32]
}
 8015f32:	bf00      	nop
 8015f34:	e7fe      	b.n	8015f34 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015f36:	f001 fce7 	bl	8017908 <xTaskGetSchedulerState>
 8015f3a:	4603      	mov	r3, r0
 8015f3c:	2b00      	cmp	r3, #0
 8015f3e:	d102      	bne.n	8015f46 <xQueueGenericSend+0x9e>
 8015f40:	687b      	ldr	r3, [r7, #4]
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	d101      	bne.n	8015f4a <xQueueGenericSend+0xa2>
 8015f46:	2301      	movs	r3, #1
 8015f48:	e000      	b.n	8015f4c <xQueueGenericSend+0xa4>
 8015f4a:	2300      	movs	r3, #0
 8015f4c:	2b00      	cmp	r3, #0
 8015f4e:	d10a      	bne.n	8015f66 <xQueueGenericSend+0xbe>
	__asm volatile
 8015f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f54:	f383 8811 	msr	BASEPRI, r3
 8015f58:	f3bf 8f6f 	isb	sy
 8015f5c:	f3bf 8f4f 	dsb	sy
 8015f60:	61fb      	str	r3, [r7, #28]
}
 8015f62:	bf00      	nop
 8015f64:	e7fe      	b.n	8015f64 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015f66:	f002 fb25 	bl	80185b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015f72:	429a      	cmp	r2, r3
 8015f74:	d302      	bcc.n	8015f7c <xQueueGenericSend+0xd4>
 8015f76:	683b      	ldr	r3, [r7, #0]
 8015f78:	2b02      	cmp	r3, #2
 8015f7a:	d129      	bne.n	8015fd0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015f7c:	683a      	ldr	r2, [r7, #0]
 8015f7e:	68b9      	ldr	r1, [r7, #8]
 8015f80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015f82:	f000 fc5e 	bl	8016842 <prvCopyDataToQueue>
 8015f86:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d010      	beq.n	8015fb2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015f90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015f92:	3324      	adds	r3, #36	; 0x24
 8015f94:	4618      	mov	r0, r3
 8015f96:	f001 fae5 	bl	8017564 <xTaskRemoveFromEventList>
 8015f9a:	4603      	mov	r3, r0
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d013      	beq.n	8015fc8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8015fa0:	4b3f      	ldr	r3, [pc, #252]	; (80160a0 <xQueueGenericSend+0x1f8>)
 8015fa2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015fa6:	601a      	str	r2, [r3, #0]
 8015fa8:	f3bf 8f4f 	dsb	sy
 8015fac:	f3bf 8f6f 	isb	sy
 8015fb0:	e00a      	b.n	8015fc8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8015fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	d007      	beq.n	8015fc8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8015fb8:	4b39      	ldr	r3, [pc, #228]	; (80160a0 <xQueueGenericSend+0x1f8>)
 8015fba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015fbe:	601a      	str	r2, [r3, #0]
 8015fc0:	f3bf 8f4f 	dsb	sy
 8015fc4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8015fc8:	f002 fb24 	bl	8018614 <vPortExitCritical>
				return pdPASS;
 8015fcc:	2301      	movs	r3, #1
 8015fce:	e063      	b.n	8016098 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015fd0:	687b      	ldr	r3, [r7, #4]
 8015fd2:	2b00      	cmp	r3, #0
 8015fd4:	d103      	bne.n	8015fde <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015fd6:	f002 fb1d 	bl	8018614 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8015fda:	2300      	movs	r3, #0
 8015fdc:	e05c      	b.n	8016098 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015fde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015fe0:	2b00      	cmp	r3, #0
 8015fe2:	d106      	bne.n	8015ff2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015fe4:	f107 0314 	add.w	r3, r7, #20
 8015fe8:	4618      	mov	r0, r3
 8015fea:	f001 fb1f 	bl	801762c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015fee:	2301      	movs	r3, #1
 8015ff0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015ff2:	f002 fb0f 	bl	8018614 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015ff6:	f001 f88b 	bl	8017110 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015ffa:	f002 fadb 	bl	80185b4 <vPortEnterCritical>
 8015ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016000:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016004:	b25b      	sxtb	r3, r3
 8016006:	f1b3 3fff 	cmp.w	r3, #4294967295
 801600a:	d103      	bne.n	8016014 <xQueueGenericSend+0x16c>
 801600c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801600e:	2200      	movs	r2, #0
 8016010:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016016:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801601a:	b25b      	sxtb	r3, r3
 801601c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016020:	d103      	bne.n	801602a <xQueueGenericSend+0x182>
 8016022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016024:	2200      	movs	r2, #0
 8016026:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801602a:	f002 faf3 	bl	8018614 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801602e:	1d3a      	adds	r2, r7, #4
 8016030:	f107 0314 	add.w	r3, r7, #20
 8016034:	4611      	mov	r1, r2
 8016036:	4618      	mov	r0, r3
 8016038:	f001 fb0e 	bl	8017658 <xTaskCheckForTimeOut>
 801603c:	4603      	mov	r3, r0
 801603e:	2b00      	cmp	r3, #0
 8016040:	d124      	bne.n	801608c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8016042:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016044:	f000 fcf5 	bl	8016a32 <prvIsQueueFull>
 8016048:	4603      	mov	r3, r0
 801604a:	2b00      	cmp	r3, #0
 801604c:	d018      	beq.n	8016080 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801604e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016050:	3310      	adds	r3, #16
 8016052:	687a      	ldr	r2, [r7, #4]
 8016054:	4611      	mov	r1, r2
 8016056:	4618      	mov	r0, r3
 8016058:	f001 fa34 	bl	80174c4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801605c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801605e:	f000 fc80 	bl	8016962 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8016062:	f001 f863 	bl	801712c <xTaskResumeAll>
 8016066:	4603      	mov	r3, r0
 8016068:	2b00      	cmp	r3, #0
 801606a:	f47f af7c 	bne.w	8015f66 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 801606e:	4b0c      	ldr	r3, [pc, #48]	; (80160a0 <xQueueGenericSend+0x1f8>)
 8016070:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016074:	601a      	str	r2, [r3, #0]
 8016076:	f3bf 8f4f 	dsb	sy
 801607a:	f3bf 8f6f 	isb	sy
 801607e:	e772      	b.n	8015f66 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8016080:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016082:	f000 fc6e 	bl	8016962 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016086:	f001 f851 	bl	801712c <xTaskResumeAll>
 801608a:	e76c      	b.n	8015f66 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801608c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801608e:	f000 fc68 	bl	8016962 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016092:	f001 f84b 	bl	801712c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8016096:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8016098:	4618      	mov	r0, r3
 801609a:	3738      	adds	r7, #56	; 0x38
 801609c:	46bd      	mov	sp, r7
 801609e:	bd80      	pop	{r7, pc}
 80160a0:	e000ed04 	.word	0xe000ed04

080160a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80160a4:	b580      	push	{r7, lr}
 80160a6:	b090      	sub	sp, #64	; 0x40
 80160a8:	af00      	add	r7, sp, #0
 80160aa:	60f8      	str	r0, [r7, #12]
 80160ac:	60b9      	str	r1, [r7, #8]
 80160ae:	607a      	str	r2, [r7, #4]
 80160b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80160b2:	68fb      	ldr	r3, [r7, #12]
 80160b4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80160b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80160b8:	2b00      	cmp	r3, #0
 80160ba:	d10a      	bne.n	80160d2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80160bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80160c0:	f383 8811 	msr	BASEPRI, r3
 80160c4:	f3bf 8f6f 	isb	sy
 80160c8:	f3bf 8f4f 	dsb	sy
 80160cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80160ce:	bf00      	nop
 80160d0:	e7fe      	b.n	80160d0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80160d2:	68bb      	ldr	r3, [r7, #8]
 80160d4:	2b00      	cmp	r3, #0
 80160d6:	d103      	bne.n	80160e0 <xQueueGenericSendFromISR+0x3c>
 80160d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80160da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d101      	bne.n	80160e4 <xQueueGenericSendFromISR+0x40>
 80160e0:	2301      	movs	r3, #1
 80160e2:	e000      	b.n	80160e6 <xQueueGenericSendFromISR+0x42>
 80160e4:	2300      	movs	r3, #0
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	d10a      	bne.n	8016100 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80160ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80160ee:	f383 8811 	msr	BASEPRI, r3
 80160f2:	f3bf 8f6f 	isb	sy
 80160f6:	f3bf 8f4f 	dsb	sy
 80160fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80160fc:	bf00      	nop
 80160fe:	e7fe      	b.n	80160fe <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8016100:	683b      	ldr	r3, [r7, #0]
 8016102:	2b02      	cmp	r3, #2
 8016104:	d103      	bne.n	801610e <xQueueGenericSendFromISR+0x6a>
 8016106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801610a:	2b01      	cmp	r3, #1
 801610c:	d101      	bne.n	8016112 <xQueueGenericSendFromISR+0x6e>
 801610e:	2301      	movs	r3, #1
 8016110:	e000      	b.n	8016114 <xQueueGenericSendFromISR+0x70>
 8016112:	2300      	movs	r3, #0
 8016114:	2b00      	cmp	r3, #0
 8016116:	d10a      	bne.n	801612e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8016118:	f04f 0350 	mov.w	r3, #80	; 0x50
 801611c:	f383 8811 	msr	BASEPRI, r3
 8016120:	f3bf 8f6f 	isb	sy
 8016124:	f3bf 8f4f 	dsb	sy
 8016128:	623b      	str	r3, [r7, #32]
}
 801612a:	bf00      	nop
 801612c:	e7fe      	b.n	801612c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801612e:	f002 fb23 	bl	8018778 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8016132:	f3ef 8211 	mrs	r2, BASEPRI
 8016136:	f04f 0350 	mov.w	r3, #80	; 0x50
 801613a:	f383 8811 	msr	BASEPRI, r3
 801613e:	f3bf 8f6f 	isb	sy
 8016142:	f3bf 8f4f 	dsb	sy
 8016146:	61fa      	str	r2, [r7, #28]
 8016148:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 801614a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801614c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801614e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016150:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016156:	429a      	cmp	r2, r3
 8016158:	d302      	bcc.n	8016160 <xQueueGenericSendFromISR+0xbc>
 801615a:	683b      	ldr	r3, [r7, #0]
 801615c:	2b02      	cmp	r3, #2
 801615e:	d12f      	bne.n	80161c0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016162:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016166:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801616a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801616c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801616e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016170:	683a      	ldr	r2, [r7, #0]
 8016172:	68b9      	ldr	r1, [r7, #8]
 8016174:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016176:	f000 fb64 	bl	8016842 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801617a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 801617e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016182:	d112      	bne.n	80161aa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016188:	2b00      	cmp	r3, #0
 801618a:	d016      	beq.n	80161ba <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801618c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801618e:	3324      	adds	r3, #36	; 0x24
 8016190:	4618      	mov	r0, r3
 8016192:	f001 f9e7 	bl	8017564 <xTaskRemoveFromEventList>
 8016196:	4603      	mov	r3, r0
 8016198:	2b00      	cmp	r3, #0
 801619a:	d00e      	beq.n	80161ba <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	2b00      	cmp	r3, #0
 80161a0:	d00b      	beq.n	80161ba <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	2201      	movs	r2, #1
 80161a6:	601a      	str	r2, [r3, #0]
 80161a8:	e007      	b.n	80161ba <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80161aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80161ae:	3301      	adds	r3, #1
 80161b0:	b2db      	uxtb	r3, r3
 80161b2:	b25a      	sxtb	r2, r3
 80161b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80161b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80161ba:	2301      	movs	r3, #1
 80161bc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80161be:	e001      	b.n	80161c4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80161c0:	2300      	movs	r3, #0
 80161c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80161c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80161c6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80161c8:	697b      	ldr	r3, [r7, #20]
 80161ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80161ce:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80161d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80161d2:	4618      	mov	r0, r3
 80161d4:	3740      	adds	r7, #64	; 0x40
 80161d6:	46bd      	mov	sp, r7
 80161d8:	bd80      	pop	{r7, pc}

080161da <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80161da:	b580      	push	{r7, lr}
 80161dc:	b08e      	sub	sp, #56	; 0x38
 80161de:	af00      	add	r7, sp, #0
 80161e0:	6078      	str	r0, [r7, #4]
 80161e2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80161e4:	687b      	ldr	r3, [r7, #4]
 80161e6:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80161e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80161ea:	2b00      	cmp	r3, #0
 80161ec:	d10a      	bne.n	8016204 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80161ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80161f2:	f383 8811 	msr	BASEPRI, r3
 80161f6:	f3bf 8f6f 	isb	sy
 80161fa:	f3bf 8f4f 	dsb	sy
 80161fe:	623b      	str	r3, [r7, #32]
}
 8016200:	bf00      	nop
 8016202:	e7fe      	b.n	8016202 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8016204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016208:	2b00      	cmp	r3, #0
 801620a:	d00a      	beq.n	8016222 <xQueueGiveFromISR+0x48>
	__asm volatile
 801620c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016210:	f383 8811 	msr	BASEPRI, r3
 8016214:	f3bf 8f6f 	isb	sy
 8016218:	f3bf 8f4f 	dsb	sy
 801621c:	61fb      	str	r3, [r7, #28]
}
 801621e:	bf00      	nop
 8016220:	e7fe      	b.n	8016220 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8016222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016224:	681b      	ldr	r3, [r3, #0]
 8016226:	2b00      	cmp	r3, #0
 8016228:	d103      	bne.n	8016232 <xQueueGiveFromISR+0x58>
 801622a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801622c:	689b      	ldr	r3, [r3, #8]
 801622e:	2b00      	cmp	r3, #0
 8016230:	d101      	bne.n	8016236 <xQueueGiveFromISR+0x5c>
 8016232:	2301      	movs	r3, #1
 8016234:	e000      	b.n	8016238 <xQueueGiveFromISR+0x5e>
 8016236:	2300      	movs	r3, #0
 8016238:	2b00      	cmp	r3, #0
 801623a:	d10a      	bne.n	8016252 <xQueueGiveFromISR+0x78>
	__asm volatile
 801623c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016240:	f383 8811 	msr	BASEPRI, r3
 8016244:	f3bf 8f6f 	isb	sy
 8016248:	f3bf 8f4f 	dsb	sy
 801624c:	61bb      	str	r3, [r7, #24]
}
 801624e:	bf00      	nop
 8016250:	e7fe      	b.n	8016250 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016252:	f002 fa91 	bl	8018778 <vPortValidateInterruptPriority>
	__asm volatile
 8016256:	f3ef 8211 	mrs	r2, BASEPRI
 801625a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801625e:	f383 8811 	msr	BASEPRI, r3
 8016262:	f3bf 8f6f 	isb	sy
 8016266:	f3bf 8f4f 	dsb	sy
 801626a:	617a      	str	r2, [r7, #20]
 801626c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801626e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016270:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016276:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8016278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801627a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801627c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801627e:	429a      	cmp	r2, r3
 8016280:	d22b      	bcs.n	80162da <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016284:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016288:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801628c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801628e:	1c5a      	adds	r2, r3, #1
 8016290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016292:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016294:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016298:	f1b3 3fff 	cmp.w	r3, #4294967295
 801629c:	d112      	bne.n	80162c4 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801629e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80162a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80162a2:	2b00      	cmp	r3, #0
 80162a4:	d016      	beq.n	80162d4 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80162a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80162a8:	3324      	adds	r3, #36	; 0x24
 80162aa:	4618      	mov	r0, r3
 80162ac:	f001 f95a 	bl	8017564 <xTaskRemoveFromEventList>
 80162b0:	4603      	mov	r3, r0
 80162b2:	2b00      	cmp	r3, #0
 80162b4:	d00e      	beq.n	80162d4 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80162b6:	683b      	ldr	r3, [r7, #0]
 80162b8:	2b00      	cmp	r3, #0
 80162ba:	d00b      	beq.n	80162d4 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80162bc:	683b      	ldr	r3, [r7, #0]
 80162be:	2201      	movs	r2, #1
 80162c0:	601a      	str	r2, [r3, #0]
 80162c2:	e007      	b.n	80162d4 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80162c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80162c8:	3301      	adds	r3, #1
 80162ca:	b2db      	uxtb	r3, r3
 80162cc:	b25a      	sxtb	r2, r3
 80162ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80162d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80162d4:	2301      	movs	r3, #1
 80162d6:	637b      	str	r3, [r7, #52]	; 0x34
 80162d8:	e001      	b.n	80162de <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80162da:	2300      	movs	r3, #0
 80162dc:	637b      	str	r3, [r7, #52]	; 0x34
 80162de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80162e0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80162e2:	68fb      	ldr	r3, [r7, #12]
 80162e4:	f383 8811 	msr	BASEPRI, r3
}
 80162e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80162ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80162ec:	4618      	mov	r0, r3
 80162ee:	3738      	adds	r7, #56	; 0x38
 80162f0:	46bd      	mov	sp, r7
 80162f2:	bd80      	pop	{r7, pc}

080162f4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80162f4:	b580      	push	{r7, lr}
 80162f6:	b08c      	sub	sp, #48	; 0x30
 80162f8:	af00      	add	r7, sp, #0
 80162fa:	60f8      	str	r0, [r7, #12]
 80162fc:	60b9      	str	r1, [r7, #8]
 80162fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8016300:	2300      	movs	r3, #0
 8016302:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016304:	68fb      	ldr	r3, [r7, #12]
 8016306:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801630a:	2b00      	cmp	r3, #0
 801630c:	d10a      	bne.n	8016324 <xQueueReceive+0x30>
	__asm volatile
 801630e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016312:	f383 8811 	msr	BASEPRI, r3
 8016316:	f3bf 8f6f 	isb	sy
 801631a:	f3bf 8f4f 	dsb	sy
 801631e:	623b      	str	r3, [r7, #32]
}
 8016320:	bf00      	nop
 8016322:	e7fe      	b.n	8016322 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016324:	68bb      	ldr	r3, [r7, #8]
 8016326:	2b00      	cmp	r3, #0
 8016328:	d103      	bne.n	8016332 <xQueueReceive+0x3e>
 801632a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801632c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801632e:	2b00      	cmp	r3, #0
 8016330:	d101      	bne.n	8016336 <xQueueReceive+0x42>
 8016332:	2301      	movs	r3, #1
 8016334:	e000      	b.n	8016338 <xQueueReceive+0x44>
 8016336:	2300      	movs	r3, #0
 8016338:	2b00      	cmp	r3, #0
 801633a:	d10a      	bne.n	8016352 <xQueueReceive+0x5e>
	__asm volatile
 801633c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016340:	f383 8811 	msr	BASEPRI, r3
 8016344:	f3bf 8f6f 	isb	sy
 8016348:	f3bf 8f4f 	dsb	sy
 801634c:	61fb      	str	r3, [r7, #28]
}
 801634e:	bf00      	nop
 8016350:	e7fe      	b.n	8016350 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016352:	f001 fad9 	bl	8017908 <xTaskGetSchedulerState>
 8016356:	4603      	mov	r3, r0
 8016358:	2b00      	cmp	r3, #0
 801635a:	d102      	bne.n	8016362 <xQueueReceive+0x6e>
 801635c:	687b      	ldr	r3, [r7, #4]
 801635e:	2b00      	cmp	r3, #0
 8016360:	d101      	bne.n	8016366 <xQueueReceive+0x72>
 8016362:	2301      	movs	r3, #1
 8016364:	e000      	b.n	8016368 <xQueueReceive+0x74>
 8016366:	2300      	movs	r3, #0
 8016368:	2b00      	cmp	r3, #0
 801636a:	d10a      	bne.n	8016382 <xQueueReceive+0x8e>
	__asm volatile
 801636c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016370:	f383 8811 	msr	BASEPRI, r3
 8016374:	f3bf 8f6f 	isb	sy
 8016378:	f3bf 8f4f 	dsb	sy
 801637c:	61bb      	str	r3, [r7, #24]
}
 801637e:	bf00      	nop
 8016380:	e7fe      	b.n	8016380 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016382:	f002 f917 	bl	80185b4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801638a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801638c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801638e:	2b00      	cmp	r3, #0
 8016390:	d01f      	beq.n	80163d2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016392:	68b9      	ldr	r1, [r7, #8]
 8016394:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016396:	f000 fabe 	bl	8016916 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801639a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801639c:	1e5a      	subs	r2, r3, #1
 801639e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80163a0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80163a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80163a4:	691b      	ldr	r3, [r3, #16]
 80163a6:	2b00      	cmp	r3, #0
 80163a8:	d00f      	beq.n	80163ca <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80163aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80163ac:	3310      	adds	r3, #16
 80163ae:	4618      	mov	r0, r3
 80163b0:	f001 f8d8 	bl	8017564 <xTaskRemoveFromEventList>
 80163b4:	4603      	mov	r3, r0
 80163b6:	2b00      	cmp	r3, #0
 80163b8:	d007      	beq.n	80163ca <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80163ba:	4b3d      	ldr	r3, [pc, #244]	; (80164b0 <xQueueReceive+0x1bc>)
 80163bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80163c0:	601a      	str	r2, [r3, #0]
 80163c2:	f3bf 8f4f 	dsb	sy
 80163c6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80163ca:	f002 f923 	bl	8018614 <vPortExitCritical>
				return pdPASS;
 80163ce:	2301      	movs	r3, #1
 80163d0:	e069      	b.n	80164a6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	2b00      	cmp	r3, #0
 80163d6:	d103      	bne.n	80163e0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80163d8:	f002 f91c 	bl	8018614 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80163dc:	2300      	movs	r3, #0
 80163de:	e062      	b.n	80164a6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80163e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80163e2:	2b00      	cmp	r3, #0
 80163e4:	d106      	bne.n	80163f4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80163e6:	f107 0310 	add.w	r3, r7, #16
 80163ea:	4618      	mov	r0, r3
 80163ec:	f001 f91e 	bl	801762c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80163f0:	2301      	movs	r3, #1
 80163f2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80163f4:	f002 f90e 	bl	8018614 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80163f8:	f000 fe8a 	bl	8017110 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80163fc:	f002 f8da 	bl	80185b4 <vPortEnterCritical>
 8016400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016402:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016406:	b25b      	sxtb	r3, r3
 8016408:	f1b3 3fff 	cmp.w	r3, #4294967295
 801640c:	d103      	bne.n	8016416 <xQueueReceive+0x122>
 801640e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016410:	2200      	movs	r2, #0
 8016412:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016418:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801641c:	b25b      	sxtb	r3, r3
 801641e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016422:	d103      	bne.n	801642c <xQueueReceive+0x138>
 8016424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016426:	2200      	movs	r2, #0
 8016428:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801642c:	f002 f8f2 	bl	8018614 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016430:	1d3a      	adds	r2, r7, #4
 8016432:	f107 0310 	add.w	r3, r7, #16
 8016436:	4611      	mov	r1, r2
 8016438:	4618      	mov	r0, r3
 801643a:	f001 f90d 	bl	8017658 <xTaskCheckForTimeOut>
 801643e:	4603      	mov	r3, r0
 8016440:	2b00      	cmp	r3, #0
 8016442:	d123      	bne.n	801648c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016444:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016446:	f000 fade 	bl	8016a06 <prvIsQueueEmpty>
 801644a:	4603      	mov	r3, r0
 801644c:	2b00      	cmp	r3, #0
 801644e:	d017      	beq.n	8016480 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8016450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016452:	3324      	adds	r3, #36	; 0x24
 8016454:	687a      	ldr	r2, [r7, #4]
 8016456:	4611      	mov	r1, r2
 8016458:	4618      	mov	r0, r3
 801645a:	f001 f833 	bl	80174c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801645e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016460:	f000 fa7f 	bl	8016962 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016464:	f000 fe62 	bl	801712c <xTaskResumeAll>
 8016468:	4603      	mov	r3, r0
 801646a:	2b00      	cmp	r3, #0
 801646c:	d189      	bne.n	8016382 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 801646e:	4b10      	ldr	r3, [pc, #64]	; (80164b0 <xQueueReceive+0x1bc>)
 8016470:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016474:	601a      	str	r2, [r3, #0]
 8016476:	f3bf 8f4f 	dsb	sy
 801647a:	f3bf 8f6f 	isb	sy
 801647e:	e780      	b.n	8016382 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8016480:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016482:	f000 fa6e 	bl	8016962 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016486:	f000 fe51 	bl	801712c <xTaskResumeAll>
 801648a:	e77a      	b.n	8016382 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801648c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801648e:	f000 fa68 	bl	8016962 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016492:	f000 fe4b 	bl	801712c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016496:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016498:	f000 fab5 	bl	8016a06 <prvIsQueueEmpty>
 801649c:	4603      	mov	r3, r0
 801649e:	2b00      	cmp	r3, #0
 80164a0:	f43f af6f 	beq.w	8016382 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80164a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80164a6:	4618      	mov	r0, r3
 80164a8:	3730      	adds	r7, #48	; 0x30
 80164aa:	46bd      	mov	sp, r7
 80164ac:	bd80      	pop	{r7, pc}
 80164ae:	bf00      	nop
 80164b0:	e000ed04 	.word	0xe000ed04

080164b4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80164b4:	b580      	push	{r7, lr}
 80164b6:	b08e      	sub	sp, #56	; 0x38
 80164b8:	af00      	add	r7, sp, #0
 80164ba:	6078      	str	r0, [r7, #4]
 80164bc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80164be:	2300      	movs	r3, #0
 80164c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80164c2:	687b      	ldr	r3, [r7, #4]
 80164c4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80164c6:	2300      	movs	r3, #0
 80164c8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80164ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80164cc:	2b00      	cmp	r3, #0
 80164ce:	d10a      	bne.n	80164e6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80164d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164d4:	f383 8811 	msr	BASEPRI, r3
 80164d8:	f3bf 8f6f 	isb	sy
 80164dc:	f3bf 8f4f 	dsb	sy
 80164e0:	623b      	str	r3, [r7, #32]
}
 80164e2:	bf00      	nop
 80164e4:	e7fe      	b.n	80164e4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80164e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80164e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d00a      	beq.n	8016504 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80164ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164f2:	f383 8811 	msr	BASEPRI, r3
 80164f6:	f3bf 8f6f 	isb	sy
 80164fa:	f3bf 8f4f 	dsb	sy
 80164fe:	61fb      	str	r3, [r7, #28]
}
 8016500:	bf00      	nop
 8016502:	e7fe      	b.n	8016502 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016504:	f001 fa00 	bl	8017908 <xTaskGetSchedulerState>
 8016508:	4603      	mov	r3, r0
 801650a:	2b00      	cmp	r3, #0
 801650c:	d102      	bne.n	8016514 <xQueueSemaphoreTake+0x60>
 801650e:	683b      	ldr	r3, [r7, #0]
 8016510:	2b00      	cmp	r3, #0
 8016512:	d101      	bne.n	8016518 <xQueueSemaphoreTake+0x64>
 8016514:	2301      	movs	r3, #1
 8016516:	e000      	b.n	801651a <xQueueSemaphoreTake+0x66>
 8016518:	2300      	movs	r3, #0
 801651a:	2b00      	cmp	r3, #0
 801651c:	d10a      	bne.n	8016534 <xQueueSemaphoreTake+0x80>
	__asm volatile
 801651e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016522:	f383 8811 	msr	BASEPRI, r3
 8016526:	f3bf 8f6f 	isb	sy
 801652a:	f3bf 8f4f 	dsb	sy
 801652e:	61bb      	str	r3, [r7, #24]
}
 8016530:	bf00      	nop
 8016532:	e7fe      	b.n	8016532 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016534:	f002 f83e 	bl	80185b4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8016538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801653a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801653c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801653e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016540:	2b00      	cmp	r3, #0
 8016542:	d024      	beq.n	801658e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8016544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016546:	1e5a      	subs	r2, r3, #1
 8016548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801654a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801654c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801654e:	681b      	ldr	r3, [r3, #0]
 8016550:	2b00      	cmp	r3, #0
 8016552:	d104      	bne.n	801655e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8016554:	f001 fb4e 	bl	8017bf4 <pvTaskIncrementMutexHeldCount>
 8016558:	4602      	mov	r2, r0
 801655a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801655c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801655e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016560:	691b      	ldr	r3, [r3, #16]
 8016562:	2b00      	cmp	r3, #0
 8016564:	d00f      	beq.n	8016586 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016568:	3310      	adds	r3, #16
 801656a:	4618      	mov	r0, r3
 801656c:	f000 fffa 	bl	8017564 <xTaskRemoveFromEventList>
 8016570:	4603      	mov	r3, r0
 8016572:	2b00      	cmp	r3, #0
 8016574:	d007      	beq.n	8016586 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016576:	4b54      	ldr	r3, [pc, #336]	; (80166c8 <xQueueSemaphoreTake+0x214>)
 8016578:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801657c:	601a      	str	r2, [r3, #0]
 801657e:	f3bf 8f4f 	dsb	sy
 8016582:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016586:	f002 f845 	bl	8018614 <vPortExitCritical>
				return pdPASS;
 801658a:	2301      	movs	r3, #1
 801658c:	e097      	b.n	80166be <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801658e:	683b      	ldr	r3, [r7, #0]
 8016590:	2b00      	cmp	r3, #0
 8016592:	d111      	bne.n	80165b8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8016594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016596:	2b00      	cmp	r3, #0
 8016598:	d00a      	beq.n	80165b0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 801659a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801659e:	f383 8811 	msr	BASEPRI, r3
 80165a2:	f3bf 8f6f 	isb	sy
 80165a6:	f3bf 8f4f 	dsb	sy
 80165aa:	617b      	str	r3, [r7, #20]
}
 80165ac:	bf00      	nop
 80165ae:	e7fe      	b.n	80165ae <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80165b0:	f002 f830 	bl	8018614 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80165b4:	2300      	movs	r3, #0
 80165b6:	e082      	b.n	80166be <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80165b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80165ba:	2b00      	cmp	r3, #0
 80165bc:	d106      	bne.n	80165cc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80165be:	f107 030c 	add.w	r3, r7, #12
 80165c2:	4618      	mov	r0, r3
 80165c4:	f001 f832 	bl	801762c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80165c8:	2301      	movs	r3, #1
 80165ca:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80165cc:	f002 f822 	bl	8018614 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80165d0:	f000 fd9e 	bl	8017110 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80165d4:	f001 ffee 	bl	80185b4 <vPortEnterCritical>
 80165d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80165da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80165de:	b25b      	sxtb	r3, r3
 80165e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80165e4:	d103      	bne.n	80165ee <xQueueSemaphoreTake+0x13a>
 80165e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80165e8:	2200      	movs	r2, #0
 80165ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80165ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80165f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80165f4:	b25b      	sxtb	r3, r3
 80165f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80165fa:	d103      	bne.n	8016604 <xQueueSemaphoreTake+0x150>
 80165fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80165fe:	2200      	movs	r2, #0
 8016600:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016604:	f002 f806 	bl	8018614 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016608:	463a      	mov	r2, r7
 801660a:	f107 030c 	add.w	r3, r7, #12
 801660e:	4611      	mov	r1, r2
 8016610:	4618      	mov	r0, r3
 8016612:	f001 f821 	bl	8017658 <xTaskCheckForTimeOut>
 8016616:	4603      	mov	r3, r0
 8016618:	2b00      	cmp	r3, #0
 801661a:	d132      	bne.n	8016682 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801661c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801661e:	f000 f9f2 	bl	8016a06 <prvIsQueueEmpty>
 8016622:	4603      	mov	r3, r0
 8016624:	2b00      	cmp	r3, #0
 8016626:	d026      	beq.n	8016676 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801662a:	681b      	ldr	r3, [r3, #0]
 801662c:	2b00      	cmp	r3, #0
 801662e:	d109      	bne.n	8016644 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8016630:	f001 ffc0 	bl	80185b4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8016634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016636:	689b      	ldr	r3, [r3, #8]
 8016638:	4618      	mov	r0, r3
 801663a:	f001 f983 	bl	8017944 <xTaskPriorityInherit>
 801663e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8016640:	f001 ffe8 	bl	8018614 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8016644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016646:	3324      	adds	r3, #36	; 0x24
 8016648:	683a      	ldr	r2, [r7, #0]
 801664a:	4611      	mov	r1, r2
 801664c:	4618      	mov	r0, r3
 801664e:	f000 ff39 	bl	80174c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016652:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016654:	f000 f985 	bl	8016962 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016658:	f000 fd68 	bl	801712c <xTaskResumeAll>
 801665c:	4603      	mov	r3, r0
 801665e:	2b00      	cmp	r3, #0
 8016660:	f47f af68 	bne.w	8016534 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8016664:	4b18      	ldr	r3, [pc, #96]	; (80166c8 <xQueueSemaphoreTake+0x214>)
 8016666:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801666a:	601a      	str	r2, [r3, #0]
 801666c:	f3bf 8f4f 	dsb	sy
 8016670:	f3bf 8f6f 	isb	sy
 8016674:	e75e      	b.n	8016534 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8016676:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016678:	f000 f973 	bl	8016962 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801667c:	f000 fd56 	bl	801712c <xTaskResumeAll>
 8016680:	e758      	b.n	8016534 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8016682:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016684:	f000 f96d 	bl	8016962 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016688:	f000 fd50 	bl	801712c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801668c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801668e:	f000 f9ba 	bl	8016a06 <prvIsQueueEmpty>
 8016692:	4603      	mov	r3, r0
 8016694:	2b00      	cmp	r3, #0
 8016696:	f43f af4d 	beq.w	8016534 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801669a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801669c:	2b00      	cmp	r3, #0
 801669e:	d00d      	beq.n	80166bc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80166a0:	f001 ff88 	bl	80185b4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80166a4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80166a6:	f000 f8b4 	bl	8016812 <prvGetDisinheritPriorityAfterTimeout>
 80166aa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80166ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80166ae:	689b      	ldr	r3, [r3, #8]
 80166b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80166b2:	4618      	mov	r0, r3
 80166b4:	f001 fa1c 	bl	8017af0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80166b8:	f001 ffac 	bl	8018614 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80166bc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80166be:	4618      	mov	r0, r3
 80166c0:	3738      	adds	r7, #56	; 0x38
 80166c2:	46bd      	mov	sp, r7
 80166c4:	bd80      	pop	{r7, pc}
 80166c6:	bf00      	nop
 80166c8:	e000ed04 	.word	0xe000ed04

080166cc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80166cc:	b580      	push	{r7, lr}
 80166ce:	b08e      	sub	sp, #56	; 0x38
 80166d0:	af00      	add	r7, sp, #0
 80166d2:	60f8      	str	r0, [r7, #12]
 80166d4:	60b9      	str	r1, [r7, #8]
 80166d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80166d8:	68fb      	ldr	r3, [r7, #12]
 80166da:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80166dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80166de:	2b00      	cmp	r3, #0
 80166e0:	d10a      	bne.n	80166f8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80166e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80166e6:	f383 8811 	msr	BASEPRI, r3
 80166ea:	f3bf 8f6f 	isb	sy
 80166ee:	f3bf 8f4f 	dsb	sy
 80166f2:	623b      	str	r3, [r7, #32]
}
 80166f4:	bf00      	nop
 80166f6:	e7fe      	b.n	80166f6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80166f8:	68bb      	ldr	r3, [r7, #8]
 80166fa:	2b00      	cmp	r3, #0
 80166fc:	d103      	bne.n	8016706 <xQueueReceiveFromISR+0x3a>
 80166fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016702:	2b00      	cmp	r3, #0
 8016704:	d101      	bne.n	801670a <xQueueReceiveFromISR+0x3e>
 8016706:	2301      	movs	r3, #1
 8016708:	e000      	b.n	801670c <xQueueReceiveFromISR+0x40>
 801670a:	2300      	movs	r3, #0
 801670c:	2b00      	cmp	r3, #0
 801670e:	d10a      	bne.n	8016726 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8016710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016714:	f383 8811 	msr	BASEPRI, r3
 8016718:	f3bf 8f6f 	isb	sy
 801671c:	f3bf 8f4f 	dsb	sy
 8016720:	61fb      	str	r3, [r7, #28]
}
 8016722:	bf00      	nop
 8016724:	e7fe      	b.n	8016724 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016726:	f002 f827 	bl	8018778 <vPortValidateInterruptPriority>
	__asm volatile
 801672a:	f3ef 8211 	mrs	r2, BASEPRI
 801672e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016732:	f383 8811 	msr	BASEPRI, r3
 8016736:	f3bf 8f6f 	isb	sy
 801673a:	f3bf 8f4f 	dsb	sy
 801673e:	61ba      	str	r2, [r7, #24]
 8016740:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8016742:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016744:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801674a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801674c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801674e:	2b00      	cmp	r3, #0
 8016750:	d02f      	beq.n	80167b2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8016752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016754:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016758:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 801675c:	68b9      	ldr	r1, [r7, #8]
 801675e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016760:	f000 f8d9 	bl	8016916 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016766:	1e5a      	subs	r2, r3, #1
 8016768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801676a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801676c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016770:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016774:	d112      	bne.n	801679c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016778:	691b      	ldr	r3, [r3, #16]
 801677a:	2b00      	cmp	r3, #0
 801677c:	d016      	beq.n	80167ac <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801677e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016780:	3310      	adds	r3, #16
 8016782:	4618      	mov	r0, r3
 8016784:	f000 feee 	bl	8017564 <xTaskRemoveFromEventList>
 8016788:	4603      	mov	r3, r0
 801678a:	2b00      	cmp	r3, #0
 801678c:	d00e      	beq.n	80167ac <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801678e:	687b      	ldr	r3, [r7, #4]
 8016790:	2b00      	cmp	r3, #0
 8016792:	d00b      	beq.n	80167ac <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8016794:	687b      	ldr	r3, [r7, #4]
 8016796:	2201      	movs	r2, #1
 8016798:	601a      	str	r2, [r3, #0]
 801679a:	e007      	b.n	80167ac <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801679c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80167a0:	3301      	adds	r3, #1
 80167a2:	b2db      	uxtb	r3, r3
 80167a4:	b25a      	sxtb	r2, r3
 80167a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80167ac:	2301      	movs	r3, #1
 80167ae:	637b      	str	r3, [r7, #52]	; 0x34
 80167b0:	e001      	b.n	80167b6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80167b2:	2300      	movs	r3, #0
 80167b4:	637b      	str	r3, [r7, #52]	; 0x34
 80167b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80167b8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80167ba:	693b      	ldr	r3, [r7, #16]
 80167bc:	f383 8811 	msr	BASEPRI, r3
}
 80167c0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80167c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80167c4:	4618      	mov	r0, r3
 80167c6:	3738      	adds	r7, #56	; 0x38
 80167c8:	46bd      	mov	sp, r7
 80167ca:	bd80      	pop	{r7, pc}

080167cc <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80167cc:	b580      	push	{r7, lr}
 80167ce:	b084      	sub	sp, #16
 80167d0:	af00      	add	r7, sp, #0
 80167d2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80167d4:	687b      	ldr	r3, [r7, #4]
 80167d6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80167d8:	68fb      	ldr	r3, [r7, #12]
 80167da:	2b00      	cmp	r3, #0
 80167dc:	d10a      	bne.n	80167f4 <vQueueDelete+0x28>
	__asm volatile
 80167de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80167e2:	f383 8811 	msr	BASEPRI, r3
 80167e6:	f3bf 8f6f 	isb	sy
 80167ea:	f3bf 8f4f 	dsb	sy
 80167ee:	60bb      	str	r3, [r7, #8]
}
 80167f0:	bf00      	nop
 80167f2:	e7fe      	b.n	80167f2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80167f4:	68f8      	ldr	r0, [r7, #12]
 80167f6:	f000 f95f 	bl	8016ab8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80167fa:	68fb      	ldr	r3, [r7, #12]
 80167fc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8016800:	2b00      	cmp	r3, #0
 8016802:	d102      	bne.n	801680a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8016804:	68f8      	ldr	r0, [r7, #12]
 8016806:	f002 f8c3 	bl	8018990 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801680a:	bf00      	nop
 801680c:	3710      	adds	r7, #16
 801680e:	46bd      	mov	sp, r7
 8016810:	bd80      	pop	{r7, pc}

08016812 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8016812:	b480      	push	{r7}
 8016814:	b085      	sub	sp, #20
 8016816:	af00      	add	r7, sp, #0
 8016818:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801681a:	687b      	ldr	r3, [r7, #4]
 801681c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801681e:	2b00      	cmp	r3, #0
 8016820:	d006      	beq.n	8016830 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8016822:	687b      	ldr	r3, [r7, #4]
 8016824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016826:	681b      	ldr	r3, [r3, #0]
 8016828:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 801682c:	60fb      	str	r3, [r7, #12]
 801682e:	e001      	b.n	8016834 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8016830:	2300      	movs	r3, #0
 8016832:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8016834:	68fb      	ldr	r3, [r7, #12]
	}
 8016836:	4618      	mov	r0, r3
 8016838:	3714      	adds	r7, #20
 801683a:	46bd      	mov	sp, r7
 801683c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016840:	4770      	bx	lr

08016842 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8016842:	b580      	push	{r7, lr}
 8016844:	b086      	sub	sp, #24
 8016846:	af00      	add	r7, sp, #0
 8016848:	60f8      	str	r0, [r7, #12]
 801684a:	60b9      	str	r1, [r7, #8]
 801684c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801684e:	2300      	movs	r3, #0
 8016850:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016852:	68fb      	ldr	r3, [r7, #12]
 8016854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016856:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8016858:	68fb      	ldr	r3, [r7, #12]
 801685a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801685c:	2b00      	cmp	r3, #0
 801685e:	d10d      	bne.n	801687c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016860:	68fb      	ldr	r3, [r7, #12]
 8016862:	681b      	ldr	r3, [r3, #0]
 8016864:	2b00      	cmp	r3, #0
 8016866:	d14d      	bne.n	8016904 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8016868:	68fb      	ldr	r3, [r7, #12]
 801686a:	689b      	ldr	r3, [r3, #8]
 801686c:	4618      	mov	r0, r3
 801686e:	f001 f8d1 	bl	8017a14 <xTaskPriorityDisinherit>
 8016872:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8016874:	68fb      	ldr	r3, [r7, #12]
 8016876:	2200      	movs	r2, #0
 8016878:	609a      	str	r2, [r3, #8]
 801687a:	e043      	b.n	8016904 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	2b00      	cmp	r3, #0
 8016880:	d119      	bne.n	80168b6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016882:	68fb      	ldr	r3, [r7, #12]
 8016884:	6858      	ldr	r0, [r3, #4]
 8016886:	68fb      	ldr	r3, [r7, #12]
 8016888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801688a:	461a      	mov	r2, r3
 801688c:	68b9      	ldr	r1, [r7, #8]
 801688e:	f003 ffb5 	bl	801a7fc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016892:	68fb      	ldr	r3, [r7, #12]
 8016894:	685a      	ldr	r2, [r3, #4]
 8016896:	68fb      	ldr	r3, [r7, #12]
 8016898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801689a:	441a      	add	r2, r3
 801689c:	68fb      	ldr	r3, [r7, #12]
 801689e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80168a0:	68fb      	ldr	r3, [r7, #12]
 80168a2:	685a      	ldr	r2, [r3, #4]
 80168a4:	68fb      	ldr	r3, [r7, #12]
 80168a6:	689b      	ldr	r3, [r3, #8]
 80168a8:	429a      	cmp	r2, r3
 80168aa:	d32b      	bcc.n	8016904 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80168ac:	68fb      	ldr	r3, [r7, #12]
 80168ae:	681a      	ldr	r2, [r3, #0]
 80168b0:	68fb      	ldr	r3, [r7, #12]
 80168b2:	605a      	str	r2, [r3, #4]
 80168b4:	e026      	b.n	8016904 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80168b6:	68fb      	ldr	r3, [r7, #12]
 80168b8:	68d8      	ldr	r0, [r3, #12]
 80168ba:	68fb      	ldr	r3, [r7, #12]
 80168bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80168be:	461a      	mov	r2, r3
 80168c0:	68b9      	ldr	r1, [r7, #8]
 80168c2:	f003 ff9b 	bl	801a7fc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80168c6:	68fb      	ldr	r3, [r7, #12]
 80168c8:	68da      	ldr	r2, [r3, #12]
 80168ca:	68fb      	ldr	r3, [r7, #12]
 80168cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80168ce:	425b      	negs	r3, r3
 80168d0:	441a      	add	r2, r3
 80168d2:	68fb      	ldr	r3, [r7, #12]
 80168d4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80168d6:	68fb      	ldr	r3, [r7, #12]
 80168d8:	68da      	ldr	r2, [r3, #12]
 80168da:	68fb      	ldr	r3, [r7, #12]
 80168dc:	681b      	ldr	r3, [r3, #0]
 80168de:	429a      	cmp	r2, r3
 80168e0:	d207      	bcs.n	80168f2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80168e2:	68fb      	ldr	r3, [r7, #12]
 80168e4:	689a      	ldr	r2, [r3, #8]
 80168e6:	68fb      	ldr	r3, [r7, #12]
 80168e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80168ea:	425b      	negs	r3, r3
 80168ec:	441a      	add	r2, r3
 80168ee:	68fb      	ldr	r3, [r7, #12]
 80168f0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	2b02      	cmp	r3, #2
 80168f6:	d105      	bne.n	8016904 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80168f8:	693b      	ldr	r3, [r7, #16]
 80168fa:	2b00      	cmp	r3, #0
 80168fc:	d002      	beq.n	8016904 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80168fe:	693b      	ldr	r3, [r7, #16]
 8016900:	3b01      	subs	r3, #1
 8016902:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016904:	693b      	ldr	r3, [r7, #16]
 8016906:	1c5a      	adds	r2, r3, #1
 8016908:	68fb      	ldr	r3, [r7, #12]
 801690a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 801690c:	697b      	ldr	r3, [r7, #20]
}
 801690e:	4618      	mov	r0, r3
 8016910:	3718      	adds	r7, #24
 8016912:	46bd      	mov	sp, r7
 8016914:	bd80      	pop	{r7, pc}

08016916 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8016916:	b580      	push	{r7, lr}
 8016918:	b082      	sub	sp, #8
 801691a:	af00      	add	r7, sp, #0
 801691c:	6078      	str	r0, [r7, #4]
 801691e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016924:	2b00      	cmp	r3, #0
 8016926:	d018      	beq.n	801695a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016928:	687b      	ldr	r3, [r7, #4]
 801692a:	68da      	ldr	r2, [r3, #12]
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016930:	441a      	add	r2, r3
 8016932:	687b      	ldr	r3, [r7, #4]
 8016934:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8016936:	687b      	ldr	r3, [r7, #4]
 8016938:	68da      	ldr	r2, [r3, #12]
 801693a:	687b      	ldr	r3, [r7, #4]
 801693c:	689b      	ldr	r3, [r3, #8]
 801693e:	429a      	cmp	r2, r3
 8016940:	d303      	bcc.n	801694a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	681a      	ldr	r2, [r3, #0]
 8016946:	687b      	ldr	r3, [r7, #4]
 8016948:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801694a:	687b      	ldr	r3, [r7, #4]
 801694c:	68d9      	ldr	r1, [r3, #12]
 801694e:	687b      	ldr	r3, [r7, #4]
 8016950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016952:	461a      	mov	r2, r3
 8016954:	6838      	ldr	r0, [r7, #0]
 8016956:	f003 ff51 	bl	801a7fc <memcpy>
	}
}
 801695a:	bf00      	nop
 801695c:	3708      	adds	r7, #8
 801695e:	46bd      	mov	sp, r7
 8016960:	bd80      	pop	{r7, pc}

08016962 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8016962:	b580      	push	{r7, lr}
 8016964:	b084      	sub	sp, #16
 8016966:	af00      	add	r7, sp, #0
 8016968:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801696a:	f001 fe23 	bl	80185b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801696e:	687b      	ldr	r3, [r7, #4]
 8016970:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016974:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016976:	e011      	b.n	801699c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016978:	687b      	ldr	r3, [r7, #4]
 801697a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801697c:	2b00      	cmp	r3, #0
 801697e:	d012      	beq.n	80169a6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016980:	687b      	ldr	r3, [r7, #4]
 8016982:	3324      	adds	r3, #36	; 0x24
 8016984:	4618      	mov	r0, r3
 8016986:	f000 fded 	bl	8017564 <xTaskRemoveFromEventList>
 801698a:	4603      	mov	r3, r0
 801698c:	2b00      	cmp	r3, #0
 801698e:	d001      	beq.n	8016994 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8016990:	f000 fec4 	bl	801771c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8016994:	7bfb      	ldrb	r3, [r7, #15]
 8016996:	3b01      	subs	r3, #1
 8016998:	b2db      	uxtb	r3, r3
 801699a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801699c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80169a0:	2b00      	cmp	r3, #0
 80169a2:	dce9      	bgt.n	8016978 <prvUnlockQueue+0x16>
 80169a4:	e000      	b.n	80169a8 <prvUnlockQueue+0x46>
					break;
 80169a6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	22ff      	movs	r2, #255	; 0xff
 80169ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80169b0:	f001 fe30 	bl	8018614 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80169b4:	f001 fdfe 	bl	80185b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80169b8:	687b      	ldr	r3, [r7, #4]
 80169ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80169be:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80169c0:	e011      	b.n	80169e6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80169c2:	687b      	ldr	r3, [r7, #4]
 80169c4:	691b      	ldr	r3, [r3, #16]
 80169c6:	2b00      	cmp	r3, #0
 80169c8:	d012      	beq.n	80169f0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80169ca:	687b      	ldr	r3, [r7, #4]
 80169cc:	3310      	adds	r3, #16
 80169ce:	4618      	mov	r0, r3
 80169d0:	f000 fdc8 	bl	8017564 <xTaskRemoveFromEventList>
 80169d4:	4603      	mov	r3, r0
 80169d6:	2b00      	cmp	r3, #0
 80169d8:	d001      	beq.n	80169de <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80169da:	f000 fe9f 	bl	801771c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80169de:	7bbb      	ldrb	r3, [r7, #14]
 80169e0:	3b01      	subs	r3, #1
 80169e2:	b2db      	uxtb	r3, r3
 80169e4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80169e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80169ea:	2b00      	cmp	r3, #0
 80169ec:	dce9      	bgt.n	80169c2 <prvUnlockQueue+0x60>
 80169ee:	e000      	b.n	80169f2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80169f0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80169f2:	687b      	ldr	r3, [r7, #4]
 80169f4:	22ff      	movs	r2, #255	; 0xff
 80169f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80169fa:	f001 fe0b 	bl	8018614 <vPortExitCritical>
}
 80169fe:	bf00      	nop
 8016a00:	3710      	adds	r7, #16
 8016a02:	46bd      	mov	sp, r7
 8016a04:	bd80      	pop	{r7, pc}

08016a06 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8016a06:	b580      	push	{r7, lr}
 8016a08:	b084      	sub	sp, #16
 8016a0a:	af00      	add	r7, sp, #0
 8016a0c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8016a0e:	f001 fdd1 	bl	80185b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8016a12:	687b      	ldr	r3, [r7, #4]
 8016a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d102      	bne.n	8016a20 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8016a1a:	2301      	movs	r3, #1
 8016a1c:	60fb      	str	r3, [r7, #12]
 8016a1e:	e001      	b.n	8016a24 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8016a20:	2300      	movs	r3, #0
 8016a22:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8016a24:	f001 fdf6 	bl	8018614 <vPortExitCritical>

	return xReturn;
 8016a28:	68fb      	ldr	r3, [r7, #12]
}
 8016a2a:	4618      	mov	r0, r3
 8016a2c:	3710      	adds	r7, #16
 8016a2e:	46bd      	mov	sp, r7
 8016a30:	bd80      	pop	{r7, pc}

08016a32 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8016a32:	b580      	push	{r7, lr}
 8016a34:	b084      	sub	sp, #16
 8016a36:	af00      	add	r7, sp, #0
 8016a38:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8016a3a:	f001 fdbb 	bl	80185b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8016a3e:	687b      	ldr	r3, [r7, #4]
 8016a40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8016a42:	687b      	ldr	r3, [r7, #4]
 8016a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016a46:	429a      	cmp	r2, r3
 8016a48:	d102      	bne.n	8016a50 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8016a4a:	2301      	movs	r3, #1
 8016a4c:	60fb      	str	r3, [r7, #12]
 8016a4e:	e001      	b.n	8016a54 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8016a50:	2300      	movs	r3, #0
 8016a52:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8016a54:	f001 fdde 	bl	8018614 <vPortExitCritical>

	return xReturn;
 8016a58:	68fb      	ldr	r3, [r7, #12]
}
 8016a5a:	4618      	mov	r0, r3
 8016a5c:	3710      	adds	r7, #16
 8016a5e:	46bd      	mov	sp, r7
 8016a60:	bd80      	pop	{r7, pc}
	...

08016a64 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8016a64:	b480      	push	{r7}
 8016a66:	b085      	sub	sp, #20
 8016a68:	af00      	add	r7, sp, #0
 8016a6a:	6078      	str	r0, [r7, #4]
 8016a6c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8016a6e:	2300      	movs	r3, #0
 8016a70:	60fb      	str	r3, [r7, #12]
 8016a72:	e014      	b.n	8016a9e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8016a74:	4a0f      	ldr	r2, [pc, #60]	; (8016ab4 <vQueueAddToRegistry+0x50>)
 8016a76:	68fb      	ldr	r3, [r7, #12]
 8016a78:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8016a7c:	2b00      	cmp	r3, #0
 8016a7e:	d10b      	bne.n	8016a98 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8016a80:	490c      	ldr	r1, [pc, #48]	; (8016ab4 <vQueueAddToRegistry+0x50>)
 8016a82:	68fb      	ldr	r3, [r7, #12]
 8016a84:	683a      	ldr	r2, [r7, #0]
 8016a86:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8016a8a:	4a0a      	ldr	r2, [pc, #40]	; (8016ab4 <vQueueAddToRegistry+0x50>)
 8016a8c:	68fb      	ldr	r3, [r7, #12]
 8016a8e:	00db      	lsls	r3, r3, #3
 8016a90:	4413      	add	r3, r2
 8016a92:	687a      	ldr	r2, [r7, #4]
 8016a94:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8016a96:	e006      	b.n	8016aa6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8016a98:	68fb      	ldr	r3, [r7, #12]
 8016a9a:	3301      	adds	r3, #1
 8016a9c:	60fb      	str	r3, [r7, #12]
 8016a9e:	68fb      	ldr	r3, [r7, #12]
 8016aa0:	2b07      	cmp	r3, #7
 8016aa2:	d9e7      	bls.n	8016a74 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8016aa4:	bf00      	nop
 8016aa6:	bf00      	nop
 8016aa8:	3714      	adds	r7, #20
 8016aaa:	46bd      	mov	sp, r7
 8016aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ab0:	4770      	bx	lr
 8016ab2:	bf00      	nop
 8016ab4:	20007690 	.word	0x20007690

08016ab8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8016ab8:	b480      	push	{r7}
 8016aba:	b085      	sub	sp, #20
 8016abc:	af00      	add	r7, sp, #0
 8016abe:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8016ac0:	2300      	movs	r3, #0
 8016ac2:	60fb      	str	r3, [r7, #12]
 8016ac4:	e016      	b.n	8016af4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8016ac6:	4a10      	ldr	r2, [pc, #64]	; (8016b08 <vQueueUnregisterQueue+0x50>)
 8016ac8:	68fb      	ldr	r3, [r7, #12]
 8016aca:	00db      	lsls	r3, r3, #3
 8016acc:	4413      	add	r3, r2
 8016ace:	685b      	ldr	r3, [r3, #4]
 8016ad0:	687a      	ldr	r2, [r7, #4]
 8016ad2:	429a      	cmp	r2, r3
 8016ad4:	d10b      	bne.n	8016aee <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8016ad6:	4a0c      	ldr	r2, [pc, #48]	; (8016b08 <vQueueUnregisterQueue+0x50>)
 8016ad8:	68fb      	ldr	r3, [r7, #12]
 8016ada:	2100      	movs	r1, #0
 8016adc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8016ae0:	4a09      	ldr	r2, [pc, #36]	; (8016b08 <vQueueUnregisterQueue+0x50>)
 8016ae2:	68fb      	ldr	r3, [r7, #12]
 8016ae4:	00db      	lsls	r3, r3, #3
 8016ae6:	4413      	add	r3, r2
 8016ae8:	2200      	movs	r2, #0
 8016aea:	605a      	str	r2, [r3, #4]
				break;
 8016aec:	e006      	b.n	8016afc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8016aee:	68fb      	ldr	r3, [r7, #12]
 8016af0:	3301      	adds	r3, #1
 8016af2:	60fb      	str	r3, [r7, #12]
 8016af4:	68fb      	ldr	r3, [r7, #12]
 8016af6:	2b07      	cmp	r3, #7
 8016af8:	d9e5      	bls.n	8016ac6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8016afa:	bf00      	nop
 8016afc:	bf00      	nop
 8016afe:	3714      	adds	r7, #20
 8016b00:	46bd      	mov	sp, r7
 8016b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b06:	4770      	bx	lr
 8016b08:	20007690 	.word	0x20007690

08016b0c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8016b0c:	b580      	push	{r7, lr}
 8016b0e:	b086      	sub	sp, #24
 8016b10:	af00      	add	r7, sp, #0
 8016b12:	60f8      	str	r0, [r7, #12]
 8016b14:	60b9      	str	r1, [r7, #8]
 8016b16:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8016b18:	68fb      	ldr	r3, [r7, #12]
 8016b1a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8016b1c:	f001 fd4a 	bl	80185b4 <vPortEnterCritical>
 8016b20:	697b      	ldr	r3, [r7, #20]
 8016b22:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016b26:	b25b      	sxtb	r3, r3
 8016b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b2c:	d103      	bne.n	8016b36 <vQueueWaitForMessageRestricted+0x2a>
 8016b2e:	697b      	ldr	r3, [r7, #20]
 8016b30:	2200      	movs	r2, #0
 8016b32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016b36:	697b      	ldr	r3, [r7, #20]
 8016b38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016b3c:	b25b      	sxtb	r3, r3
 8016b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b42:	d103      	bne.n	8016b4c <vQueueWaitForMessageRestricted+0x40>
 8016b44:	697b      	ldr	r3, [r7, #20]
 8016b46:	2200      	movs	r2, #0
 8016b48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016b4c:	f001 fd62 	bl	8018614 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8016b50:	697b      	ldr	r3, [r7, #20]
 8016b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	d106      	bne.n	8016b66 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8016b58:	697b      	ldr	r3, [r7, #20]
 8016b5a:	3324      	adds	r3, #36	; 0x24
 8016b5c:	687a      	ldr	r2, [r7, #4]
 8016b5e:	68b9      	ldr	r1, [r7, #8]
 8016b60:	4618      	mov	r0, r3
 8016b62:	f000 fcd3 	bl	801750c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8016b66:	6978      	ldr	r0, [r7, #20]
 8016b68:	f7ff fefb 	bl	8016962 <prvUnlockQueue>
	}
 8016b6c:	bf00      	nop
 8016b6e:	3718      	adds	r7, #24
 8016b70:	46bd      	mov	sp, r7
 8016b72:	bd80      	pop	{r7, pc}

08016b74 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8016b74:	b580      	push	{r7, lr}
 8016b76:	b08e      	sub	sp, #56	; 0x38
 8016b78:	af04      	add	r7, sp, #16
 8016b7a:	60f8      	str	r0, [r7, #12]
 8016b7c:	60b9      	str	r1, [r7, #8]
 8016b7e:	607a      	str	r2, [r7, #4]
 8016b80:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8016b82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016b84:	2b00      	cmp	r3, #0
 8016b86:	d10a      	bne.n	8016b9e <xTaskCreateStatic+0x2a>
	__asm volatile
 8016b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b8c:	f383 8811 	msr	BASEPRI, r3
 8016b90:	f3bf 8f6f 	isb	sy
 8016b94:	f3bf 8f4f 	dsb	sy
 8016b98:	623b      	str	r3, [r7, #32]
}
 8016b9a:	bf00      	nop
 8016b9c:	e7fe      	b.n	8016b9c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8016b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	d10a      	bne.n	8016bba <xTaskCreateStatic+0x46>
	__asm volatile
 8016ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016ba8:	f383 8811 	msr	BASEPRI, r3
 8016bac:	f3bf 8f6f 	isb	sy
 8016bb0:	f3bf 8f4f 	dsb	sy
 8016bb4:	61fb      	str	r3, [r7, #28]
}
 8016bb6:	bf00      	nop
 8016bb8:	e7fe      	b.n	8016bb8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8016bba:	23bc      	movs	r3, #188	; 0xbc
 8016bbc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8016bbe:	693b      	ldr	r3, [r7, #16]
 8016bc0:	2bbc      	cmp	r3, #188	; 0xbc
 8016bc2:	d00a      	beq.n	8016bda <xTaskCreateStatic+0x66>
	__asm volatile
 8016bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016bc8:	f383 8811 	msr	BASEPRI, r3
 8016bcc:	f3bf 8f6f 	isb	sy
 8016bd0:	f3bf 8f4f 	dsb	sy
 8016bd4:	61bb      	str	r3, [r7, #24]
}
 8016bd6:	bf00      	nop
 8016bd8:	e7fe      	b.n	8016bd8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8016bda:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8016bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	d01e      	beq.n	8016c20 <xTaskCreateStatic+0xac>
 8016be2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016be4:	2b00      	cmp	r3, #0
 8016be6:	d01b      	beq.n	8016c20 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8016be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016bea:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8016bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8016bf0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8016bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016bf4:	2202      	movs	r2, #2
 8016bf6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8016bfa:	2300      	movs	r3, #0
 8016bfc:	9303      	str	r3, [sp, #12]
 8016bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016c00:	9302      	str	r3, [sp, #8]
 8016c02:	f107 0314 	add.w	r3, r7, #20
 8016c06:	9301      	str	r3, [sp, #4]
 8016c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c0a:	9300      	str	r3, [sp, #0]
 8016c0c:	683b      	ldr	r3, [r7, #0]
 8016c0e:	687a      	ldr	r2, [r7, #4]
 8016c10:	68b9      	ldr	r1, [r7, #8]
 8016c12:	68f8      	ldr	r0, [r7, #12]
 8016c14:	f000 f850 	bl	8016cb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8016c18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016c1a:	f000 f8f3 	bl	8016e04 <prvAddNewTaskToReadyList>
 8016c1e:	e001      	b.n	8016c24 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8016c20:	2300      	movs	r3, #0
 8016c22:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8016c24:	697b      	ldr	r3, [r7, #20]
	}
 8016c26:	4618      	mov	r0, r3
 8016c28:	3728      	adds	r7, #40	; 0x28
 8016c2a:	46bd      	mov	sp, r7
 8016c2c:	bd80      	pop	{r7, pc}

08016c2e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8016c2e:	b580      	push	{r7, lr}
 8016c30:	b08c      	sub	sp, #48	; 0x30
 8016c32:	af04      	add	r7, sp, #16
 8016c34:	60f8      	str	r0, [r7, #12]
 8016c36:	60b9      	str	r1, [r7, #8]
 8016c38:	603b      	str	r3, [r7, #0]
 8016c3a:	4613      	mov	r3, r2
 8016c3c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8016c3e:	88fb      	ldrh	r3, [r7, #6]
 8016c40:	009b      	lsls	r3, r3, #2
 8016c42:	4618      	mov	r0, r3
 8016c44:	f001 fdd8 	bl	80187f8 <pvPortMalloc>
 8016c48:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8016c4a:	697b      	ldr	r3, [r7, #20]
 8016c4c:	2b00      	cmp	r3, #0
 8016c4e:	d00e      	beq.n	8016c6e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8016c50:	20bc      	movs	r0, #188	; 0xbc
 8016c52:	f001 fdd1 	bl	80187f8 <pvPortMalloc>
 8016c56:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8016c58:	69fb      	ldr	r3, [r7, #28]
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d003      	beq.n	8016c66 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8016c5e:	69fb      	ldr	r3, [r7, #28]
 8016c60:	697a      	ldr	r2, [r7, #20]
 8016c62:	631a      	str	r2, [r3, #48]	; 0x30
 8016c64:	e005      	b.n	8016c72 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8016c66:	6978      	ldr	r0, [r7, #20]
 8016c68:	f001 fe92 	bl	8018990 <vPortFree>
 8016c6c:	e001      	b.n	8016c72 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8016c6e:	2300      	movs	r3, #0
 8016c70:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8016c72:	69fb      	ldr	r3, [r7, #28]
 8016c74:	2b00      	cmp	r3, #0
 8016c76:	d017      	beq.n	8016ca8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8016c78:	69fb      	ldr	r3, [r7, #28]
 8016c7a:	2200      	movs	r2, #0
 8016c7c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8016c80:	88fa      	ldrh	r2, [r7, #6]
 8016c82:	2300      	movs	r3, #0
 8016c84:	9303      	str	r3, [sp, #12]
 8016c86:	69fb      	ldr	r3, [r7, #28]
 8016c88:	9302      	str	r3, [sp, #8]
 8016c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c8c:	9301      	str	r3, [sp, #4]
 8016c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016c90:	9300      	str	r3, [sp, #0]
 8016c92:	683b      	ldr	r3, [r7, #0]
 8016c94:	68b9      	ldr	r1, [r7, #8]
 8016c96:	68f8      	ldr	r0, [r7, #12]
 8016c98:	f000 f80e 	bl	8016cb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8016c9c:	69f8      	ldr	r0, [r7, #28]
 8016c9e:	f000 f8b1 	bl	8016e04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8016ca2:	2301      	movs	r3, #1
 8016ca4:	61bb      	str	r3, [r7, #24]
 8016ca6:	e002      	b.n	8016cae <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8016ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8016cac:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8016cae:	69bb      	ldr	r3, [r7, #24]
	}
 8016cb0:	4618      	mov	r0, r3
 8016cb2:	3720      	adds	r7, #32
 8016cb4:	46bd      	mov	sp, r7
 8016cb6:	bd80      	pop	{r7, pc}

08016cb8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8016cb8:	b580      	push	{r7, lr}
 8016cba:	b088      	sub	sp, #32
 8016cbc:	af00      	add	r7, sp, #0
 8016cbe:	60f8      	str	r0, [r7, #12]
 8016cc0:	60b9      	str	r1, [r7, #8]
 8016cc2:	607a      	str	r2, [r7, #4]
 8016cc4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8016cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cc8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8016cca:	687b      	ldr	r3, [r7, #4]
 8016ccc:	009b      	lsls	r3, r3, #2
 8016cce:	461a      	mov	r2, r3
 8016cd0:	21a5      	movs	r1, #165	; 0xa5
 8016cd2:	f003 fdbb 	bl	801a84c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8016cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8016cda:	687b      	ldr	r3, [r7, #4]
 8016cdc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8016ce0:	3b01      	subs	r3, #1
 8016ce2:	009b      	lsls	r3, r3, #2
 8016ce4:	4413      	add	r3, r2
 8016ce6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8016ce8:	69bb      	ldr	r3, [r7, #24]
 8016cea:	f023 0307 	bic.w	r3, r3, #7
 8016cee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8016cf0:	69bb      	ldr	r3, [r7, #24]
 8016cf2:	f003 0307 	and.w	r3, r3, #7
 8016cf6:	2b00      	cmp	r3, #0
 8016cf8:	d00a      	beq.n	8016d10 <prvInitialiseNewTask+0x58>
	__asm volatile
 8016cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016cfe:	f383 8811 	msr	BASEPRI, r3
 8016d02:	f3bf 8f6f 	isb	sy
 8016d06:	f3bf 8f4f 	dsb	sy
 8016d0a:	617b      	str	r3, [r7, #20]
}
 8016d0c:	bf00      	nop
 8016d0e:	e7fe      	b.n	8016d0e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8016d10:	68bb      	ldr	r3, [r7, #8]
 8016d12:	2b00      	cmp	r3, #0
 8016d14:	d01f      	beq.n	8016d56 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016d16:	2300      	movs	r3, #0
 8016d18:	61fb      	str	r3, [r7, #28]
 8016d1a:	e012      	b.n	8016d42 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8016d1c:	68ba      	ldr	r2, [r7, #8]
 8016d1e:	69fb      	ldr	r3, [r7, #28]
 8016d20:	4413      	add	r3, r2
 8016d22:	7819      	ldrb	r1, [r3, #0]
 8016d24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016d26:	69fb      	ldr	r3, [r7, #28]
 8016d28:	4413      	add	r3, r2
 8016d2a:	3334      	adds	r3, #52	; 0x34
 8016d2c:	460a      	mov	r2, r1
 8016d2e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8016d30:	68ba      	ldr	r2, [r7, #8]
 8016d32:	69fb      	ldr	r3, [r7, #28]
 8016d34:	4413      	add	r3, r2
 8016d36:	781b      	ldrb	r3, [r3, #0]
 8016d38:	2b00      	cmp	r3, #0
 8016d3a:	d006      	beq.n	8016d4a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016d3c:	69fb      	ldr	r3, [r7, #28]
 8016d3e:	3301      	adds	r3, #1
 8016d40:	61fb      	str	r3, [r7, #28]
 8016d42:	69fb      	ldr	r3, [r7, #28]
 8016d44:	2b0f      	cmp	r3, #15
 8016d46:	d9e9      	bls.n	8016d1c <prvInitialiseNewTask+0x64>
 8016d48:	e000      	b.n	8016d4c <prvInitialiseNewTask+0x94>
			{
				break;
 8016d4a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8016d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d4e:	2200      	movs	r2, #0
 8016d50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8016d54:	e003      	b.n	8016d5e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8016d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d58:	2200      	movs	r2, #0
 8016d5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8016d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d60:	2b37      	cmp	r3, #55	; 0x37
 8016d62:	d901      	bls.n	8016d68 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8016d64:	2337      	movs	r3, #55	; 0x37
 8016d66:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8016d68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016d6c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8016d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016d72:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8016d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d76:	2200      	movs	r2, #0
 8016d78:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8016d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d7c:	3304      	adds	r3, #4
 8016d7e:	4618      	mov	r0, r3
 8016d80:	f7fe fe56 	bl	8015a30 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8016d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d86:	3318      	adds	r3, #24
 8016d88:	4618      	mov	r0, r3
 8016d8a:	f7fe fe51 	bl	8015a30 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8016d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016d92:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016d96:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8016d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d9c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8016d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016da0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016da2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8016da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016da6:	2200      	movs	r2, #0
 8016da8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016dae:	2200      	movs	r2, #0
 8016db0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8016db4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016db6:	3354      	adds	r3, #84	; 0x54
 8016db8:	2260      	movs	r2, #96	; 0x60
 8016dba:	2100      	movs	r1, #0
 8016dbc:	4618      	mov	r0, r3
 8016dbe:	f003 fd45 	bl	801a84c <memset>
 8016dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016dc4:	4a0c      	ldr	r2, [pc, #48]	; (8016df8 <prvInitialiseNewTask+0x140>)
 8016dc6:	659a      	str	r2, [r3, #88]	; 0x58
 8016dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016dca:	4a0c      	ldr	r2, [pc, #48]	; (8016dfc <prvInitialiseNewTask+0x144>)
 8016dcc:	65da      	str	r2, [r3, #92]	; 0x5c
 8016dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016dd0:	4a0b      	ldr	r2, [pc, #44]	; (8016e00 <prvInitialiseNewTask+0x148>)
 8016dd2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8016dd4:	683a      	ldr	r2, [r7, #0]
 8016dd6:	68f9      	ldr	r1, [r7, #12]
 8016dd8:	69b8      	ldr	r0, [r7, #24]
 8016dda:	f001 fac1 	bl	8018360 <pxPortInitialiseStack>
 8016dde:	4602      	mov	r2, r0
 8016de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016de2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8016de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016de6:	2b00      	cmp	r3, #0
 8016de8:	d002      	beq.n	8016df0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8016dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016dec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8016dee:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016df0:	bf00      	nop
 8016df2:	3720      	adds	r7, #32
 8016df4:	46bd      	mov	sp, r7
 8016df6:	bd80      	pop	{r7, pc}
 8016df8:	080218a4 	.word	0x080218a4
 8016dfc:	080218c4 	.word	0x080218c4
 8016e00:	08021884 	.word	0x08021884

08016e04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8016e04:	b580      	push	{r7, lr}
 8016e06:	b082      	sub	sp, #8
 8016e08:	af00      	add	r7, sp, #0
 8016e0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8016e0c:	f001 fbd2 	bl	80185b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016e10:	4b2d      	ldr	r3, [pc, #180]	; (8016ec8 <prvAddNewTaskToReadyList+0xc4>)
 8016e12:	681b      	ldr	r3, [r3, #0]
 8016e14:	3301      	adds	r3, #1
 8016e16:	4a2c      	ldr	r2, [pc, #176]	; (8016ec8 <prvAddNewTaskToReadyList+0xc4>)
 8016e18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8016e1a:	4b2c      	ldr	r3, [pc, #176]	; (8016ecc <prvAddNewTaskToReadyList+0xc8>)
 8016e1c:	681b      	ldr	r3, [r3, #0]
 8016e1e:	2b00      	cmp	r3, #0
 8016e20:	d109      	bne.n	8016e36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8016e22:	4a2a      	ldr	r2, [pc, #168]	; (8016ecc <prvAddNewTaskToReadyList+0xc8>)
 8016e24:	687b      	ldr	r3, [r7, #4]
 8016e26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016e28:	4b27      	ldr	r3, [pc, #156]	; (8016ec8 <prvAddNewTaskToReadyList+0xc4>)
 8016e2a:	681b      	ldr	r3, [r3, #0]
 8016e2c:	2b01      	cmp	r3, #1
 8016e2e:	d110      	bne.n	8016e52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8016e30:	f000 fc98 	bl	8017764 <prvInitialiseTaskLists>
 8016e34:	e00d      	b.n	8016e52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8016e36:	4b26      	ldr	r3, [pc, #152]	; (8016ed0 <prvAddNewTaskToReadyList+0xcc>)
 8016e38:	681b      	ldr	r3, [r3, #0]
 8016e3a:	2b00      	cmp	r3, #0
 8016e3c:	d109      	bne.n	8016e52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8016e3e:	4b23      	ldr	r3, [pc, #140]	; (8016ecc <prvAddNewTaskToReadyList+0xc8>)
 8016e40:	681b      	ldr	r3, [r3, #0]
 8016e42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016e48:	429a      	cmp	r2, r3
 8016e4a:	d802      	bhi.n	8016e52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8016e4c:	4a1f      	ldr	r2, [pc, #124]	; (8016ecc <prvAddNewTaskToReadyList+0xc8>)
 8016e4e:	687b      	ldr	r3, [r7, #4]
 8016e50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8016e52:	4b20      	ldr	r3, [pc, #128]	; (8016ed4 <prvAddNewTaskToReadyList+0xd0>)
 8016e54:	681b      	ldr	r3, [r3, #0]
 8016e56:	3301      	adds	r3, #1
 8016e58:	4a1e      	ldr	r2, [pc, #120]	; (8016ed4 <prvAddNewTaskToReadyList+0xd0>)
 8016e5a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8016e5c:	4b1d      	ldr	r3, [pc, #116]	; (8016ed4 <prvAddNewTaskToReadyList+0xd0>)
 8016e5e:	681a      	ldr	r2, [r3, #0]
 8016e60:	687b      	ldr	r3, [r7, #4]
 8016e62:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8016e64:	687b      	ldr	r3, [r7, #4]
 8016e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016e68:	4b1b      	ldr	r3, [pc, #108]	; (8016ed8 <prvAddNewTaskToReadyList+0xd4>)
 8016e6a:	681b      	ldr	r3, [r3, #0]
 8016e6c:	429a      	cmp	r2, r3
 8016e6e:	d903      	bls.n	8016e78 <prvAddNewTaskToReadyList+0x74>
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016e74:	4a18      	ldr	r2, [pc, #96]	; (8016ed8 <prvAddNewTaskToReadyList+0xd4>)
 8016e76:	6013      	str	r3, [r2, #0]
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016e7c:	4613      	mov	r3, r2
 8016e7e:	009b      	lsls	r3, r3, #2
 8016e80:	4413      	add	r3, r2
 8016e82:	009b      	lsls	r3, r3, #2
 8016e84:	4a15      	ldr	r2, [pc, #84]	; (8016edc <prvAddNewTaskToReadyList+0xd8>)
 8016e86:	441a      	add	r2, r3
 8016e88:	687b      	ldr	r3, [r7, #4]
 8016e8a:	3304      	adds	r3, #4
 8016e8c:	4619      	mov	r1, r3
 8016e8e:	4610      	mov	r0, r2
 8016e90:	f7fe fddb 	bl	8015a4a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8016e94:	f001 fbbe 	bl	8018614 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8016e98:	4b0d      	ldr	r3, [pc, #52]	; (8016ed0 <prvAddNewTaskToReadyList+0xcc>)
 8016e9a:	681b      	ldr	r3, [r3, #0]
 8016e9c:	2b00      	cmp	r3, #0
 8016e9e:	d00e      	beq.n	8016ebe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8016ea0:	4b0a      	ldr	r3, [pc, #40]	; (8016ecc <prvAddNewTaskToReadyList+0xc8>)
 8016ea2:	681b      	ldr	r3, [r3, #0]
 8016ea4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016ea6:	687b      	ldr	r3, [r7, #4]
 8016ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016eaa:	429a      	cmp	r2, r3
 8016eac:	d207      	bcs.n	8016ebe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8016eae:	4b0c      	ldr	r3, [pc, #48]	; (8016ee0 <prvAddNewTaskToReadyList+0xdc>)
 8016eb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016eb4:	601a      	str	r2, [r3, #0]
 8016eb6:	f3bf 8f4f 	dsb	sy
 8016eba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016ebe:	bf00      	nop
 8016ec0:	3708      	adds	r7, #8
 8016ec2:	46bd      	mov	sp, r7
 8016ec4:	bd80      	pop	{r7, pc}
 8016ec6:	bf00      	nop
 8016ec8:	200014c8 	.word	0x200014c8
 8016ecc:	20000ff4 	.word	0x20000ff4
 8016ed0:	200014d4 	.word	0x200014d4
 8016ed4:	200014e4 	.word	0x200014e4
 8016ed8:	200014d0 	.word	0x200014d0
 8016edc:	20000ff8 	.word	0x20000ff8
 8016ee0:	e000ed04 	.word	0xe000ed04

08016ee4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8016ee4:	b580      	push	{r7, lr}
 8016ee6:	b084      	sub	sp, #16
 8016ee8:	af00      	add	r7, sp, #0
 8016eea:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8016eec:	f001 fb62 	bl	80185b4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8016ef0:	687b      	ldr	r3, [r7, #4]
 8016ef2:	2b00      	cmp	r3, #0
 8016ef4:	d102      	bne.n	8016efc <vTaskDelete+0x18>
 8016ef6:	4b2c      	ldr	r3, [pc, #176]	; (8016fa8 <vTaskDelete+0xc4>)
 8016ef8:	681b      	ldr	r3, [r3, #0]
 8016efa:	e000      	b.n	8016efe <vTaskDelete+0x1a>
 8016efc:	687b      	ldr	r3, [r7, #4]
 8016efe:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016f00:	68fb      	ldr	r3, [r7, #12]
 8016f02:	3304      	adds	r3, #4
 8016f04:	4618      	mov	r0, r3
 8016f06:	f7fe fdfd 	bl	8015b04 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8016f0a:	68fb      	ldr	r3, [r7, #12]
 8016f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016f0e:	2b00      	cmp	r3, #0
 8016f10:	d004      	beq.n	8016f1c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016f12:	68fb      	ldr	r3, [r7, #12]
 8016f14:	3318      	adds	r3, #24
 8016f16:	4618      	mov	r0, r3
 8016f18:	f7fe fdf4 	bl	8015b04 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8016f1c:	4b23      	ldr	r3, [pc, #140]	; (8016fac <vTaskDelete+0xc8>)
 8016f1e:	681b      	ldr	r3, [r3, #0]
 8016f20:	3301      	adds	r3, #1
 8016f22:	4a22      	ldr	r2, [pc, #136]	; (8016fac <vTaskDelete+0xc8>)
 8016f24:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8016f26:	4b20      	ldr	r3, [pc, #128]	; (8016fa8 <vTaskDelete+0xc4>)
 8016f28:	681b      	ldr	r3, [r3, #0]
 8016f2a:	68fa      	ldr	r2, [r7, #12]
 8016f2c:	429a      	cmp	r2, r3
 8016f2e:	d10b      	bne.n	8016f48 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8016f30:	68fb      	ldr	r3, [r7, #12]
 8016f32:	3304      	adds	r3, #4
 8016f34:	4619      	mov	r1, r3
 8016f36:	481e      	ldr	r0, [pc, #120]	; (8016fb0 <vTaskDelete+0xcc>)
 8016f38:	f7fe fd87 	bl	8015a4a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8016f3c:	4b1d      	ldr	r3, [pc, #116]	; (8016fb4 <vTaskDelete+0xd0>)
 8016f3e:	681b      	ldr	r3, [r3, #0]
 8016f40:	3301      	adds	r3, #1
 8016f42:	4a1c      	ldr	r2, [pc, #112]	; (8016fb4 <vTaskDelete+0xd0>)
 8016f44:	6013      	str	r3, [r2, #0]
 8016f46:	e009      	b.n	8016f5c <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8016f48:	4b1b      	ldr	r3, [pc, #108]	; (8016fb8 <vTaskDelete+0xd4>)
 8016f4a:	681b      	ldr	r3, [r3, #0]
 8016f4c:	3b01      	subs	r3, #1
 8016f4e:	4a1a      	ldr	r2, [pc, #104]	; (8016fb8 <vTaskDelete+0xd4>)
 8016f50:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8016f52:	68f8      	ldr	r0, [r7, #12]
 8016f54:	f000 fc74 	bl	8017840 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8016f58:	f000 fca6 	bl	80178a8 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8016f5c:	f001 fb5a 	bl	8018614 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8016f60:	4b16      	ldr	r3, [pc, #88]	; (8016fbc <vTaskDelete+0xd8>)
 8016f62:	681b      	ldr	r3, [r3, #0]
 8016f64:	2b00      	cmp	r3, #0
 8016f66:	d01b      	beq.n	8016fa0 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8016f68:	4b0f      	ldr	r3, [pc, #60]	; (8016fa8 <vTaskDelete+0xc4>)
 8016f6a:	681b      	ldr	r3, [r3, #0]
 8016f6c:	68fa      	ldr	r2, [r7, #12]
 8016f6e:	429a      	cmp	r2, r3
 8016f70:	d116      	bne.n	8016fa0 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8016f72:	4b13      	ldr	r3, [pc, #76]	; (8016fc0 <vTaskDelete+0xdc>)
 8016f74:	681b      	ldr	r3, [r3, #0]
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d00a      	beq.n	8016f90 <vTaskDelete+0xac>
	__asm volatile
 8016f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f7e:	f383 8811 	msr	BASEPRI, r3
 8016f82:	f3bf 8f6f 	isb	sy
 8016f86:	f3bf 8f4f 	dsb	sy
 8016f8a:	60bb      	str	r3, [r7, #8]
}
 8016f8c:	bf00      	nop
 8016f8e:	e7fe      	b.n	8016f8e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8016f90:	4b0c      	ldr	r3, [pc, #48]	; (8016fc4 <vTaskDelete+0xe0>)
 8016f92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016f96:	601a      	str	r2, [r3, #0]
 8016f98:	f3bf 8f4f 	dsb	sy
 8016f9c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8016fa0:	bf00      	nop
 8016fa2:	3710      	adds	r7, #16
 8016fa4:	46bd      	mov	sp, r7
 8016fa6:	bd80      	pop	{r7, pc}
 8016fa8:	20000ff4 	.word	0x20000ff4
 8016fac:	200014e4 	.word	0x200014e4
 8016fb0:	2000149c 	.word	0x2000149c
 8016fb4:	200014b0 	.word	0x200014b0
 8016fb8:	200014c8 	.word	0x200014c8
 8016fbc:	200014d4 	.word	0x200014d4
 8016fc0:	200014f0 	.word	0x200014f0
 8016fc4:	e000ed04 	.word	0xe000ed04

08016fc8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8016fc8:	b580      	push	{r7, lr}
 8016fca:	b084      	sub	sp, #16
 8016fcc:	af00      	add	r7, sp, #0
 8016fce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016fd0:	2300      	movs	r3, #0
 8016fd2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016fd4:	687b      	ldr	r3, [r7, #4]
 8016fd6:	2b00      	cmp	r3, #0
 8016fd8:	d017      	beq.n	801700a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8016fda:	4b13      	ldr	r3, [pc, #76]	; (8017028 <vTaskDelay+0x60>)
 8016fdc:	681b      	ldr	r3, [r3, #0]
 8016fde:	2b00      	cmp	r3, #0
 8016fe0:	d00a      	beq.n	8016ff8 <vTaskDelay+0x30>
	__asm volatile
 8016fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016fe6:	f383 8811 	msr	BASEPRI, r3
 8016fea:	f3bf 8f6f 	isb	sy
 8016fee:	f3bf 8f4f 	dsb	sy
 8016ff2:	60bb      	str	r3, [r7, #8]
}
 8016ff4:	bf00      	nop
 8016ff6:	e7fe      	b.n	8016ff6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8016ff8:	f000 f88a 	bl	8017110 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8016ffc:	2100      	movs	r1, #0
 8016ffe:	6878      	ldr	r0, [r7, #4]
 8017000:	f000 fe0c 	bl	8017c1c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8017004:	f000 f892 	bl	801712c <xTaskResumeAll>
 8017008:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801700a:	68fb      	ldr	r3, [r7, #12]
 801700c:	2b00      	cmp	r3, #0
 801700e:	d107      	bne.n	8017020 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8017010:	4b06      	ldr	r3, [pc, #24]	; (801702c <vTaskDelay+0x64>)
 8017012:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017016:	601a      	str	r2, [r3, #0]
 8017018:	f3bf 8f4f 	dsb	sy
 801701c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017020:	bf00      	nop
 8017022:	3710      	adds	r7, #16
 8017024:	46bd      	mov	sp, r7
 8017026:	bd80      	pop	{r7, pc}
 8017028:	200014f0 	.word	0x200014f0
 801702c:	e000ed04 	.word	0xe000ed04

08017030 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8017030:	b580      	push	{r7, lr}
 8017032:	b08a      	sub	sp, #40	; 0x28
 8017034:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8017036:	2300      	movs	r3, #0
 8017038:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801703a:	2300      	movs	r3, #0
 801703c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801703e:	463a      	mov	r2, r7
 8017040:	1d39      	adds	r1, r7, #4
 8017042:	f107 0308 	add.w	r3, r7, #8
 8017046:	4618      	mov	r0, r3
 8017048:	f7fe fc9e 	bl	8015988 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801704c:	6839      	ldr	r1, [r7, #0]
 801704e:	687b      	ldr	r3, [r7, #4]
 8017050:	68ba      	ldr	r2, [r7, #8]
 8017052:	9202      	str	r2, [sp, #8]
 8017054:	9301      	str	r3, [sp, #4]
 8017056:	2300      	movs	r3, #0
 8017058:	9300      	str	r3, [sp, #0]
 801705a:	2300      	movs	r3, #0
 801705c:	460a      	mov	r2, r1
 801705e:	4924      	ldr	r1, [pc, #144]	; (80170f0 <vTaskStartScheduler+0xc0>)
 8017060:	4824      	ldr	r0, [pc, #144]	; (80170f4 <vTaskStartScheduler+0xc4>)
 8017062:	f7ff fd87 	bl	8016b74 <xTaskCreateStatic>
 8017066:	4603      	mov	r3, r0
 8017068:	4a23      	ldr	r2, [pc, #140]	; (80170f8 <vTaskStartScheduler+0xc8>)
 801706a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801706c:	4b22      	ldr	r3, [pc, #136]	; (80170f8 <vTaskStartScheduler+0xc8>)
 801706e:	681b      	ldr	r3, [r3, #0]
 8017070:	2b00      	cmp	r3, #0
 8017072:	d002      	beq.n	801707a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8017074:	2301      	movs	r3, #1
 8017076:	617b      	str	r3, [r7, #20]
 8017078:	e001      	b.n	801707e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801707a:	2300      	movs	r3, #0
 801707c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801707e:	697b      	ldr	r3, [r7, #20]
 8017080:	2b01      	cmp	r3, #1
 8017082:	d102      	bne.n	801708a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8017084:	f000 fe1e 	bl	8017cc4 <xTimerCreateTimerTask>
 8017088:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 801708a:	697b      	ldr	r3, [r7, #20]
 801708c:	2b01      	cmp	r3, #1
 801708e:	d11b      	bne.n	80170c8 <vTaskStartScheduler+0x98>
	__asm volatile
 8017090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017094:	f383 8811 	msr	BASEPRI, r3
 8017098:	f3bf 8f6f 	isb	sy
 801709c:	f3bf 8f4f 	dsb	sy
 80170a0:	613b      	str	r3, [r7, #16]
}
 80170a2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80170a4:	4b15      	ldr	r3, [pc, #84]	; (80170fc <vTaskStartScheduler+0xcc>)
 80170a6:	681b      	ldr	r3, [r3, #0]
 80170a8:	3354      	adds	r3, #84	; 0x54
 80170aa:	4a15      	ldr	r2, [pc, #84]	; (8017100 <vTaskStartScheduler+0xd0>)
 80170ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80170ae:	4b15      	ldr	r3, [pc, #84]	; (8017104 <vTaskStartScheduler+0xd4>)
 80170b0:	f04f 32ff 	mov.w	r2, #4294967295
 80170b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80170b6:	4b14      	ldr	r3, [pc, #80]	; (8017108 <vTaskStartScheduler+0xd8>)
 80170b8:	2201      	movs	r2, #1
 80170ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80170bc:	4b13      	ldr	r3, [pc, #76]	; (801710c <vTaskStartScheduler+0xdc>)
 80170be:	2200      	movs	r2, #0
 80170c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80170c2:	f001 f9d5 	bl	8018470 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80170c6:	e00e      	b.n	80170e6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80170c8:	697b      	ldr	r3, [r7, #20]
 80170ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80170ce:	d10a      	bne.n	80170e6 <vTaskStartScheduler+0xb6>
	__asm volatile
 80170d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80170d4:	f383 8811 	msr	BASEPRI, r3
 80170d8:	f3bf 8f6f 	isb	sy
 80170dc:	f3bf 8f4f 	dsb	sy
 80170e0:	60fb      	str	r3, [r7, #12]
}
 80170e2:	bf00      	nop
 80170e4:	e7fe      	b.n	80170e4 <vTaskStartScheduler+0xb4>
}
 80170e6:	bf00      	nop
 80170e8:	3718      	adds	r7, #24
 80170ea:	46bd      	mov	sp, r7
 80170ec:	bd80      	pop	{r7, pc}
 80170ee:	bf00      	nop
 80170f0:	080214e4 	.word	0x080214e4
 80170f4:	08017735 	.word	0x08017735
 80170f8:	200014ec 	.word	0x200014ec
 80170fc:	20000ff4 	.word	0x20000ff4
 8017100:	200001f8 	.word	0x200001f8
 8017104:	200014e8 	.word	0x200014e8
 8017108:	200014d4 	.word	0x200014d4
 801710c:	200014cc 	.word	0x200014cc

08017110 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8017110:	b480      	push	{r7}
 8017112:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8017114:	4b04      	ldr	r3, [pc, #16]	; (8017128 <vTaskSuspendAll+0x18>)
 8017116:	681b      	ldr	r3, [r3, #0]
 8017118:	3301      	adds	r3, #1
 801711a:	4a03      	ldr	r2, [pc, #12]	; (8017128 <vTaskSuspendAll+0x18>)
 801711c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801711e:	bf00      	nop
 8017120:	46bd      	mov	sp, r7
 8017122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017126:	4770      	bx	lr
 8017128:	200014f0 	.word	0x200014f0

0801712c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801712c:	b580      	push	{r7, lr}
 801712e:	b084      	sub	sp, #16
 8017130:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8017132:	2300      	movs	r3, #0
 8017134:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8017136:	2300      	movs	r3, #0
 8017138:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801713a:	4b42      	ldr	r3, [pc, #264]	; (8017244 <xTaskResumeAll+0x118>)
 801713c:	681b      	ldr	r3, [r3, #0]
 801713e:	2b00      	cmp	r3, #0
 8017140:	d10a      	bne.n	8017158 <xTaskResumeAll+0x2c>
	__asm volatile
 8017142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017146:	f383 8811 	msr	BASEPRI, r3
 801714a:	f3bf 8f6f 	isb	sy
 801714e:	f3bf 8f4f 	dsb	sy
 8017152:	603b      	str	r3, [r7, #0]
}
 8017154:	bf00      	nop
 8017156:	e7fe      	b.n	8017156 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8017158:	f001 fa2c 	bl	80185b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801715c:	4b39      	ldr	r3, [pc, #228]	; (8017244 <xTaskResumeAll+0x118>)
 801715e:	681b      	ldr	r3, [r3, #0]
 8017160:	3b01      	subs	r3, #1
 8017162:	4a38      	ldr	r2, [pc, #224]	; (8017244 <xTaskResumeAll+0x118>)
 8017164:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017166:	4b37      	ldr	r3, [pc, #220]	; (8017244 <xTaskResumeAll+0x118>)
 8017168:	681b      	ldr	r3, [r3, #0]
 801716a:	2b00      	cmp	r3, #0
 801716c:	d162      	bne.n	8017234 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801716e:	4b36      	ldr	r3, [pc, #216]	; (8017248 <xTaskResumeAll+0x11c>)
 8017170:	681b      	ldr	r3, [r3, #0]
 8017172:	2b00      	cmp	r3, #0
 8017174:	d05e      	beq.n	8017234 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017176:	e02f      	b.n	80171d8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017178:	4b34      	ldr	r3, [pc, #208]	; (801724c <xTaskResumeAll+0x120>)
 801717a:	68db      	ldr	r3, [r3, #12]
 801717c:	68db      	ldr	r3, [r3, #12]
 801717e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017180:	68fb      	ldr	r3, [r7, #12]
 8017182:	3318      	adds	r3, #24
 8017184:	4618      	mov	r0, r3
 8017186:	f7fe fcbd 	bl	8015b04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801718a:	68fb      	ldr	r3, [r7, #12]
 801718c:	3304      	adds	r3, #4
 801718e:	4618      	mov	r0, r3
 8017190:	f7fe fcb8 	bl	8015b04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8017194:	68fb      	ldr	r3, [r7, #12]
 8017196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017198:	4b2d      	ldr	r3, [pc, #180]	; (8017250 <xTaskResumeAll+0x124>)
 801719a:	681b      	ldr	r3, [r3, #0]
 801719c:	429a      	cmp	r2, r3
 801719e:	d903      	bls.n	80171a8 <xTaskResumeAll+0x7c>
 80171a0:	68fb      	ldr	r3, [r7, #12]
 80171a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80171a4:	4a2a      	ldr	r2, [pc, #168]	; (8017250 <xTaskResumeAll+0x124>)
 80171a6:	6013      	str	r3, [r2, #0]
 80171a8:	68fb      	ldr	r3, [r7, #12]
 80171aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80171ac:	4613      	mov	r3, r2
 80171ae:	009b      	lsls	r3, r3, #2
 80171b0:	4413      	add	r3, r2
 80171b2:	009b      	lsls	r3, r3, #2
 80171b4:	4a27      	ldr	r2, [pc, #156]	; (8017254 <xTaskResumeAll+0x128>)
 80171b6:	441a      	add	r2, r3
 80171b8:	68fb      	ldr	r3, [r7, #12]
 80171ba:	3304      	adds	r3, #4
 80171bc:	4619      	mov	r1, r3
 80171be:	4610      	mov	r0, r2
 80171c0:	f7fe fc43 	bl	8015a4a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80171c4:	68fb      	ldr	r3, [r7, #12]
 80171c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80171c8:	4b23      	ldr	r3, [pc, #140]	; (8017258 <xTaskResumeAll+0x12c>)
 80171ca:	681b      	ldr	r3, [r3, #0]
 80171cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80171ce:	429a      	cmp	r2, r3
 80171d0:	d302      	bcc.n	80171d8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80171d2:	4b22      	ldr	r3, [pc, #136]	; (801725c <xTaskResumeAll+0x130>)
 80171d4:	2201      	movs	r2, #1
 80171d6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80171d8:	4b1c      	ldr	r3, [pc, #112]	; (801724c <xTaskResumeAll+0x120>)
 80171da:	681b      	ldr	r3, [r3, #0]
 80171dc:	2b00      	cmp	r3, #0
 80171de:	d1cb      	bne.n	8017178 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80171e0:	68fb      	ldr	r3, [r7, #12]
 80171e2:	2b00      	cmp	r3, #0
 80171e4:	d001      	beq.n	80171ea <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80171e6:	f000 fb5f 	bl	80178a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80171ea:	4b1d      	ldr	r3, [pc, #116]	; (8017260 <xTaskResumeAll+0x134>)
 80171ec:	681b      	ldr	r3, [r3, #0]
 80171ee:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	2b00      	cmp	r3, #0
 80171f4:	d010      	beq.n	8017218 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80171f6:	f000 f847 	bl	8017288 <xTaskIncrementTick>
 80171fa:	4603      	mov	r3, r0
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d002      	beq.n	8017206 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8017200:	4b16      	ldr	r3, [pc, #88]	; (801725c <xTaskResumeAll+0x130>)
 8017202:	2201      	movs	r2, #1
 8017204:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8017206:	687b      	ldr	r3, [r7, #4]
 8017208:	3b01      	subs	r3, #1
 801720a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801720c:	687b      	ldr	r3, [r7, #4]
 801720e:	2b00      	cmp	r3, #0
 8017210:	d1f1      	bne.n	80171f6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8017212:	4b13      	ldr	r3, [pc, #76]	; (8017260 <xTaskResumeAll+0x134>)
 8017214:	2200      	movs	r2, #0
 8017216:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8017218:	4b10      	ldr	r3, [pc, #64]	; (801725c <xTaskResumeAll+0x130>)
 801721a:	681b      	ldr	r3, [r3, #0]
 801721c:	2b00      	cmp	r3, #0
 801721e:	d009      	beq.n	8017234 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8017220:	2301      	movs	r3, #1
 8017222:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8017224:	4b0f      	ldr	r3, [pc, #60]	; (8017264 <xTaskResumeAll+0x138>)
 8017226:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801722a:	601a      	str	r2, [r3, #0]
 801722c:	f3bf 8f4f 	dsb	sy
 8017230:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8017234:	f001 f9ee 	bl	8018614 <vPortExitCritical>

	return xAlreadyYielded;
 8017238:	68bb      	ldr	r3, [r7, #8]
}
 801723a:	4618      	mov	r0, r3
 801723c:	3710      	adds	r7, #16
 801723e:	46bd      	mov	sp, r7
 8017240:	bd80      	pop	{r7, pc}
 8017242:	bf00      	nop
 8017244:	200014f0 	.word	0x200014f0
 8017248:	200014c8 	.word	0x200014c8
 801724c:	20001488 	.word	0x20001488
 8017250:	200014d0 	.word	0x200014d0
 8017254:	20000ff8 	.word	0x20000ff8
 8017258:	20000ff4 	.word	0x20000ff4
 801725c:	200014dc 	.word	0x200014dc
 8017260:	200014d8 	.word	0x200014d8
 8017264:	e000ed04 	.word	0xe000ed04

08017268 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8017268:	b480      	push	{r7}
 801726a:	b083      	sub	sp, #12
 801726c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801726e:	4b05      	ldr	r3, [pc, #20]	; (8017284 <xTaskGetTickCount+0x1c>)
 8017270:	681b      	ldr	r3, [r3, #0]
 8017272:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8017274:	687b      	ldr	r3, [r7, #4]
}
 8017276:	4618      	mov	r0, r3
 8017278:	370c      	adds	r7, #12
 801727a:	46bd      	mov	sp, r7
 801727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017280:	4770      	bx	lr
 8017282:	bf00      	nop
 8017284:	200014cc 	.word	0x200014cc

08017288 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8017288:	b580      	push	{r7, lr}
 801728a:	b086      	sub	sp, #24
 801728c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801728e:	2300      	movs	r3, #0
 8017290:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017292:	4b4f      	ldr	r3, [pc, #316]	; (80173d0 <xTaskIncrementTick+0x148>)
 8017294:	681b      	ldr	r3, [r3, #0]
 8017296:	2b00      	cmp	r3, #0
 8017298:	f040 808f 	bne.w	80173ba <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801729c:	4b4d      	ldr	r3, [pc, #308]	; (80173d4 <xTaskIncrementTick+0x14c>)
 801729e:	681b      	ldr	r3, [r3, #0]
 80172a0:	3301      	adds	r3, #1
 80172a2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80172a4:	4a4b      	ldr	r2, [pc, #300]	; (80173d4 <xTaskIncrementTick+0x14c>)
 80172a6:	693b      	ldr	r3, [r7, #16]
 80172a8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80172aa:	693b      	ldr	r3, [r7, #16]
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d120      	bne.n	80172f2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80172b0:	4b49      	ldr	r3, [pc, #292]	; (80173d8 <xTaskIncrementTick+0x150>)
 80172b2:	681b      	ldr	r3, [r3, #0]
 80172b4:	681b      	ldr	r3, [r3, #0]
 80172b6:	2b00      	cmp	r3, #0
 80172b8:	d00a      	beq.n	80172d0 <xTaskIncrementTick+0x48>
	__asm volatile
 80172ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80172be:	f383 8811 	msr	BASEPRI, r3
 80172c2:	f3bf 8f6f 	isb	sy
 80172c6:	f3bf 8f4f 	dsb	sy
 80172ca:	603b      	str	r3, [r7, #0]
}
 80172cc:	bf00      	nop
 80172ce:	e7fe      	b.n	80172ce <xTaskIncrementTick+0x46>
 80172d0:	4b41      	ldr	r3, [pc, #260]	; (80173d8 <xTaskIncrementTick+0x150>)
 80172d2:	681b      	ldr	r3, [r3, #0]
 80172d4:	60fb      	str	r3, [r7, #12]
 80172d6:	4b41      	ldr	r3, [pc, #260]	; (80173dc <xTaskIncrementTick+0x154>)
 80172d8:	681b      	ldr	r3, [r3, #0]
 80172da:	4a3f      	ldr	r2, [pc, #252]	; (80173d8 <xTaskIncrementTick+0x150>)
 80172dc:	6013      	str	r3, [r2, #0]
 80172de:	4a3f      	ldr	r2, [pc, #252]	; (80173dc <xTaskIncrementTick+0x154>)
 80172e0:	68fb      	ldr	r3, [r7, #12]
 80172e2:	6013      	str	r3, [r2, #0]
 80172e4:	4b3e      	ldr	r3, [pc, #248]	; (80173e0 <xTaskIncrementTick+0x158>)
 80172e6:	681b      	ldr	r3, [r3, #0]
 80172e8:	3301      	adds	r3, #1
 80172ea:	4a3d      	ldr	r2, [pc, #244]	; (80173e0 <xTaskIncrementTick+0x158>)
 80172ec:	6013      	str	r3, [r2, #0]
 80172ee:	f000 fadb 	bl	80178a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80172f2:	4b3c      	ldr	r3, [pc, #240]	; (80173e4 <xTaskIncrementTick+0x15c>)
 80172f4:	681b      	ldr	r3, [r3, #0]
 80172f6:	693a      	ldr	r2, [r7, #16]
 80172f8:	429a      	cmp	r2, r3
 80172fa:	d349      	bcc.n	8017390 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80172fc:	4b36      	ldr	r3, [pc, #216]	; (80173d8 <xTaskIncrementTick+0x150>)
 80172fe:	681b      	ldr	r3, [r3, #0]
 8017300:	681b      	ldr	r3, [r3, #0]
 8017302:	2b00      	cmp	r3, #0
 8017304:	d104      	bne.n	8017310 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017306:	4b37      	ldr	r3, [pc, #220]	; (80173e4 <xTaskIncrementTick+0x15c>)
 8017308:	f04f 32ff 	mov.w	r2, #4294967295
 801730c:	601a      	str	r2, [r3, #0]
					break;
 801730e:	e03f      	b.n	8017390 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017310:	4b31      	ldr	r3, [pc, #196]	; (80173d8 <xTaskIncrementTick+0x150>)
 8017312:	681b      	ldr	r3, [r3, #0]
 8017314:	68db      	ldr	r3, [r3, #12]
 8017316:	68db      	ldr	r3, [r3, #12]
 8017318:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801731a:	68bb      	ldr	r3, [r7, #8]
 801731c:	685b      	ldr	r3, [r3, #4]
 801731e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8017320:	693a      	ldr	r2, [r7, #16]
 8017322:	687b      	ldr	r3, [r7, #4]
 8017324:	429a      	cmp	r2, r3
 8017326:	d203      	bcs.n	8017330 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8017328:	4a2e      	ldr	r2, [pc, #184]	; (80173e4 <xTaskIncrementTick+0x15c>)
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801732e:	e02f      	b.n	8017390 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017330:	68bb      	ldr	r3, [r7, #8]
 8017332:	3304      	adds	r3, #4
 8017334:	4618      	mov	r0, r3
 8017336:	f7fe fbe5 	bl	8015b04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801733a:	68bb      	ldr	r3, [r7, #8]
 801733c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801733e:	2b00      	cmp	r3, #0
 8017340:	d004      	beq.n	801734c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017342:	68bb      	ldr	r3, [r7, #8]
 8017344:	3318      	adds	r3, #24
 8017346:	4618      	mov	r0, r3
 8017348:	f7fe fbdc 	bl	8015b04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801734c:	68bb      	ldr	r3, [r7, #8]
 801734e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017350:	4b25      	ldr	r3, [pc, #148]	; (80173e8 <xTaskIncrementTick+0x160>)
 8017352:	681b      	ldr	r3, [r3, #0]
 8017354:	429a      	cmp	r2, r3
 8017356:	d903      	bls.n	8017360 <xTaskIncrementTick+0xd8>
 8017358:	68bb      	ldr	r3, [r7, #8]
 801735a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801735c:	4a22      	ldr	r2, [pc, #136]	; (80173e8 <xTaskIncrementTick+0x160>)
 801735e:	6013      	str	r3, [r2, #0]
 8017360:	68bb      	ldr	r3, [r7, #8]
 8017362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017364:	4613      	mov	r3, r2
 8017366:	009b      	lsls	r3, r3, #2
 8017368:	4413      	add	r3, r2
 801736a:	009b      	lsls	r3, r3, #2
 801736c:	4a1f      	ldr	r2, [pc, #124]	; (80173ec <xTaskIncrementTick+0x164>)
 801736e:	441a      	add	r2, r3
 8017370:	68bb      	ldr	r3, [r7, #8]
 8017372:	3304      	adds	r3, #4
 8017374:	4619      	mov	r1, r3
 8017376:	4610      	mov	r0, r2
 8017378:	f7fe fb67 	bl	8015a4a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801737c:	68bb      	ldr	r3, [r7, #8]
 801737e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017380:	4b1b      	ldr	r3, [pc, #108]	; (80173f0 <xTaskIncrementTick+0x168>)
 8017382:	681b      	ldr	r3, [r3, #0]
 8017384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017386:	429a      	cmp	r2, r3
 8017388:	d3b8      	bcc.n	80172fc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 801738a:	2301      	movs	r3, #1
 801738c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801738e:	e7b5      	b.n	80172fc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8017390:	4b17      	ldr	r3, [pc, #92]	; (80173f0 <xTaskIncrementTick+0x168>)
 8017392:	681b      	ldr	r3, [r3, #0]
 8017394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017396:	4915      	ldr	r1, [pc, #84]	; (80173ec <xTaskIncrementTick+0x164>)
 8017398:	4613      	mov	r3, r2
 801739a:	009b      	lsls	r3, r3, #2
 801739c:	4413      	add	r3, r2
 801739e:	009b      	lsls	r3, r3, #2
 80173a0:	440b      	add	r3, r1
 80173a2:	681b      	ldr	r3, [r3, #0]
 80173a4:	2b01      	cmp	r3, #1
 80173a6:	d901      	bls.n	80173ac <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80173a8:	2301      	movs	r3, #1
 80173aa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80173ac:	4b11      	ldr	r3, [pc, #68]	; (80173f4 <xTaskIncrementTick+0x16c>)
 80173ae:	681b      	ldr	r3, [r3, #0]
 80173b0:	2b00      	cmp	r3, #0
 80173b2:	d007      	beq.n	80173c4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80173b4:	2301      	movs	r3, #1
 80173b6:	617b      	str	r3, [r7, #20]
 80173b8:	e004      	b.n	80173c4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80173ba:	4b0f      	ldr	r3, [pc, #60]	; (80173f8 <xTaskIncrementTick+0x170>)
 80173bc:	681b      	ldr	r3, [r3, #0]
 80173be:	3301      	adds	r3, #1
 80173c0:	4a0d      	ldr	r2, [pc, #52]	; (80173f8 <xTaskIncrementTick+0x170>)
 80173c2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80173c4:	697b      	ldr	r3, [r7, #20]
}
 80173c6:	4618      	mov	r0, r3
 80173c8:	3718      	adds	r7, #24
 80173ca:	46bd      	mov	sp, r7
 80173cc:	bd80      	pop	{r7, pc}
 80173ce:	bf00      	nop
 80173d0:	200014f0 	.word	0x200014f0
 80173d4:	200014cc 	.word	0x200014cc
 80173d8:	20001480 	.word	0x20001480
 80173dc:	20001484 	.word	0x20001484
 80173e0:	200014e0 	.word	0x200014e0
 80173e4:	200014e8 	.word	0x200014e8
 80173e8:	200014d0 	.word	0x200014d0
 80173ec:	20000ff8 	.word	0x20000ff8
 80173f0:	20000ff4 	.word	0x20000ff4
 80173f4:	200014dc 	.word	0x200014dc
 80173f8:	200014d8 	.word	0x200014d8

080173fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80173fc:	b480      	push	{r7}
 80173fe:	b085      	sub	sp, #20
 8017400:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8017402:	4b2a      	ldr	r3, [pc, #168]	; (80174ac <vTaskSwitchContext+0xb0>)
 8017404:	681b      	ldr	r3, [r3, #0]
 8017406:	2b00      	cmp	r3, #0
 8017408:	d003      	beq.n	8017412 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801740a:	4b29      	ldr	r3, [pc, #164]	; (80174b0 <vTaskSwitchContext+0xb4>)
 801740c:	2201      	movs	r2, #1
 801740e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8017410:	e046      	b.n	80174a0 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8017412:	4b27      	ldr	r3, [pc, #156]	; (80174b0 <vTaskSwitchContext+0xb4>)
 8017414:	2200      	movs	r2, #0
 8017416:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017418:	4b26      	ldr	r3, [pc, #152]	; (80174b4 <vTaskSwitchContext+0xb8>)
 801741a:	681b      	ldr	r3, [r3, #0]
 801741c:	60fb      	str	r3, [r7, #12]
 801741e:	e010      	b.n	8017442 <vTaskSwitchContext+0x46>
 8017420:	68fb      	ldr	r3, [r7, #12]
 8017422:	2b00      	cmp	r3, #0
 8017424:	d10a      	bne.n	801743c <vTaskSwitchContext+0x40>
	__asm volatile
 8017426:	f04f 0350 	mov.w	r3, #80	; 0x50
 801742a:	f383 8811 	msr	BASEPRI, r3
 801742e:	f3bf 8f6f 	isb	sy
 8017432:	f3bf 8f4f 	dsb	sy
 8017436:	607b      	str	r3, [r7, #4]
}
 8017438:	bf00      	nop
 801743a:	e7fe      	b.n	801743a <vTaskSwitchContext+0x3e>
 801743c:	68fb      	ldr	r3, [r7, #12]
 801743e:	3b01      	subs	r3, #1
 8017440:	60fb      	str	r3, [r7, #12]
 8017442:	491d      	ldr	r1, [pc, #116]	; (80174b8 <vTaskSwitchContext+0xbc>)
 8017444:	68fa      	ldr	r2, [r7, #12]
 8017446:	4613      	mov	r3, r2
 8017448:	009b      	lsls	r3, r3, #2
 801744a:	4413      	add	r3, r2
 801744c:	009b      	lsls	r3, r3, #2
 801744e:	440b      	add	r3, r1
 8017450:	681b      	ldr	r3, [r3, #0]
 8017452:	2b00      	cmp	r3, #0
 8017454:	d0e4      	beq.n	8017420 <vTaskSwitchContext+0x24>
 8017456:	68fa      	ldr	r2, [r7, #12]
 8017458:	4613      	mov	r3, r2
 801745a:	009b      	lsls	r3, r3, #2
 801745c:	4413      	add	r3, r2
 801745e:	009b      	lsls	r3, r3, #2
 8017460:	4a15      	ldr	r2, [pc, #84]	; (80174b8 <vTaskSwitchContext+0xbc>)
 8017462:	4413      	add	r3, r2
 8017464:	60bb      	str	r3, [r7, #8]
 8017466:	68bb      	ldr	r3, [r7, #8]
 8017468:	685b      	ldr	r3, [r3, #4]
 801746a:	685a      	ldr	r2, [r3, #4]
 801746c:	68bb      	ldr	r3, [r7, #8]
 801746e:	605a      	str	r2, [r3, #4]
 8017470:	68bb      	ldr	r3, [r7, #8]
 8017472:	685a      	ldr	r2, [r3, #4]
 8017474:	68bb      	ldr	r3, [r7, #8]
 8017476:	3308      	adds	r3, #8
 8017478:	429a      	cmp	r2, r3
 801747a:	d104      	bne.n	8017486 <vTaskSwitchContext+0x8a>
 801747c:	68bb      	ldr	r3, [r7, #8]
 801747e:	685b      	ldr	r3, [r3, #4]
 8017480:	685a      	ldr	r2, [r3, #4]
 8017482:	68bb      	ldr	r3, [r7, #8]
 8017484:	605a      	str	r2, [r3, #4]
 8017486:	68bb      	ldr	r3, [r7, #8]
 8017488:	685b      	ldr	r3, [r3, #4]
 801748a:	68db      	ldr	r3, [r3, #12]
 801748c:	4a0b      	ldr	r2, [pc, #44]	; (80174bc <vTaskSwitchContext+0xc0>)
 801748e:	6013      	str	r3, [r2, #0]
 8017490:	4a08      	ldr	r2, [pc, #32]	; (80174b4 <vTaskSwitchContext+0xb8>)
 8017492:	68fb      	ldr	r3, [r7, #12]
 8017494:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017496:	4b09      	ldr	r3, [pc, #36]	; (80174bc <vTaskSwitchContext+0xc0>)
 8017498:	681b      	ldr	r3, [r3, #0]
 801749a:	3354      	adds	r3, #84	; 0x54
 801749c:	4a08      	ldr	r2, [pc, #32]	; (80174c0 <vTaskSwitchContext+0xc4>)
 801749e:	6013      	str	r3, [r2, #0]
}
 80174a0:	bf00      	nop
 80174a2:	3714      	adds	r7, #20
 80174a4:	46bd      	mov	sp, r7
 80174a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80174aa:	4770      	bx	lr
 80174ac:	200014f0 	.word	0x200014f0
 80174b0:	200014dc 	.word	0x200014dc
 80174b4:	200014d0 	.word	0x200014d0
 80174b8:	20000ff8 	.word	0x20000ff8
 80174bc:	20000ff4 	.word	0x20000ff4
 80174c0:	200001f8 	.word	0x200001f8

080174c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80174c4:	b580      	push	{r7, lr}
 80174c6:	b084      	sub	sp, #16
 80174c8:	af00      	add	r7, sp, #0
 80174ca:	6078      	str	r0, [r7, #4]
 80174cc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80174ce:	687b      	ldr	r3, [r7, #4]
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	d10a      	bne.n	80174ea <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80174d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80174d8:	f383 8811 	msr	BASEPRI, r3
 80174dc:	f3bf 8f6f 	isb	sy
 80174e0:	f3bf 8f4f 	dsb	sy
 80174e4:	60fb      	str	r3, [r7, #12]
}
 80174e6:	bf00      	nop
 80174e8:	e7fe      	b.n	80174e8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80174ea:	4b07      	ldr	r3, [pc, #28]	; (8017508 <vTaskPlaceOnEventList+0x44>)
 80174ec:	681b      	ldr	r3, [r3, #0]
 80174ee:	3318      	adds	r3, #24
 80174f0:	4619      	mov	r1, r3
 80174f2:	6878      	ldr	r0, [r7, #4]
 80174f4:	f7fe facd 	bl	8015a92 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80174f8:	2101      	movs	r1, #1
 80174fa:	6838      	ldr	r0, [r7, #0]
 80174fc:	f000 fb8e 	bl	8017c1c <prvAddCurrentTaskToDelayedList>
}
 8017500:	bf00      	nop
 8017502:	3710      	adds	r7, #16
 8017504:	46bd      	mov	sp, r7
 8017506:	bd80      	pop	{r7, pc}
 8017508:	20000ff4 	.word	0x20000ff4

0801750c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801750c:	b580      	push	{r7, lr}
 801750e:	b086      	sub	sp, #24
 8017510:	af00      	add	r7, sp, #0
 8017512:	60f8      	str	r0, [r7, #12]
 8017514:	60b9      	str	r1, [r7, #8]
 8017516:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8017518:	68fb      	ldr	r3, [r7, #12]
 801751a:	2b00      	cmp	r3, #0
 801751c:	d10a      	bne.n	8017534 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801751e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017522:	f383 8811 	msr	BASEPRI, r3
 8017526:	f3bf 8f6f 	isb	sy
 801752a:	f3bf 8f4f 	dsb	sy
 801752e:	617b      	str	r3, [r7, #20]
}
 8017530:	bf00      	nop
 8017532:	e7fe      	b.n	8017532 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8017534:	4b0a      	ldr	r3, [pc, #40]	; (8017560 <vTaskPlaceOnEventListRestricted+0x54>)
 8017536:	681b      	ldr	r3, [r3, #0]
 8017538:	3318      	adds	r3, #24
 801753a:	4619      	mov	r1, r3
 801753c:	68f8      	ldr	r0, [r7, #12]
 801753e:	f7fe fa84 	bl	8015a4a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8017542:	687b      	ldr	r3, [r7, #4]
 8017544:	2b00      	cmp	r3, #0
 8017546:	d002      	beq.n	801754e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8017548:	f04f 33ff 	mov.w	r3, #4294967295
 801754c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801754e:	6879      	ldr	r1, [r7, #4]
 8017550:	68b8      	ldr	r0, [r7, #8]
 8017552:	f000 fb63 	bl	8017c1c <prvAddCurrentTaskToDelayedList>
	}
 8017556:	bf00      	nop
 8017558:	3718      	adds	r7, #24
 801755a:	46bd      	mov	sp, r7
 801755c:	bd80      	pop	{r7, pc}
 801755e:	bf00      	nop
 8017560:	20000ff4 	.word	0x20000ff4

08017564 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8017564:	b580      	push	{r7, lr}
 8017566:	b086      	sub	sp, #24
 8017568:	af00      	add	r7, sp, #0
 801756a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801756c:	687b      	ldr	r3, [r7, #4]
 801756e:	68db      	ldr	r3, [r3, #12]
 8017570:	68db      	ldr	r3, [r3, #12]
 8017572:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8017574:	693b      	ldr	r3, [r7, #16]
 8017576:	2b00      	cmp	r3, #0
 8017578:	d10a      	bne.n	8017590 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 801757a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801757e:	f383 8811 	msr	BASEPRI, r3
 8017582:	f3bf 8f6f 	isb	sy
 8017586:	f3bf 8f4f 	dsb	sy
 801758a:	60fb      	str	r3, [r7, #12]
}
 801758c:	bf00      	nop
 801758e:	e7fe      	b.n	801758e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8017590:	693b      	ldr	r3, [r7, #16]
 8017592:	3318      	adds	r3, #24
 8017594:	4618      	mov	r0, r3
 8017596:	f7fe fab5 	bl	8015b04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801759a:	4b1e      	ldr	r3, [pc, #120]	; (8017614 <xTaskRemoveFromEventList+0xb0>)
 801759c:	681b      	ldr	r3, [r3, #0]
 801759e:	2b00      	cmp	r3, #0
 80175a0:	d11d      	bne.n	80175de <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80175a2:	693b      	ldr	r3, [r7, #16]
 80175a4:	3304      	adds	r3, #4
 80175a6:	4618      	mov	r0, r3
 80175a8:	f7fe faac 	bl	8015b04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80175ac:	693b      	ldr	r3, [r7, #16]
 80175ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80175b0:	4b19      	ldr	r3, [pc, #100]	; (8017618 <xTaskRemoveFromEventList+0xb4>)
 80175b2:	681b      	ldr	r3, [r3, #0]
 80175b4:	429a      	cmp	r2, r3
 80175b6:	d903      	bls.n	80175c0 <xTaskRemoveFromEventList+0x5c>
 80175b8:	693b      	ldr	r3, [r7, #16]
 80175ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80175bc:	4a16      	ldr	r2, [pc, #88]	; (8017618 <xTaskRemoveFromEventList+0xb4>)
 80175be:	6013      	str	r3, [r2, #0]
 80175c0:	693b      	ldr	r3, [r7, #16]
 80175c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80175c4:	4613      	mov	r3, r2
 80175c6:	009b      	lsls	r3, r3, #2
 80175c8:	4413      	add	r3, r2
 80175ca:	009b      	lsls	r3, r3, #2
 80175cc:	4a13      	ldr	r2, [pc, #76]	; (801761c <xTaskRemoveFromEventList+0xb8>)
 80175ce:	441a      	add	r2, r3
 80175d0:	693b      	ldr	r3, [r7, #16]
 80175d2:	3304      	adds	r3, #4
 80175d4:	4619      	mov	r1, r3
 80175d6:	4610      	mov	r0, r2
 80175d8:	f7fe fa37 	bl	8015a4a <vListInsertEnd>
 80175dc:	e005      	b.n	80175ea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80175de:	693b      	ldr	r3, [r7, #16]
 80175e0:	3318      	adds	r3, #24
 80175e2:	4619      	mov	r1, r3
 80175e4:	480e      	ldr	r0, [pc, #56]	; (8017620 <xTaskRemoveFromEventList+0xbc>)
 80175e6:	f7fe fa30 	bl	8015a4a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80175ea:	693b      	ldr	r3, [r7, #16]
 80175ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80175ee:	4b0d      	ldr	r3, [pc, #52]	; (8017624 <xTaskRemoveFromEventList+0xc0>)
 80175f0:	681b      	ldr	r3, [r3, #0]
 80175f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80175f4:	429a      	cmp	r2, r3
 80175f6:	d905      	bls.n	8017604 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80175f8:	2301      	movs	r3, #1
 80175fa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80175fc:	4b0a      	ldr	r3, [pc, #40]	; (8017628 <xTaskRemoveFromEventList+0xc4>)
 80175fe:	2201      	movs	r2, #1
 8017600:	601a      	str	r2, [r3, #0]
 8017602:	e001      	b.n	8017608 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8017604:	2300      	movs	r3, #0
 8017606:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8017608:	697b      	ldr	r3, [r7, #20]
}
 801760a:	4618      	mov	r0, r3
 801760c:	3718      	adds	r7, #24
 801760e:	46bd      	mov	sp, r7
 8017610:	bd80      	pop	{r7, pc}
 8017612:	bf00      	nop
 8017614:	200014f0 	.word	0x200014f0
 8017618:	200014d0 	.word	0x200014d0
 801761c:	20000ff8 	.word	0x20000ff8
 8017620:	20001488 	.word	0x20001488
 8017624:	20000ff4 	.word	0x20000ff4
 8017628:	200014dc 	.word	0x200014dc

0801762c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801762c:	b480      	push	{r7}
 801762e:	b083      	sub	sp, #12
 8017630:	af00      	add	r7, sp, #0
 8017632:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8017634:	4b06      	ldr	r3, [pc, #24]	; (8017650 <vTaskInternalSetTimeOutState+0x24>)
 8017636:	681a      	ldr	r2, [r3, #0]
 8017638:	687b      	ldr	r3, [r7, #4]
 801763a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801763c:	4b05      	ldr	r3, [pc, #20]	; (8017654 <vTaskInternalSetTimeOutState+0x28>)
 801763e:	681a      	ldr	r2, [r3, #0]
 8017640:	687b      	ldr	r3, [r7, #4]
 8017642:	605a      	str	r2, [r3, #4]
}
 8017644:	bf00      	nop
 8017646:	370c      	adds	r7, #12
 8017648:	46bd      	mov	sp, r7
 801764a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801764e:	4770      	bx	lr
 8017650:	200014e0 	.word	0x200014e0
 8017654:	200014cc 	.word	0x200014cc

08017658 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8017658:	b580      	push	{r7, lr}
 801765a:	b088      	sub	sp, #32
 801765c:	af00      	add	r7, sp, #0
 801765e:	6078      	str	r0, [r7, #4]
 8017660:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8017662:	687b      	ldr	r3, [r7, #4]
 8017664:	2b00      	cmp	r3, #0
 8017666:	d10a      	bne.n	801767e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8017668:	f04f 0350 	mov.w	r3, #80	; 0x50
 801766c:	f383 8811 	msr	BASEPRI, r3
 8017670:	f3bf 8f6f 	isb	sy
 8017674:	f3bf 8f4f 	dsb	sy
 8017678:	613b      	str	r3, [r7, #16]
}
 801767a:	bf00      	nop
 801767c:	e7fe      	b.n	801767c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801767e:	683b      	ldr	r3, [r7, #0]
 8017680:	2b00      	cmp	r3, #0
 8017682:	d10a      	bne.n	801769a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8017684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017688:	f383 8811 	msr	BASEPRI, r3
 801768c:	f3bf 8f6f 	isb	sy
 8017690:	f3bf 8f4f 	dsb	sy
 8017694:	60fb      	str	r3, [r7, #12]
}
 8017696:	bf00      	nop
 8017698:	e7fe      	b.n	8017698 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801769a:	f000 ff8b 	bl	80185b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801769e:	4b1d      	ldr	r3, [pc, #116]	; (8017714 <xTaskCheckForTimeOut+0xbc>)
 80176a0:	681b      	ldr	r3, [r3, #0]
 80176a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80176a4:	687b      	ldr	r3, [r7, #4]
 80176a6:	685b      	ldr	r3, [r3, #4]
 80176a8:	69ba      	ldr	r2, [r7, #24]
 80176aa:	1ad3      	subs	r3, r2, r3
 80176ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80176ae:	683b      	ldr	r3, [r7, #0]
 80176b0:	681b      	ldr	r3, [r3, #0]
 80176b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80176b6:	d102      	bne.n	80176be <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80176b8:	2300      	movs	r3, #0
 80176ba:	61fb      	str	r3, [r7, #28]
 80176bc:	e023      	b.n	8017706 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80176be:	687b      	ldr	r3, [r7, #4]
 80176c0:	681a      	ldr	r2, [r3, #0]
 80176c2:	4b15      	ldr	r3, [pc, #84]	; (8017718 <xTaskCheckForTimeOut+0xc0>)
 80176c4:	681b      	ldr	r3, [r3, #0]
 80176c6:	429a      	cmp	r2, r3
 80176c8:	d007      	beq.n	80176da <xTaskCheckForTimeOut+0x82>
 80176ca:	687b      	ldr	r3, [r7, #4]
 80176cc:	685b      	ldr	r3, [r3, #4]
 80176ce:	69ba      	ldr	r2, [r7, #24]
 80176d0:	429a      	cmp	r2, r3
 80176d2:	d302      	bcc.n	80176da <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80176d4:	2301      	movs	r3, #1
 80176d6:	61fb      	str	r3, [r7, #28]
 80176d8:	e015      	b.n	8017706 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80176da:	683b      	ldr	r3, [r7, #0]
 80176dc:	681b      	ldr	r3, [r3, #0]
 80176de:	697a      	ldr	r2, [r7, #20]
 80176e0:	429a      	cmp	r2, r3
 80176e2:	d20b      	bcs.n	80176fc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80176e4:	683b      	ldr	r3, [r7, #0]
 80176e6:	681a      	ldr	r2, [r3, #0]
 80176e8:	697b      	ldr	r3, [r7, #20]
 80176ea:	1ad2      	subs	r2, r2, r3
 80176ec:	683b      	ldr	r3, [r7, #0]
 80176ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80176f0:	6878      	ldr	r0, [r7, #4]
 80176f2:	f7ff ff9b 	bl	801762c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80176f6:	2300      	movs	r3, #0
 80176f8:	61fb      	str	r3, [r7, #28]
 80176fa:	e004      	b.n	8017706 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80176fc:	683b      	ldr	r3, [r7, #0]
 80176fe:	2200      	movs	r2, #0
 8017700:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8017702:	2301      	movs	r3, #1
 8017704:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8017706:	f000 ff85 	bl	8018614 <vPortExitCritical>

	return xReturn;
 801770a:	69fb      	ldr	r3, [r7, #28]
}
 801770c:	4618      	mov	r0, r3
 801770e:	3720      	adds	r7, #32
 8017710:	46bd      	mov	sp, r7
 8017712:	bd80      	pop	{r7, pc}
 8017714:	200014cc 	.word	0x200014cc
 8017718:	200014e0 	.word	0x200014e0

0801771c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801771c:	b480      	push	{r7}
 801771e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8017720:	4b03      	ldr	r3, [pc, #12]	; (8017730 <vTaskMissedYield+0x14>)
 8017722:	2201      	movs	r2, #1
 8017724:	601a      	str	r2, [r3, #0]
}
 8017726:	bf00      	nop
 8017728:	46bd      	mov	sp, r7
 801772a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801772e:	4770      	bx	lr
 8017730:	200014dc 	.word	0x200014dc

08017734 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8017734:	b580      	push	{r7, lr}
 8017736:	b082      	sub	sp, #8
 8017738:	af00      	add	r7, sp, #0
 801773a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801773c:	f000 f852 	bl	80177e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8017740:	4b06      	ldr	r3, [pc, #24]	; (801775c <prvIdleTask+0x28>)
 8017742:	681b      	ldr	r3, [r3, #0]
 8017744:	2b01      	cmp	r3, #1
 8017746:	d9f9      	bls.n	801773c <prvIdleTask+0x8>
			{
				taskYIELD();
 8017748:	4b05      	ldr	r3, [pc, #20]	; (8017760 <prvIdleTask+0x2c>)
 801774a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801774e:	601a      	str	r2, [r3, #0]
 8017750:	f3bf 8f4f 	dsb	sy
 8017754:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8017758:	e7f0      	b.n	801773c <prvIdleTask+0x8>
 801775a:	bf00      	nop
 801775c:	20000ff8 	.word	0x20000ff8
 8017760:	e000ed04 	.word	0xe000ed04

08017764 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8017764:	b580      	push	{r7, lr}
 8017766:	b082      	sub	sp, #8
 8017768:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801776a:	2300      	movs	r3, #0
 801776c:	607b      	str	r3, [r7, #4]
 801776e:	e00c      	b.n	801778a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8017770:	687a      	ldr	r2, [r7, #4]
 8017772:	4613      	mov	r3, r2
 8017774:	009b      	lsls	r3, r3, #2
 8017776:	4413      	add	r3, r2
 8017778:	009b      	lsls	r3, r3, #2
 801777a:	4a12      	ldr	r2, [pc, #72]	; (80177c4 <prvInitialiseTaskLists+0x60>)
 801777c:	4413      	add	r3, r2
 801777e:	4618      	mov	r0, r3
 8017780:	f7fe f936 	bl	80159f0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8017784:	687b      	ldr	r3, [r7, #4]
 8017786:	3301      	adds	r3, #1
 8017788:	607b      	str	r3, [r7, #4]
 801778a:	687b      	ldr	r3, [r7, #4]
 801778c:	2b37      	cmp	r3, #55	; 0x37
 801778e:	d9ef      	bls.n	8017770 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8017790:	480d      	ldr	r0, [pc, #52]	; (80177c8 <prvInitialiseTaskLists+0x64>)
 8017792:	f7fe f92d 	bl	80159f0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8017796:	480d      	ldr	r0, [pc, #52]	; (80177cc <prvInitialiseTaskLists+0x68>)
 8017798:	f7fe f92a 	bl	80159f0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801779c:	480c      	ldr	r0, [pc, #48]	; (80177d0 <prvInitialiseTaskLists+0x6c>)
 801779e:	f7fe f927 	bl	80159f0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80177a2:	480c      	ldr	r0, [pc, #48]	; (80177d4 <prvInitialiseTaskLists+0x70>)
 80177a4:	f7fe f924 	bl	80159f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80177a8:	480b      	ldr	r0, [pc, #44]	; (80177d8 <prvInitialiseTaskLists+0x74>)
 80177aa:	f7fe f921 	bl	80159f0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80177ae:	4b0b      	ldr	r3, [pc, #44]	; (80177dc <prvInitialiseTaskLists+0x78>)
 80177b0:	4a05      	ldr	r2, [pc, #20]	; (80177c8 <prvInitialiseTaskLists+0x64>)
 80177b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80177b4:	4b0a      	ldr	r3, [pc, #40]	; (80177e0 <prvInitialiseTaskLists+0x7c>)
 80177b6:	4a05      	ldr	r2, [pc, #20]	; (80177cc <prvInitialiseTaskLists+0x68>)
 80177b8:	601a      	str	r2, [r3, #0]
}
 80177ba:	bf00      	nop
 80177bc:	3708      	adds	r7, #8
 80177be:	46bd      	mov	sp, r7
 80177c0:	bd80      	pop	{r7, pc}
 80177c2:	bf00      	nop
 80177c4:	20000ff8 	.word	0x20000ff8
 80177c8:	20001458 	.word	0x20001458
 80177cc:	2000146c 	.word	0x2000146c
 80177d0:	20001488 	.word	0x20001488
 80177d4:	2000149c 	.word	0x2000149c
 80177d8:	200014b4 	.word	0x200014b4
 80177dc:	20001480 	.word	0x20001480
 80177e0:	20001484 	.word	0x20001484

080177e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80177e4:	b580      	push	{r7, lr}
 80177e6:	b082      	sub	sp, #8
 80177e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80177ea:	e019      	b.n	8017820 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80177ec:	f000 fee2 	bl	80185b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80177f0:	4b10      	ldr	r3, [pc, #64]	; (8017834 <prvCheckTasksWaitingTermination+0x50>)
 80177f2:	68db      	ldr	r3, [r3, #12]
 80177f4:	68db      	ldr	r3, [r3, #12]
 80177f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80177f8:	687b      	ldr	r3, [r7, #4]
 80177fa:	3304      	adds	r3, #4
 80177fc:	4618      	mov	r0, r3
 80177fe:	f7fe f981 	bl	8015b04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8017802:	4b0d      	ldr	r3, [pc, #52]	; (8017838 <prvCheckTasksWaitingTermination+0x54>)
 8017804:	681b      	ldr	r3, [r3, #0]
 8017806:	3b01      	subs	r3, #1
 8017808:	4a0b      	ldr	r2, [pc, #44]	; (8017838 <prvCheckTasksWaitingTermination+0x54>)
 801780a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801780c:	4b0b      	ldr	r3, [pc, #44]	; (801783c <prvCheckTasksWaitingTermination+0x58>)
 801780e:	681b      	ldr	r3, [r3, #0]
 8017810:	3b01      	subs	r3, #1
 8017812:	4a0a      	ldr	r2, [pc, #40]	; (801783c <prvCheckTasksWaitingTermination+0x58>)
 8017814:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8017816:	f000 fefd 	bl	8018614 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801781a:	6878      	ldr	r0, [r7, #4]
 801781c:	f000 f810 	bl	8017840 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8017820:	4b06      	ldr	r3, [pc, #24]	; (801783c <prvCheckTasksWaitingTermination+0x58>)
 8017822:	681b      	ldr	r3, [r3, #0]
 8017824:	2b00      	cmp	r3, #0
 8017826:	d1e1      	bne.n	80177ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8017828:	bf00      	nop
 801782a:	bf00      	nop
 801782c:	3708      	adds	r7, #8
 801782e:	46bd      	mov	sp, r7
 8017830:	bd80      	pop	{r7, pc}
 8017832:	bf00      	nop
 8017834:	2000149c 	.word	0x2000149c
 8017838:	200014c8 	.word	0x200014c8
 801783c:	200014b0 	.word	0x200014b0

08017840 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8017840:	b580      	push	{r7, lr}
 8017842:	b084      	sub	sp, #16
 8017844:	af00      	add	r7, sp, #0
 8017846:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	3354      	adds	r3, #84	; 0x54
 801784c:	4618      	mov	r0, r3
 801784e:	f003 ffc5 	bl	801b7dc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8017852:	687b      	ldr	r3, [r7, #4]
 8017854:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8017858:	2b00      	cmp	r3, #0
 801785a:	d108      	bne.n	801786e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801785c:	687b      	ldr	r3, [r7, #4]
 801785e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8017860:	4618      	mov	r0, r3
 8017862:	f001 f895 	bl	8018990 <vPortFree>
				vPortFree( pxTCB );
 8017866:	6878      	ldr	r0, [r7, #4]
 8017868:	f001 f892 	bl	8018990 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801786c:	e018      	b.n	80178a0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801786e:	687b      	ldr	r3, [r7, #4]
 8017870:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8017874:	2b01      	cmp	r3, #1
 8017876:	d103      	bne.n	8017880 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8017878:	6878      	ldr	r0, [r7, #4]
 801787a:	f001 f889 	bl	8018990 <vPortFree>
	}
 801787e:	e00f      	b.n	80178a0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8017886:	2b02      	cmp	r3, #2
 8017888:	d00a      	beq.n	80178a0 <prvDeleteTCB+0x60>
	__asm volatile
 801788a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801788e:	f383 8811 	msr	BASEPRI, r3
 8017892:	f3bf 8f6f 	isb	sy
 8017896:	f3bf 8f4f 	dsb	sy
 801789a:	60fb      	str	r3, [r7, #12]
}
 801789c:	bf00      	nop
 801789e:	e7fe      	b.n	801789e <prvDeleteTCB+0x5e>
	}
 80178a0:	bf00      	nop
 80178a2:	3710      	adds	r7, #16
 80178a4:	46bd      	mov	sp, r7
 80178a6:	bd80      	pop	{r7, pc}

080178a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80178a8:	b480      	push	{r7}
 80178aa:	b083      	sub	sp, #12
 80178ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80178ae:	4b0c      	ldr	r3, [pc, #48]	; (80178e0 <prvResetNextTaskUnblockTime+0x38>)
 80178b0:	681b      	ldr	r3, [r3, #0]
 80178b2:	681b      	ldr	r3, [r3, #0]
 80178b4:	2b00      	cmp	r3, #0
 80178b6:	d104      	bne.n	80178c2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80178b8:	4b0a      	ldr	r3, [pc, #40]	; (80178e4 <prvResetNextTaskUnblockTime+0x3c>)
 80178ba:	f04f 32ff 	mov.w	r2, #4294967295
 80178be:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80178c0:	e008      	b.n	80178d4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80178c2:	4b07      	ldr	r3, [pc, #28]	; (80178e0 <prvResetNextTaskUnblockTime+0x38>)
 80178c4:	681b      	ldr	r3, [r3, #0]
 80178c6:	68db      	ldr	r3, [r3, #12]
 80178c8:	68db      	ldr	r3, [r3, #12]
 80178ca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80178cc:	687b      	ldr	r3, [r7, #4]
 80178ce:	685b      	ldr	r3, [r3, #4]
 80178d0:	4a04      	ldr	r2, [pc, #16]	; (80178e4 <prvResetNextTaskUnblockTime+0x3c>)
 80178d2:	6013      	str	r3, [r2, #0]
}
 80178d4:	bf00      	nop
 80178d6:	370c      	adds	r7, #12
 80178d8:	46bd      	mov	sp, r7
 80178da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178de:	4770      	bx	lr
 80178e0:	20001480 	.word	0x20001480
 80178e4:	200014e8 	.word	0x200014e8

080178e8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80178e8:	b480      	push	{r7}
 80178ea:	b083      	sub	sp, #12
 80178ec:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80178ee:	4b05      	ldr	r3, [pc, #20]	; (8017904 <xTaskGetCurrentTaskHandle+0x1c>)
 80178f0:	681b      	ldr	r3, [r3, #0]
 80178f2:	607b      	str	r3, [r7, #4]

		return xReturn;
 80178f4:	687b      	ldr	r3, [r7, #4]
	}
 80178f6:	4618      	mov	r0, r3
 80178f8:	370c      	adds	r7, #12
 80178fa:	46bd      	mov	sp, r7
 80178fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017900:	4770      	bx	lr
 8017902:	bf00      	nop
 8017904:	20000ff4 	.word	0x20000ff4

08017908 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8017908:	b480      	push	{r7}
 801790a:	b083      	sub	sp, #12
 801790c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801790e:	4b0b      	ldr	r3, [pc, #44]	; (801793c <xTaskGetSchedulerState+0x34>)
 8017910:	681b      	ldr	r3, [r3, #0]
 8017912:	2b00      	cmp	r3, #0
 8017914:	d102      	bne.n	801791c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8017916:	2301      	movs	r3, #1
 8017918:	607b      	str	r3, [r7, #4]
 801791a:	e008      	b.n	801792e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801791c:	4b08      	ldr	r3, [pc, #32]	; (8017940 <xTaskGetSchedulerState+0x38>)
 801791e:	681b      	ldr	r3, [r3, #0]
 8017920:	2b00      	cmp	r3, #0
 8017922:	d102      	bne.n	801792a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8017924:	2302      	movs	r3, #2
 8017926:	607b      	str	r3, [r7, #4]
 8017928:	e001      	b.n	801792e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801792a:	2300      	movs	r3, #0
 801792c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801792e:	687b      	ldr	r3, [r7, #4]
	}
 8017930:	4618      	mov	r0, r3
 8017932:	370c      	adds	r7, #12
 8017934:	46bd      	mov	sp, r7
 8017936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801793a:	4770      	bx	lr
 801793c:	200014d4 	.word	0x200014d4
 8017940:	200014f0 	.word	0x200014f0

08017944 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8017944:	b580      	push	{r7, lr}
 8017946:	b084      	sub	sp, #16
 8017948:	af00      	add	r7, sp, #0
 801794a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801794c:	687b      	ldr	r3, [r7, #4]
 801794e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8017950:	2300      	movs	r3, #0
 8017952:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8017954:	687b      	ldr	r3, [r7, #4]
 8017956:	2b00      	cmp	r3, #0
 8017958:	d051      	beq.n	80179fe <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801795a:	68bb      	ldr	r3, [r7, #8]
 801795c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801795e:	4b2a      	ldr	r3, [pc, #168]	; (8017a08 <xTaskPriorityInherit+0xc4>)
 8017960:	681b      	ldr	r3, [r3, #0]
 8017962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017964:	429a      	cmp	r2, r3
 8017966:	d241      	bcs.n	80179ec <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8017968:	68bb      	ldr	r3, [r7, #8]
 801796a:	699b      	ldr	r3, [r3, #24]
 801796c:	2b00      	cmp	r3, #0
 801796e:	db06      	blt.n	801797e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017970:	4b25      	ldr	r3, [pc, #148]	; (8017a08 <xTaskPriorityInherit+0xc4>)
 8017972:	681b      	ldr	r3, [r3, #0]
 8017974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017976:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801797a:	68bb      	ldr	r3, [r7, #8]
 801797c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801797e:	68bb      	ldr	r3, [r7, #8]
 8017980:	6959      	ldr	r1, [r3, #20]
 8017982:	68bb      	ldr	r3, [r7, #8]
 8017984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017986:	4613      	mov	r3, r2
 8017988:	009b      	lsls	r3, r3, #2
 801798a:	4413      	add	r3, r2
 801798c:	009b      	lsls	r3, r3, #2
 801798e:	4a1f      	ldr	r2, [pc, #124]	; (8017a0c <xTaskPriorityInherit+0xc8>)
 8017990:	4413      	add	r3, r2
 8017992:	4299      	cmp	r1, r3
 8017994:	d122      	bne.n	80179dc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017996:	68bb      	ldr	r3, [r7, #8]
 8017998:	3304      	adds	r3, #4
 801799a:	4618      	mov	r0, r3
 801799c:	f7fe f8b2 	bl	8015b04 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80179a0:	4b19      	ldr	r3, [pc, #100]	; (8017a08 <xTaskPriorityInherit+0xc4>)
 80179a2:	681b      	ldr	r3, [r3, #0]
 80179a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80179a6:	68bb      	ldr	r3, [r7, #8]
 80179a8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80179aa:	68bb      	ldr	r3, [r7, #8]
 80179ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80179ae:	4b18      	ldr	r3, [pc, #96]	; (8017a10 <xTaskPriorityInherit+0xcc>)
 80179b0:	681b      	ldr	r3, [r3, #0]
 80179b2:	429a      	cmp	r2, r3
 80179b4:	d903      	bls.n	80179be <xTaskPriorityInherit+0x7a>
 80179b6:	68bb      	ldr	r3, [r7, #8]
 80179b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80179ba:	4a15      	ldr	r2, [pc, #84]	; (8017a10 <xTaskPriorityInherit+0xcc>)
 80179bc:	6013      	str	r3, [r2, #0]
 80179be:	68bb      	ldr	r3, [r7, #8]
 80179c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80179c2:	4613      	mov	r3, r2
 80179c4:	009b      	lsls	r3, r3, #2
 80179c6:	4413      	add	r3, r2
 80179c8:	009b      	lsls	r3, r3, #2
 80179ca:	4a10      	ldr	r2, [pc, #64]	; (8017a0c <xTaskPriorityInherit+0xc8>)
 80179cc:	441a      	add	r2, r3
 80179ce:	68bb      	ldr	r3, [r7, #8]
 80179d0:	3304      	adds	r3, #4
 80179d2:	4619      	mov	r1, r3
 80179d4:	4610      	mov	r0, r2
 80179d6:	f7fe f838 	bl	8015a4a <vListInsertEnd>
 80179da:	e004      	b.n	80179e6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80179dc:	4b0a      	ldr	r3, [pc, #40]	; (8017a08 <xTaskPriorityInherit+0xc4>)
 80179de:	681b      	ldr	r3, [r3, #0]
 80179e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80179e2:	68bb      	ldr	r3, [r7, #8]
 80179e4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80179e6:	2301      	movs	r3, #1
 80179e8:	60fb      	str	r3, [r7, #12]
 80179ea:	e008      	b.n	80179fe <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80179ec:	68bb      	ldr	r3, [r7, #8]
 80179ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80179f0:	4b05      	ldr	r3, [pc, #20]	; (8017a08 <xTaskPriorityInherit+0xc4>)
 80179f2:	681b      	ldr	r3, [r3, #0]
 80179f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80179f6:	429a      	cmp	r2, r3
 80179f8:	d201      	bcs.n	80179fe <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80179fa:	2301      	movs	r3, #1
 80179fc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80179fe:	68fb      	ldr	r3, [r7, #12]
	}
 8017a00:	4618      	mov	r0, r3
 8017a02:	3710      	adds	r7, #16
 8017a04:	46bd      	mov	sp, r7
 8017a06:	bd80      	pop	{r7, pc}
 8017a08:	20000ff4 	.word	0x20000ff4
 8017a0c:	20000ff8 	.word	0x20000ff8
 8017a10:	200014d0 	.word	0x200014d0

08017a14 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8017a14:	b580      	push	{r7, lr}
 8017a16:	b086      	sub	sp, #24
 8017a18:	af00      	add	r7, sp, #0
 8017a1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8017a1c:	687b      	ldr	r3, [r7, #4]
 8017a1e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8017a20:	2300      	movs	r3, #0
 8017a22:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8017a24:	687b      	ldr	r3, [r7, #4]
 8017a26:	2b00      	cmp	r3, #0
 8017a28:	d056      	beq.n	8017ad8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8017a2a:	4b2e      	ldr	r3, [pc, #184]	; (8017ae4 <xTaskPriorityDisinherit+0xd0>)
 8017a2c:	681b      	ldr	r3, [r3, #0]
 8017a2e:	693a      	ldr	r2, [r7, #16]
 8017a30:	429a      	cmp	r2, r3
 8017a32:	d00a      	beq.n	8017a4a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8017a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017a38:	f383 8811 	msr	BASEPRI, r3
 8017a3c:	f3bf 8f6f 	isb	sy
 8017a40:	f3bf 8f4f 	dsb	sy
 8017a44:	60fb      	str	r3, [r7, #12]
}
 8017a46:	bf00      	nop
 8017a48:	e7fe      	b.n	8017a48 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8017a4a:	693b      	ldr	r3, [r7, #16]
 8017a4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017a4e:	2b00      	cmp	r3, #0
 8017a50:	d10a      	bne.n	8017a68 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8017a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017a56:	f383 8811 	msr	BASEPRI, r3
 8017a5a:	f3bf 8f6f 	isb	sy
 8017a5e:	f3bf 8f4f 	dsb	sy
 8017a62:	60bb      	str	r3, [r7, #8]
}
 8017a64:	bf00      	nop
 8017a66:	e7fe      	b.n	8017a66 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8017a68:	693b      	ldr	r3, [r7, #16]
 8017a6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017a6c:	1e5a      	subs	r2, r3, #1
 8017a6e:	693b      	ldr	r3, [r7, #16]
 8017a70:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8017a72:	693b      	ldr	r3, [r7, #16]
 8017a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017a76:	693b      	ldr	r3, [r7, #16]
 8017a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017a7a:	429a      	cmp	r2, r3
 8017a7c:	d02c      	beq.n	8017ad8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8017a7e:	693b      	ldr	r3, [r7, #16]
 8017a80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017a82:	2b00      	cmp	r3, #0
 8017a84:	d128      	bne.n	8017ad8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017a86:	693b      	ldr	r3, [r7, #16]
 8017a88:	3304      	adds	r3, #4
 8017a8a:	4618      	mov	r0, r3
 8017a8c:	f7fe f83a 	bl	8015b04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8017a90:	693b      	ldr	r3, [r7, #16]
 8017a92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8017a94:	693b      	ldr	r3, [r7, #16]
 8017a96:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017a98:	693b      	ldr	r3, [r7, #16]
 8017a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017a9c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8017aa0:	693b      	ldr	r3, [r7, #16]
 8017aa2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8017aa4:	693b      	ldr	r3, [r7, #16]
 8017aa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017aa8:	4b0f      	ldr	r3, [pc, #60]	; (8017ae8 <xTaskPriorityDisinherit+0xd4>)
 8017aaa:	681b      	ldr	r3, [r3, #0]
 8017aac:	429a      	cmp	r2, r3
 8017aae:	d903      	bls.n	8017ab8 <xTaskPriorityDisinherit+0xa4>
 8017ab0:	693b      	ldr	r3, [r7, #16]
 8017ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017ab4:	4a0c      	ldr	r2, [pc, #48]	; (8017ae8 <xTaskPriorityDisinherit+0xd4>)
 8017ab6:	6013      	str	r3, [r2, #0]
 8017ab8:	693b      	ldr	r3, [r7, #16]
 8017aba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017abc:	4613      	mov	r3, r2
 8017abe:	009b      	lsls	r3, r3, #2
 8017ac0:	4413      	add	r3, r2
 8017ac2:	009b      	lsls	r3, r3, #2
 8017ac4:	4a09      	ldr	r2, [pc, #36]	; (8017aec <xTaskPriorityDisinherit+0xd8>)
 8017ac6:	441a      	add	r2, r3
 8017ac8:	693b      	ldr	r3, [r7, #16]
 8017aca:	3304      	adds	r3, #4
 8017acc:	4619      	mov	r1, r3
 8017ace:	4610      	mov	r0, r2
 8017ad0:	f7fd ffbb 	bl	8015a4a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8017ad4:	2301      	movs	r3, #1
 8017ad6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8017ad8:	697b      	ldr	r3, [r7, #20]
	}
 8017ada:	4618      	mov	r0, r3
 8017adc:	3718      	adds	r7, #24
 8017ade:	46bd      	mov	sp, r7
 8017ae0:	bd80      	pop	{r7, pc}
 8017ae2:	bf00      	nop
 8017ae4:	20000ff4 	.word	0x20000ff4
 8017ae8:	200014d0 	.word	0x200014d0
 8017aec:	20000ff8 	.word	0x20000ff8

08017af0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8017af0:	b580      	push	{r7, lr}
 8017af2:	b088      	sub	sp, #32
 8017af4:	af00      	add	r7, sp, #0
 8017af6:	6078      	str	r0, [r7, #4]
 8017af8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8017afa:	687b      	ldr	r3, [r7, #4]
 8017afc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8017afe:	2301      	movs	r3, #1
 8017b00:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8017b02:	687b      	ldr	r3, [r7, #4]
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	d06a      	beq.n	8017bde <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8017b08:	69bb      	ldr	r3, [r7, #24]
 8017b0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017b0c:	2b00      	cmp	r3, #0
 8017b0e:	d10a      	bne.n	8017b26 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8017b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b14:	f383 8811 	msr	BASEPRI, r3
 8017b18:	f3bf 8f6f 	isb	sy
 8017b1c:	f3bf 8f4f 	dsb	sy
 8017b20:	60fb      	str	r3, [r7, #12]
}
 8017b22:	bf00      	nop
 8017b24:	e7fe      	b.n	8017b24 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8017b26:	69bb      	ldr	r3, [r7, #24]
 8017b28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017b2a:	683a      	ldr	r2, [r7, #0]
 8017b2c:	429a      	cmp	r2, r3
 8017b2e:	d902      	bls.n	8017b36 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8017b30:	683b      	ldr	r3, [r7, #0]
 8017b32:	61fb      	str	r3, [r7, #28]
 8017b34:	e002      	b.n	8017b3c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8017b36:	69bb      	ldr	r3, [r7, #24]
 8017b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017b3a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8017b3c:	69bb      	ldr	r3, [r7, #24]
 8017b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017b40:	69fa      	ldr	r2, [r7, #28]
 8017b42:	429a      	cmp	r2, r3
 8017b44:	d04b      	beq.n	8017bde <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8017b46:	69bb      	ldr	r3, [r7, #24]
 8017b48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017b4a:	697a      	ldr	r2, [r7, #20]
 8017b4c:	429a      	cmp	r2, r3
 8017b4e:	d146      	bne.n	8017bde <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8017b50:	4b25      	ldr	r3, [pc, #148]	; (8017be8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8017b52:	681b      	ldr	r3, [r3, #0]
 8017b54:	69ba      	ldr	r2, [r7, #24]
 8017b56:	429a      	cmp	r2, r3
 8017b58:	d10a      	bne.n	8017b70 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8017b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017b5e:	f383 8811 	msr	BASEPRI, r3
 8017b62:	f3bf 8f6f 	isb	sy
 8017b66:	f3bf 8f4f 	dsb	sy
 8017b6a:	60bb      	str	r3, [r7, #8]
}
 8017b6c:	bf00      	nop
 8017b6e:	e7fe      	b.n	8017b6e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8017b70:	69bb      	ldr	r3, [r7, #24]
 8017b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017b74:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8017b76:	69bb      	ldr	r3, [r7, #24]
 8017b78:	69fa      	ldr	r2, [r7, #28]
 8017b7a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8017b7c:	69bb      	ldr	r3, [r7, #24]
 8017b7e:	699b      	ldr	r3, [r3, #24]
 8017b80:	2b00      	cmp	r3, #0
 8017b82:	db04      	blt.n	8017b8e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017b84:	69fb      	ldr	r3, [r7, #28]
 8017b86:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8017b8a:	69bb      	ldr	r3, [r7, #24]
 8017b8c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8017b8e:	69bb      	ldr	r3, [r7, #24]
 8017b90:	6959      	ldr	r1, [r3, #20]
 8017b92:	693a      	ldr	r2, [r7, #16]
 8017b94:	4613      	mov	r3, r2
 8017b96:	009b      	lsls	r3, r3, #2
 8017b98:	4413      	add	r3, r2
 8017b9a:	009b      	lsls	r3, r3, #2
 8017b9c:	4a13      	ldr	r2, [pc, #76]	; (8017bec <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8017b9e:	4413      	add	r3, r2
 8017ba0:	4299      	cmp	r1, r3
 8017ba2:	d11c      	bne.n	8017bde <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017ba4:	69bb      	ldr	r3, [r7, #24]
 8017ba6:	3304      	adds	r3, #4
 8017ba8:	4618      	mov	r0, r3
 8017baa:	f7fd ffab 	bl	8015b04 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8017bae:	69bb      	ldr	r3, [r7, #24]
 8017bb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017bb2:	4b0f      	ldr	r3, [pc, #60]	; (8017bf0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8017bb4:	681b      	ldr	r3, [r3, #0]
 8017bb6:	429a      	cmp	r2, r3
 8017bb8:	d903      	bls.n	8017bc2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8017bba:	69bb      	ldr	r3, [r7, #24]
 8017bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017bbe:	4a0c      	ldr	r2, [pc, #48]	; (8017bf0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8017bc0:	6013      	str	r3, [r2, #0]
 8017bc2:	69bb      	ldr	r3, [r7, #24]
 8017bc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017bc6:	4613      	mov	r3, r2
 8017bc8:	009b      	lsls	r3, r3, #2
 8017bca:	4413      	add	r3, r2
 8017bcc:	009b      	lsls	r3, r3, #2
 8017bce:	4a07      	ldr	r2, [pc, #28]	; (8017bec <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8017bd0:	441a      	add	r2, r3
 8017bd2:	69bb      	ldr	r3, [r7, #24]
 8017bd4:	3304      	adds	r3, #4
 8017bd6:	4619      	mov	r1, r3
 8017bd8:	4610      	mov	r0, r2
 8017bda:	f7fd ff36 	bl	8015a4a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017bde:	bf00      	nop
 8017be0:	3720      	adds	r7, #32
 8017be2:	46bd      	mov	sp, r7
 8017be4:	bd80      	pop	{r7, pc}
 8017be6:	bf00      	nop
 8017be8:	20000ff4 	.word	0x20000ff4
 8017bec:	20000ff8 	.word	0x20000ff8
 8017bf0:	200014d0 	.word	0x200014d0

08017bf4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8017bf4:	b480      	push	{r7}
 8017bf6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8017bf8:	4b07      	ldr	r3, [pc, #28]	; (8017c18 <pvTaskIncrementMutexHeldCount+0x24>)
 8017bfa:	681b      	ldr	r3, [r3, #0]
 8017bfc:	2b00      	cmp	r3, #0
 8017bfe:	d004      	beq.n	8017c0a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8017c00:	4b05      	ldr	r3, [pc, #20]	; (8017c18 <pvTaskIncrementMutexHeldCount+0x24>)
 8017c02:	681b      	ldr	r3, [r3, #0]
 8017c04:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017c06:	3201      	adds	r2, #1
 8017c08:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8017c0a:	4b03      	ldr	r3, [pc, #12]	; (8017c18 <pvTaskIncrementMutexHeldCount+0x24>)
 8017c0c:	681b      	ldr	r3, [r3, #0]
	}
 8017c0e:	4618      	mov	r0, r3
 8017c10:	46bd      	mov	sp, r7
 8017c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c16:	4770      	bx	lr
 8017c18:	20000ff4 	.word	0x20000ff4

08017c1c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8017c1c:	b580      	push	{r7, lr}
 8017c1e:	b084      	sub	sp, #16
 8017c20:	af00      	add	r7, sp, #0
 8017c22:	6078      	str	r0, [r7, #4]
 8017c24:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8017c26:	4b21      	ldr	r3, [pc, #132]	; (8017cac <prvAddCurrentTaskToDelayedList+0x90>)
 8017c28:	681b      	ldr	r3, [r3, #0]
 8017c2a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017c2c:	4b20      	ldr	r3, [pc, #128]	; (8017cb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8017c2e:	681b      	ldr	r3, [r3, #0]
 8017c30:	3304      	adds	r3, #4
 8017c32:	4618      	mov	r0, r3
 8017c34:	f7fd ff66 	bl	8015b04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8017c38:	687b      	ldr	r3, [r7, #4]
 8017c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017c3e:	d10a      	bne.n	8017c56 <prvAddCurrentTaskToDelayedList+0x3a>
 8017c40:	683b      	ldr	r3, [r7, #0]
 8017c42:	2b00      	cmp	r3, #0
 8017c44:	d007      	beq.n	8017c56 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017c46:	4b1a      	ldr	r3, [pc, #104]	; (8017cb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8017c48:	681b      	ldr	r3, [r3, #0]
 8017c4a:	3304      	adds	r3, #4
 8017c4c:	4619      	mov	r1, r3
 8017c4e:	4819      	ldr	r0, [pc, #100]	; (8017cb4 <prvAddCurrentTaskToDelayedList+0x98>)
 8017c50:	f7fd fefb 	bl	8015a4a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8017c54:	e026      	b.n	8017ca4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8017c56:	68fa      	ldr	r2, [r7, #12]
 8017c58:	687b      	ldr	r3, [r7, #4]
 8017c5a:	4413      	add	r3, r2
 8017c5c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8017c5e:	4b14      	ldr	r3, [pc, #80]	; (8017cb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8017c60:	681b      	ldr	r3, [r3, #0]
 8017c62:	68ba      	ldr	r2, [r7, #8]
 8017c64:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8017c66:	68ba      	ldr	r2, [r7, #8]
 8017c68:	68fb      	ldr	r3, [r7, #12]
 8017c6a:	429a      	cmp	r2, r3
 8017c6c:	d209      	bcs.n	8017c82 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017c6e:	4b12      	ldr	r3, [pc, #72]	; (8017cb8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8017c70:	681a      	ldr	r2, [r3, #0]
 8017c72:	4b0f      	ldr	r3, [pc, #60]	; (8017cb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8017c74:	681b      	ldr	r3, [r3, #0]
 8017c76:	3304      	adds	r3, #4
 8017c78:	4619      	mov	r1, r3
 8017c7a:	4610      	mov	r0, r2
 8017c7c:	f7fd ff09 	bl	8015a92 <vListInsert>
}
 8017c80:	e010      	b.n	8017ca4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017c82:	4b0e      	ldr	r3, [pc, #56]	; (8017cbc <prvAddCurrentTaskToDelayedList+0xa0>)
 8017c84:	681a      	ldr	r2, [r3, #0]
 8017c86:	4b0a      	ldr	r3, [pc, #40]	; (8017cb0 <prvAddCurrentTaskToDelayedList+0x94>)
 8017c88:	681b      	ldr	r3, [r3, #0]
 8017c8a:	3304      	adds	r3, #4
 8017c8c:	4619      	mov	r1, r3
 8017c8e:	4610      	mov	r0, r2
 8017c90:	f7fd feff 	bl	8015a92 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8017c94:	4b0a      	ldr	r3, [pc, #40]	; (8017cc0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8017c96:	681b      	ldr	r3, [r3, #0]
 8017c98:	68ba      	ldr	r2, [r7, #8]
 8017c9a:	429a      	cmp	r2, r3
 8017c9c:	d202      	bcs.n	8017ca4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8017c9e:	4a08      	ldr	r2, [pc, #32]	; (8017cc0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8017ca0:	68bb      	ldr	r3, [r7, #8]
 8017ca2:	6013      	str	r3, [r2, #0]
}
 8017ca4:	bf00      	nop
 8017ca6:	3710      	adds	r7, #16
 8017ca8:	46bd      	mov	sp, r7
 8017caa:	bd80      	pop	{r7, pc}
 8017cac:	200014cc 	.word	0x200014cc
 8017cb0:	20000ff4 	.word	0x20000ff4
 8017cb4:	200014b4 	.word	0x200014b4
 8017cb8:	20001484 	.word	0x20001484
 8017cbc:	20001480 	.word	0x20001480
 8017cc0:	200014e8 	.word	0x200014e8

08017cc4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8017cc4:	b580      	push	{r7, lr}
 8017cc6:	b08a      	sub	sp, #40	; 0x28
 8017cc8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8017cca:	2300      	movs	r3, #0
 8017ccc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8017cce:	f000 fb07 	bl	80182e0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8017cd2:	4b1c      	ldr	r3, [pc, #112]	; (8017d44 <xTimerCreateTimerTask+0x80>)
 8017cd4:	681b      	ldr	r3, [r3, #0]
 8017cd6:	2b00      	cmp	r3, #0
 8017cd8:	d021      	beq.n	8017d1e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8017cda:	2300      	movs	r3, #0
 8017cdc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8017cde:	2300      	movs	r3, #0
 8017ce0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8017ce2:	1d3a      	adds	r2, r7, #4
 8017ce4:	f107 0108 	add.w	r1, r7, #8
 8017ce8:	f107 030c 	add.w	r3, r7, #12
 8017cec:	4618      	mov	r0, r3
 8017cee:	f7fd fe65 	bl	80159bc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8017cf2:	6879      	ldr	r1, [r7, #4]
 8017cf4:	68bb      	ldr	r3, [r7, #8]
 8017cf6:	68fa      	ldr	r2, [r7, #12]
 8017cf8:	9202      	str	r2, [sp, #8]
 8017cfa:	9301      	str	r3, [sp, #4]
 8017cfc:	2302      	movs	r3, #2
 8017cfe:	9300      	str	r3, [sp, #0]
 8017d00:	2300      	movs	r3, #0
 8017d02:	460a      	mov	r2, r1
 8017d04:	4910      	ldr	r1, [pc, #64]	; (8017d48 <xTimerCreateTimerTask+0x84>)
 8017d06:	4811      	ldr	r0, [pc, #68]	; (8017d4c <xTimerCreateTimerTask+0x88>)
 8017d08:	f7fe ff34 	bl	8016b74 <xTaskCreateStatic>
 8017d0c:	4603      	mov	r3, r0
 8017d0e:	4a10      	ldr	r2, [pc, #64]	; (8017d50 <xTimerCreateTimerTask+0x8c>)
 8017d10:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8017d12:	4b0f      	ldr	r3, [pc, #60]	; (8017d50 <xTimerCreateTimerTask+0x8c>)
 8017d14:	681b      	ldr	r3, [r3, #0]
 8017d16:	2b00      	cmp	r3, #0
 8017d18:	d001      	beq.n	8017d1e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8017d1a:	2301      	movs	r3, #1
 8017d1c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8017d1e:	697b      	ldr	r3, [r7, #20]
 8017d20:	2b00      	cmp	r3, #0
 8017d22:	d10a      	bne.n	8017d3a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8017d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017d28:	f383 8811 	msr	BASEPRI, r3
 8017d2c:	f3bf 8f6f 	isb	sy
 8017d30:	f3bf 8f4f 	dsb	sy
 8017d34:	613b      	str	r3, [r7, #16]
}
 8017d36:	bf00      	nop
 8017d38:	e7fe      	b.n	8017d38 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8017d3a:	697b      	ldr	r3, [r7, #20]
}
 8017d3c:	4618      	mov	r0, r3
 8017d3e:	3718      	adds	r7, #24
 8017d40:	46bd      	mov	sp, r7
 8017d42:	bd80      	pop	{r7, pc}
 8017d44:	20001524 	.word	0x20001524
 8017d48:	080214ec 	.word	0x080214ec
 8017d4c:	08017e89 	.word	0x08017e89
 8017d50:	20001528 	.word	0x20001528

08017d54 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8017d54:	b580      	push	{r7, lr}
 8017d56:	b08a      	sub	sp, #40	; 0x28
 8017d58:	af00      	add	r7, sp, #0
 8017d5a:	60f8      	str	r0, [r7, #12]
 8017d5c:	60b9      	str	r1, [r7, #8]
 8017d5e:	607a      	str	r2, [r7, #4]
 8017d60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8017d62:	2300      	movs	r3, #0
 8017d64:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8017d66:	68fb      	ldr	r3, [r7, #12]
 8017d68:	2b00      	cmp	r3, #0
 8017d6a:	d10a      	bne.n	8017d82 <xTimerGenericCommand+0x2e>
	__asm volatile
 8017d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017d70:	f383 8811 	msr	BASEPRI, r3
 8017d74:	f3bf 8f6f 	isb	sy
 8017d78:	f3bf 8f4f 	dsb	sy
 8017d7c:	623b      	str	r3, [r7, #32]
}
 8017d7e:	bf00      	nop
 8017d80:	e7fe      	b.n	8017d80 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8017d82:	4b1a      	ldr	r3, [pc, #104]	; (8017dec <xTimerGenericCommand+0x98>)
 8017d84:	681b      	ldr	r3, [r3, #0]
 8017d86:	2b00      	cmp	r3, #0
 8017d88:	d02a      	beq.n	8017de0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8017d8a:	68bb      	ldr	r3, [r7, #8]
 8017d8c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8017d8e:	687b      	ldr	r3, [r7, #4]
 8017d90:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8017d92:	68fb      	ldr	r3, [r7, #12]
 8017d94:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8017d96:	68bb      	ldr	r3, [r7, #8]
 8017d98:	2b05      	cmp	r3, #5
 8017d9a:	dc18      	bgt.n	8017dce <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8017d9c:	f7ff fdb4 	bl	8017908 <xTaskGetSchedulerState>
 8017da0:	4603      	mov	r3, r0
 8017da2:	2b02      	cmp	r3, #2
 8017da4:	d109      	bne.n	8017dba <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8017da6:	4b11      	ldr	r3, [pc, #68]	; (8017dec <xTimerGenericCommand+0x98>)
 8017da8:	6818      	ldr	r0, [r3, #0]
 8017daa:	f107 0110 	add.w	r1, r7, #16
 8017dae:	2300      	movs	r3, #0
 8017db0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017db2:	f7fe f879 	bl	8015ea8 <xQueueGenericSend>
 8017db6:	6278      	str	r0, [r7, #36]	; 0x24
 8017db8:	e012      	b.n	8017de0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8017dba:	4b0c      	ldr	r3, [pc, #48]	; (8017dec <xTimerGenericCommand+0x98>)
 8017dbc:	6818      	ldr	r0, [r3, #0]
 8017dbe:	f107 0110 	add.w	r1, r7, #16
 8017dc2:	2300      	movs	r3, #0
 8017dc4:	2200      	movs	r2, #0
 8017dc6:	f7fe f86f 	bl	8015ea8 <xQueueGenericSend>
 8017dca:	6278      	str	r0, [r7, #36]	; 0x24
 8017dcc:	e008      	b.n	8017de0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8017dce:	4b07      	ldr	r3, [pc, #28]	; (8017dec <xTimerGenericCommand+0x98>)
 8017dd0:	6818      	ldr	r0, [r3, #0]
 8017dd2:	f107 0110 	add.w	r1, r7, #16
 8017dd6:	2300      	movs	r3, #0
 8017dd8:	683a      	ldr	r2, [r7, #0]
 8017dda:	f7fe f963 	bl	80160a4 <xQueueGenericSendFromISR>
 8017dde:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8017de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8017de2:	4618      	mov	r0, r3
 8017de4:	3728      	adds	r7, #40	; 0x28
 8017de6:	46bd      	mov	sp, r7
 8017de8:	bd80      	pop	{r7, pc}
 8017dea:	bf00      	nop
 8017dec:	20001524 	.word	0x20001524

08017df0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8017df0:	b580      	push	{r7, lr}
 8017df2:	b088      	sub	sp, #32
 8017df4:	af02      	add	r7, sp, #8
 8017df6:	6078      	str	r0, [r7, #4]
 8017df8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017dfa:	4b22      	ldr	r3, [pc, #136]	; (8017e84 <prvProcessExpiredTimer+0x94>)
 8017dfc:	681b      	ldr	r3, [r3, #0]
 8017dfe:	68db      	ldr	r3, [r3, #12]
 8017e00:	68db      	ldr	r3, [r3, #12]
 8017e02:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8017e04:	697b      	ldr	r3, [r7, #20]
 8017e06:	3304      	adds	r3, #4
 8017e08:	4618      	mov	r0, r3
 8017e0a:	f7fd fe7b 	bl	8015b04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8017e0e:	697b      	ldr	r3, [r7, #20]
 8017e10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8017e14:	f003 0304 	and.w	r3, r3, #4
 8017e18:	2b00      	cmp	r3, #0
 8017e1a:	d022      	beq.n	8017e62 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8017e1c:	697b      	ldr	r3, [r7, #20]
 8017e1e:	699a      	ldr	r2, [r3, #24]
 8017e20:	687b      	ldr	r3, [r7, #4]
 8017e22:	18d1      	adds	r1, r2, r3
 8017e24:	687b      	ldr	r3, [r7, #4]
 8017e26:	683a      	ldr	r2, [r7, #0]
 8017e28:	6978      	ldr	r0, [r7, #20]
 8017e2a:	f000 f8d1 	bl	8017fd0 <prvInsertTimerInActiveList>
 8017e2e:	4603      	mov	r3, r0
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	d01f      	beq.n	8017e74 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8017e34:	2300      	movs	r3, #0
 8017e36:	9300      	str	r3, [sp, #0]
 8017e38:	2300      	movs	r3, #0
 8017e3a:	687a      	ldr	r2, [r7, #4]
 8017e3c:	2100      	movs	r1, #0
 8017e3e:	6978      	ldr	r0, [r7, #20]
 8017e40:	f7ff ff88 	bl	8017d54 <xTimerGenericCommand>
 8017e44:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8017e46:	693b      	ldr	r3, [r7, #16]
 8017e48:	2b00      	cmp	r3, #0
 8017e4a:	d113      	bne.n	8017e74 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8017e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e50:	f383 8811 	msr	BASEPRI, r3
 8017e54:	f3bf 8f6f 	isb	sy
 8017e58:	f3bf 8f4f 	dsb	sy
 8017e5c:	60fb      	str	r3, [r7, #12]
}
 8017e5e:	bf00      	nop
 8017e60:	e7fe      	b.n	8017e60 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8017e62:	697b      	ldr	r3, [r7, #20]
 8017e64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8017e68:	f023 0301 	bic.w	r3, r3, #1
 8017e6c:	b2da      	uxtb	r2, r3
 8017e6e:	697b      	ldr	r3, [r7, #20]
 8017e70:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8017e74:	697b      	ldr	r3, [r7, #20]
 8017e76:	6a1b      	ldr	r3, [r3, #32]
 8017e78:	6978      	ldr	r0, [r7, #20]
 8017e7a:	4798      	blx	r3
}
 8017e7c:	bf00      	nop
 8017e7e:	3718      	adds	r7, #24
 8017e80:	46bd      	mov	sp, r7
 8017e82:	bd80      	pop	{r7, pc}
 8017e84:	2000151c 	.word	0x2000151c

08017e88 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8017e88:	b580      	push	{r7, lr}
 8017e8a:	b084      	sub	sp, #16
 8017e8c:	af00      	add	r7, sp, #0
 8017e8e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8017e90:	f107 0308 	add.w	r3, r7, #8
 8017e94:	4618      	mov	r0, r3
 8017e96:	f000 f857 	bl	8017f48 <prvGetNextExpireTime>
 8017e9a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8017e9c:	68bb      	ldr	r3, [r7, #8]
 8017e9e:	4619      	mov	r1, r3
 8017ea0:	68f8      	ldr	r0, [r7, #12]
 8017ea2:	f000 f803 	bl	8017eac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8017ea6:	f000 f8d5 	bl	8018054 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8017eaa:	e7f1      	b.n	8017e90 <prvTimerTask+0x8>

08017eac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8017eac:	b580      	push	{r7, lr}
 8017eae:	b084      	sub	sp, #16
 8017eb0:	af00      	add	r7, sp, #0
 8017eb2:	6078      	str	r0, [r7, #4]
 8017eb4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8017eb6:	f7ff f92b 	bl	8017110 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8017eba:	f107 0308 	add.w	r3, r7, #8
 8017ebe:	4618      	mov	r0, r3
 8017ec0:	f000 f866 	bl	8017f90 <prvSampleTimeNow>
 8017ec4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8017ec6:	68bb      	ldr	r3, [r7, #8]
 8017ec8:	2b00      	cmp	r3, #0
 8017eca:	d130      	bne.n	8017f2e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8017ecc:	683b      	ldr	r3, [r7, #0]
 8017ece:	2b00      	cmp	r3, #0
 8017ed0:	d10a      	bne.n	8017ee8 <prvProcessTimerOrBlockTask+0x3c>
 8017ed2:	687a      	ldr	r2, [r7, #4]
 8017ed4:	68fb      	ldr	r3, [r7, #12]
 8017ed6:	429a      	cmp	r2, r3
 8017ed8:	d806      	bhi.n	8017ee8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8017eda:	f7ff f927 	bl	801712c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8017ede:	68f9      	ldr	r1, [r7, #12]
 8017ee0:	6878      	ldr	r0, [r7, #4]
 8017ee2:	f7ff ff85 	bl	8017df0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8017ee6:	e024      	b.n	8017f32 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8017ee8:	683b      	ldr	r3, [r7, #0]
 8017eea:	2b00      	cmp	r3, #0
 8017eec:	d008      	beq.n	8017f00 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8017eee:	4b13      	ldr	r3, [pc, #76]	; (8017f3c <prvProcessTimerOrBlockTask+0x90>)
 8017ef0:	681b      	ldr	r3, [r3, #0]
 8017ef2:	681b      	ldr	r3, [r3, #0]
 8017ef4:	2b00      	cmp	r3, #0
 8017ef6:	d101      	bne.n	8017efc <prvProcessTimerOrBlockTask+0x50>
 8017ef8:	2301      	movs	r3, #1
 8017efa:	e000      	b.n	8017efe <prvProcessTimerOrBlockTask+0x52>
 8017efc:	2300      	movs	r3, #0
 8017efe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8017f00:	4b0f      	ldr	r3, [pc, #60]	; (8017f40 <prvProcessTimerOrBlockTask+0x94>)
 8017f02:	6818      	ldr	r0, [r3, #0]
 8017f04:	687a      	ldr	r2, [r7, #4]
 8017f06:	68fb      	ldr	r3, [r7, #12]
 8017f08:	1ad3      	subs	r3, r2, r3
 8017f0a:	683a      	ldr	r2, [r7, #0]
 8017f0c:	4619      	mov	r1, r3
 8017f0e:	f7fe fdfd 	bl	8016b0c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8017f12:	f7ff f90b 	bl	801712c <xTaskResumeAll>
 8017f16:	4603      	mov	r3, r0
 8017f18:	2b00      	cmp	r3, #0
 8017f1a:	d10a      	bne.n	8017f32 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8017f1c:	4b09      	ldr	r3, [pc, #36]	; (8017f44 <prvProcessTimerOrBlockTask+0x98>)
 8017f1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017f22:	601a      	str	r2, [r3, #0]
 8017f24:	f3bf 8f4f 	dsb	sy
 8017f28:	f3bf 8f6f 	isb	sy
}
 8017f2c:	e001      	b.n	8017f32 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8017f2e:	f7ff f8fd 	bl	801712c <xTaskResumeAll>
}
 8017f32:	bf00      	nop
 8017f34:	3710      	adds	r7, #16
 8017f36:	46bd      	mov	sp, r7
 8017f38:	bd80      	pop	{r7, pc}
 8017f3a:	bf00      	nop
 8017f3c:	20001520 	.word	0x20001520
 8017f40:	20001524 	.word	0x20001524
 8017f44:	e000ed04 	.word	0xe000ed04

08017f48 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8017f48:	b480      	push	{r7}
 8017f4a:	b085      	sub	sp, #20
 8017f4c:	af00      	add	r7, sp, #0
 8017f4e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8017f50:	4b0e      	ldr	r3, [pc, #56]	; (8017f8c <prvGetNextExpireTime+0x44>)
 8017f52:	681b      	ldr	r3, [r3, #0]
 8017f54:	681b      	ldr	r3, [r3, #0]
 8017f56:	2b00      	cmp	r3, #0
 8017f58:	d101      	bne.n	8017f5e <prvGetNextExpireTime+0x16>
 8017f5a:	2201      	movs	r2, #1
 8017f5c:	e000      	b.n	8017f60 <prvGetNextExpireTime+0x18>
 8017f5e:	2200      	movs	r2, #0
 8017f60:	687b      	ldr	r3, [r7, #4]
 8017f62:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8017f64:	687b      	ldr	r3, [r7, #4]
 8017f66:	681b      	ldr	r3, [r3, #0]
 8017f68:	2b00      	cmp	r3, #0
 8017f6a:	d105      	bne.n	8017f78 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8017f6c:	4b07      	ldr	r3, [pc, #28]	; (8017f8c <prvGetNextExpireTime+0x44>)
 8017f6e:	681b      	ldr	r3, [r3, #0]
 8017f70:	68db      	ldr	r3, [r3, #12]
 8017f72:	681b      	ldr	r3, [r3, #0]
 8017f74:	60fb      	str	r3, [r7, #12]
 8017f76:	e001      	b.n	8017f7c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8017f78:	2300      	movs	r3, #0
 8017f7a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8017f7c:	68fb      	ldr	r3, [r7, #12]
}
 8017f7e:	4618      	mov	r0, r3
 8017f80:	3714      	adds	r7, #20
 8017f82:	46bd      	mov	sp, r7
 8017f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f88:	4770      	bx	lr
 8017f8a:	bf00      	nop
 8017f8c:	2000151c 	.word	0x2000151c

08017f90 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8017f90:	b580      	push	{r7, lr}
 8017f92:	b084      	sub	sp, #16
 8017f94:	af00      	add	r7, sp, #0
 8017f96:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8017f98:	f7ff f966 	bl	8017268 <xTaskGetTickCount>
 8017f9c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8017f9e:	4b0b      	ldr	r3, [pc, #44]	; (8017fcc <prvSampleTimeNow+0x3c>)
 8017fa0:	681b      	ldr	r3, [r3, #0]
 8017fa2:	68fa      	ldr	r2, [r7, #12]
 8017fa4:	429a      	cmp	r2, r3
 8017fa6:	d205      	bcs.n	8017fb4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8017fa8:	f000 f936 	bl	8018218 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8017fac:	687b      	ldr	r3, [r7, #4]
 8017fae:	2201      	movs	r2, #1
 8017fb0:	601a      	str	r2, [r3, #0]
 8017fb2:	e002      	b.n	8017fba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8017fb4:	687b      	ldr	r3, [r7, #4]
 8017fb6:	2200      	movs	r2, #0
 8017fb8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8017fba:	4a04      	ldr	r2, [pc, #16]	; (8017fcc <prvSampleTimeNow+0x3c>)
 8017fbc:	68fb      	ldr	r3, [r7, #12]
 8017fbe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8017fc0:	68fb      	ldr	r3, [r7, #12]
}
 8017fc2:	4618      	mov	r0, r3
 8017fc4:	3710      	adds	r7, #16
 8017fc6:	46bd      	mov	sp, r7
 8017fc8:	bd80      	pop	{r7, pc}
 8017fca:	bf00      	nop
 8017fcc:	2000152c 	.word	0x2000152c

08017fd0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8017fd0:	b580      	push	{r7, lr}
 8017fd2:	b086      	sub	sp, #24
 8017fd4:	af00      	add	r7, sp, #0
 8017fd6:	60f8      	str	r0, [r7, #12]
 8017fd8:	60b9      	str	r1, [r7, #8]
 8017fda:	607a      	str	r2, [r7, #4]
 8017fdc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8017fde:	2300      	movs	r3, #0
 8017fe0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8017fe2:	68fb      	ldr	r3, [r7, #12]
 8017fe4:	68ba      	ldr	r2, [r7, #8]
 8017fe6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8017fe8:	68fb      	ldr	r3, [r7, #12]
 8017fea:	68fa      	ldr	r2, [r7, #12]
 8017fec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8017fee:	68ba      	ldr	r2, [r7, #8]
 8017ff0:	687b      	ldr	r3, [r7, #4]
 8017ff2:	429a      	cmp	r2, r3
 8017ff4:	d812      	bhi.n	801801c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017ff6:	687a      	ldr	r2, [r7, #4]
 8017ff8:	683b      	ldr	r3, [r7, #0]
 8017ffa:	1ad2      	subs	r2, r2, r3
 8017ffc:	68fb      	ldr	r3, [r7, #12]
 8017ffe:	699b      	ldr	r3, [r3, #24]
 8018000:	429a      	cmp	r2, r3
 8018002:	d302      	bcc.n	801800a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8018004:	2301      	movs	r3, #1
 8018006:	617b      	str	r3, [r7, #20]
 8018008:	e01b      	b.n	8018042 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801800a:	4b10      	ldr	r3, [pc, #64]	; (801804c <prvInsertTimerInActiveList+0x7c>)
 801800c:	681a      	ldr	r2, [r3, #0]
 801800e:	68fb      	ldr	r3, [r7, #12]
 8018010:	3304      	adds	r3, #4
 8018012:	4619      	mov	r1, r3
 8018014:	4610      	mov	r0, r2
 8018016:	f7fd fd3c 	bl	8015a92 <vListInsert>
 801801a:	e012      	b.n	8018042 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801801c:	687a      	ldr	r2, [r7, #4]
 801801e:	683b      	ldr	r3, [r7, #0]
 8018020:	429a      	cmp	r2, r3
 8018022:	d206      	bcs.n	8018032 <prvInsertTimerInActiveList+0x62>
 8018024:	68ba      	ldr	r2, [r7, #8]
 8018026:	683b      	ldr	r3, [r7, #0]
 8018028:	429a      	cmp	r2, r3
 801802a:	d302      	bcc.n	8018032 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 801802c:	2301      	movs	r3, #1
 801802e:	617b      	str	r3, [r7, #20]
 8018030:	e007      	b.n	8018042 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018032:	4b07      	ldr	r3, [pc, #28]	; (8018050 <prvInsertTimerInActiveList+0x80>)
 8018034:	681a      	ldr	r2, [r3, #0]
 8018036:	68fb      	ldr	r3, [r7, #12]
 8018038:	3304      	adds	r3, #4
 801803a:	4619      	mov	r1, r3
 801803c:	4610      	mov	r0, r2
 801803e:	f7fd fd28 	bl	8015a92 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8018042:	697b      	ldr	r3, [r7, #20]
}
 8018044:	4618      	mov	r0, r3
 8018046:	3718      	adds	r7, #24
 8018048:	46bd      	mov	sp, r7
 801804a:	bd80      	pop	{r7, pc}
 801804c:	20001520 	.word	0x20001520
 8018050:	2000151c 	.word	0x2000151c

08018054 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8018054:	b580      	push	{r7, lr}
 8018056:	b08e      	sub	sp, #56	; 0x38
 8018058:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801805a:	e0ca      	b.n	80181f2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801805c:	687b      	ldr	r3, [r7, #4]
 801805e:	2b00      	cmp	r3, #0
 8018060:	da18      	bge.n	8018094 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8018062:	1d3b      	adds	r3, r7, #4
 8018064:	3304      	adds	r3, #4
 8018066:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8018068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801806a:	2b00      	cmp	r3, #0
 801806c:	d10a      	bne.n	8018084 <prvProcessReceivedCommands+0x30>
	__asm volatile
 801806e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018072:	f383 8811 	msr	BASEPRI, r3
 8018076:	f3bf 8f6f 	isb	sy
 801807a:	f3bf 8f4f 	dsb	sy
 801807e:	61fb      	str	r3, [r7, #28]
}
 8018080:	bf00      	nop
 8018082:	e7fe      	b.n	8018082 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8018084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018086:	681b      	ldr	r3, [r3, #0]
 8018088:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801808a:	6850      	ldr	r0, [r2, #4]
 801808c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801808e:	6892      	ldr	r2, [r2, #8]
 8018090:	4611      	mov	r1, r2
 8018092:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8018094:	687b      	ldr	r3, [r7, #4]
 8018096:	2b00      	cmp	r3, #0
 8018098:	f2c0 80aa 	blt.w	80181f0 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801809c:	68fb      	ldr	r3, [r7, #12]
 801809e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80180a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80180a2:	695b      	ldr	r3, [r3, #20]
 80180a4:	2b00      	cmp	r3, #0
 80180a6:	d004      	beq.n	80180b2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80180a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80180aa:	3304      	adds	r3, #4
 80180ac:	4618      	mov	r0, r3
 80180ae:	f7fd fd29 	bl	8015b04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80180b2:	463b      	mov	r3, r7
 80180b4:	4618      	mov	r0, r3
 80180b6:	f7ff ff6b 	bl	8017f90 <prvSampleTimeNow>
 80180ba:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80180bc:	687b      	ldr	r3, [r7, #4]
 80180be:	2b09      	cmp	r3, #9
 80180c0:	f200 8097 	bhi.w	80181f2 <prvProcessReceivedCommands+0x19e>
 80180c4:	a201      	add	r2, pc, #4	; (adr r2, 80180cc <prvProcessReceivedCommands+0x78>)
 80180c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80180ca:	bf00      	nop
 80180cc:	080180f5 	.word	0x080180f5
 80180d0:	080180f5 	.word	0x080180f5
 80180d4:	080180f5 	.word	0x080180f5
 80180d8:	08018169 	.word	0x08018169
 80180dc:	0801817d 	.word	0x0801817d
 80180e0:	080181c7 	.word	0x080181c7
 80180e4:	080180f5 	.word	0x080180f5
 80180e8:	080180f5 	.word	0x080180f5
 80180ec:	08018169 	.word	0x08018169
 80180f0:	0801817d 	.word	0x0801817d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80180f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80180f6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80180fa:	f043 0301 	orr.w	r3, r3, #1
 80180fe:	b2da      	uxtb	r2, r3
 8018100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018102:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8018106:	68ba      	ldr	r2, [r7, #8]
 8018108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801810a:	699b      	ldr	r3, [r3, #24]
 801810c:	18d1      	adds	r1, r2, r3
 801810e:	68bb      	ldr	r3, [r7, #8]
 8018110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018112:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018114:	f7ff ff5c 	bl	8017fd0 <prvInsertTimerInActiveList>
 8018118:	4603      	mov	r3, r0
 801811a:	2b00      	cmp	r3, #0
 801811c:	d069      	beq.n	80181f2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801811e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018120:	6a1b      	ldr	r3, [r3, #32]
 8018122:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018124:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018128:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801812c:	f003 0304 	and.w	r3, r3, #4
 8018130:	2b00      	cmp	r3, #0
 8018132:	d05e      	beq.n	80181f2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8018134:	68ba      	ldr	r2, [r7, #8]
 8018136:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018138:	699b      	ldr	r3, [r3, #24]
 801813a:	441a      	add	r2, r3
 801813c:	2300      	movs	r3, #0
 801813e:	9300      	str	r3, [sp, #0]
 8018140:	2300      	movs	r3, #0
 8018142:	2100      	movs	r1, #0
 8018144:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018146:	f7ff fe05 	bl	8017d54 <xTimerGenericCommand>
 801814a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 801814c:	6a3b      	ldr	r3, [r7, #32]
 801814e:	2b00      	cmp	r3, #0
 8018150:	d14f      	bne.n	80181f2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8018152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018156:	f383 8811 	msr	BASEPRI, r3
 801815a:	f3bf 8f6f 	isb	sy
 801815e:	f3bf 8f4f 	dsb	sy
 8018162:	61bb      	str	r3, [r7, #24]
}
 8018164:	bf00      	nop
 8018166:	e7fe      	b.n	8018166 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801816a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801816e:	f023 0301 	bic.w	r3, r3, #1
 8018172:	b2da      	uxtb	r2, r3
 8018174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018176:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801817a:	e03a      	b.n	80181f2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801817c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801817e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018182:	f043 0301 	orr.w	r3, r3, #1
 8018186:	b2da      	uxtb	r2, r3
 8018188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801818a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801818e:	68ba      	ldr	r2, [r7, #8]
 8018190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018192:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8018194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018196:	699b      	ldr	r3, [r3, #24]
 8018198:	2b00      	cmp	r3, #0
 801819a:	d10a      	bne.n	80181b2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 801819c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80181a0:	f383 8811 	msr	BASEPRI, r3
 80181a4:	f3bf 8f6f 	isb	sy
 80181a8:	f3bf 8f4f 	dsb	sy
 80181ac:	617b      	str	r3, [r7, #20]
}
 80181ae:	bf00      	nop
 80181b0:	e7fe      	b.n	80181b0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80181b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181b4:	699a      	ldr	r2, [r3, #24]
 80181b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181b8:	18d1      	adds	r1, r2, r3
 80181ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80181bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80181be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80181c0:	f7ff ff06 	bl	8017fd0 <prvInsertTimerInActiveList>
					break;
 80181c4:	e015      	b.n	80181f2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80181c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80181cc:	f003 0302 	and.w	r3, r3, #2
 80181d0:	2b00      	cmp	r3, #0
 80181d2:	d103      	bne.n	80181dc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80181d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80181d6:	f000 fbdb 	bl	8018990 <vPortFree>
 80181da:	e00a      	b.n	80181f2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80181dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80181e2:	f023 0301 	bic.w	r3, r3, #1
 80181e6:	b2da      	uxtb	r2, r3
 80181e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80181ea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80181ee:	e000      	b.n	80181f2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80181f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80181f2:	4b08      	ldr	r3, [pc, #32]	; (8018214 <prvProcessReceivedCommands+0x1c0>)
 80181f4:	681b      	ldr	r3, [r3, #0]
 80181f6:	1d39      	adds	r1, r7, #4
 80181f8:	2200      	movs	r2, #0
 80181fa:	4618      	mov	r0, r3
 80181fc:	f7fe f87a 	bl	80162f4 <xQueueReceive>
 8018200:	4603      	mov	r3, r0
 8018202:	2b00      	cmp	r3, #0
 8018204:	f47f af2a 	bne.w	801805c <prvProcessReceivedCommands+0x8>
	}
}
 8018208:	bf00      	nop
 801820a:	bf00      	nop
 801820c:	3730      	adds	r7, #48	; 0x30
 801820e:	46bd      	mov	sp, r7
 8018210:	bd80      	pop	{r7, pc}
 8018212:	bf00      	nop
 8018214:	20001524 	.word	0x20001524

08018218 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8018218:	b580      	push	{r7, lr}
 801821a:	b088      	sub	sp, #32
 801821c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801821e:	e048      	b.n	80182b2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018220:	4b2d      	ldr	r3, [pc, #180]	; (80182d8 <prvSwitchTimerLists+0xc0>)
 8018222:	681b      	ldr	r3, [r3, #0]
 8018224:	68db      	ldr	r3, [r3, #12]
 8018226:	681b      	ldr	r3, [r3, #0]
 8018228:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801822a:	4b2b      	ldr	r3, [pc, #172]	; (80182d8 <prvSwitchTimerLists+0xc0>)
 801822c:	681b      	ldr	r3, [r3, #0]
 801822e:	68db      	ldr	r3, [r3, #12]
 8018230:	68db      	ldr	r3, [r3, #12]
 8018232:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018234:	68fb      	ldr	r3, [r7, #12]
 8018236:	3304      	adds	r3, #4
 8018238:	4618      	mov	r0, r3
 801823a:	f7fd fc63 	bl	8015b04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801823e:	68fb      	ldr	r3, [r7, #12]
 8018240:	6a1b      	ldr	r3, [r3, #32]
 8018242:	68f8      	ldr	r0, [r7, #12]
 8018244:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018246:	68fb      	ldr	r3, [r7, #12]
 8018248:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801824c:	f003 0304 	and.w	r3, r3, #4
 8018250:	2b00      	cmp	r3, #0
 8018252:	d02e      	beq.n	80182b2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8018254:	68fb      	ldr	r3, [r7, #12]
 8018256:	699b      	ldr	r3, [r3, #24]
 8018258:	693a      	ldr	r2, [r7, #16]
 801825a:	4413      	add	r3, r2
 801825c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801825e:	68ba      	ldr	r2, [r7, #8]
 8018260:	693b      	ldr	r3, [r7, #16]
 8018262:	429a      	cmp	r2, r3
 8018264:	d90e      	bls.n	8018284 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8018266:	68fb      	ldr	r3, [r7, #12]
 8018268:	68ba      	ldr	r2, [r7, #8]
 801826a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 801826c:	68fb      	ldr	r3, [r7, #12]
 801826e:	68fa      	ldr	r2, [r7, #12]
 8018270:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018272:	4b19      	ldr	r3, [pc, #100]	; (80182d8 <prvSwitchTimerLists+0xc0>)
 8018274:	681a      	ldr	r2, [r3, #0]
 8018276:	68fb      	ldr	r3, [r7, #12]
 8018278:	3304      	adds	r3, #4
 801827a:	4619      	mov	r1, r3
 801827c:	4610      	mov	r0, r2
 801827e:	f7fd fc08 	bl	8015a92 <vListInsert>
 8018282:	e016      	b.n	80182b2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018284:	2300      	movs	r3, #0
 8018286:	9300      	str	r3, [sp, #0]
 8018288:	2300      	movs	r3, #0
 801828a:	693a      	ldr	r2, [r7, #16]
 801828c:	2100      	movs	r1, #0
 801828e:	68f8      	ldr	r0, [r7, #12]
 8018290:	f7ff fd60 	bl	8017d54 <xTimerGenericCommand>
 8018294:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8018296:	687b      	ldr	r3, [r7, #4]
 8018298:	2b00      	cmp	r3, #0
 801829a:	d10a      	bne.n	80182b2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 801829c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80182a0:	f383 8811 	msr	BASEPRI, r3
 80182a4:	f3bf 8f6f 	isb	sy
 80182a8:	f3bf 8f4f 	dsb	sy
 80182ac:	603b      	str	r3, [r7, #0]
}
 80182ae:	bf00      	nop
 80182b0:	e7fe      	b.n	80182b0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80182b2:	4b09      	ldr	r3, [pc, #36]	; (80182d8 <prvSwitchTimerLists+0xc0>)
 80182b4:	681b      	ldr	r3, [r3, #0]
 80182b6:	681b      	ldr	r3, [r3, #0]
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	d1b1      	bne.n	8018220 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80182bc:	4b06      	ldr	r3, [pc, #24]	; (80182d8 <prvSwitchTimerLists+0xc0>)
 80182be:	681b      	ldr	r3, [r3, #0]
 80182c0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80182c2:	4b06      	ldr	r3, [pc, #24]	; (80182dc <prvSwitchTimerLists+0xc4>)
 80182c4:	681b      	ldr	r3, [r3, #0]
 80182c6:	4a04      	ldr	r2, [pc, #16]	; (80182d8 <prvSwitchTimerLists+0xc0>)
 80182c8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80182ca:	4a04      	ldr	r2, [pc, #16]	; (80182dc <prvSwitchTimerLists+0xc4>)
 80182cc:	697b      	ldr	r3, [r7, #20]
 80182ce:	6013      	str	r3, [r2, #0]
}
 80182d0:	bf00      	nop
 80182d2:	3718      	adds	r7, #24
 80182d4:	46bd      	mov	sp, r7
 80182d6:	bd80      	pop	{r7, pc}
 80182d8:	2000151c 	.word	0x2000151c
 80182dc:	20001520 	.word	0x20001520

080182e0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80182e0:	b580      	push	{r7, lr}
 80182e2:	b082      	sub	sp, #8
 80182e4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80182e6:	f000 f965 	bl	80185b4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80182ea:	4b15      	ldr	r3, [pc, #84]	; (8018340 <prvCheckForValidListAndQueue+0x60>)
 80182ec:	681b      	ldr	r3, [r3, #0]
 80182ee:	2b00      	cmp	r3, #0
 80182f0:	d120      	bne.n	8018334 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80182f2:	4814      	ldr	r0, [pc, #80]	; (8018344 <prvCheckForValidListAndQueue+0x64>)
 80182f4:	f7fd fb7c 	bl	80159f0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80182f8:	4813      	ldr	r0, [pc, #76]	; (8018348 <prvCheckForValidListAndQueue+0x68>)
 80182fa:	f7fd fb79 	bl	80159f0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80182fe:	4b13      	ldr	r3, [pc, #76]	; (801834c <prvCheckForValidListAndQueue+0x6c>)
 8018300:	4a10      	ldr	r2, [pc, #64]	; (8018344 <prvCheckForValidListAndQueue+0x64>)
 8018302:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8018304:	4b12      	ldr	r3, [pc, #72]	; (8018350 <prvCheckForValidListAndQueue+0x70>)
 8018306:	4a10      	ldr	r2, [pc, #64]	; (8018348 <prvCheckForValidListAndQueue+0x68>)
 8018308:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801830a:	2300      	movs	r3, #0
 801830c:	9300      	str	r3, [sp, #0]
 801830e:	4b11      	ldr	r3, [pc, #68]	; (8018354 <prvCheckForValidListAndQueue+0x74>)
 8018310:	4a11      	ldr	r2, [pc, #68]	; (8018358 <prvCheckForValidListAndQueue+0x78>)
 8018312:	2110      	movs	r1, #16
 8018314:	200a      	movs	r0, #10
 8018316:	f7fd fc87 	bl	8015c28 <xQueueGenericCreateStatic>
 801831a:	4603      	mov	r3, r0
 801831c:	4a08      	ldr	r2, [pc, #32]	; (8018340 <prvCheckForValidListAndQueue+0x60>)
 801831e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8018320:	4b07      	ldr	r3, [pc, #28]	; (8018340 <prvCheckForValidListAndQueue+0x60>)
 8018322:	681b      	ldr	r3, [r3, #0]
 8018324:	2b00      	cmp	r3, #0
 8018326:	d005      	beq.n	8018334 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8018328:	4b05      	ldr	r3, [pc, #20]	; (8018340 <prvCheckForValidListAndQueue+0x60>)
 801832a:	681b      	ldr	r3, [r3, #0]
 801832c:	490b      	ldr	r1, [pc, #44]	; (801835c <prvCheckForValidListAndQueue+0x7c>)
 801832e:	4618      	mov	r0, r3
 8018330:	f7fe fb98 	bl	8016a64 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8018334:	f000 f96e 	bl	8018614 <vPortExitCritical>
}
 8018338:	bf00      	nop
 801833a:	46bd      	mov	sp, r7
 801833c:	bd80      	pop	{r7, pc}
 801833e:	bf00      	nop
 8018340:	20001524 	.word	0x20001524
 8018344:	200014f4 	.word	0x200014f4
 8018348:	20001508 	.word	0x20001508
 801834c:	2000151c 	.word	0x2000151c
 8018350:	20001520 	.word	0x20001520
 8018354:	200015d0 	.word	0x200015d0
 8018358:	20001530 	.word	0x20001530
 801835c:	080214f4 	.word	0x080214f4

08018360 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8018360:	b480      	push	{r7}
 8018362:	b085      	sub	sp, #20
 8018364:	af00      	add	r7, sp, #0
 8018366:	60f8      	str	r0, [r7, #12]
 8018368:	60b9      	str	r1, [r7, #8]
 801836a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801836c:	68fb      	ldr	r3, [r7, #12]
 801836e:	3b04      	subs	r3, #4
 8018370:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8018372:	68fb      	ldr	r3, [r7, #12]
 8018374:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8018378:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801837a:	68fb      	ldr	r3, [r7, #12]
 801837c:	3b04      	subs	r3, #4
 801837e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8018380:	68bb      	ldr	r3, [r7, #8]
 8018382:	f023 0201 	bic.w	r2, r3, #1
 8018386:	68fb      	ldr	r3, [r7, #12]
 8018388:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801838a:	68fb      	ldr	r3, [r7, #12]
 801838c:	3b04      	subs	r3, #4
 801838e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8018390:	4a0c      	ldr	r2, [pc, #48]	; (80183c4 <pxPortInitialiseStack+0x64>)
 8018392:	68fb      	ldr	r3, [r7, #12]
 8018394:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8018396:	68fb      	ldr	r3, [r7, #12]
 8018398:	3b14      	subs	r3, #20
 801839a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801839c:	687a      	ldr	r2, [r7, #4]
 801839e:	68fb      	ldr	r3, [r7, #12]
 80183a0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80183a2:	68fb      	ldr	r3, [r7, #12]
 80183a4:	3b04      	subs	r3, #4
 80183a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80183a8:	68fb      	ldr	r3, [r7, #12]
 80183aa:	f06f 0202 	mvn.w	r2, #2
 80183ae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80183b0:	68fb      	ldr	r3, [r7, #12]
 80183b2:	3b20      	subs	r3, #32
 80183b4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80183b6:	68fb      	ldr	r3, [r7, #12]
}
 80183b8:	4618      	mov	r0, r3
 80183ba:	3714      	adds	r7, #20
 80183bc:	46bd      	mov	sp, r7
 80183be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183c2:	4770      	bx	lr
 80183c4:	080183c9 	.word	0x080183c9

080183c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80183c8:	b480      	push	{r7}
 80183ca:	b085      	sub	sp, #20
 80183cc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80183ce:	2300      	movs	r3, #0
 80183d0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80183d2:	4b12      	ldr	r3, [pc, #72]	; (801841c <prvTaskExitError+0x54>)
 80183d4:	681b      	ldr	r3, [r3, #0]
 80183d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80183da:	d00a      	beq.n	80183f2 <prvTaskExitError+0x2a>
	__asm volatile
 80183dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80183e0:	f383 8811 	msr	BASEPRI, r3
 80183e4:	f3bf 8f6f 	isb	sy
 80183e8:	f3bf 8f4f 	dsb	sy
 80183ec:	60fb      	str	r3, [r7, #12]
}
 80183ee:	bf00      	nop
 80183f0:	e7fe      	b.n	80183f0 <prvTaskExitError+0x28>
	__asm volatile
 80183f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80183f6:	f383 8811 	msr	BASEPRI, r3
 80183fa:	f3bf 8f6f 	isb	sy
 80183fe:	f3bf 8f4f 	dsb	sy
 8018402:	60bb      	str	r3, [r7, #8]
}
 8018404:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8018406:	bf00      	nop
 8018408:	687b      	ldr	r3, [r7, #4]
 801840a:	2b00      	cmp	r3, #0
 801840c:	d0fc      	beq.n	8018408 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801840e:	bf00      	nop
 8018410:	bf00      	nop
 8018412:	3714      	adds	r7, #20
 8018414:	46bd      	mov	sp, r7
 8018416:	f85d 7b04 	ldr.w	r7, [sp], #4
 801841a:	4770      	bx	lr
 801841c:	20000188 	.word	0x20000188

08018420 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8018420:	4b07      	ldr	r3, [pc, #28]	; (8018440 <pxCurrentTCBConst2>)
 8018422:	6819      	ldr	r1, [r3, #0]
 8018424:	6808      	ldr	r0, [r1, #0]
 8018426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801842a:	f380 8809 	msr	PSP, r0
 801842e:	f3bf 8f6f 	isb	sy
 8018432:	f04f 0000 	mov.w	r0, #0
 8018436:	f380 8811 	msr	BASEPRI, r0
 801843a:	4770      	bx	lr
 801843c:	f3af 8000 	nop.w

08018440 <pxCurrentTCBConst2>:
 8018440:	20000ff4 	.word	0x20000ff4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8018444:	bf00      	nop
 8018446:	bf00      	nop

08018448 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8018448:	4808      	ldr	r0, [pc, #32]	; (801846c <prvPortStartFirstTask+0x24>)
 801844a:	6800      	ldr	r0, [r0, #0]
 801844c:	6800      	ldr	r0, [r0, #0]
 801844e:	f380 8808 	msr	MSP, r0
 8018452:	f04f 0000 	mov.w	r0, #0
 8018456:	f380 8814 	msr	CONTROL, r0
 801845a:	b662      	cpsie	i
 801845c:	b661      	cpsie	f
 801845e:	f3bf 8f4f 	dsb	sy
 8018462:	f3bf 8f6f 	isb	sy
 8018466:	df00      	svc	0
 8018468:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801846a:	bf00      	nop
 801846c:	e000ed08 	.word	0xe000ed08

08018470 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8018470:	b580      	push	{r7, lr}
 8018472:	b086      	sub	sp, #24
 8018474:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8018476:	4b46      	ldr	r3, [pc, #280]	; (8018590 <xPortStartScheduler+0x120>)
 8018478:	681b      	ldr	r3, [r3, #0]
 801847a:	4a46      	ldr	r2, [pc, #280]	; (8018594 <xPortStartScheduler+0x124>)
 801847c:	4293      	cmp	r3, r2
 801847e:	d10a      	bne.n	8018496 <xPortStartScheduler+0x26>
	__asm volatile
 8018480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018484:	f383 8811 	msr	BASEPRI, r3
 8018488:	f3bf 8f6f 	isb	sy
 801848c:	f3bf 8f4f 	dsb	sy
 8018490:	613b      	str	r3, [r7, #16]
}
 8018492:	bf00      	nop
 8018494:	e7fe      	b.n	8018494 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8018496:	4b3e      	ldr	r3, [pc, #248]	; (8018590 <xPortStartScheduler+0x120>)
 8018498:	681b      	ldr	r3, [r3, #0]
 801849a:	4a3f      	ldr	r2, [pc, #252]	; (8018598 <xPortStartScheduler+0x128>)
 801849c:	4293      	cmp	r3, r2
 801849e:	d10a      	bne.n	80184b6 <xPortStartScheduler+0x46>
	__asm volatile
 80184a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80184a4:	f383 8811 	msr	BASEPRI, r3
 80184a8:	f3bf 8f6f 	isb	sy
 80184ac:	f3bf 8f4f 	dsb	sy
 80184b0:	60fb      	str	r3, [r7, #12]
}
 80184b2:	bf00      	nop
 80184b4:	e7fe      	b.n	80184b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80184b6:	4b39      	ldr	r3, [pc, #228]	; (801859c <xPortStartScheduler+0x12c>)
 80184b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80184ba:	697b      	ldr	r3, [r7, #20]
 80184bc:	781b      	ldrb	r3, [r3, #0]
 80184be:	b2db      	uxtb	r3, r3
 80184c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80184c2:	697b      	ldr	r3, [r7, #20]
 80184c4:	22ff      	movs	r2, #255	; 0xff
 80184c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80184c8:	697b      	ldr	r3, [r7, #20]
 80184ca:	781b      	ldrb	r3, [r3, #0]
 80184cc:	b2db      	uxtb	r3, r3
 80184ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80184d0:	78fb      	ldrb	r3, [r7, #3]
 80184d2:	b2db      	uxtb	r3, r3
 80184d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80184d8:	b2da      	uxtb	r2, r3
 80184da:	4b31      	ldr	r3, [pc, #196]	; (80185a0 <xPortStartScheduler+0x130>)
 80184dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80184de:	4b31      	ldr	r3, [pc, #196]	; (80185a4 <xPortStartScheduler+0x134>)
 80184e0:	2207      	movs	r2, #7
 80184e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80184e4:	e009      	b.n	80184fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80184e6:	4b2f      	ldr	r3, [pc, #188]	; (80185a4 <xPortStartScheduler+0x134>)
 80184e8:	681b      	ldr	r3, [r3, #0]
 80184ea:	3b01      	subs	r3, #1
 80184ec:	4a2d      	ldr	r2, [pc, #180]	; (80185a4 <xPortStartScheduler+0x134>)
 80184ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80184f0:	78fb      	ldrb	r3, [r7, #3]
 80184f2:	b2db      	uxtb	r3, r3
 80184f4:	005b      	lsls	r3, r3, #1
 80184f6:	b2db      	uxtb	r3, r3
 80184f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80184fa:	78fb      	ldrb	r3, [r7, #3]
 80184fc:	b2db      	uxtb	r3, r3
 80184fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8018502:	2b80      	cmp	r3, #128	; 0x80
 8018504:	d0ef      	beq.n	80184e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8018506:	4b27      	ldr	r3, [pc, #156]	; (80185a4 <xPortStartScheduler+0x134>)
 8018508:	681b      	ldr	r3, [r3, #0]
 801850a:	f1c3 0307 	rsb	r3, r3, #7
 801850e:	2b04      	cmp	r3, #4
 8018510:	d00a      	beq.n	8018528 <xPortStartScheduler+0xb8>
	__asm volatile
 8018512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018516:	f383 8811 	msr	BASEPRI, r3
 801851a:	f3bf 8f6f 	isb	sy
 801851e:	f3bf 8f4f 	dsb	sy
 8018522:	60bb      	str	r3, [r7, #8]
}
 8018524:	bf00      	nop
 8018526:	e7fe      	b.n	8018526 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8018528:	4b1e      	ldr	r3, [pc, #120]	; (80185a4 <xPortStartScheduler+0x134>)
 801852a:	681b      	ldr	r3, [r3, #0]
 801852c:	021b      	lsls	r3, r3, #8
 801852e:	4a1d      	ldr	r2, [pc, #116]	; (80185a4 <xPortStartScheduler+0x134>)
 8018530:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8018532:	4b1c      	ldr	r3, [pc, #112]	; (80185a4 <xPortStartScheduler+0x134>)
 8018534:	681b      	ldr	r3, [r3, #0]
 8018536:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801853a:	4a1a      	ldr	r2, [pc, #104]	; (80185a4 <xPortStartScheduler+0x134>)
 801853c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801853e:	687b      	ldr	r3, [r7, #4]
 8018540:	b2da      	uxtb	r2, r3
 8018542:	697b      	ldr	r3, [r7, #20]
 8018544:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8018546:	4b18      	ldr	r3, [pc, #96]	; (80185a8 <xPortStartScheduler+0x138>)
 8018548:	681b      	ldr	r3, [r3, #0]
 801854a:	4a17      	ldr	r2, [pc, #92]	; (80185a8 <xPortStartScheduler+0x138>)
 801854c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8018550:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8018552:	4b15      	ldr	r3, [pc, #84]	; (80185a8 <xPortStartScheduler+0x138>)
 8018554:	681b      	ldr	r3, [r3, #0]
 8018556:	4a14      	ldr	r2, [pc, #80]	; (80185a8 <xPortStartScheduler+0x138>)
 8018558:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801855c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801855e:	f000 f8dd 	bl	801871c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8018562:	4b12      	ldr	r3, [pc, #72]	; (80185ac <xPortStartScheduler+0x13c>)
 8018564:	2200      	movs	r2, #0
 8018566:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8018568:	f000 f8fc 	bl	8018764 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801856c:	4b10      	ldr	r3, [pc, #64]	; (80185b0 <xPortStartScheduler+0x140>)
 801856e:	681b      	ldr	r3, [r3, #0]
 8018570:	4a0f      	ldr	r2, [pc, #60]	; (80185b0 <xPortStartScheduler+0x140>)
 8018572:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8018576:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8018578:	f7ff ff66 	bl	8018448 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801857c:	f7fe ff3e 	bl	80173fc <vTaskSwitchContext>
	prvTaskExitError();
 8018580:	f7ff ff22 	bl	80183c8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8018584:	2300      	movs	r3, #0
}
 8018586:	4618      	mov	r0, r3
 8018588:	3718      	adds	r7, #24
 801858a:	46bd      	mov	sp, r7
 801858c:	bd80      	pop	{r7, pc}
 801858e:	bf00      	nop
 8018590:	e000ed00 	.word	0xe000ed00
 8018594:	410fc271 	.word	0x410fc271
 8018598:	410fc270 	.word	0x410fc270
 801859c:	e000e400 	.word	0xe000e400
 80185a0:	20001620 	.word	0x20001620
 80185a4:	20001624 	.word	0x20001624
 80185a8:	e000ed20 	.word	0xe000ed20
 80185ac:	20000188 	.word	0x20000188
 80185b0:	e000ef34 	.word	0xe000ef34

080185b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80185b4:	b480      	push	{r7}
 80185b6:	b083      	sub	sp, #12
 80185b8:	af00      	add	r7, sp, #0
	__asm volatile
 80185ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80185be:	f383 8811 	msr	BASEPRI, r3
 80185c2:	f3bf 8f6f 	isb	sy
 80185c6:	f3bf 8f4f 	dsb	sy
 80185ca:	607b      	str	r3, [r7, #4]
}
 80185cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80185ce:	4b0f      	ldr	r3, [pc, #60]	; (801860c <vPortEnterCritical+0x58>)
 80185d0:	681b      	ldr	r3, [r3, #0]
 80185d2:	3301      	adds	r3, #1
 80185d4:	4a0d      	ldr	r2, [pc, #52]	; (801860c <vPortEnterCritical+0x58>)
 80185d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80185d8:	4b0c      	ldr	r3, [pc, #48]	; (801860c <vPortEnterCritical+0x58>)
 80185da:	681b      	ldr	r3, [r3, #0]
 80185dc:	2b01      	cmp	r3, #1
 80185de:	d10f      	bne.n	8018600 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80185e0:	4b0b      	ldr	r3, [pc, #44]	; (8018610 <vPortEnterCritical+0x5c>)
 80185e2:	681b      	ldr	r3, [r3, #0]
 80185e4:	b2db      	uxtb	r3, r3
 80185e6:	2b00      	cmp	r3, #0
 80185e8:	d00a      	beq.n	8018600 <vPortEnterCritical+0x4c>
	__asm volatile
 80185ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80185ee:	f383 8811 	msr	BASEPRI, r3
 80185f2:	f3bf 8f6f 	isb	sy
 80185f6:	f3bf 8f4f 	dsb	sy
 80185fa:	603b      	str	r3, [r7, #0]
}
 80185fc:	bf00      	nop
 80185fe:	e7fe      	b.n	80185fe <vPortEnterCritical+0x4a>
	}
}
 8018600:	bf00      	nop
 8018602:	370c      	adds	r7, #12
 8018604:	46bd      	mov	sp, r7
 8018606:	f85d 7b04 	ldr.w	r7, [sp], #4
 801860a:	4770      	bx	lr
 801860c:	20000188 	.word	0x20000188
 8018610:	e000ed04 	.word	0xe000ed04

08018614 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8018614:	b480      	push	{r7}
 8018616:	b083      	sub	sp, #12
 8018618:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801861a:	4b12      	ldr	r3, [pc, #72]	; (8018664 <vPortExitCritical+0x50>)
 801861c:	681b      	ldr	r3, [r3, #0]
 801861e:	2b00      	cmp	r3, #0
 8018620:	d10a      	bne.n	8018638 <vPortExitCritical+0x24>
	__asm volatile
 8018622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018626:	f383 8811 	msr	BASEPRI, r3
 801862a:	f3bf 8f6f 	isb	sy
 801862e:	f3bf 8f4f 	dsb	sy
 8018632:	607b      	str	r3, [r7, #4]
}
 8018634:	bf00      	nop
 8018636:	e7fe      	b.n	8018636 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8018638:	4b0a      	ldr	r3, [pc, #40]	; (8018664 <vPortExitCritical+0x50>)
 801863a:	681b      	ldr	r3, [r3, #0]
 801863c:	3b01      	subs	r3, #1
 801863e:	4a09      	ldr	r2, [pc, #36]	; (8018664 <vPortExitCritical+0x50>)
 8018640:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8018642:	4b08      	ldr	r3, [pc, #32]	; (8018664 <vPortExitCritical+0x50>)
 8018644:	681b      	ldr	r3, [r3, #0]
 8018646:	2b00      	cmp	r3, #0
 8018648:	d105      	bne.n	8018656 <vPortExitCritical+0x42>
 801864a:	2300      	movs	r3, #0
 801864c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801864e:	683b      	ldr	r3, [r7, #0]
 8018650:	f383 8811 	msr	BASEPRI, r3
}
 8018654:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8018656:	bf00      	nop
 8018658:	370c      	adds	r7, #12
 801865a:	46bd      	mov	sp, r7
 801865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018660:	4770      	bx	lr
 8018662:	bf00      	nop
 8018664:	20000188 	.word	0x20000188
	...

08018670 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8018670:	f3ef 8009 	mrs	r0, PSP
 8018674:	f3bf 8f6f 	isb	sy
 8018678:	4b15      	ldr	r3, [pc, #84]	; (80186d0 <pxCurrentTCBConst>)
 801867a:	681a      	ldr	r2, [r3, #0]
 801867c:	f01e 0f10 	tst.w	lr, #16
 8018680:	bf08      	it	eq
 8018682:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8018686:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801868a:	6010      	str	r0, [r2, #0]
 801868c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8018690:	f04f 0050 	mov.w	r0, #80	; 0x50
 8018694:	f380 8811 	msr	BASEPRI, r0
 8018698:	f3bf 8f4f 	dsb	sy
 801869c:	f3bf 8f6f 	isb	sy
 80186a0:	f7fe feac 	bl	80173fc <vTaskSwitchContext>
 80186a4:	f04f 0000 	mov.w	r0, #0
 80186a8:	f380 8811 	msr	BASEPRI, r0
 80186ac:	bc09      	pop	{r0, r3}
 80186ae:	6819      	ldr	r1, [r3, #0]
 80186b0:	6808      	ldr	r0, [r1, #0]
 80186b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186b6:	f01e 0f10 	tst.w	lr, #16
 80186ba:	bf08      	it	eq
 80186bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80186c0:	f380 8809 	msr	PSP, r0
 80186c4:	f3bf 8f6f 	isb	sy
 80186c8:	4770      	bx	lr
 80186ca:	bf00      	nop
 80186cc:	f3af 8000 	nop.w

080186d0 <pxCurrentTCBConst>:
 80186d0:	20000ff4 	.word	0x20000ff4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80186d4:	bf00      	nop
 80186d6:	bf00      	nop

080186d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80186d8:	b580      	push	{r7, lr}
 80186da:	b082      	sub	sp, #8
 80186dc:	af00      	add	r7, sp, #0
	__asm volatile
 80186de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80186e2:	f383 8811 	msr	BASEPRI, r3
 80186e6:	f3bf 8f6f 	isb	sy
 80186ea:	f3bf 8f4f 	dsb	sy
 80186ee:	607b      	str	r3, [r7, #4]
}
 80186f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80186f2:	f7fe fdc9 	bl	8017288 <xTaskIncrementTick>
 80186f6:	4603      	mov	r3, r0
 80186f8:	2b00      	cmp	r3, #0
 80186fa:	d003      	beq.n	8018704 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80186fc:	4b06      	ldr	r3, [pc, #24]	; (8018718 <xPortSysTickHandler+0x40>)
 80186fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8018702:	601a      	str	r2, [r3, #0]
 8018704:	2300      	movs	r3, #0
 8018706:	603b      	str	r3, [r7, #0]
	__asm volatile
 8018708:	683b      	ldr	r3, [r7, #0]
 801870a:	f383 8811 	msr	BASEPRI, r3
}
 801870e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8018710:	bf00      	nop
 8018712:	3708      	adds	r7, #8
 8018714:	46bd      	mov	sp, r7
 8018716:	bd80      	pop	{r7, pc}
 8018718:	e000ed04 	.word	0xe000ed04

0801871c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801871c:	b480      	push	{r7}
 801871e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8018720:	4b0b      	ldr	r3, [pc, #44]	; (8018750 <vPortSetupTimerInterrupt+0x34>)
 8018722:	2200      	movs	r2, #0
 8018724:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8018726:	4b0b      	ldr	r3, [pc, #44]	; (8018754 <vPortSetupTimerInterrupt+0x38>)
 8018728:	2200      	movs	r2, #0
 801872a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801872c:	4b0a      	ldr	r3, [pc, #40]	; (8018758 <vPortSetupTimerInterrupt+0x3c>)
 801872e:	681b      	ldr	r3, [r3, #0]
 8018730:	4a0a      	ldr	r2, [pc, #40]	; (801875c <vPortSetupTimerInterrupt+0x40>)
 8018732:	fba2 2303 	umull	r2, r3, r2, r3
 8018736:	099b      	lsrs	r3, r3, #6
 8018738:	4a09      	ldr	r2, [pc, #36]	; (8018760 <vPortSetupTimerInterrupt+0x44>)
 801873a:	3b01      	subs	r3, #1
 801873c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801873e:	4b04      	ldr	r3, [pc, #16]	; (8018750 <vPortSetupTimerInterrupt+0x34>)
 8018740:	2207      	movs	r2, #7
 8018742:	601a      	str	r2, [r3, #0]
}
 8018744:	bf00      	nop
 8018746:	46bd      	mov	sp, r7
 8018748:	f85d 7b04 	ldr.w	r7, [sp], #4
 801874c:	4770      	bx	lr
 801874e:	bf00      	nop
 8018750:	e000e010 	.word	0xe000e010
 8018754:	e000e018 	.word	0xe000e018
 8018758:	20000000 	.word	0x20000000
 801875c:	10624dd3 	.word	0x10624dd3
 8018760:	e000e014 	.word	0xe000e014

08018764 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8018764:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8018774 <vPortEnableVFP+0x10>
 8018768:	6801      	ldr	r1, [r0, #0]
 801876a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801876e:	6001      	str	r1, [r0, #0]
 8018770:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8018772:	bf00      	nop
 8018774:	e000ed88 	.word	0xe000ed88

08018778 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8018778:	b480      	push	{r7}
 801877a:	b085      	sub	sp, #20
 801877c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801877e:	f3ef 8305 	mrs	r3, IPSR
 8018782:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8018784:	68fb      	ldr	r3, [r7, #12]
 8018786:	2b0f      	cmp	r3, #15
 8018788:	d914      	bls.n	80187b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801878a:	4a17      	ldr	r2, [pc, #92]	; (80187e8 <vPortValidateInterruptPriority+0x70>)
 801878c:	68fb      	ldr	r3, [r7, #12]
 801878e:	4413      	add	r3, r2
 8018790:	781b      	ldrb	r3, [r3, #0]
 8018792:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8018794:	4b15      	ldr	r3, [pc, #84]	; (80187ec <vPortValidateInterruptPriority+0x74>)
 8018796:	781b      	ldrb	r3, [r3, #0]
 8018798:	7afa      	ldrb	r2, [r7, #11]
 801879a:	429a      	cmp	r2, r3
 801879c:	d20a      	bcs.n	80187b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801879e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80187a2:	f383 8811 	msr	BASEPRI, r3
 80187a6:	f3bf 8f6f 	isb	sy
 80187aa:	f3bf 8f4f 	dsb	sy
 80187ae:	607b      	str	r3, [r7, #4]
}
 80187b0:	bf00      	nop
 80187b2:	e7fe      	b.n	80187b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80187b4:	4b0e      	ldr	r3, [pc, #56]	; (80187f0 <vPortValidateInterruptPriority+0x78>)
 80187b6:	681b      	ldr	r3, [r3, #0]
 80187b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80187bc:	4b0d      	ldr	r3, [pc, #52]	; (80187f4 <vPortValidateInterruptPriority+0x7c>)
 80187be:	681b      	ldr	r3, [r3, #0]
 80187c0:	429a      	cmp	r2, r3
 80187c2:	d90a      	bls.n	80187da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80187c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80187c8:	f383 8811 	msr	BASEPRI, r3
 80187cc:	f3bf 8f6f 	isb	sy
 80187d0:	f3bf 8f4f 	dsb	sy
 80187d4:	603b      	str	r3, [r7, #0]
}
 80187d6:	bf00      	nop
 80187d8:	e7fe      	b.n	80187d8 <vPortValidateInterruptPriority+0x60>
	}
 80187da:	bf00      	nop
 80187dc:	3714      	adds	r7, #20
 80187de:	46bd      	mov	sp, r7
 80187e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187e4:	4770      	bx	lr
 80187e6:	bf00      	nop
 80187e8:	e000e3f0 	.word	0xe000e3f0
 80187ec:	20001620 	.word	0x20001620
 80187f0:	e000ed0c 	.word	0xe000ed0c
 80187f4:	20001624 	.word	0x20001624

080187f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80187f8:	b580      	push	{r7, lr}
 80187fa:	b08a      	sub	sp, #40	; 0x28
 80187fc:	af00      	add	r7, sp, #0
 80187fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8018800:	2300      	movs	r3, #0
 8018802:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8018804:	f7fe fc84 	bl	8017110 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8018808:	4b5b      	ldr	r3, [pc, #364]	; (8018978 <pvPortMalloc+0x180>)
 801880a:	681b      	ldr	r3, [r3, #0]
 801880c:	2b00      	cmp	r3, #0
 801880e:	d101      	bne.n	8018814 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8018810:	f000 f920 	bl	8018a54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8018814:	4b59      	ldr	r3, [pc, #356]	; (801897c <pvPortMalloc+0x184>)
 8018816:	681a      	ldr	r2, [r3, #0]
 8018818:	687b      	ldr	r3, [r7, #4]
 801881a:	4013      	ands	r3, r2
 801881c:	2b00      	cmp	r3, #0
 801881e:	f040 8093 	bne.w	8018948 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8018822:	687b      	ldr	r3, [r7, #4]
 8018824:	2b00      	cmp	r3, #0
 8018826:	d01d      	beq.n	8018864 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8018828:	2208      	movs	r2, #8
 801882a:	687b      	ldr	r3, [r7, #4]
 801882c:	4413      	add	r3, r2
 801882e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8018830:	687b      	ldr	r3, [r7, #4]
 8018832:	f003 0307 	and.w	r3, r3, #7
 8018836:	2b00      	cmp	r3, #0
 8018838:	d014      	beq.n	8018864 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	f023 0307 	bic.w	r3, r3, #7
 8018840:	3308      	adds	r3, #8
 8018842:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8018844:	687b      	ldr	r3, [r7, #4]
 8018846:	f003 0307 	and.w	r3, r3, #7
 801884a:	2b00      	cmp	r3, #0
 801884c:	d00a      	beq.n	8018864 <pvPortMalloc+0x6c>
	__asm volatile
 801884e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018852:	f383 8811 	msr	BASEPRI, r3
 8018856:	f3bf 8f6f 	isb	sy
 801885a:	f3bf 8f4f 	dsb	sy
 801885e:	617b      	str	r3, [r7, #20]
}
 8018860:	bf00      	nop
 8018862:	e7fe      	b.n	8018862 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8018864:	687b      	ldr	r3, [r7, #4]
 8018866:	2b00      	cmp	r3, #0
 8018868:	d06e      	beq.n	8018948 <pvPortMalloc+0x150>
 801886a:	4b45      	ldr	r3, [pc, #276]	; (8018980 <pvPortMalloc+0x188>)
 801886c:	681b      	ldr	r3, [r3, #0]
 801886e:	687a      	ldr	r2, [r7, #4]
 8018870:	429a      	cmp	r2, r3
 8018872:	d869      	bhi.n	8018948 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8018874:	4b43      	ldr	r3, [pc, #268]	; (8018984 <pvPortMalloc+0x18c>)
 8018876:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8018878:	4b42      	ldr	r3, [pc, #264]	; (8018984 <pvPortMalloc+0x18c>)
 801887a:	681b      	ldr	r3, [r3, #0]
 801887c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801887e:	e004      	b.n	801888a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8018880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018882:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8018884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018886:	681b      	ldr	r3, [r3, #0]
 8018888:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801888a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801888c:	685b      	ldr	r3, [r3, #4]
 801888e:	687a      	ldr	r2, [r7, #4]
 8018890:	429a      	cmp	r2, r3
 8018892:	d903      	bls.n	801889c <pvPortMalloc+0xa4>
 8018894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018896:	681b      	ldr	r3, [r3, #0]
 8018898:	2b00      	cmp	r3, #0
 801889a:	d1f1      	bne.n	8018880 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801889c:	4b36      	ldr	r3, [pc, #216]	; (8018978 <pvPortMalloc+0x180>)
 801889e:	681b      	ldr	r3, [r3, #0]
 80188a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80188a2:	429a      	cmp	r2, r3
 80188a4:	d050      	beq.n	8018948 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80188a6:	6a3b      	ldr	r3, [r7, #32]
 80188a8:	681b      	ldr	r3, [r3, #0]
 80188aa:	2208      	movs	r2, #8
 80188ac:	4413      	add	r3, r2
 80188ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80188b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188b2:	681a      	ldr	r2, [r3, #0]
 80188b4:	6a3b      	ldr	r3, [r7, #32]
 80188b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80188b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188ba:	685a      	ldr	r2, [r3, #4]
 80188bc:	687b      	ldr	r3, [r7, #4]
 80188be:	1ad2      	subs	r2, r2, r3
 80188c0:	2308      	movs	r3, #8
 80188c2:	005b      	lsls	r3, r3, #1
 80188c4:	429a      	cmp	r2, r3
 80188c6:	d91f      	bls.n	8018908 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80188c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80188ca:	687b      	ldr	r3, [r7, #4]
 80188cc:	4413      	add	r3, r2
 80188ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80188d0:	69bb      	ldr	r3, [r7, #24]
 80188d2:	f003 0307 	and.w	r3, r3, #7
 80188d6:	2b00      	cmp	r3, #0
 80188d8:	d00a      	beq.n	80188f0 <pvPortMalloc+0xf8>
	__asm volatile
 80188da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80188de:	f383 8811 	msr	BASEPRI, r3
 80188e2:	f3bf 8f6f 	isb	sy
 80188e6:	f3bf 8f4f 	dsb	sy
 80188ea:	613b      	str	r3, [r7, #16]
}
 80188ec:	bf00      	nop
 80188ee:	e7fe      	b.n	80188ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80188f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188f2:	685a      	ldr	r2, [r3, #4]
 80188f4:	687b      	ldr	r3, [r7, #4]
 80188f6:	1ad2      	subs	r2, r2, r3
 80188f8:	69bb      	ldr	r3, [r7, #24]
 80188fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80188fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188fe:	687a      	ldr	r2, [r7, #4]
 8018900:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8018902:	69b8      	ldr	r0, [r7, #24]
 8018904:	f000 f908 	bl	8018b18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8018908:	4b1d      	ldr	r3, [pc, #116]	; (8018980 <pvPortMalloc+0x188>)
 801890a:	681a      	ldr	r2, [r3, #0]
 801890c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801890e:	685b      	ldr	r3, [r3, #4]
 8018910:	1ad3      	subs	r3, r2, r3
 8018912:	4a1b      	ldr	r2, [pc, #108]	; (8018980 <pvPortMalloc+0x188>)
 8018914:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8018916:	4b1a      	ldr	r3, [pc, #104]	; (8018980 <pvPortMalloc+0x188>)
 8018918:	681a      	ldr	r2, [r3, #0]
 801891a:	4b1b      	ldr	r3, [pc, #108]	; (8018988 <pvPortMalloc+0x190>)
 801891c:	681b      	ldr	r3, [r3, #0]
 801891e:	429a      	cmp	r2, r3
 8018920:	d203      	bcs.n	801892a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8018922:	4b17      	ldr	r3, [pc, #92]	; (8018980 <pvPortMalloc+0x188>)
 8018924:	681b      	ldr	r3, [r3, #0]
 8018926:	4a18      	ldr	r2, [pc, #96]	; (8018988 <pvPortMalloc+0x190>)
 8018928:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801892a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801892c:	685a      	ldr	r2, [r3, #4]
 801892e:	4b13      	ldr	r3, [pc, #76]	; (801897c <pvPortMalloc+0x184>)
 8018930:	681b      	ldr	r3, [r3, #0]
 8018932:	431a      	orrs	r2, r3
 8018934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018936:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8018938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801893a:	2200      	movs	r2, #0
 801893c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801893e:	4b13      	ldr	r3, [pc, #76]	; (801898c <pvPortMalloc+0x194>)
 8018940:	681b      	ldr	r3, [r3, #0]
 8018942:	3301      	adds	r3, #1
 8018944:	4a11      	ldr	r2, [pc, #68]	; (801898c <pvPortMalloc+0x194>)
 8018946:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8018948:	f7fe fbf0 	bl	801712c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801894c:	69fb      	ldr	r3, [r7, #28]
 801894e:	f003 0307 	and.w	r3, r3, #7
 8018952:	2b00      	cmp	r3, #0
 8018954:	d00a      	beq.n	801896c <pvPortMalloc+0x174>
	__asm volatile
 8018956:	f04f 0350 	mov.w	r3, #80	; 0x50
 801895a:	f383 8811 	msr	BASEPRI, r3
 801895e:	f3bf 8f6f 	isb	sy
 8018962:	f3bf 8f4f 	dsb	sy
 8018966:	60fb      	str	r3, [r7, #12]
}
 8018968:	bf00      	nop
 801896a:	e7fe      	b.n	801896a <pvPortMalloc+0x172>
	return pvReturn;
 801896c:	69fb      	ldr	r3, [r7, #28]
}
 801896e:	4618      	mov	r0, r3
 8018970:	3728      	adds	r7, #40	; 0x28
 8018972:	46bd      	mov	sp, r7
 8018974:	bd80      	pop	{r7, pc}
 8018976:	bf00      	nop
 8018978:	20005c80 	.word	0x20005c80
 801897c:	20005c94 	.word	0x20005c94
 8018980:	20005c84 	.word	0x20005c84
 8018984:	20005c78 	.word	0x20005c78
 8018988:	20005c88 	.word	0x20005c88
 801898c:	20005c8c 	.word	0x20005c8c

08018990 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8018990:	b580      	push	{r7, lr}
 8018992:	b086      	sub	sp, #24
 8018994:	af00      	add	r7, sp, #0
 8018996:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8018998:	687b      	ldr	r3, [r7, #4]
 801899a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801899c:	687b      	ldr	r3, [r7, #4]
 801899e:	2b00      	cmp	r3, #0
 80189a0:	d04d      	beq.n	8018a3e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80189a2:	2308      	movs	r3, #8
 80189a4:	425b      	negs	r3, r3
 80189a6:	697a      	ldr	r2, [r7, #20]
 80189a8:	4413      	add	r3, r2
 80189aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80189ac:	697b      	ldr	r3, [r7, #20]
 80189ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80189b0:	693b      	ldr	r3, [r7, #16]
 80189b2:	685a      	ldr	r2, [r3, #4]
 80189b4:	4b24      	ldr	r3, [pc, #144]	; (8018a48 <vPortFree+0xb8>)
 80189b6:	681b      	ldr	r3, [r3, #0]
 80189b8:	4013      	ands	r3, r2
 80189ba:	2b00      	cmp	r3, #0
 80189bc:	d10a      	bne.n	80189d4 <vPortFree+0x44>
	__asm volatile
 80189be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80189c2:	f383 8811 	msr	BASEPRI, r3
 80189c6:	f3bf 8f6f 	isb	sy
 80189ca:	f3bf 8f4f 	dsb	sy
 80189ce:	60fb      	str	r3, [r7, #12]
}
 80189d0:	bf00      	nop
 80189d2:	e7fe      	b.n	80189d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80189d4:	693b      	ldr	r3, [r7, #16]
 80189d6:	681b      	ldr	r3, [r3, #0]
 80189d8:	2b00      	cmp	r3, #0
 80189da:	d00a      	beq.n	80189f2 <vPortFree+0x62>
	__asm volatile
 80189dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80189e0:	f383 8811 	msr	BASEPRI, r3
 80189e4:	f3bf 8f6f 	isb	sy
 80189e8:	f3bf 8f4f 	dsb	sy
 80189ec:	60bb      	str	r3, [r7, #8]
}
 80189ee:	bf00      	nop
 80189f0:	e7fe      	b.n	80189f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80189f2:	693b      	ldr	r3, [r7, #16]
 80189f4:	685a      	ldr	r2, [r3, #4]
 80189f6:	4b14      	ldr	r3, [pc, #80]	; (8018a48 <vPortFree+0xb8>)
 80189f8:	681b      	ldr	r3, [r3, #0]
 80189fa:	4013      	ands	r3, r2
 80189fc:	2b00      	cmp	r3, #0
 80189fe:	d01e      	beq.n	8018a3e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8018a00:	693b      	ldr	r3, [r7, #16]
 8018a02:	681b      	ldr	r3, [r3, #0]
 8018a04:	2b00      	cmp	r3, #0
 8018a06:	d11a      	bne.n	8018a3e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8018a08:	693b      	ldr	r3, [r7, #16]
 8018a0a:	685a      	ldr	r2, [r3, #4]
 8018a0c:	4b0e      	ldr	r3, [pc, #56]	; (8018a48 <vPortFree+0xb8>)
 8018a0e:	681b      	ldr	r3, [r3, #0]
 8018a10:	43db      	mvns	r3, r3
 8018a12:	401a      	ands	r2, r3
 8018a14:	693b      	ldr	r3, [r7, #16]
 8018a16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8018a18:	f7fe fb7a 	bl	8017110 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8018a1c:	693b      	ldr	r3, [r7, #16]
 8018a1e:	685a      	ldr	r2, [r3, #4]
 8018a20:	4b0a      	ldr	r3, [pc, #40]	; (8018a4c <vPortFree+0xbc>)
 8018a22:	681b      	ldr	r3, [r3, #0]
 8018a24:	4413      	add	r3, r2
 8018a26:	4a09      	ldr	r2, [pc, #36]	; (8018a4c <vPortFree+0xbc>)
 8018a28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8018a2a:	6938      	ldr	r0, [r7, #16]
 8018a2c:	f000 f874 	bl	8018b18 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8018a30:	4b07      	ldr	r3, [pc, #28]	; (8018a50 <vPortFree+0xc0>)
 8018a32:	681b      	ldr	r3, [r3, #0]
 8018a34:	3301      	adds	r3, #1
 8018a36:	4a06      	ldr	r2, [pc, #24]	; (8018a50 <vPortFree+0xc0>)
 8018a38:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8018a3a:	f7fe fb77 	bl	801712c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8018a3e:	bf00      	nop
 8018a40:	3718      	adds	r7, #24
 8018a42:	46bd      	mov	sp, r7
 8018a44:	bd80      	pop	{r7, pc}
 8018a46:	bf00      	nop
 8018a48:	20005c94 	.word	0x20005c94
 8018a4c:	20005c84 	.word	0x20005c84
 8018a50:	20005c90 	.word	0x20005c90

08018a54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8018a54:	b480      	push	{r7}
 8018a56:	b085      	sub	sp, #20
 8018a58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8018a5a:	f244 6350 	movw	r3, #18000	; 0x4650
 8018a5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8018a60:	4b27      	ldr	r3, [pc, #156]	; (8018b00 <prvHeapInit+0xac>)
 8018a62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8018a64:	68fb      	ldr	r3, [r7, #12]
 8018a66:	f003 0307 	and.w	r3, r3, #7
 8018a6a:	2b00      	cmp	r3, #0
 8018a6c:	d00c      	beq.n	8018a88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8018a6e:	68fb      	ldr	r3, [r7, #12]
 8018a70:	3307      	adds	r3, #7
 8018a72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018a74:	68fb      	ldr	r3, [r7, #12]
 8018a76:	f023 0307 	bic.w	r3, r3, #7
 8018a7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8018a7c:	68ba      	ldr	r2, [r7, #8]
 8018a7e:	68fb      	ldr	r3, [r7, #12]
 8018a80:	1ad3      	subs	r3, r2, r3
 8018a82:	4a1f      	ldr	r2, [pc, #124]	; (8018b00 <prvHeapInit+0xac>)
 8018a84:	4413      	add	r3, r2
 8018a86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8018a88:	68fb      	ldr	r3, [r7, #12]
 8018a8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8018a8c:	4a1d      	ldr	r2, [pc, #116]	; (8018b04 <prvHeapInit+0xb0>)
 8018a8e:	687b      	ldr	r3, [r7, #4]
 8018a90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8018a92:	4b1c      	ldr	r3, [pc, #112]	; (8018b04 <prvHeapInit+0xb0>)
 8018a94:	2200      	movs	r2, #0
 8018a96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8018a98:	687b      	ldr	r3, [r7, #4]
 8018a9a:	68ba      	ldr	r2, [r7, #8]
 8018a9c:	4413      	add	r3, r2
 8018a9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8018aa0:	2208      	movs	r2, #8
 8018aa2:	68fb      	ldr	r3, [r7, #12]
 8018aa4:	1a9b      	subs	r3, r3, r2
 8018aa6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018aa8:	68fb      	ldr	r3, [r7, #12]
 8018aaa:	f023 0307 	bic.w	r3, r3, #7
 8018aae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8018ab0:	68fb      	ldr	r3, [r7, #12]
 8018ab2:	4a15      	ldr	r2, [pc, #84]	; (8018b08 <prvHeapInit+0xb4>)
 8018ab4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8018ab6:	4b14      	ldr	r3, [pc, #80]	; (8018b08 <prvHeapInit+0xb4>)
 8018ab8:	681b      	ldr	r3, [r3, #0]
 8018aba:	2200      	movs	r2, #0
 8018abc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8018abe:	4b12      	ldr	r3, [pc, #72]	; (8018b08 <prvHeapInit+0xb4>)
 8018ac0:	681b      	ldr	r3, [r3, #0]
 8018ac2:	2200      	movs	r2, #0
 8018ac4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8018ac6:	687b      	ldr	r3, [r7, #4]
 8018ac8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8018aca:	683b      	ldr	r3, [r7, #0]
 8018acc:	68fa      	ldr	r2, [r7, #12]
 8018ace:	1ad2      	subs	r2, r2, r3
 8018ad0:	683b      	ldr	r3, [r7, #0]
 8018ad2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8018ad4:	4b0c      	ldr	r3, [pc, #48]	; (8018b08 <prvHeapInit+0xb4>)
 8018ad6:	681a      	ldr	r2, [r3, #0]
 8018ad8:	683b      	ldr	r3, [r7, #0]
 8018ada:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018adc:	683b      	ldr	r3, [r7, #0]
 8018ade:	685b      	ldr	r3, [r3, #4]
 8018ae0:	4a0a      	ldr	r2, [pc, #40]	; (8018b0c <prvHeapInit+0xb8>)
 8018ae2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018ae4:	683b      	ldr	r3, [r7, #0]
 8018ae6:	685b      	ldr	r3, [r3, #4]
 8018ae8:	4a09      	ldr	r2, [pc, #36]	; (8018b10 <prvHeapInit+0xbc>)
 8018aea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8018aec:	4b09      	ldr	r3, [pc, #36]	; (8018b14 <prvHeapInit+0xc0>)
 8018aee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8018af2:	601a      	str	r2, [r3, #0]
}
 8018af4:	bf00      	nop
 8018af6:	3714      	adds	r7, #20
 8018af8:	46bd      	mov	sp, r7
 8018afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018afe:	4770      	bx	lr
 8018b00:	20001628 	.word	0x20001628
 8018b04:	20005c78 	.word	0x20005c78
 8018b08:	20005c80 	.word	0x20005c80
 8018b0c:	20005c88 	.word	0x20005c88
 8018b10:	20005c84 	.word	0x20005c84
 8018b14:	20005c94 	.word	0x20005c94

08018b18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8018b18:	b480      	push	{r7}
 8018b1a:	b085      	sub	sp, #20
 8018b1c:	af00      	add	r7, sp, #0
 8018b1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8018b20:	4b28      	ldr	r3, [pc, #160]	; (8018bc4 <prvInsertBlockIntoFreeList+0xac>)
 8018b22:	60fb      	str	r3, [r7, #12]
 8018b24:	e002      	b.n	8018b2c <prvInsertBlockIntoFreeList+0x14>
 8018b26:	68fb      	ldr	r3, [r7, #12]
 8018b28:	681b      	ldr	r3, [r3, #0]
 8018b2a:	60fb      	str	r3, [r7, #12]
 8018b2c:	68fb      	ldr	r3, [r7, #12]
 8018b2e:	681b      	ldr	r3, [r3, #0]
 8018b30:	687a      	ldr	r2, [r7, #4]
 8018b32:	429a      	cmp	r2, r3
 8018b34:	d8f7      	bhi.n	8018b26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8018b36:	68fb      	ldr	r3, [r7, #12]
 8018b38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8018b3a:	68fb      	ldr	r3, [r7, #12]
 8018b3c:	685b      	ldr	r3, [r3, #4]
 8018b3e:	68ba      	ldr	r2, [r7, #8]
 8018b40:	4413      	add	r3, r2
 8018b42:	687a      	ldr	r2, [r7, #4]
 8018b44:	429a      	cmp	r2, r3
 8018b46:	d108      	bne.n	8018b5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8018b48:	68fb      	ldr	r3, [r7, #12]
 8018b4a:	685a      	ldr	r2, [r3, #4]
 8018b4c:	687b      	ldr	r3, [r7, #4]
 8018b4e:	685b      	ldr	r3, [r3, #4]
 8018b50:	441a      	add	r2, r3
 8018b52:	68fb      	ldr	r3, [r7, #12]
 8018b54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8018b56:	68fb      	ldr	r3, [r7, #12]
 8018b58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8018b5a:	687b      	ldr	r3, [r7, #4]
 8018b5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8018b5e:	687b      	ldr	r3, [r7, #4]
 8018b60:	685b      	ldr	r3, [r3, #4]
 8018b62:	68ba      	ldr	r2, [r7, #8]
 8018b64:	441a      	add	r2, r3
 8018b66:	68fb      	ldr	r3, [r7, #12]
 8018b68:	681b      	ldr	r3, [r3, #0]
 8018b6a:	429a      	cmp	r2, r3
 8018b6c:	d118      	bne.n	8018ba0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8018b6e:	68fb      	ldr	r3, [r7, #12]
 8018b70:	681a      	ldr	r2, [r3, #0]
 8018b72:	4b15      	ldr	r3, [pc, #84]	; (8018bc8 <prvInsertBlockIntoFreeList+0xb0>)
 8018b74:	681b      	ldr	r3, [r3, #0]
 8018b76:	429a      	cmp	r2, r3
 8018b78:	d00d      	beq.n	8018b96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8018b7a:	687b      	ldr	r3, [r7, #4]
 8018b7c:	685a      	ldr	r2, [r3, #4]
 8018b7e:	68fb      	ldr	r3, [r7, #12]
 8018b80:	681b      	ldr	r3, [r3, #0]
 8018b82:	685b      	ldr	r3, [r3, #4]
 8018b84:	441a      	add	r2, r3
 8018b86:	687b      	ldr	r3, [r7, #4]
 8018b88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8018b8a:	68fb      	ldr	r3, [r7, #12]
 8018b8c:	681b      	ldr	r3, [r3, #0]
 8018b8e:	681a      	ldr	r2, [r3, #0]
 8018b90:	687b      	ldr	r3, [r7, #4]
 8018b92:	601a      	str	r2, [r3, #0]
 8018b94:	e008      	b.n	8018ba8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8018b96:	4b0c      	ldr	r3, [pc, #48]	; (8018bc8 <prvInsertBlockIntoFreeList+0xb0>)
 8018b98:	681a      	ldr	r2, [r3, #0]
 8018b9a:	687b      	ldr	r3, [r7, #4]
 8018b9c:	601a      	str	r2, [r3, #0]
 8018b9e:	e003      	b.n	8018ba8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8018ba0:	68fb      	ldr	r3, [r7, #12]
 8018ba2:	681a      	ldr	r2, [r3, #0]
 8018ba4:	687b      	ldr	r3, [r7, #4]
 8018ba6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8018ba8:	68fa      	ldr	r2, [r7, #12]
 8018baa:	687b      	ldr	r3, [r7, #4]
 8018bac:	429a      	cmp	r2, r3
 8018bae:	d002      	beq.n	8018bb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8018bb0:	68fb      	ldr	r3, [r7, #12]
 8018bb2:	687a      	ldr	r2, [r7, #4]
 8018bb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8018bb6:	bf00      	nop
 8018bb8:	3714      	adds	r7, #20
 8018bba:	46bd      	mov	sp, r7
 8018bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bc0:	4770      	bx	lr
 8018bc2:	bf00      	nop
 8018bc4:	20005c78 	.word	0x20005c78
 8018bc8:	20005c80 	.word	0x20005c80

08018bcc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8018bcc:	b580      	push	{r7, lr}
 8018bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8018bd0:	2200      	movs	r2, #0
 8018bd2:	4912      	ldr	r1, [pc, #72]	; (8018c1c <MX_USB_DEVICE_Init+0x50>)
 8018bd4:	4812      	ldr	r0, [pc, #72]	; (8018c20 <MX_USB_DEVICE_Init+0x54>)
 8018bd6:	f7f8 fc35 	bl	8011444 <USBD_Init>
 8018bda:	4603      	mov	r3, r0
 8018bdc:	2b00      	cmp	r3, #0
 8018bde:	d001      	beq.n	8018be4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8018be0:	f7e9 ff02 	bl	80029e8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8018be4:	490f      	ldr	r1, [pc, #60]	; (8018c24 <MX_USB_DEVICE_Init+0x58>)
 8018be6:	480e      	ldr	r0, [pc, #56]	; (8018c20 <MX_USB_DEVICE_Init+0x54>)
 8018be8:	f7f8 fc5c 	bl	80114a4 <USBD_RegisterClass>
 8018bec:	4603      	mov	r3, r0
 8018bee:	2b00      	cmp	r3, #0
 8018bf0:	d001      	beq.n	8018bf6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8018bf2:	f7e9 fef9 	bl	80029e8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8018bf6:	490c      	ldr	r1, [pc, #48]	; (8018c28 <MX_USB_DEVICE_Init+0x5c>)
 8018bf8:	4809      	ldr	r0, [pc, #36]	; (8018c20 <MX_USB_DEVICE_Init+0x54>)
 8018bfa:	f7f8 fbad 	bl	8011358 <USBD_CDC_RegisterInterface>
 8018bfe:	4603      	mov	r3, r0
 8018c00:	2b00      	cmp	r3, #0
 8018c02:	d001      	beq.n	8018c08 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8018c04:	f7e9 fef0 	bl	80029e8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8018c08:	4805      	ldr	r0, [pc, #20]	; (8018c20 <MX_USB_DEVICE_Init+0x54>)
 8018c0a:	f7f8 fc72 	bl	80114f2 <USBD_Start>
 8018c0e:	4603      	mov	r3, r0
 8018c10:	2b00      	cmp	r3, #0
 8018c12:	d001      	beq.n	8018c18 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8018c14:	f7e9 fee8 	bl	80029e8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8018c18:	bf00      	nop
 8018c1a:	bd80      	pop	{r7, pc}
 8018c1c:	200001a0 	.word	0x200001a0
 8018c20:	200076d0 	.word	0x200076d0
 8018c24:	20000084 	.word	0x20000084
 8018c28:	2000018c 	.word	0x2000018c

08018c2c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8018c2c:	b580      	push	{r7, lr}
 8018c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8018c30:	2200      	movs	r2, #0
 8018c32:	4905      	ldr	r1, [pc, #20]	; (8018c48 <CDC_Init_FS+0x1c>)
 8018c34:	4805      	ldr	r0, [pc, #20]	; (8018c4c <CDC_Init_FS+0x20>)
 8018c36:	f7f8 fba4 	bl	8011382 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8018c3a:	4905      	ldr	r1, [pc, #20]	; (8018c50 <CDC_Init_FS+0x24>)
 8018c3c:	4803      	ldr	r0, [pc, #12]	; (8018c4c <CDC_Init_FS+0x20>)
 8018c3e:	f7f8 fbbe 	bl	80113be <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8018c42:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8018c44:	4618      	mov	r0, r3
 8018c46:	bd80      	pop	{r7, pc}
 8018c48:	200081a0 	.word	0x200081a0
 8018c4c:	200076d0 	.word	0x200076d0
 8018c50:	200079a0 	.word	0x200079a0

08018c54 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8018c54:	b480      	push	{r7}
 8018c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8018c58:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8018c5a:	4618      	mov	r0, r3
 8018c5c:	46bd      	mov	sp, r7
 8018c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c62:	4770      	bx	lr

08018c64 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8018c64:	b480      	push	{r7}
 8018c66:	b083      	sub	sp, #12
 8018c68:	af00      	add	r7, sp, #0
 8018c6a:	4603      	mov	r3, r0
 8018c6c:	6039      	str	r1, [r7, #0]
 8018c6e:	71fb      	strb	r3, [r7, #7]
 8018c70:	4613      	mov	r3, r2
 8018c72:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8018c74:	79fb      	ldrb	r3, [r7, #7]
 8018c76:	2b23      	cmp	r3, #35	; 0x23
 8018c78:	d84a      	bhi.n	8018d10 <CDC_Control_FS+0xac>
 8018c7a:	a201      	add	r2, pc, #4	; (adr r2, 8018c80 <CDC_Control_FS+0x1c>)
 8018c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018c80:	08018d11 	.word	0x08018d11
 8018c84:	08018d11 	.word	0x08018d11
 8018c88:	08018d11 	.word	0x08018d11
 8018c8c:	08018d11 	.word	0x08018d11
 8018c90:	08018d11 	.word	0x08018d11
 8018c94:	08018d11 	.word	0x08018d11
 8018c98:	08018d11 	.word	0x08018d11
 8018c9c:	08018d11 	.word	0x08018d11
 8018ca0:	08018d11 	.word	0x08018d11
 8018ca4:	08018d11 	.word	0x08018d11
 8018ca8:	08018d11 	.word	0x08018d11
 8018cac:	08018d11 	.word	0x08018d11
 8018cb0:	08018d11 	.word	0x08018d11
 8018cb4:	08018d11 	.word	0x08018d11
 8018cb8:	08018d11 	.word	0x08018d11
 8018cbc:	08018d11 	.word	0x08018d11
 8018cc0:	08018d11 	.word	0x08018d11
 8018cc4:	08018d11 	.word	0x08018d11
 8018cc8:	08018d11 	.word	0x08018d11
 8018ccc:	08018d11 	.word	0x08018d11
 8018cd0:	08018d11 	.word	0x08018d11
 8018cd4:	08018d11 	.word	0x08018d11
 8018cd8:	08018d11 	.word	0x08018d11
 8018cdc:	08018d11 	.word	0x08018d11
 8018ce0:	08018d11 	.word	0x08018d11
 8018ce4:	08018d11 	.word	0x08018d11
 8018ce8:	08018d11 	.word	0x08018d11
 8018cec:	08018d11 	.word	0x08018d11
 8018cf0:	08018d11 	.word	0x08018d11
 8018cf4:	08018d11 	.word	0x08018d11
 8018cf8:	08018d11 	.word	0x08018d11
 8018cfc:	08018d11 	.word	0x08018d11
 8018d00:	08018d11 	.word	0x08018d11
 8018d04:	08018d11 	.word	0x08018d11
 8018d08:	08018d11 	.word	0x08018d11
 8018d0c:	08018d11 	.word	0x08018d11
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8018d10:	bf00      	nop
  }

  return (USBD_OK);
 8018d12:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8018d14:	4618      	mov	r0, r3
 8018d16:	370c      	adds	r7, #12
 8018d18:	46bd      	mov	sp, r7
 8018d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d1e:	4770      	bx	lr

08018d20 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8018d20:	b580      	push	{r7, lr}
 8018d22:	b082      	sub	sp, #8
 8018d24:	af00      	add	r7, sp, #0
 8018d26:	6078      	str	r0, [r7, #4]
 8018d28:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8018d2a:	6879      	ldr	r1, [r7, #4]
 8018d2c:	4805      	ldr	r0, [pc, #20]	; (8018d44 <CDC_Receive_FS+0x24>)
 8018d2e:	f7f8 fb46 	bl	80113be <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8018d32:	4804      	ldr	r0, [pc, #16]	; (8018d44 <CDC_Receive_FS+0x24>)
 8018d34:	f7f8 fb5c 	bl	80113f0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8018d38:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8018d3a:	4618      	mov	r0, r3
 8018d3c:	3708      	adds	r7, #8
 8018d3e:	46bd      	mov	sp, r7
 8018d40:	bd80      	pop	{r7, pc}
 8018d42:	bf00      	nop
 8018d44:	200076d0 	.word	0x200076d0

08018d48 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8018d48:	b480      	push	{r7}
 8018d4a:	b087      	sub	sp, #28
 8018d4c:	af00      	add	r7, sp, #0
 8018d4e:	60f8      	str	r0, [r7, #12]
 8018d50:	60b9      	str	r1, [r7, #8]
 8018d52:	4613      	mov	r3, r2
 8018d54:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8018d56:	2300      	movs	r3, #0
 8018d58:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8018d5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018d5e:	4618      	mov	r0, r3
 8018d60:	371c      	adds	r7, #28
 8018d62:	46bd      	mov	sp, r7
 8018d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d68:	4770      	bx	lr
	...

08018d6c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018d6c:	b480      	push	{r7}
 8018d6e:	b083      	sub	sp, #12
 8018d70:	af00      	add	r7, sp, #0
 8018d72:	4603      	mov	r3, r0
 8018d74:	6039      	str	r1, [r7, #0]
 8018d76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8018d78:	683b      	ldr	r3, [r7, #0]
 8018d7a:	2212      	movs	r2, #18
 8018d7c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8018d7e:	4b03      	ldr	r3, [pc, #12]	; (8018d8c <USBD_FS_DeviceDescriptor+0x20>)
}
 8018d80:	4618      	mov	r0, r3
 8018d82:	370c      	adds	r7, #12
 8018d84:	46bd      	mov	sp, r7
 8018d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d8a:	4770      	bx	lr
 8018d8c:	200001bc 	.word	0x200001bc

08018d90 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018d90:	b480      	push	{r7}
 8018d92:	b083      	sub	sp, #12
 8018d94:	af00      	add	r7, sp, #0
 8018d96:	4603      	mov	r3, r0
 8018d98:	6039      	str	r1, [r7, #0]
 8018d9a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8018d9c:	683b      	ldr	r3, [r7, #0]
 8018d9e:	2204      	movs	r2, #4
 8018da0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8018da2:	4b03      	ldr	r3, [pc, #12]	; (8018db0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8018da4:	4618      	mov	r0, r3
 8018da6:	370c      	adds	r7, #12
 8018da8:	46bd      	mov	sp, r7
 8018daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018dae:	4770      	bx	lr
 8018db0:	200001d0 	.word	0x200001d0

08018db4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018db4:	b580      	push	{r7, lr}
 8018db6:	b082      	sub	sp, #8
 8018db8:	af00      	add	r7, sp, #0
 8018dba:	4603      	mov	r3, r0
 8018dbc:	6039      	str	r1, [r7, #0]
 8018dbe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018dc0:	79fb      	ldrb	r3, [r7, #7]
 8018dc2:	2b00      	cmp	r3, #0
 8018dc4:	d105      	bne.n	8018dd2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8018dc6:	683a      	ldr	r2, [r7, #0]
 8018dc8:	4907      	ldr	r1, [pc, #28]	; (8018de8 <USBD_FS_ProductStrDescriptor+0x34>)
 8018dca:	4808      	ldr	r0, [pc, #32]	; (8018dec <USBD_FS_ProductStrDescriptor+0x38>)
 8018dcc:	f7f9 fbc3 	bl	8012556 <USBD_GetString>
 8018dd0:	e004      	b.n	8018ddc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8018dd2:	683a      	ldr	r2, [r7, #0]
 8018dd4:	4904      	ldr	r1, [pc, #16]	; (8018de8 <USBD_FS_ProductStrDescriptor+0x34>)
 8018dd6:	4805      	ldr	r0, [pc, #20]	; (8018dec <USBD_FS_ProductStrDescriptor+0x38>)
 8018dd8:	f7f9 fbbd 	bl	8012556 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018ddc:	4b02      	ldr	r3, [pc, #8]	; (8018de8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8018dde:	4618      	mov	r0, r3
 8018de0:	3708      	adds	r7, #8
 8018de2:	46bd      	mov	sp, r7
 8018de4:	bd80      	pop	{r7, pc}
 8018de6:	bf00      	nop
 8018de8:	200089a0 	.word	0x200089a0
 8018dec:	080214fc 	.word	0x080214fc

08018df0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018df0:	b580      	push	{r7, lr}
 8018df2:	b082      	sub	sp, #8
 8018df4:	af00      	add	r7, sp, #0
 8018df6:	4603      	mov	r3, r0
 8018df8:	6039      	str	r1, [r7, #0]
 8018dfa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8018dfc:	683a      	ldr	r2, [r7, #0]
 8018dfe:	4904      	ldr	r1, [pc, #16]	; (8018e10 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8018e00:	4804      	ldr	r0, [pc, #16]	; (8018e14 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8018e02:	f7f9 fba8 	bl	8012556 <USBD_GetString>
  return USBD_StrDesc;
 8018e06:	4b02      	ldr	r3, [pc, #8]	; (8018e10 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8018e08:	4618      	mov	r0, r3
 8018e0a:	3708      	adds	r7, #8
 8018e0c:	46bd      	mov	sp, r7
 8018e0e:	bd80      	pop	{r7, pc}
 8018e10:	200089a0 	.word	0x200089a0
 8018e14:	08021514 	.word	0x08021514

08018e18 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018e18:	b580      	push	{r7, lr}
 8018e1a:	b082      	sub	sp, #8
 8018e1c:	af00      	add	r7, sp, #0
 8018e1e:	4603      	mov	r3, r0
 8018e20:	6039      	str	r1, [r7, #0]
 8018e22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8018e24:	683b      	ldr	r3, [r7, #0]
 8018e26:	221a      	movs	r2, #26
 8018e28:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8018e2a:	f000 f843 	bl	8018eb4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8018e2e:	4b02      	ldr	r3, [pc, #8]	; (8018e38 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8018e30:	4618      	mov	r0, r3
 8018e32:	3708      	adds	r7, #8
 8018e34:	46bd      	mov	sp, r7
 8018e36:	bd80      	pop	{r7, pc}
 8018e38:	200001d4 	.word	0x200001d4

08018e3c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018e3c:	b580      	push	{r7, lr}
 8018e3e:	b082      	sub	sp, #8
 8018e40:	af00      	add	r7, sp, #0
 8018e42:	4603      	mov	r3, r0
 8018e44:	6039      	str	r1, [r7, #0]
 8018e46:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8018e48:	79fb      	ldrb	r3, [r7, #7]
 8018e4a:	2b00      	cmp	r3, #0
 8018e4c:	d105      	bne.n	8018e5a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8018e4e:	683a      	ldr	r2, [r7, #0]
 8018e50:	4907      	ldr	r1, [pc, #28]	; (8018e70 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018e52:	4808      	ldr	r0, [pc, #32]	; (8018e74 <USBD_FS_ConfigStrDescriptor+0x38>)
 8018e54:	f7f9 fb7f 	bl	8012556 <USBD_GetString>
 8018e58:	e004      	b.n	8018e64 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8018e5a:	683a      	ldr	r2, [r7, #0]
 8018e5c:	4904      	ldr	r1, [pc, #16]	; (8018e70 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018e5e:	4805      	ldr	r0, [pc, #20]	; (8018e74 <USBD_FS_ConfigStrDescriptor+0x38>)
 8018e60:	f7f9 fb79 	bl	8012556 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018e64:	4b02      	ldr	r3, [pc, #8]	; (8018e70 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8018e66:	4618      	mov	r0, r3
 8018e68:	3708      	adds	r7, #8
 8018e6a:	46bd      	mov	sp, r7
 8018e6c:	bd80      	pop	{r7, pc}
 8018e6e:	bf00      	nop
 8018e70:	200089a0 	.word	0x200089a0
 8018e74:	08021528 	.word	0x08021528

08018e78 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018e78:	b580      	push	{r7, lr}
 8018e7a:	b082      	sub	sp, #8
 8018e7c:	af00      	add	r7, sp, #0
 8018e7e:	4603      	mov	r3, r0
 8018e80:	6039      	str	r1, [r7, #0]
 8018e82:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018e84:	79fb      	ldrb	r3, [r7, #7]
 8018e86:	2b00      	cmp	r3, #0
 8018e88:	d105      	bne.n	8018e96 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8018e8a:	683a      	ldr	r2, [r7, #0]
 8018e8c:	4907      	ldr	r1, [pc, #28]	; (8018eac <USBD_FS_InterfaceStrDescriptor+0x34>)
 8018e8e:	4808      	ldr	r0, [pc, #32]	; (8018eb0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018e90:	f7f9 fb61 	bl	8012556 <USBD_GetString>
 8018e94:	e004      	b.n	8018ea0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8018e96:	683a      	ldr	r2, [r7, #0]
 8018e98:	4904      	ldr	r1, [pc, #16]	; (8018eac <USBD_FS_InterfaceStrDescriptor+0x34>)
 8018e9a:	4805      	ldr	r0, [pc, #20]	; (8018eb0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8018e9c:	f7f9 fb5b 	bl	8012556 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018ea0:	4b02      	ldr	r3, [pc, #8]	; (8018eac <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8018ea2:	4618      	mov	r0, r3
 8018ea4:	3708      	adds	r7, #8
 8018ea6:	46bd      	mov	sp, r7
 8018ea8:	bd80      	pop	{r7, pc}
 8018eaa:	bf00      	nop
 8018eac:	200089a0 	.word	0x200089a0
 8018eb0:	08021534 	.word	0x08021534

08018eb4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018eb4:	b580      	push	{r7, lr}
 8018eb6:	b084      	sub	sp, #16
 8018eb8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8018eba:	4b0f      	ldr	r3, [pc, #60]	; (8018ef8 <Get_SerialNum+0x44>)
 8018ebc:	681b      	ldr	r3, [r3, #0]
 8018ebe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018ec0:	4b0e      	ldr	r3, [pc, #56]	; (8018efc <Get_SerialNum+0x48>)
 8018ec2:	681b      	ldr	r3, [r3, #0]
 8018ec4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8018ec6:	4b0e      	ldr	r3, [pc, #56]	; (8018f00 <Get_SerialNum+0x4c>)
 8018ec8:	681b      	ldr	r3, [r3, #0]
 8018eca:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018ecc:	68fa      	ldr	r2, [r7, #12]
 8018ece:	687b      	ldr	r3, [r7, #4]
 8018ed0:	4413      	add	r3, r2
 8018ed2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8018ed4:	68fb      	ldr	r3, [r7, #12]
 8018ed6:	2b00      	cmp	r3, #0
 8018ed8:	d009      	beq.n	8018eee <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8018eda:	2208      	movs	r2, #8
 8018edc:	4909      	ldr	r1, [pc, #36]	; (8018f04 <Get_SerialNum+0x50>)
 8018ede:	68f8      	ldr	r0, [r7, #12]
 8018ee0:	f000 f814 	bl	8018f0c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8018ee4:	2204      	movs	r2, #4
 8018ee6:	4908      	ldr	r1, [pc, #32]	; (8018f08 <Get_SerialNum+0x54>)
 8018ee8:	68b8      	ldr	r0, [r7, #8]
 8018eea:	f000 f80f 	bl	8018f0c <IntToUnicode>
  }
}
 8018eee:	bf00      	nop
 8018ef0:	3710      	adds	r7, #16
 8018ef2:	46bd      	mov	sp, r7
 8018ef4:	bd80      	pop	{r7, pc}
 8018ef6:	bf00      	nop
 8018ef8:	1fff7a10 	.word	0x1fff7a10
 8018efc:	1fff7a14 	.word	0x1fff7a14
 8018f00:	1fff7a18 	.word	0x1fff7a18
 8018f04:	200001d6 	.word	0x200001d6
 8018f08:	200001e6 	.word	0x200001e6

08018f0c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8018f0c:	b480      	push	{r7}
 8018f0e:	b087      	sub	sp, #28
 8018f10:	af00      	add	r7, sp, #0
 8018f12:	60f8      	str	r0, [r7, #12]
 8018f14:	60b9      	str	r1, [r7, #8]
 8018f16:	4613      	mov	r3, r2
 8018f18:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8018f1a:	2300      	movs	r3, #0
 8018f1c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018f1e:	2300      	movs	r3, #0
 8018f20:	75fb      	strb	r3, [r7, #23]
 8018f22:	e027      	b.n	8018f74 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8018f24:	68fb      	ldr	r3, [r7, #12]
 8018f26:	0f1b      	lsrs	r3, r3, #28
 8018f28:	2b09      	cmp	r3, #9
 8018f2a:	d80b      	bhi.n	8018f44 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018f2c:	68fb      	ldr	r3, [r7, #12]
 8018f2e:	0f1b      	lsrs	r3, r3, #28
 8018f30:	b2da      	uxtb	r2, r3
 8018f32:	7dfb      	ldrb	r3, [r7, #23]
 8018f34:	005b      	lsls	r3, r3, #1
 8018f36:	4619      	mov	r1, r3
 8018f38:	68bb      	ldr	r3, [r7, #8]
 8018f3a:	440b      	add	r3, r1
 8018f3c:	3230      	adds	r2, #48	; 0x30
 8018f3e:	b2d2      	uxtb	r2, r2
 8018f40:	701a      	strb	r2, [r3, #0]
 8018f42:	e00a      	b.n	8018f5a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8018f44:	68fb      	ldr	r3, [r7, #12]
 8018f46:	0f1b      	lsrs	r3, r3, #28
 8018f48:	b2da      	uxtb	r2, r3
 8018f4a:	7dfb      	ldrb	r3, [r7, #23]
 8018f4c:	005b      	lsls	r3, r3, #1
 8018f4e:	4619      	mov	r1, r3
 8018f50:	68bb      	ldr	r3, [r7, #8]
 8018f52:	440b      	add	r3, r1
 8018f54:	3237      	adds	r2, #55	; 0x37
 8018f56:	b2d2      	uxtb	r2, r2
 8018f58:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8018f5a:	68fb      	ldr	r3, [r7, #12]
 8018f5c:	011b      	lsls	r3, r3, #4
 8018f5e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018f60:	7dfb      	ldrb	r3, [r7, #23]
 8018f62:	005b      	lsls	r3, r3, #1
 8018f64:	3301      	adds	r3, #1
 8018f66:	68ba      	ldr	r2, [r7, #8]
 8018f68:	4413      	add	r3, r2
 8018f6a:	2200      	movs	r2, #0
 8018f6c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018f6e:	7dfb      	ldrb	r3, [r7, #23]
 8018f70:	3301      	adds	r3, #1
 8018f72:	75fb      	strb	r3, [r7, #23]
 8018f74:	7dfa      	ldrb	r2, [r7, #23]
 8018f76:	79fb      	ldrb	r3, [r7, #7]
 8018f78:	429a      	cmp	r2, r3
 8018f7a:	d3d3      	bcc.n	8018f24 <IntToUnicode+0x18>
  }
}
 8018f7c:	bf00      	nop
 8018f7e:	bf00      	nop
 8018f80:	371c      	adds	r7, #28
 8018f82:	46bd      	mov	sp, r7
 8018f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f88:	4770      	bx	lr
	...

08018f8c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8018f8c:	b580      	push	{r7, lr}
 8018f8e:	b08a      	sub	sp, #40	; 0x28
 8018f90:	af00      	add	r7, sp, #0
 8018f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018f94:	f107 0314 	add.w	r3, r7, #20
 8018f98:	2200      	movs	r2, #0
 8018f9a:	601a      	str	r2, [r3, #0]
 8018f9c:	605a      	str	r2, [r3, #4]
 8018f9e:	609a      	str	r2, [r3, #8]
 8018fa0:	60da      	str	r2, [r3, #12]
 8018fa2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8018fa4:	687b      	ldr	r3, [r7, #4]
 8018fa6:	681b      	ldr	r3, [r3, #0]
 8018fa8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8018fac:	d147      	bne.n	801903e <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8018fae:	2300      	movs	r3, #0
 8018fb0:	613b      	str	r3, [r7, #16]
 8018fb2:	4b25      	ldr	r3, [pc, #148]	; (8019048 <HAL_PCD_MspInit+0xbc>)
 8018fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018fb6:	4a24      	ldr	r2, [pc, #144]	; (8019048 <HAL_PCD_MspInit+0xbc>)
 8018fb8:	f043 0301 	orr.w	r3, r3, #1
 8018fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8018fbe:	4b22      	ldr	r3, [pc, #136]	; (8019048 <HAL_PCD_MspInit+0xbc>)
 8018fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018fc2:	f003 0301 	and.w	r3, r3, #1
 8018fc6:	613b      	str	r3, [r7, #16]
 8018fc8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8018fca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8018fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8018fd0:	2300      	movs	r3, #0
 8018fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018fd4:	2300      	movs	r3, #0
 8018fd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018fd8:	f107 0314 	add.w	r3, r7, #20
 8018fdc:	4619      	mov	r1, r3
 8018fde:	481b      	ldr	r0, [pc, #108]	; (801904c <HAL_PCD_MspInit+0xc0>)
 8018fe0:	f7ef fe04 	bl	8008bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8018fe4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8018fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018fea:	2302      	movs	r3, #2
 8018fec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018fee:	2300      	movs	r3, #0
 8018ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018ff2:	2303      	movs	r3, #3
 8018ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8018ff6:	230a      	movs	r3, #10
 8018ff8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018ffa:	f107 0314 	add.w	r3, r7, #20
 8018ffe:	4619      	mov	r1, r3
 8019000:	4812      	ldr	r0, [pc, #72]	; (801904c <HAL_PCD_MspInit+0xc0>)
 8019002:	f7ef fdf3 	bl	8008bec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8019006:	4b10      	ldr	r3, [pc, #64]	; (8019048 <HAL_PCD_MspInit+0xbc>)
 8019008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801900a:	4a0f      	ldr	r2, [pc, #60]	; (8019048 <HAL_PCD_MspInit+0xbc>)
 801900c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019010:	6353      	str	r3, [r2, #52]	; 0x34
 8019012:	2300      	movs	r3, #0
 8019014:	60fb      	str	r3, [r7, #12]
 8019016:	4b0c      	ldr	r3, [pc, #48]	; (8019048 <HAL_PCD_MspInit+0xbc>)
 8019018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801901a:	4a0b      	ldr	r2, [pc, #44]	; (8019048 <HAL_PCD_MspInit+0xbc>)
 801901c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8019020:	6453      	str	r3, [r2, #68]	; 0x44
 8019022:	4b09      	ldr	r3, [pc, #36]	; (8019048 <HAL_PCD_MspInit+0xbc>)
 8019024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019026:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801902a:	60fb      	str	r3, [r7, #12]
 801902c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801902e:	2200      	movs	r2, #0
 8019030:	2105      	movs	r1, #5
 8019032:	2043      	movs	r0, #67	; 0x43
 8019034:	f7ef fda2 	bl	8008b7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8019038:	2043      	movs	r0, #67	; 0x43
 801903a:	f7ef fdbb 	bl	8008bb4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801903e:	bf00      	nop
 8019040:	3728      	adds	r7, #40	; 0x28
 8019042:	46bd      	mov	sp, r7
 8019044:	bd80      	pop	{r7, pc}
 8019046:	bf00      	nop
 8019048:	40023800 	.word	0x40023800
 801904c:	40020000 	.word	0x40020000

08019050 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019050:	b580      	push	{r7, lr}
 8019052:	b082      	sub	sp, #8
 8019054:	af00      	add	r7, sp, #0
 8019056:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8019058:	687b      	ldr	r3, [r7, #4]
 801905a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 801905e:	687b      	ldr	r3, [r7, #4]
 8019060:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8019064:	4619      	mov	r1, r3
 8019066:	4610      	mov	r0, r2
 8019068:	f7f8 fa8e 	bl	8011588 <USBD_LL_SetupStage>
}
 801906c:	bf00      	nop
 801906e:	3708      	adds	r7, #8
 8019070:	46bd      	mov	sp, r7
 8019072:	bd80      	pop	{r7, pc}

08019074 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019074:	b580      	push	{r7, lr}
 8019076:	b082      	sub	sp, #8
 8019078:	af00      	add	r7, sp, #0
 801907a:	6078      	str	r0, [r7, #4]
 801907c:	460b      	mov	r3, r1
 801907e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8019080:	687b      	ldr	r3, [r7, #4]
 8019082:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8019086:	78fa      	ldrb	r2, [r7, #3]
 8019088:	6879      	ldr	r1, [r7, #4]
 801908a:	4613      	mov	r3, r2
 801908c:	00db      	lsls	r3, r3, #3
 801908e:	1a9b      	subs	r3, r3, r2
 8019090:	009b      	lsls	r3, r3, #2
 8019092:	440b      	add	r3, r1
 8019094:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8019098:	681a      	ldr	r2, [r3, #0]
 801909a:	78fb      	ldrb	r3, [r7, #3]
 801909c:	4619      	mov	r1, r3
 801909e:	f7f8 fac8 	bl	8011632 <USBD_LL_DataOutStage>
}
 80190a2:	bf00      	nop
 80190a4:	3708      	adds	r7, #8
 80190a6:	46bd      	mov	sp, r7
 80190a8:	bd80      	pop	{r7, pc}

080190aa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80190aa:	b580      	push	{r7, lr}
 80190ac:	b082      	sub	sp, #8
 80190ae:	af00      	add	r7, sp, #0
 80190b0:	6078      	str	r0, [r7, #4]
 80190b2:	460b      	mov	r3, r1
 80190b4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80190b6:	687b      	ldr	r3, [r7, #4]
 80190b8:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80190bc:	78fa      	ldrb	r2, [r7, #3]
 80190be:	6879      	ldr	r1, [r7, #4]
 80190c0:	4613      	mov	r3, r2
 80190c2:	00db      	lsls	r3, r3, #3
 80190c4:	1a9b      	subs	r3, r3, r2
 80190c6:	009b      	lsls	r3, r3, #2
 80190c8:	440b      	add	r3, r1
 80190ca:	3348      	adds	r3, #72	; 0x48
 80190cc:	681a      	ldr	r2, [r3, #0]
 80190ce:	78fb      	ldrb	r3, [r7, #3]
 80190d0:	4619      	mov	r1, r3
 80190d2:	f7f8 fb11 	bl	80116f8 <USBD_LL_DataInStage>
}
 80190d6:	bf00      	nop
 80190d8:	3708      	adds	r7, #8
 80190da:	46bd      	mov	sp, r7
 80190dc:	bd80      	pop	{r7, pc}

080190de <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80190de:	b580      	push	{r7, lr}
 80190e0:	b082      	sub	sp, #8
 80190e2:	af00      	add	r7, sp, #0
 80190e4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80190e6:	687b      	ldr	r3, [r7, #4]
 80190e8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80190ec:	4618      	mov	r0, r3
 80190ee:	f7f8 fc25 	bl	801193c <USBD_LL_SOF>
}
 80190f2:	bf00      	nop
 80190f4:	3708      	adds	r7, #8
 80190f6:	46bd      	mov	sp, r7
 80190f8:	bd80      	pop	{r7, pc}

080190fa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80190fa:	b580      	push	{r7, lr}
 80190fc:	b084      	sub	sp, #16
 80190fe:	af00      	add	r7, sp, #0
 8019100:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8019102:	2301      	movs	r3, #1
 8019104:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8019106:	687b      	ldr	r3, [r7, #4]
 8019108:	68db      	ldr	r3, [r3, #12]
 801910a:	2b00      	cmp	r3, #0
 801910c:	d102      	bne.n	8019114 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801910e:	2300      	movs	r3, #0
 8019110:	73fb      	strb	r3, [r7, #15]
 8019112:	e008      	b.n	8019126 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8019114:	687b      	ldr	r3, [r7, #4]
 8019116:	68db      	ldr	r3, [r3, #12]
 8019118:	2b02      	cmp	r3, #2
 801911a:	d102      	bne.n	8019122 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801911c:	2301      	movs	r3, #1
 801911e:	73fb      	strb	r3, [r7, #15]
 8019120:	e001      	b.n	8019126 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8019122:	f7e9 fc61 	bl	80029e8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8019126:	687b      	ldr	r3, [r7, #4]
 8019128:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801912c:	7bfa      	ldrb	r2, [r7, #15]
 801912e:	4611      	mov	r1, r2
 8019130:	4618      	mov	r0, r3
 8019132:	f7f8 fbc5 	bl	80118c0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8019136:	687b      	ldr	r3, [r7, #4]
 8019138:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801913c:	4618      	mov	r0, r3
 801913e:	f7f8 fb71 	bl	8011824 <USBD_LL_Reset>
}
 8019142:	bf00      	nop
 8019144:	3710      	adds	r7, #16
 8019146:	46bd      	mov	sp, r7
 8019148:	bd80      	pop	{r7, pc}
	...

0801914c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801914c:	b580      	push	{r7, lr}
 801914e:	b082      	sub	sp, #8
 8019150:	af00      	add	r7, sp, #0
 8019152:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8019154:	687b      	ldr	r3, [r7, #4]
 8019156:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801915a:	4618      	mov	r0, r3
 801915c:	f7f8 fbc0 	bl	80118e0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8019160:	687b      	ldr	r3, [r7, #4]
 8019162:	681b      	ldr	r3, [r3, #0]
 8019164:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8019168:	681b      	ldr	r3, [r3, #0]
 801916a:	687a      	ldr	r2, [r7, #4]
 801916c:	6812      	ldr	r2, [r2, #0]
 801916e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8019172:	f043 0301 	orr.w	r3, r3, #1
 8019176:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8019178:	687b      	ldr	r3, [r7, #4]
 801917a:	6a1b      	ldr	r3, [r3, #32]
 801917c:	2b00      	cmp	r3, #0
 801917e:	d005      	beq.n	801918c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8019180:	4b04      	ldr	r3, [pc, #16]	; (8019194 <HAL_PCD_SuspendCallback+0x48>)
 8019182:	691b      	ldr	r3, [r3, #16]
 8019184:	4a03      	ldr	r2, [pc, #12]	; (8019194 <HAL_PCD_SuspendCallback+0x48>)
 8019186:	f043 0306 	orr.w	r3, r3, #6
 801918a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801918c:	bf00      	nop
 801918e:	3708      	adds	r7, #8
 8019190:	46bd      	mov	sp, r7
 8019192:	bd80      	pop	{r7, pc}
 8019194:	e000ed00 	.word	0xe000ed00

08019198 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019198:	b580      	push	{r7, lr}
 801919a:	b082      	sub	sp, #8
 801919c:	af00      	add	r7, sp, #0
 801919e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80191a0:	687b      	ldr	r3, [r7, #4]
 80191a2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80191a6:	4618      	mov	r0, r3
 80191a8:	f7f8 fbb0 	bl	801190c <USBD_LL_Resume>
}
 80191ac:	bf00      	nop
 80191ae:	3708      	adds	r7, #8
 80191b0:	46bd      	mov	sp, r7
 80191b2:	bd80      	pop	{r7, pc}

080191b4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80191b4:	b580      	push	{r7, lr}
 80191b6:	b082      	sub	sp, #8
 80191b8:	af00      	add	r7, sp, #0
 80191ba:	6078      	str	r0, [r7, #4]
 80191bc:	460b      	mov	r3, r1
 80191be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80191c0:	687b      	ldr	r3, [r7, #4]
 80191c2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80191c6:	78fa      	ldrb	r2, [r7, #3]
 80191c8:	4611      	mov	r1, r2
 80191ca:	4618      	mov	r0, r3
 80191cc:	f7f8 fbfe 	bl	80119cc <USBD_LL_IsoOUTIncomplete>
}
 80191d0:	bf00      	nop
 80191d2:	3708      	adds	r7, #8
 80191d4:	46bd      	mov	sp, r7
 80191d6:	bd80      	pop	{r7, pc}

080191d8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80191d8:	b580      	push	{r7, lr}
 80191da:	b082      	sub	sp, #8
 80191dc:	af00      	add	r7, sp, #0
 80191de:	6078      	str	r0, [r7, #4]
 80191e0:	460b      	mov	r3, r1
 80191e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80191e4:	687b      	ldr	r3, [r7, #4]
 80191e6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80191ea:	78fa      	ldrb	r2, [r7, #3]
 80191ec:	4611      	mov	r1, r2
 80191ee:	4618      	mov	r0, r3
 80191f0:	f7f8 fbc6 	bl	8011980 <USBD_LL_IsoINIncomplete>
}
 80191f4:	bf00      	nop
 80191f6:	3708      	adds	r7, #8
 80191f8:	46bd      	mov	sp, r7
 80191fa:	bd80      	pop	{r7, pc}

080191fc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80191fc:	b580      	push	{r7, lr}
 80191fe:	b082      	sub	sp, #8
 8019200:	af00      	add	r7, sp, #0
 8019202:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8019204:	687b      	ldr	r3, [r7, #4]
 8019206:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801920a:	4618      	mov	r0, r3
 801920c:	f7f8 fc04 	bl	8011a18 <USBD_LL_DevConnected>
}
 8019210:	bf00      	nop
 8019212:	3708      	adds	r7, #8
 8019214:	46bd      	mov	sp, r7
 8019216:	bd80      	pop	{r7, pc}

08019218 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019218:	b580      	push	{r7, lr}
 801921a:	b082      	sub	sp, #8
 801921c:	af00      	add	r7, sp, #0
 801921e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8019220:	687b      	ldr	r3, [r7, #4]
 8019222:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019226:	4618      	mov	r0, r3
 8019228:	f7f8 fc01 	bl	8011a2e <USBD_LL_DevDisconnected>
}
 801922c:	bf00      	nop
 801922e:	3708      	adds	r7, #8
 8019230:	46bd      	mov	sp, r7
 8019232:	bd80      	pop	{r7, pc}

08019234 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8019234:	b580      	push	{r7, lr}
 8019236:	b082      	sub	sp, #8
 8019238:	af00      	add	r7, sp, #0
 801923a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801923c:	687b      	ldr	r3, [r7, #4]
 801923e:	781b      	ldrb	r3, [r3, #0]
 8019240:	2b00      	cmp	r3, #0
 8019242:	d13c      	bne.n	80192be <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8019244:	4a20      	ldr	r2, [pc, #128]	; (80192c8 <USBD_LL_Init+0x94>)
 8019246:	687b      	ldr	r3, [r7, #4]
 8019248:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 801924c:	687b      	ldr	r3, [r7, #4]
 801924e:	4a1e      	ldr	r2, [pc, #120]	; (80192c8 <USBD_LL_Init+0x94>)
 8019250:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8019254:	4b1c      	ldr	r3, [pc, #112]	; (80192c8 <USBD_LL_Init+0x94>)
 8019256:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801925a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 801925c:	4b1a      	ldr	r3, [pc, #104]	; (80192c8 <USBD_LL_Init+0x94>)
 801925e:	2204      	movs	r2, #4
 8019260:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8019262:	4b19      	ldr	r3, [pc, #100]	; (80192c8 <USBD_LL_Init+0x94>)
 8019264:	2202      	movs	r2, #2
 8019266:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8019268:	4b17      	ldr	r3, [pc, #92]	; (80192c8 <USBD_LL_Init+0x94>)
 801926a:	2200      	movs	r2, #0
 801926c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801926e:	4b16      	ldr	r3, [pc, #88]	; (80192c8 <USBD_LL_Init+0x94>)
 8019270:	2202      	movs	r2, #2
 8019272:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8019274:	4b14      	ldr	r3, [pc, #80]	; (80192c8 <USBD_LL_Init+0x94>)
 8019276:	2200      	movs	r2, #0
 8019278:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801927a:	4b13      	ldr	r3, [pc, #76]	; (80192c8 <USBD_LL_Init+0x94>)
 801927c:	2200      	movs	r2, #0
 801927e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8019280:	4b11      	ldr	r3, [pc, #68]	; (80192c8 <USBD_LL_Init+0x94>)
 8019282:	2200      	movs	r2, #0
 8019284:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8019286:	4b10      	ldr	r3, [pc, #64]	; (80192c8 <USBD_LL_Init+0x94>)
 8019288:	2201      	movs	r2, #1
 801928a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801928c:	4b0e      	ldr	r3, [pc, #56]	; (80192c8 <USBD_LL_Init+0x94>)
 801928e:	2200      	movs	r2, #0
 8019290:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8019292:	480d      	ldr	r0, [pc, #52]	; (80192c8 <USBD_LL_Init+0x94>)
 8019294:	f7f0 ff62 	bl	800a15c <HAL_PCD_Init>
 8019298:	4603      	mov	r3, r0
 801929a:	2b00      	cmp	r3, #0
 801929c:	d001      	beq.n	80192a2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801929e:	f7e9 fba3 	bl	80029e8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80192a2:	2180      	movs	r1, #128	; 0x80
 80192a4:	4808      	ldr	r0, [pc, #32]	; (80192c8 <USBD_LL_Init+0x94>)
 80192a6:	f7f2 f8c0 	bl	800b42a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80192aa:	2240      	movs	r2, #64	; 0x40
 80192ac:	2100      	movs	r1, #0
 80192ae:	4806      	ldr	r0, [pc, #24]	; (80192c8 <USBD_LL_Init+0x94>)
 80192b0:	f7f2 f874 	bl	800b39c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80192b4:	2280      	movs	r2, #128	; 0x80
 80192b6:	2101      	movs	r1, #1
 80192b8:	4803      	ldr	r0, [pc, #12]	; (80192c8 <USBD_LL_Init+0x94>)
 80192ba:	f7f2 f86f 	bl	800b39c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80192be:	2300      	movs	r3, #0
}
 80192c0:	4618      	mov	r0, r3
 80192c2:	3708      	adds	r7, #8
 80192c4:	46bd      	mov	sp, r7
 80192c6:	bd80      	pop	{r7, pc}
 80192c8:	20008ba0 	.word	0x20008ba0

080192cc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80192cc:	b580      	push	{r7, lr}
 80192ce:	b084      	sub	sp, #16
 80192d0:	af00      	add	r7, sp, #0
 80192d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80192d4:	2300      	movs	r3, #0
 80192d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80192d8:	2300      	movs	r3, #0
 80192da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80192dc:	687b      	ldr	r3, [r7, #4]
 80192de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80192e2:	4618      	mov	r0, r3
 80192e4:	f7f1 f857 	bl	800a396 <HAL_PCD_Start>
 80192e8:	4603      	mov	r3, r0
 80192ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80192ec:	7bfb      	ldrb	r3, [r7, #15]
 80192ee:	4618      	mov	r0, r3
 80192f0:	f000 f942 	bl	8019578 <USBD_Get_USB_Status>
 80192f4:	4603      	mov	r3, r0
 80192f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80192f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80192fa:	4618      	mov	r0, r3
 80192fc:	3710      	adds	r7, #16
 80192fe:	46bd      	mov	sp, r7
 8019300:	bd80      	pop	{r7, pc}

08019302 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8019302:	b580      	push	{r7, lr}
 8019304:	b084      	sub	sp, #16
 8019306:	af00      	add	r7, sp, #0
 8019308:	6078      	str	r0, [r7, #4]
 801930a:	4608      	mov	r0, r1
 801930c:	4611      	mov	r1, r2
 801930e:	461a      	mov	r2, r3
 8019310:	4603      	mov	r3, r0
 8019312:	70fb      	strb	r3, [r7, #3]
 8019314:	460b      	mov	r3, r1
 8019316:	70bb      	strb	r3, [r7, #2]
 8019318:	4613      	mov	r3, r2
 801931a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801931c:	2300      	movs	r3, #0
 801931e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019320:	2300      	movs	r3, #0
 8019322:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8019324:	687b      	ldr	r3, [r7, #4]
 8019326:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801932a:	78bb      	ldrb	r3, [r7, #2]
 801932c:	883a      	ldrh	r2, [r7, #0]
 801932e:	78f9      	ldrb	r1, [r7, #3]
 8019330:	f7f1 fc3b 	bl	800abaa <HAL_PCD_EP_Open>
 8019334:	4603      	mov	r3, r0
 8019336:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019338:	7bfb      	ldrb	r3, [r7, #15]
 801933a:	4618      	mov	r0, r3
 801933c:	f000 f91c 	bl	8019578 <USBD_Get_USB_Status>
 8019340:	4603      	mov	r3, r0
 8019342:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019344:	7bbb      	ldrb	r3, [r7, #14]
}
 8019346:	4618      	mov	r0, r3
 8019348:	3710      	adds	r7, #16
 801934a:	46bd      	mov	sp, r7
 801934c:	bd80      	pop	{r7, pc}

0801934e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801934e:	b580      	push	{r7, lr}
 8019350:	b084      	sub	sp, #16
 8019352:	af00      	add	r7, sp, #0
 8019354:	6078      	str	r0, [r7, #4]
 8019356:	460b      	mov	r3, r1
 8019358:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801935a:	2300      	movs	r3, #0
 801935c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801935e:	2300      	movs	r3, #0
 8019360:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8019362:	687b      	ldr	r3, [r7, #4]
 8019364:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019368:	78fa      	ldrb	r2, [r7, #3]
 801936a:	4611      	mov	r1, r2
 801936c:	4618      	mov	r0, r3
 801936e:	f7f1 fc84 	bl	800ac7a <HAL_PCD_EP_Close>
 8019372:	4603      	mov	r3, r0
 8019374:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019376:	7bfb      	ldrb	r3, [r7, #15]
 8019378:	4618      	mov	r0, r3
 801937a:	f000 f8fd 	bl	8019578 <USBD_Get_USB_Status>
 801937e:	4603      	mov	r3, r0
 8019380:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019382:	7bbb      	ldrb	r3, [r7, #14]
}
 8019384:	4618      	mov	r0, r3
 8019386:	3710      	adds	r7, #16
 8019388:	46bd      	mov	sp, r7
 801938a:	bd80      	pop	{r7, pc}

0801938c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801938c:	b580      	push	{r7, lr}
 801938e:	b084      	sub	sp, #16
 8019390:	af00      	add	r7, sp, #0
 8019392:	6078      	str	r0, [r7, #4]
 8019394:	460b      	mov	r3, r1
 8019396:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019398:	2300      	movs	r3, #0
 801939a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801939c:	2300      	movs	r3, #0
 801939e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80193a0:	687b      	ldr	r3, [r7, #4]
 80193a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80193a6:	78fa      	ldrb	r2, [r7, #3]
 80193a8:	4611      	mov	r1, r2
 80193aa:	4618      	mov	r0, r3
 80193ac:	f7f1 fd5c 	bl	800ae68 <HAL_PCD_EP_SetStall>
 80193b0:	4603      	mov	r3, r0
 80193b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80193b4:	7bfb      	ldrb	r3, [r7, #15]
 80193b6:	4618      	mov	r0, r3
 80193b8:	f000 f8de 	bl	8019578 <USBD_Get_USB_Status>
 80193bc:	4603      	mov	r3, r0
 80193be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80193c0:	7bbb      	ldrb	r3, [r7, #14]
}
 80193c2:	4618      	mov	r0, r3
 80193c4:	3710      	adds	r7, #16
 80193c6:	46bd      	mov	sp, r7
 80193c8:	bd80      	pop	{r7, pc}

080193ca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80193ca:	b580      	push	{r7, lr}
 80193cc:	b084      	sub	sp, #16
 80193ce:	af00      	add	r7, sp, #0
 80193d0:	6078      	str	r0, [r7, #4]
 80193d2:	460b      	mov	r3, r1
 80193d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80193d6:	2300      	movs	r3, #0
 80193d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80193da:	2300      	movs	r3, #0
 80193dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80193de:	687b      	ldr	r3, [r7, #4]
 80193e0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80193e4:	78fa      	ldrb	r2, [r7, #3]
 80193e6:	4611      	mov	r1, r2
 80193e8:	4618      	mov	r0, r3
 80193ea:	f7f1 fda1 	bl	800af30 <HAL_PCD_EP_ClrStall>
 80193ee:	4603      	mov	r3, r0
 80193f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80193f2:	7bfb      	ldrb	r3, [r7, #15]
 80193f4:	4618      	mov	r0, r3
 80193f6:	f000 f8bf 	bl	8019578 <USBD_Get_USB_Status>
 80193fa:	4603      	mov	r3, r0
 80193fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80193fe:	7bbb      	ldrb	r3, [r7, #14]
}
 8019400:	4618      	mov	r0, r3
 8019402:	3710      	adds	r7, #16
 8019404:	46bd      	mov	sp, r7
 8019406:	bd80      	pop	{r7, pc}

08019408 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019408:	b480      	push	{r7}
 801940a:	b085      	sub	sp, #20
 801940c:	af00      	add	r7, sp, #0
 801940e:	6078      	str	r0, [r7, #4]
 8019410:	460b      	mov	r3, r1
 8019412:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8019414:	687b      	ldr	r3, [r7, #4]
 8019416:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801941a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801941c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019420:	2b00      	cmp	r3, #0
 8019422:	da0b      	bge.n	801943c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8019424:	78fb      	ldrb	r3, [r7, #3]
 8019426:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801942a:	68f9      	ldr	r1, [r7, #12]
 801942c:	4613      	mov	r3, r2
 801942e:	00db      	lsls	r3, r3, #3
 8019430:	1a9b      	subs	r3, r3, r2
 8019432:	009b      	lsls	r3, r3, #2
 8019434:	440b      	add	r3, r1
 8019436:	333e      	adds	r3, #62	; 0x3e
 8019438:	781b      	ldrb	r3, [r3, #0]
 801943a:	e00b      	b.n	8019454 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801943c:	78fb      	ldrb	r3, [r7, #3]
 801943e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8019442:	68f9      	ldr	r1, [r7, #12]
 8019444:	4613      	mov	r3, r2
 8019446:	00db      	lsls	r3, r3, #3
 8019448:	1a9b      	subs	r3, r3, r2
 801944a:	009b      	lsls	r3, r3, #2
 801944c:	440b      	add	r3, r1
 801944e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8019452:	781b      	ldrb	r3, [r3, #0]
  }
}
 8019454:	4618      	mov	r0, r3
 8019456:	3714      	adds	r7, #20
 8019458:	46bd      	mov	sp, r7
 801945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801945e:	4770      	bx	lr

08019460 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8019460:	b580      	push	{r7, lr}
 8019462:	b084      	sub	sp, #16
 8019464:	af00      	add	r7, sp, #0
 8019466:	6078      	str	r0, [r7, #4]
 8019468:	460b      	mov	r3, r1
 801946a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801946c:	2300      	movs	r3, #0
 801946e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019470:	2300      	movs	r3, #0
 8019472:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8019474:	687b      	ldr	r3, [r7, #4]
 8019476:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801947a:	78fa      	ldrb	r2, [r7, #3]
 801947c:	4611      	mov	r1, r2
 801947e:	4618      	mov	r0, r3
 8019480:	f7f1 fb6e 	bl	800ab60 <HAL_PCD_SetAddress>
 8019484:	4603      	mov	r3, r0
 8019486:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019488:	7bfb      	ldrb	r3, [r7, #15]
 801948a:	4618      	mov	r0, r3
 801948c:	f000 f874 	bl	8019578 <USBD_Get_USB_Status>
 8019490:	4603      	mov	r3, r0
 8019492:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019494:	7bbb      	ldrb	r3, [r7, #14]
}
 8019496:	4618      	mov	r0, r3
 8019498:	3710      	adds	r7, #16
 801949a:	46bd      	mov	sp, r7
 801949c:	bd80      	pop	{r7, pc}

0801949e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801949e:	b580      	push	{r7, lr}
 80194a0:	b086      	sub	sp, #24
 80194a2:	af00      	add	r7, sp, #0
 80194a4:	60f8      	str	r0, [r7, #12]
 80194a6:	607a      	str	r2, [r7, #4]
 80194a8:	603b      	str	r3, [r7, #0]
 80194aa:	460b      	mov	r3, r1
 80194ac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80194ae:	2300      	movs	r3, #0
 80194b0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80194b2:	2300      	movs	r3, #0
 80194b4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80194b6:	68fb      	ldr	r3, [r7, #12]
 80194b8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80194bc:	7af9      	ldrb	r1, [r7, #11]
 80194be:	683b      	ldr	r3, [r7, #0]
 80194c0:	687a      	ldr	r2, [r7, #4]
 80194c2:	f7f1 fc87 	bl	800add4 <HAL_PCD_EP_Transmit>
 80194c6:	4603      	mov	r3, r0
 80194c8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80194ca:	7dfb      	ldrb	r3, [r7, #23]
 80194cc:	4618      	mov	r0, r3
 80194ce:	f000 f853 	bl	8019578 <USBD_Get_USB_Status>
 80194d2:	4603      	mov	r3, r0
 80194d4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80194d6:	7dbb      	ldrb	r3, [r7, #22]
}
 80194d8:	4618      	mov	r0, r3
 80194da:	3718      	adds	r7, #24
 80194dc:	46bd      	mov	sp, r7
 80194de:	bd80      	pop	{r7, pc}

080194e0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80194e0:	b580      	push	{r7, lr}
 80194e2:	b086      	sub	sp, #24
 80194e4:	af00      	add	r7, sp, #0
 80194e6:	60f8      	str	r0, [r7, #12]
 80194e8:	607a      	str	r2, [r7, #4]
 80194ea:	603b      	str	r3, [r7, #0]
 80194ec:	460b      	mov	r3, r1
 80194ee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80194f0:	2300      	movs	r3, #0
 80194f2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80194f4:	2300      	movs	r3, #0
 80194f6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80194f8:	68fb      	ldr	r3, [r7, #12]
 80194fa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80194fe:	7af9      	ldrb	r1, [r7, #11]
 8019500:	683b      	ldr	r3, [r7, #0]
 8019502:	687a      	ldr	r2, [r7, #4]
 8019504:	f7f1 fc03 	bl	800ad0e <HAL_PCD_EP_Receive>
 8019508:	4603      	mov	r3, r0
 801950a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801950c:	7dfb      	ldrb	r3, [r7, #23]
 801950e:	4618      	mov	r0, r3
 8019510:	f000 f832 	bl	8019578 <USBD_Get_USB_Status>
 8019514:	4603      	mov	r3, r0
 8019516:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8019518:	7dbb      	ldrb	r3, [r7, #22]
}
 801951a:	4618      	mov	r0, r3
 801951c:	3718      	adds	r7, #24
 801951e:	46bd      	mov	sp, r7
 8019520:	bd80      	pop	{r7, pc}

08019522 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019522:	b580      	push	{r7, lr}
 8019524:	b082      	sub	sp, #8
 8019526:	af00      	add	r7, sp, #0
 8019528:	6078      	str	r0, [r7, #4]
 801952a:	460b      	mov	r3, r1
 801952c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801952e:	687b      	ldr	r3, [r7, #4]
 8019530:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019534:	78fa      	ldrb	r2, [r7, #3]
 8019536:	4611      	mov	r1, r2
 8019538:	4618      	mov	r0, r3
 801953a:	f7f1 fc33 	bl	800ada4 <HAL_PCD_EP_GetRxCount>
 801953e:	4603      	mov	r3, r0
}
 8019540:	4618      	mov	r0, r3
 8019542:	3708      	adds	r7, #8
 8019544:	46bd      	mov	sp, r7
 8019546:	bd80      	pop	{r7, pc}

08019548 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8019548:	b480      	push	{r7}
 801954a:	b083      	sub	sp, #12
 801954c:	af00      	add	r7, sp, #0
 801954e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8019550:	4b03      	ldr	r3, [pc, #12]	; (8019560 <USBD_static_malloc+0x18>)
}
 8019552:	4618      	mov	r0, r3
 8019554:	370c      	adds	r7, #12
 8019556:	46bd      	mov	sp, r7
 8019558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801955c:	4770      	bx	lr
 801955e:	bf00      	nop
 8019560:	20005c98 	.word	0x20005c98

08019564 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8019564:	b480      	push	{r7}
 8019566:	b083      	sub	sp, #12
 8019568:	af00      	add	r7, sp, #0
 801956a:	6078      	str	r0, [r7, #4]

}
 801956c:	bf00      	nop
 801956e:	370c      	adds	r7, #12
 8019570:	46bd      	mov	sp, r7
 8019572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019576:	4770      	bx	lr

08019578 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8019578:	b480      	push	{r7}
 801957a:	b085      	sub	sp, #20
 801957c:	af00      	add	r7, sp, #0
 801957e:	4603      	mov	r3, r0
 8019580:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019582:	2300      	movs	r3, #0
 8019584:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8019586:	79fb      	ldrb	r3, [r7, #7]
 8019588:	2b03      	cmp	r3, #3
 801958a:	d817      	bhi.n	80195bc <USBD_Get_USB_Status+0x44>
 801958c:	a201      	add	r2, pc, #4	; (adr r2, 8019594 <USBD_Get_USB_Status+0x1c>)
 801958e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019592:	bf00      	nop
 8019594:	080195a5 	.word	0x080195a5
 8019598:	080195ab 	.word	0x080195ab
 801959c:	080195b1 	.word	0x080195b1
 80195a0:	080195b7 	.word	0x080195b7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80195a4:	2300      	movs	r3, #0
 80195a6:	73fb      	strb	r3, [r7, #15]
    break;
 80195a8:	e00b      	b.n	80195c2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80195aa:	2303      	movs	r3, #3
 80195ac:	73fb      	strb	r3, [r7, #15]
    break;
 80195ae:	e008      	b.n	80195c2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80195b0:	2301      	movs	r3, #1
 80195b2:	73fb      	strb	r3, [r7, #15]
    break;
 80195b4:	e005      	b.n	80195c2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80195b6:	2303      	movs	r3, #3
 80195b8:	73fb      	strb	r3, [r7, #15]
    break;
 80195ba:	e002      	b.n	80195c2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80195bc:	2303      	movs	r3, #3
 80195be:	73fb      	strb	r3, [r7, #15]
    break;
 80195c0:	bf00      	nop
  }
  return usb_status;
 80195c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80195c4:	4618      	mov	r0, r3
 80195c6:	3714      	adds	r7, #20
 80195c8:	46bd      	mov	sp, r7
 80195ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195ce:	4770      	bx	lr

080195d0 <_Znwj>:
 80195d0:	2801      	cmp	r0, #1
 80195d2:	bf38      	it	cc
 80195d4:	2001      	movcc	r0, #1
 80195d6:	b510      	push	{r4, lr}
 80195d8:	4604      	mov	r4, r0
 80195da:	4620      	mov	r0, r4
 80195dc:	f001 f906 	bl	801a7ec <malloc>
 80195e0:	b930      	cbnz	r0, 80195f0 <_Znwj+0x20>
 80195e2:	f000 f81b 	bl	801961c <_ZSt15get_new_handlerv>
 80195e6:	b908      	cbnz	r0, 80195ec <_Znwj+0x1c>
 80195e8:	f000 ffd4 	bl	801a594 <abort>
 80195ec:	4780      	blx	r0
 80195ee:	e7f4      	b.n	80195da <_Znwj+0xa>
 80195f0:	bd10      	pop	{r4, pc}

080195f2 <__cxa_pure_virtual>:
 80195f2:	b508      	push	{r3, lr}
 80195f4:	f000 f80c 	bl	8019610 <_ZSt9terminatev>

080195f8 <_ZN10__cxxabiv111__terminateEPFvvE>:
 80195f8:	b508      	push	{r3, lr}
 80195fa:	4780      	blx	r0
 80195fc:	f000 ffca 	bl	801a594 <abort>

08019600 <_ZSt13get_terminatev>:
 8019600:	4b02      	ldr	r3, [pc, #8]	; (801960c <_ZSt13get_terminatev+0xc>)
 8019602:	6818      	ldr	r0, [r3, #0]
 8019604:	f3bf 8f5b 	dmb	ish
 8019608:	4770      	bx	lr
 801960a:	bf00      	nop
 801960c:	200001f0 	.word	0x200001f0

08019610 <_ZSt9terminatev>:
 8019610:	b508      	push	{r3, lr}
 8019612:	f7ff fff5 	bl	8019600 <_ZSt13get_terminatev>
 8019616:	f7ff ffef 	bl	80195f8 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0801961c <_ZSt15get_new_handlerv>:
 801961c:	4b02      	ldr	r3, [pc, #8]	; (8019628 <_ZSt15get_new_handlerv+0xc>)
 801961e:	6818      	ldr	r0, [r3, #0]
 8019620:	f3bf 8f5b 	dmb	ish
 8019624:	4770      	bx	lr
 8019626:	bf00      	nop
 8019628:	20005eb8 	.word	0x20005eb8

0801962c <pow>:
 801962c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019630:	ec59 8b10 	vmov	r8, r9, d0
 8019634:	ec57 6b11 	vmov	r6, r7, d1
 8019638:	f000 f8a6 	bl	8019788 <__ieee754_pow>
 801963c:	4b4e      	ldr	r3, [pc, #312]	; (8019778 <pow+0x14c>)
 801963e:	f993 3000 	ldrsb.w	r3, [r3]
 8019642:	3301      	adds	r3, #1
 8019644:	ec55 4b10 	vmov	r4, r5, d0
 8019648:	d015      	beq.n	8019676 <pow+0x4a>
 801964a:	4632      	mov	r2, r6
 801964c:	463b      	mov	r3, r7
 801964e:	4630      	mov	r0, r6
 8019650:	4639      	mov	r1, r7
 8019652:	f7e7 fa7b 	bl	8000b4c <__aeabi_dcmpun>
 8019656:	b970      	cbnz	r0, 8019676 <pow+0x4a>
 8019658:	4642      	mov	r2, r8
 801965a:	464b      	mov	r3, r9
 801965c:	4640      	mov	r0, r8
 801965e:	4649      	mov	r1, r9
 8019660:	f7e7 fa74 	bl	8000b4c <__aeabi_dcmpun>
 8019664:	2200      	movs	r2, #0
 8019666:	2300      	movs	r3, #0
 8019668:	b148      	cbz	r0, 801967e <pow+0x52>
 801966a:	4630      	mov	r0, r6
 801966c:	4639      	mov	r1, r7
 801966e:	f7e7 fa3b 	bl	8000ae8 <__aeabi_dcmpeq>
 8019672:	2800      	cmp	r0, #0
 8019674:	d17d      	bne.n	8019772 <pow+0x146>
 8019676:	ec45 4b10 	vmov	d0, r4, r5
 801967a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801967e:	4640      	mov	r0, r8
 8019680:	4649      	mov	r1, r9
 8019682:	f7e7 fa31 	bl	8000ae8 <__aeabi_dcmpeq>
 8019686:	b1e0      	cbz	r0, 80196c2 <pow+0x96>
 8019688:	2200      	movs	r2, #0
 801968a:	2300      	movs	r3, #0
 801968c:	4630      	mov	r0, r6
 801968e:	4639      	mov	r1, r7
 8019690:	f7e7 fa2a 	bl	8000ae8 <__aeabi_dcmpeq>
 8019694:	2800      	cmp	r0, #0
 8019696:	d16c      	bne.n	8019772 <pow+0x146>
 8019698:	ec47 6b10 	vmov	d0, r6, r7
 801969c:	f000 fe53 	bl	801a346 <finite>
 80196a0:	2800      	cmp	r0, #0
 80196a2:	d0e8      	beq.n	8019676 <pow+0x4a>
 80196a4:	2200      	movs	r2, #0
 80196a6:	2300      	movs	r3, #0
 80196a8:	4630      	mov	r0, r6
 80196aa:	4639      	mov	r1, r7
 80196ac:	f7e7 fa26 	bl	8000afc <__aeabi_dcmplt>
 80196b0:	2800      	cmp	r0, #0
 80196b2:	d0e0      	beq.n	8019676 <pow+0x4a>
 80196b4:	f000 ff76 	bl	801a5a4 <__errno>
 80196b8:	2321      	movs	r3, #33	; 0x21
 80196ba:	6003      	str	r3, [r0, #0]
 80196bc:	2400      	movs	r4, #0
 80196be:	4d2f      	ldr	r5, [pc, #188]	; (801977c <pow+0x150>)
 80196c0:	e7d9      	b.n	8019676 <pow+0x4a>
 80196c2:	ec45 4b10 	vmov	d0, r4, r5
 80196c6:	f000 fe3e 	bl	801a346 <finite>
 80196ca:	bbb8      	cbnz	r0, 801973c <pow+0x110>
 80196cc:	ec49 8b10 	vmov	d0, r8, r9
 80196d0:	f000 fe39 	bl	801a346 <finite>
 80196d4:	b390      	cbz	r0, 801973c <pow+0x110>
 80196d6:	ec47 6b10 	vmov	d0, r6, r7
 80196da:	f000 fe34 	bl	801a346 <finite>
 80196de:	b368      	cbz	r0, 801973c <pow+0x110>
 80196e0:	4622      	mov	r2, r4
 80196e2:	462b      	mov	r3, r5
 80196e4:	4620      	mov	r0, r4
 80196e6:	4629      	mov	r1, r5
 80196e8:	f7e7 fa30 	bl	8000b4c <__aeabi_dcmpun>
 80196ec:	b160      	cbz	r0, 8019708 <pow+0xdc>
 80196ee:	f000 ff59 	bl	801a5a4 <__errno>
 80196f2:	2321      	movs	r3, #33	; 0x21
 80196f4:	6003      	str	r3, [r0, #0]
 80196f6:	2200      	movs	r2, #0
 80196f8:	2300      	movs	r3, #0
 80196fa:	4610      	mov	r0, r2
 80196fc:	4619      	mov	r1, r3
 80196fe:	f7e7 f8b5 	bl	800086c <__aeabi_ddiv>
 8019702:	4604      	mov	r4, r0
 8019704:	460d      	mov	r5, r1
 8019706:	e7b6      	b.n	8019676 <pow+0x4a>
 8019708:	f000 ff4c 	bl	801a5a4 <__errno>
 801970c:	2322      	movs	r3, #34	; 0x22
 801970e:	6003      	str	r3, [r0, #0]
 8019710:	2200      	movs	r2, #0
 8019712:	2300      	movs	r3, #0
 8019714:	4640      	mov	r0, r8
 8019716:	4649      	mov	r1, r9
 8019718:	f7e7 f9f0 	bl	8000afc <__aeabi_dcmplt>
 801971c:	2400      	movs	r4, #0
 801971e:	b158      	cbz	r0, 8019738 <pow+0x10c>
 8019720:	ec47 6b10 	vmov	d0, r6, r7
 8019724:	f000 fe24 	bl	801a370 <rint>
 8019728:	4632      	mov	r2, r6
 801972a:	ec51 0b10 	vmov	r0, r1, d0
 801972e:	463b      	mov	r3, r7
 8019730:	f7e7 f9da 	bl	8000ae8 <__aeabi_dcmpeq>
 8019734:	2800      	cmp	r0, #0
 8019736:	d0c2      	beq.n	80196be <pow+0x92>
 8019738:	4d11      	ldr	r5, [pc, #68]	; (8019780 <pow+0x154>)
 801973a:	e79c      	b.n	8019676 <pow+0x4a>
 801973c:	2200      	movs	r2, #0
 801973e:	2300      	movs	r3, #0
 8019740:	4620      	mov	r0, r4
 8019742:	4629      	mov	r1, r5
 8019744:	f7e7 f9d0 	bl	8000ae8 <__aeabi_dcmpeq>
 8019748:	2800      	cmp	r0, #0
 801974a:	d094      	beq.n	8019676 <pow+0x4a>
 801974c:	ec49 8b10 	vmov	d0, r8, r9
 8019750:	f000 fdf9 	bl	801a346 <finite>
 8019754:	2800      	cmp	r0, #0
 8019756:	d08e      	beq.n	8019676 <pow+0x4a>
 8019758:	ec47 6b10 	vmov	d0, r6, r7
 801975c:	f000 fdf3 	bl	801a346 <finite>
 8019760:	2800      	cmp	r0, #0
 8019762:	d088      	beq.n	8019676 <pow+0x4a>
 8019764:	f000 ff1e 	bl	801a5a4 <__errno>
 8019768:	2322      	movs	r3, #34	; 0x22
 801976a:	6003      	str	r3, [r0, #0]
 801976c:	2400      	movs	r4, #0
 801976e:	2500      	movs	r5, #0
 8019770:	e781      	b.n	8019676 <pow+0x4a>
 8019772:	4d04      	ldr	r5, [pc, #16]	; (8019784 <pow+0x158>)
 8019774:	2400      	movs	r4, #0
 8019776:	e77e      	b.n	8019676 <pow+0x4a>
 8019778:	200001f4 	.word	0x200001f4
 801977c:	fff00000 	.word	0xfff00000
 8019780:	7ff00000 	.word	0x7ff00000
 8019784:	3ff00000 	.word	0x3ff00000

08019788 <__ieee754_pow>:
 8019788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801978c:	ed2d 8b06 	vpush	{d8-d10}
 8019790:	b08d      	sub	sp, #52	; 0x34
 8019792:	ed8d 1b02 	vstr	d1, [sp, #8]
 8019796:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 801979a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 801979e:	ea56 0100 	orrs.w	r1, r6, r0
 80197a2:	ec53 2b10 	vmov	r2, r3, d0
 80197a6:	f000 84d1 	beq.w	801a14c <__ieee754_pow+0x9c4>
 80197aa:	497f      	ldr	r1, [pc, #508]	; (80199a8 <__ieee754_pow+0x220>)
 80197ac:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80197b0:	428c      	cmp	r4, r1
 80197b2:	ee10 8a10 	vmov	r8, s0
 80197b6:	4699      	mov	r9, r3
 80197b8:	dc09      	bgt.n	80197ce <__ieee754_pow+0x46>
 80197ba:	d103      	bne.n	80197c4 <__ieee754_pow+0x3c>
 80197bc:	b97a      	cbnz	r2, 80197de <__ieee754_pow+0x56>
 80197be:	42a6      	cmp	r6, r4
 80197c0:	dd02      	ble.n	80197c8 <__ieee754_pow+0x40>
 80197c2:	e00c      	b.n	80197de <__ieee754_pow+0x56>
 80197c4:	428e      	cmp	r6, r1
 80197c6:	dc02      	bgt.n	80197ce <__ieee754_pow+0x46>
 80197c8:	428e      	cmp	r6, r1
 80197ca:	d110      	bne.n	80197ee <__ieee754_pow+0x66>
 80197cc:	b178      	cbz	r0, 80197ee <__ieee754_pow+0x66>
 80197ce:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80197d2:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80197d6:	ea54 0308 	orrs.w	r3, r4, r8
 80197da:	f000 84b7 	beq.w	801a14c <__ieee754_pow+0x9c4>
 80197de:	4873      	ldr	r0, [pc, #460]	; (80199ac <__ieee754_pow+0x224>)
 80197e0:	b00d      	add	sp, #52	; 0x34
 80197e2:	ecbd 8b06 	vpop	{d8-d10}
 80197e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80197ea:	f000 bdb9 	b.w	801a360 <nan>
 80197ee:	f1b9 0f00 	cmp.w	r9, #0
 80197f2:	da36      	bge.n	8019862 <__ieee754_pow+0xda>
 80197f4:	496e      	ldr	r1, [pc, #440]	; (80199b0 <__ieee754_pow+0x228>)
 80197f6:	428e      	cmp	r6, r1
 80197f8:	dc51      	bgt.n	801989e <__ieee754_pow+0x116>
 80197fa:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 80197fe:	428e      	cmp	r6, r1
 8019800:	f340 84af 	ble.w	801a162 <__ieee754_pow+0x9da>
 8019804:	1531      	asrs	r1, r6, #20
 8019806:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801980a:	2914      	cmp	r1, #20
 801980c:	dd0f      	ble.n	801982e <__ieee754_pow+0xa6>
 801980e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8019812:	fa20 fc01 	lsr.w	ip, r0, r1
 8019816:	fa0c f101 	lsl.w	r1, ip, r1
 801981a:	4281      	cmp	r1, r0
 801981c:	f040 84a1 	bne.w	801a162 <__ieee754_pow+0x9da>
 8019820:	f00c 0c01 	and.w	ip, ip, #1
 8019824:	f1cc 0102 	rsb	r1, ip, #2
 8019828:	9100      	str	r1, [sp, #0]
 801982a:	b180      	cbz	r0, 801984e <__ieee754_pow+0xc6>
 801982c:	e059      	b.n	80198e2 <__ieee754_pow+0x15a>
 801982e:	2800      	cmp	r0, #0
 8019830:	d155      	bne.n	80198de <__ieee754_pow+0x156>
 8019832:	f1c1 0114 	rsb	r1, r1, #20
 8019836:	fa46 fc01 	asr.w	ip, r6, r1
 801983a:	fa0c f101 	lsl.w	r1, ip, r1
 801983e:	42b1      	cmp	r1, r6
 8019840:	f040 848c 	bne.w	801a15c <__ieee754_pow+0x9d4>
 8019844:	f00c 0c01 	and.w	ip, ip, #1
 8019848:	f1cc 0102 	rsb	r1, ip, #2
 801984c:	9100      	str	r1, [sp, #0]
 801984e:	4959      	ldr	r1, [pc, #356]	; (80199b4 <__ieee754_pow+0x22c>)
 8019850:	428e      	cmp	r6, r1
 8019852:	d12d      	bne.n	80198b0 <__ieee754_pow+0x128>
 8019854:	2f00      	cmp	r7, #0
 8019856:	da79      	bge.n	801994c <__ieee754_pow+0x1c4>
 8019858:	4956      	ldr	r1, [pc, #344]	; (80199b4 <__ieee754_pow+0x22c>)
 801985a:	2000      	movs	r0, #0
 801985c:	f7e7 f806 	bl	800086c <__aeabi_ddiv>
 8019860:	e016      	b.n	8019890 <__ieee754_pow+0x108>
 8019862:	2100      	movs	r1, #0
 8019864:	9100      	str	r1, [sp, #0]
 8019866:	2800      	cmp	r0, #0
 8019868:	d13b      	bne.n	80198e2 <__ieee754_pow+0x15a>
 801986a:	494f      	ldr	r1, [pc, #316]	; (80199a8 <__ieee754_pow+0x220>)
 801986c:	428e      	cmp	r6, r1
 801986e:	d1ee      	bne.n	801984e <__ieee754_pow+0xc6>
 8019870:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8019874:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8019878:	ea53 0308 	orrs.w	r3, r3, r8
 801987c:	f000 8466 	beq.w	801a14c <__ieee754_pow+0x9c4>
 8019880:	4b4d      	ldr	r3, [pc, #308]	; (80199b8 <__ieee754_pow+0x230>)
 8019882:	429c      	cmp	r4, r3
 8019884:	dd0d      	ble.n	80198a2 <__ieee754_pow+0x11a>
 8019886:	2f00      	cmp	r7, #0
 8019888:	f280 8464 	bge.w	801a154 <__ieee754_pow+0x9cc>
 801988c:	2000      	movs	r0, #0
 801988e:	2100      	movs	r1, #0
 8019890:	ec41 0b10 	vmov	d0, r0, r1
 8019894:	b00d      	add	sp, #52	; 0x34
 8019896:	ecbd 8b06 	vpop	{d8-d10}
 801989a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801989e:	2102      	movs	r1, #2
 80198a0:	e7e0      	b.n	8019864 <__ieee754_pow+0xdc>
 80198a2:	2f00      	cmp	r7, #0
 80198a4:	daf2      	bge.n	801988c <__ieee754_pow+0x104>
 80198a6:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 80198aa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80198ae:	e7ef      	b.n	8019890 <__ieee754_pow+0x108>
 80198b0:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80198b4:	d104      	bne.n	80198c0 <__ieee754_pow+0x138>
 80198b6:	4610      	mov	r0, r2
 80198b8:	4619      	mov	r1, r3
 80198ba:	f7e6 fead 	bl	8000618 <__aeabi_dmul>
 80198be:	e7e7      	b.n	8019890 <__ieee754_pow+0x108>
 80198c0:	493e      	ldr	r1, [pc, #248]	; (80199bc <__ieee754_pow+0x234>)
 80198c2:	428f      	cmp	r7, r1
 80198c4:	d10d      	bne.n	80198e2 <__ieee754_pow+0x15a>
 80198c6:	f1b9 0f00 	cmp.w	r9, #0
 80198ca:	db0a      	blt.n	80198e2 <__ieee754_pow+0x15a>
 80198cc:	ec43 2b10 	vmov	d0, r2, r3
 80198d0:	b00d      	add	sp, #52	; 0x34
 80198d2:	ecbd 8b06 	vpop	{d8-d10}
 80198d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80198da:	f000 bc77 	b.w	801a1cc <__ieee754_sqrt>
 80198de:	2100      	movs	r1, #0
 80198e0:	9100      	str	r1, [sp, #0]
 80198e2:	ec43 2b10 	vmov	d0, r2, r3
 80198e6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80198ea:	f000 fd23 	bl	801a334 <fabs>
 80198ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80198f2:	ec51 0b10 	vmov	r0, r1, d0
 80198f6:	f1b8 0f00 	cmp.w	r8, #0
 80198fa:	d12a      	bne.n	8019952 <__ieee754_pow+0x1ca>
 80198fc:	b12c      	cbz	r4, 801990a <__ieee754_pow+0x182>
 80198fe:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 80199b4 <__ieee754_pow+0x22c>
 8019902:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8019906:	45e6      	cmp	lr, ip
 8019908:	d123      	bne.n	8019952 <__ieee754_pow+0x1ca>
 801990a:	2f00      	cmp	r7, #0
 801990c:	da05      	bge.n	801991a <__ieee754_pow+0x192>
 801990e:	4602      	mov	r2, r0
 8019910:	460b      	mov	r3, r1
 8019912:	2000      	movs	r0, #0
 8019914:	4927      	ldr	r1, [pc, #156]	; (80199b4 <__ieee754_pow+0x22c>)
 8019916:	f7e6 ffa9 	bl	800086c <__aeabi_ddiv>
 801991a:	f1b9 0f00 	cmp.w	r9, #0
 801991e:	dab7      	bge.n	8019890 <__ieee754_pow+0x108>
 8019920:	9b00      	ldr	r3, [sp, #0]
 8019922:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8019926:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801992a:	4323      	orrs	r3, r4
 801992c:	d108      	bne.n	8019940 <__ieee754_pow+0x1b8>
 801992e:	4602      	mov	r2, r0
 8019930:	460b      	mov	r3, r1
 8019932:	4610      	mov	r0, r2
 8019934:	4619      	mov	r1, r3
 8019936:	f7e6 fcb7 	bl	80002a8 <__aeabi_dsub>
 801993a:	4602      	mov	r2, r0
 801993c:	460b      	mov	r3, r1
 801993e:	e78d      	b.n	801985c <__ieee754_pow+0xd4>
 8019940:	9b00      	ldr	r3, [sp, #0]
 8019942:	2b01      	cmp	r3, #1
 8019944:	d1a4      	bne.n	8019890 <__ieee754_pow+0x108>
 8019946:	4602      	mov	r2, r0
 8019948:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801994c:	4610      	mov	r0, r2
 801994e:	4619      	mov	r1, r3
 8019950:	e79e      	b.n	8019890 <__ieee754_pow+0x108>
 8019952:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8019956:	f10c 35ff 	add.w	r5, ip, #4294967295
 801995a:	950a      	str	r5, [sp, #40]	; 0x28
 801995c:	9d00      	ldr	r5, [sp, #0]
 801995e:	46ac      	mov	ip, r5
 8019960:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8019962:	ea5c 0505 	orrs.w	r5, ip, r5
 8019966:	d0e4      	beq.n	8019932 <__ieee754_pow+0x1aa>
 8019968:	4b15      	ldr	r3, [pc, #84]	; (80199c0 <__ieee754_pow+0x238>)
 801996a:	429e      	cmp	r6, r3
 801996c:	f340 80fc 	ble.w	8019b68 <__ieee754_pow+0x3e0>
 8019970:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8019974:	429e      	cmp	r6, r3
 8019976:	4b10      	ldr	r3, [pc, #64]	; (80199b8 <__ieee754_pow+0x230>)
 8019978:	dd07      	ble.n	801998a <__ieee754_pow+0x202>
 801997a:	429c      	cmp	r4, r3
 801997c:	dc0a      	bgt.n	8019994 <__ieee754_pow+0x20c>
 801997e:	2f00      	cmp	r7, #0
 8019980:	da84      	bge.n	801988c <__ieee754_pow+0x104>
 8019982:	a307      	add	r3, pc, #28	; (adr r3, 80199a0 <__ieee754_pow+0x218>)
 8019984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019988:	e795      	b.n	80198b6 <__ieee754_pow+0x12e>
 801998a:	429c      	cmp	r4, r3
 801998c:	dbf7      	blt.n	801997e <__ieee754_pow+0x1f6>
 801998e:	4b09      	ldr	r3, [pc, #36]	; (80199b4 <__ieee754_pow+0x22c>)
 8019990:	429c      	cmp	r4, r3
 8019992:	dd17      	ble.n	80199c4 <__ieee754_pow+0x23c>
 8019994:	2f00      	cmp	r7, #0
 8019996:	dcf4      	bgt.n	8019982 <__ieee754_pow+0x1fa>
 8019998:	e778      	b.n	801988c <__ieee754_pow+0x104>
 801999a:	bf00      	nop
 801999c:	f3af 8000 	nop.w
 80199a0:	8800759c 	.word	0x8800759c
 80199a4:	7e37e43c 	.word	0x7e37e43c
 80199a8:	7ff00000 	.word	0x7ff00000
 80199ac:	080219ab 	.word	0x080219ab
 80199b0:	433fffff 	.word	0x433fffff
 80199b4:	3ff00000 	.word	0x3ff00000
 80199b8:	3fefffff 	.word	0x3fefffff
 80199bc:	3fe00000 	.word	0x3fe00000
 80199c0:	41e00000 	.word	0x41e00000
 80199c4:	4b64      	ldr	r3, [pc, #400]	; (8019b58 <__ieee754_pow+0x3d0>)
 80199c6:	2200      	movs	r2, #0
 80199c8:	f7e6 fc6e 	bl	80002a8 <__aeabi_dsub>
 80199cc:	a356      	add	r3, pc, #344	; (adr r3, 8019b28 <__ieee754_pow+0x3a0>)
 80199ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80199d2:	4604      	mov	r4, r0
 80199d4:	460d      	mov	r5, r1
 80199d6:	f7e6 fe1f 	bl	8000618 <__aeabi_dmul>
 80199da:	a355      	add	r3, pc, #340	; (adr r3, 8019b30 <__ieee754_pow+0x3a8>)
 80199dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80199e0:	4606      	mov	r6, r0
 80199e2:	460f      	mov	r7, r1
 80199e4:	4620      	mov	r0, r4
 80199e6:	4629      	mov	r1, r5
 80199e8:	f7e6 fe16 	bl	8000618 <__aeabi_dmul>
 80199ec:	4b5b      	ldr	r3, [pc, #364]	; (8019b5c <__ieee754_pow+0x3d4>)
 80199ee:	4682      	mov	sl, r0
 80199f0:	468b      	mov	fp, r1
 80199f2:	2200      	movs	r2, #0
 80199f4:	4620      	mov	r0, r4
 80199f6:	4629      	mov	r1, r5
 80199f8:	f7e6 fe0e 	bl	8000618 <__aeabi_dmul>
 80199fc:	4602      	mov	r2, r0
 80199fe:	460b      	mov	r3, r1
 8019a00:	a14d      	add	r1, pc, #308	; (adr r1, 8019b38 <__ieee754_pow+0x3b0>)
 8019a02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019a06:	f7e6 fc4f 	bl	80002a8 <__aeabi_dsub>
 8019a0a:	4622      	mov	r2, r4
 8019a0c:	462b      	mov	r3, r5
 8019a0e:	f7e6 fe03 	bl	8000618 <__aeabi_dmul>
 8019a12:	4602      	mov	r2, r0
 8019a14:	460b      	mov	r3, r1
 8019a16:	2000      	movs	r0, #0
 8019a18:	4951      	ldr	r1, [pc, #324]	; (8019b60 <__ieee754_pow+0x3d8>)
 8019a1a:	f7e6 fc45 	bl	80002a8 <__aeabi_dsub>
 8019a1e:	4622      	mov	r2, r4
 8019a20:	4680      	mov	r8, r0
 8019a22:	4689      	mov	r9, r1
 8019a24:	462b      	mov	r3, r5
 8019a26:	4620      	mov	r0, r4
 8019a28:	4629      	mov	r1, r5
 8019a2a:	f7e6 fdf5 	bl	8000618 <__aeabi_dmul>
 8019a2e:	4602      	mov	r2, r0
 8019a30:	460b      	mov	r3, r1
 8019a32:	4640      	mov	r0, r8
 8019a34:	4649      	mov	r1, r9
 8019a36:	f7e6 fdef 	bl	8000618 <__aeabi_dmul>
 8019a3a:	a341      	add	r3, pc, #260	; (adr r3, 8019b40 <__ieee754_pow+0x3b8>)
 8019a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a40:	f7e6 fdea 	bl	8000618 <__aeabi_dmul>
 8019a44:	4602      	mov	r2, r0
 8019a46:	460b      	mov	r3, r1
 8019a48:	4650      	mov	r0, sl
 8019a4a:	4659      	mov	r1, fp
 8019a4c:	f7e6 fc2c 	bl	80002a8 <__aeabi_dsub>
 8019a50:	4602      	mov	r2, r0
 8019a52:	460b      	mov	r3, r1
 8019a54:	4680      	mov	r8, r0
 8019a56:	4689      	mov	r9, r1
 8019a58:	4630      	mov	r0, r6
 8019a5a:	4639      	mov	r1, r7
 8019a5c:	f7e6 fc26 	bl	80002ac <__adddf3>
 8019a60:	2400      	movs	r4, #0
 8019a62:	4632      	mov	r2, r6
 8019a64:	463b      	mov	r3, r7
 8019a66:	4620      	mov	r0, r4
 8019a68:	460d      	mov	r5, r1
 8019a6a:	f7e6 fc1d 	bl	80002a8 <__aeabi_dsub>
 8019a6e:	4602      	mov	r2, r0
 8019a70:	460b      	mov	r3, r1
 8019a72:	4640      	mov	r0, r8
 8019a74:	4649      	mov	r1, r9
 8019a76:	f7e6 fc17 	bl	80002a8 <__aeabi_dsub>
 8019a7a:	9b00      	ldr	r3, [sp, #0]
 8019a7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019a7e:	3b01      	subs	r3, #1
 8019a80:	4313      	orrs	r3, r2
 8019a82:	4682      	mov	sl, r0
 8019a84:	468b      	mov	fp, r1
 8019a86:	f040 81f1 	bne.w	8019e6c <__ieee754_pow+0x6e4>
 8019a8a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8019b48 <__ieee754_pow+0x3c0>
 8019a8e:	eeb0 8a47 	vmov.f32	s16, s14
 8019a92:	eef0 8a67 	vmov.f32	s17, s15
 8019a96:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019a9a:	2600      	movs	r6, #0
 8019a9c:	4632      	mov	r2, r6
 8019a9e:	463b      	mov	r3, r7
 8019aa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019aa4:	f7e6 fc00 	bl	80002a8 <__aeabi_dsub>
 8019aa8:	4622      	mov	r2, r4
 8019aaa:	462b      	mov	r3, r5
 8019aac:	f7e6 fdb4 	bl	8000618 <__aeabi_dmul>
 8019ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019ab4:	4680      	mov	r8, r0
 8019ab6:	4689      	mov	r9, r1
 8019ab8:	4650      	mov	r0, sl
 8019aba:	4659      	mov	r1, fp
 8019abc:	f7e6 fdac 	bl	8000618 <__aeabi_dmul>
 8019ac0:	4602      	mov	r2, r0
 8019ac2:	460b      	mov	r3, r1
 8019ac4:	4640      	mov	r0, r8
 8019ac6:	4649      	mov	r1, r9
 8019ac8:	f7e6 fbf0 	bl	80002ac <__adddf3>
 8019acc:	4632      	mov	r2, r6
 8019ace:	463b      	mov	r3, r7
 8019ad0:	4680      	mov	r8, r0
 8019ad2:	4689      	mov	r9, r1
 8019ad4:	4620      	mov	r0, r4
 8019ad6:	4629      	mov	r1, r5
 8019ad8:	f7e6 fd9e 	bl	8000618 <__aeabi_dmul>
 8019adc:	460b      	mov	r3, r1
 8019ade:	4604      	mov	r4, r0
 8019ae0:	460d      	mov	r5, r1
 8019ae2:	4602      	mov	r2, r0
 8019ae4:	4649      	mov	r1, r9
 8019ae6:	4640      	mov	r0, r8
 8019ae8:	f7e6 fbe0 	bl	80002ac <__adddf3>
 8019aec:	4b1d      	ldr	r3, [pc, #116]	; (8019b64 <__ieee754_pow+0x3dc>)
 8019aee:	4299      	cmp	r1, r3
 8019af0:	ec45 4b19 	vmov	d9, r4, r5
 8019af4:	4606      	mov	r6, r0
 8019af6:	460f      	mov	r7, r1
 8019af8:	468b      	mov	fp, r1
 8019afa:	f340 82fe 	ble.w	801a0fa <__ieee754_pow+0x972>
 8019afe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8019b02:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8019b06:	4303      	orrs	r3, r0
 8019b08:	f000 81f0 	beq.w	8019eec <__ieee754_pow+0x764>
 8019b0c:	a310      	add	r3, pc, #64	; (adr r3, 8019b50 <__ieee754_pow+0x3c8>)
 8019b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b12:	ec51 0b18 	vmov	r0, r1, d8
 8019b16:	f7e6 fd7f 	bl	8000618 <__aeabi_dmul>
 8019b1a:	a30d      	add	r3, pc, #52	; (adr r3, 8019b50 <__ieee754_pow+0x3c8>)
 8019b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b20:	e6cb      	b.n	80198ba <__ieee754_pow+0x132>
 8019b22:	bf00      	nop
 8019b24:	f3af 8000 	nop.w
 8019b28:	60000000 	.word	0x60000000
 8019b2c:	3ff71547 	.word	0x3ff71547
 8019b30:	f85ddf44 	.word	0xf85ddf44
 8019b34:	3e54ae0b 	.word	0x3e54ae0b
 8019b38:	55555555 	.word	0x55555555
 8019b3c:	3fd55555 	.word	0x3fd55555
 8019b40:	652b82fe 	.word	0x652b82fe
 8019b44:	3ff71547 	.word	0x3ff71547
 8019b48:	00000000 	.word	0x00000000
 8019b4c:	bff00000 	.word	0xbff00000
 8019b50:	8800759c 	.word	0x8800759c
 8019b54:	7e37e43c 	.word	0x7e37e43c
 8019b58:	3ff00000 	.word	0x3ff00000
 8019b5c:	3fd00000 	.word	0x3fd00000
 8019b60:	3fe00000 	.word	0x3fe00000
 8019b64:	408fffff 	.word	0x408fffff
 8019b68:	4bd7      	ldr	r3, [pc, #860]	; (8019ec8 <__ieee754_pow+0x740>)
 8019b6a:	ea03 0309 	and.w	r3, r3, r9
 8019b6e:	2200      	movs	r2, #0
 8019b70:	b92b      	cbnz	r3, 8019b7e <__ieee754_pow+0x3f6>
 8019b72:	4bd6      	ldr	r3, [pc, #856]	; (8019ecc <__ieee754_pow+0x744>)
 8019b74:	f7e6 fd50 	bl	8000618 <__aeabi_dmul>
 8019b78:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8019b7c:	460c      	mov	r4, r1
 8019b7e:	1523      	asrs	r3, r4, #20
 8019b80:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8019b84:	4413      	add	r3, r2
 8019b86:	9309      	str	r3, [sp, #36]	; 0x24
 8019b88:	4bd1      	ldr	r3, [pc, #836]	; (8019ed0 <__ieee754_pow+0x748>)
 8019b8a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8019b8e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8019b92:	429c      	cmp	r4, r3
 8019b94:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8019b98:	dd08      	ble.n	8019bac <__ieee754_pow+0x424>
 8019b9a:	4bce      	ldr	r3, [pc, #824]	; (8019ed4 <__ieee754_pow+0x74c>)
 8019b9c:	429c      	cmp	r4, r3
 8019b9e:	f340 8163 	ble.w	8019e68 <__ieee754_pow+0x6e0>
 8019ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019ba4:	3301      	adds	r3, #1
 8019ba6:	9309      	str	r3, [sp, #36]	; 0x24
 8019ba8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8019bac:	2400      	movs	r4, #0
 8019bae:	00e3      	lsls	r3, r4, #3
 8019bb0:	930b      	str	r3, [sp, #44]	; 0x2c
 8019bb2:	4bc9      	ldr	r3, [pc, #804]	; (8019ed8 <__ieee754_pow+0x750>)
 8019bb4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8019bb8:	ed93 7b00 	vldr	d7, [r3]
 8019bbc:	4629      	mov	r1, r5
 8019bbe:	ec53 2b17 	vmov	r2, r3, d7
 8019bc2:	eeb0 8a47 	vmov.f32	s16, s14
 8019bc6:	eef0 8a67 	vmov.f32	s17, s15
 8019bca:	4682      	mov	sl, r0
 8019bcc:	f7e6 fb6c 	bl	80002a8 <__aeabi_dsub>
 8019bd0:	4652      	mov	r2, sl
 8019bd2:	4606      	mov	r6, r0
 8019bd4:	460f      	mov	r7, r1
 8019bd6:	462b      	mov	r3, r5
 8019bd8:	ec51 0b18 	vmov	r0, r1, d8
 8019bdc:	f7e6 fb66 	bl	80002ac <__adddf3>
 8019be0:	4602      	mov	r2, r0
 8019be2:	460b      	mov	r3, r1
 8019be4:	2000      	movs	r0, #0
 8019be6:	49bd      	ldr	r1, [pc, #756]	; (8019edc <__ieee754_pow+0x754>)
 8019be8:	f7e6 fe40 	bl	800086c <__aeabi_ddiv>
 8019bec:	ec41 0b19 	vmov	d9, r0, r1
 8019bf0:	4602      	mov	r2, r0
 8019bf2:	460b      	mov	r3, r1
 8019bf4:	4630      	mov	r0, r6
 8019bf6:	4639      	mov	r1, r7
 8019bf8:	f7e6 fd0e 	bl	8000618 <__aeabi_dmul>
 8019bfc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8019c00:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019c04:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019c08:	2300      	movs	r3, #0
 8019c0a:	9304      	str	r3, [sp, #16]
 8019c0c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8019c10:	46ab      	mov	fp, r5
 8019c12:	106d      	asrs	r5, r5, #1
 8019c14:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8019c18:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8019c1c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8019c20:	2200      	movs	r2, #0
 8019c22:	4640      	mov	r0, r8
 8019c24:	4649      	mov	r1, r9
 8019c26:	4614      	mov	r4, r2
 8019c28:	461d      	mov	r5, r3
 8019c2a:	f7e6 fcf5 	bl	8000618 <__aeabi_dmul>
 8019c2e:	4602      	mov	r2, r0
 8019c30:	460b      	mov	r3, r1
 8019c32:	4630      	mov	r0, r6
 8019c34:	4639      	mov	r1, r7
 8019c36:	f7e6 fb37 	bl	80002a8 <__aeabi_dsub>
 8019c3a:	ec53 2b18 	vmov	r2, r3, d8
 8019c3e:	4606      	mov	r6, r0
 8019c40:	460f      	mov	r7, r1
 8019c42:	4620      	mov	r0, r4
 8019c44:	4629      	mov	r1, r5
 8019c46:	f7e6 fb2f 	bl	80002a8 <__aeabi_dsub>
 8019c4a:	4602      	mov	r2, r0
 8019c4c:	460b      	mov	r3, r1
 8019c4e:	4650      	mov	r0, sl
 8019c50:	4659      	mov	r1, fp
 8019c52:	f7e6 fb29 	bl	80002a8 <__aeabi_dsub>
 8019c56:	4642      	mov	r2, r8
 8019c58:	464b      	mov	r3, r9
 8019c5a:	f7e6 fcdd 	bl	8000618 <__aeabi_dmul>
 8019c5e:	4602      	mov	r2, r0
 8019c60:	460b      	mov	r3, r1
 8019c62:	4630      	mov	r0, r6
 8019c64:	4639      	mov	r1, r7
 8019c66:	f7e6 fb1f 	bl	80002a8 <__aeabi_dsub>
 8019c6a:	ec53 2b19 	vmov	r2, r3, d9
 8019c6e:	f7e6 fcd3 	bl	8000618 <__aeabi_dmul>
 8019c72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019c76:	ec41 0b18 	vmov	d8, r0, r1
 8019c7a:	4610      	mov	r0, r2
 8019c7c:	4619      	mov	r1, r3
 8019c7e:	f7e6 fccb 	bl	8000618 <__aeabi_dmul>
 8019c82:	a37d      	add	r3, pc, #500	; (adr r3, 8019e78 <__ieee754_pow+0x6f0>)
 8019c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c88:	4604      	mov	r4, r0
 8019c8a:	460d      	mov	r5, r1
 8019c8c:	f7e6 fcc4 	bl	8000618 <__aeabi_dmul>
 8019c90:	a37b      	add	r3, pc, #492	; (adr r3, 8019e80 <__ieee754_pow+0x6f8>)
 8019c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c96:	f7e6 fb09 	bl	80002ac <__adddf3>
 8019c9a:	4622      	mov	r2, r4
 8019c9c:	462b      	mov	r3, r5
 8019c9e:	f7e6 fcbb 	bl	8000618 <__aeabi_dmul>
 8019ca2:	a379      	add	r3, pc, #484	; (adr r3, 8019e88 <__ieee754_pow+0x700>)
 8019ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ca8:	f7e6 fb00 	bl	80002ac <__adddf3>
 8019cac:	4622      	mov	r2, r4
 8019cae:	462b      	mov	r3, r5
 8019cb0:	f7e6 fcb2 	bl	8000618 <__aeabi_dmul>
 8019cb4:	a376      	add	r3, pc, #472	; (adr r3, 8019e90 <__ieee754_pow+0x708>)
 8019cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019cba:	f7e6 faf7 	bl	80002ac <__adddf3>
 8019cbe:	4622      	mov	r2, r4
 8019cc0:	462b      	mov	r3, r5
 8019cc2:	f7e6 fca9 	bl	8000618 <__aeabi_dmul>
 8019cc6:	a374      	add	r3, pc, #464	; (adr r3, 8019e98 <__ieee754_pow+0x710>)
 8019cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ccc:	f7e6 faee 	bl	80002ac <__adddf3>
 8019cd0:	4622      	mov	r2, r4
 8019cd2:	462b      	mov	r3, r5
 8019cd4:	f7e6 fca0 	bl	8000618 <__aeabi_dmul>
 8019cd8:	a371      	add	r3, pc, #452	; (adr r3, 8019ea0 <__ieee754_pow+0x718>)
 8019cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019cde:	f7e6 fae5 	bl	80002ac <__adddf3>
 8019ce2:	4622      	mov	r2, r4
 8019ce4:	4606      	mov	r6, r0
 8019ce6:	460f      	mov	r7, r1
 8019ce8:	462b      	mov	r3, r5
 8019cea:	4620      	mov	r0, r4
 8019cec:	4629      	mov	r1, r5
 8019cee:	f7e6 fc93 	bl	8000618 <__aeabi_dmul>
 8019cf2:	4602      	mov	r2, r0
 8019cf4:	460b      	mov	r3, r1
 8019cf6:	4630      	mov	r0, r6
 8019cf8:	4639      	mov	r1, r7
 8019cfa:	f7e6 fc8d 	bl	8000618 <__aeabi_dmul>
 8019cfe:	4642      	mov	r2, r8
 8019d00:	4604      	mov	r4, r0
 8019d02:	460d      	mov	r5, r1
 8019d04:	464b      	mov	r3, r9
 8019d06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8019d0a:	f7e6 facf 	bl	80002ac <__adddf3>
 8019d0e:	ec53 2b18 	vmov	r2, r3, d8
 8019d12:	f7e6 fc81 	bl	8000618 <__aeabi_dmul>
 8019d16:	4622      	mov	r2, r4
 8019d18:	462b      	mov	r3, r5
 8019d1a:	f7e6 fac7 	bl	80002ac <__adddf3>
 8019d1e:	4642      	mov	r2, r8
 8019d20:	4682      	mov	sl, r0
 8019d22:	468b      	mov	fp, r1
 8019d24:	464b      	mov	r3, r9
 8019d26:	4640      	mov	r0, r8
 8019d28:	4649      	mov	r1, r9
 8019d2a:	f7e6 fc75 	bl	8000618 <__aeabi_dmul>
 8019d2e:	4b6c      	ldr	r3, [pc, #432]	; (8019ee0 <__ieee754_pow+0x758>)
 8019d30:	2200      	movs	r2, #0
 8019d32:	4606      	mov	r6, r0
 8019d34:	460f      	mov	r7, r1
 8019d36:	f7e6 fab9 	bl	80002ac <__adddf3>
 8019d3a:	4652      	mov	r2, sl
 8019d3c:	465b      	mov	r3, fp
 8019d3e:	f7e6 fab5 	bl	80002ac <__adddf3>
 8019d42:	9c04      	ldr	r4, [sp, #16]
 8019d44:	460d      	mov	r5, r1
 8019d46:	4622      	mov	r2, r4
 8019d48:	460b      	mov	r3, r1
 8019d4a:	4640      	mov	r0, r8
 8019d4c:	4649      	mov	r1, r9
 8019d4e:	f7e6 fc63 	bl	8000618 <__aeabi_dmul>
 8019d52:	4b63      	ldr	r3, [pc, #396]	; (8019ee0 <__ieee754_pow+0x758>)
 8019d54:	4680      	mov	r8, r0
 8019d56:	4689      	mov	r9, r1
 8019d58:	2200      	movs	r2, #0
 8019d5a:	4620      	mov	r0, r4
 8019d5c:	4629      	mov	r1, r5
 8019d5e:	f7e6 faa3 	bl	80002a8 <__aeabi_dsub>
 8019d62:	4632      	mov	r2, r6
 8019d64:	463b      	mov	r3, r7
 8019d66:	f7e6 fa9f 	bl	80002a8 <__aeabi_dsub>
 8019d6a:	4602      	mov	r2, r0
 8019d6c:	460b      	mov	r3, r1
 8019d6e:	4650      	mov	r0, sl
 8019d70:	4659      	mov	r1, fp
 8019d72:	f7e6 fa99 	bl	80002a8 <__aeabi_dsub>
 8019d76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8019d7a:	f7e6 fc4d 	bl	8000618 <__aeabi_dmul>
 8019d7e:	4622      	mov	r2, r4
 8019d80:	4606      	mov	r6, r0
 8019d82:	460f      	mov	r7, r1
 8019d84:	462b      	mov	r3, r5
 8019d86:	ec51 0b18 	vmov	r0, r1, d8
 8019d8a:	f7e6 fc45 	bl	8000618 <__aeabi_dmul>
 8019d8e:	4602      	mov	r2, r0
 8019d90:	460b      	mov	r3, r1
 8019d92:	4630      	mov	r0, r6
 8019d94:	4639      	mov	r1, r7
 8019d96:	f7e6 fa89 	bl	80002ac <__adddf3>
 8019d9a:	4606      	mov	r6, r0
 8019d9c:	460f      	mov	r7, r1
 8019d9e:	4602      	mov	r2, r0
 8019da0:	460b      	mov	r3, r1
 8019da2:	4640      	mov	r0, r8
 8019da4:	4649      	mov	r1, r9
 8019da6:	f7e6 fa81 	bl	80002ac <__adddf3>
 8019daa:	9c04      	ldr	r4, [sp, #16]
 8019dac:	a33e      	add	r3, pc, #248	; (adr r3, 8019ea8 <__ieee754_pow+0x720>)
 8019dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019db2:	4620      	mov	r0, r4
 8019db4:	460d      	mov	r5, r1
 8019db6:	f7e6 fc2f 	bl	8000618 <__aeabi_dmul>
 8019dba:	4642      	mov	r2, r8
 8019dbc:	ec41 0b18 	vmov	d8, r0, r1
 8019dc0:	464b      	mov	r3, r9
 8019dc2:	4620      	mov	r0, r4
 8019dc4:	4629      	mov	r1, r5
 8019dc6:	f7e6 fa6f 	bl	80002a8 <__aeabi_dsub>
 8019dca:	4602      	mov	r2, r0
 8019dcc:	460b      	mov	r3, r1
 8019dce:	4630      	mov	r0, r6
 8019dd0:	4639      	mov	r1, r7
 8019dd2:	f7e6 fa69 	bl	80002a8 <__aeabi_dsub>
 8019dd6:	a336      	add	r3, pc, #216	; (adr r3, 8019eb0 <__ieee754_pow+0x728>)
 8019dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ddc:	f7e6 fc1c 	bl	8000618 <__aeabi_dmul>
 8019de0:	a335      	add	r3, pc, #212	; (adr r3, 8019eb8 <__ieee754_pow+0x730>)
 8019de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019de6:	4606      	mov	r6, r0
 8019de8:	460f      	mov	r7, r1
 8019dea:	4620      	mov	r0, r4
 8019dec:	4629      	mov	r1, r5
 8019dee:	f7e6 fc13 	bl	8000618 <__aeabi_dmul>
 8019df2:	4602      	mov	r2, r0
 8019df4:	460b      	mov	r3, r1
 8019df6:	4630      	mov	r0, r6
 8019df8:	4639      	mov	r1, r7
 8019dfa:	f7e6 fa57 	bl	80002ac <__adddf3>
 8019dfe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8019e00:	4b38      	ldr	r3, [pc, #224]	; (8019ee4 <__ieee754_pow+0x75c>)
 8019e02:	4413      	add	r3, r2
 8019e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019e08:	f7e6 fa50 	bl	80002ac <__adddf3>
 8019e0c:	4682      	mov	sl, r0
 8019e0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019e10:	468b      	mov	fp, r1
 8019e12:	f7e6 fb97 	bl	8000544 <__aeabi_i2d>
 8019e16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8019e18:	4b33      	ldr	r3, [pc, #204]	; (8019ee8 <__ieee754_pow+0x760>)
 8019e1a:	4413      	add	r3, r2
 8019e1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019e20:	4606      	mov	r6, r0
 8019e22:	460f      	mov	r7, r1
 8019e24:	4652      	mov	r2, sl
 8019e26:	465b      	mov	r3, fp
 8019e28:	ec51 0b18 	vmov	r0, r1, d8
 8019e2c:	f7e6 fa3e 	bl	80002ac <__adddf3>
 8019e30:	4642      	mov	r2, r8
 8019e32:	464b      	mov	r3, r9
 8019e34:	f7e6 fa3a 	bl	80002ac <__adddf3>
 8019e38:	4632      	mov	r2, r6
 8019e3a:	463b      	mov	r3, r7
 8019e3c:	f7e6 fa36 	bl	80002ac <__adddf3>
 8019e40:	9c04      	ldr	r4, [sp, #16]
 8019e42:	4632      	mov	r2, r6
 8019e44:	463b      	mov	r3, r7
 8019e46:	4620      	mov	r0, r4
 8019e48:	460d      	mov	r5, r1
 8019e4a:	f7e6 fa2d 	bl	80002a8 <__aeabi_dsub>
 8019e4e:	4642      	mov	r2, r8
 8019e50:	464b      	mov	r3, r9
 8019e52:	f7e6 fa29 	bl	80002a8 <__aeabi_dsub>
 8019e56:	ec53 2b18 	vmov	r2, r3, d8
 8019e5a:	f7e6 fa25 	bl	80002a8 <__aeabi_dsub>
 8019e5e:	4602      	mov	r2, r0
 8019e60:	460b      	mov	r3, r1
 8019e62:	4650      	mov	r0, sl
 8019e64:	4659      	mov	r1, fp
 8019e66:	e606      	b.n	8019a76 <__ieee754_pow+0x2ee>
 8019e68:	2401      	movs	r4, #1
 8019e6a:	e6a0      	b.n	8019bae <__ieee754_pow+0x426>
 8019e6c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8019ec0 <__ieee754_pow+0x738>
 8019e70:	e60d      	b.n	8019a8e <__ieee754_pow+0x306>
 8019e72:	bf00      	nop
 8019e74:	f3af 8000 	nop.w
 8019e78:	4a454eef 	.word	0x4a454eef
 8019e7c:	3fca7e28 	.word	0x3fca7e28
 8019e80:	93c9db65 	.word	0x93c9db65
 8019e84:	3fcd864a 	.word	0x3fcd864a
 8019e88:	a91d4101 	.word	0xa91d4101
 8019e8c:	3fd17460 	.word	0x3fd17460
 8019e90:	518f264d 	.word	0x518f264d
 8019e94:	3fd55555 	.word	0x3fd55555
 8019e98:	db6fabff 	.word	0xdb6fabff
 8019e9c:	3fdb6db6 	.word	0x3fdb6db6
 8019ea0:	33333303 	.word	0x33333303
 8019ea4:	3fe33333 	.word	0x3fe33333
 8019ea8:	e0000000 	.word	0xe0000000
 8019eac:	3feec709 	.word	0x3feec709
 8019eb0:	dc3a03fd 	.word	0xdc3a03fd
 8019eb4:	3feec709 	.word	0x3feec709
 8019eb8:	145b01f5 	.word	0x145b01f5
 8019ebc:	be3e2fe0 	.word	0xbe3e2fe0
 8019ec0:	00000000 	.word	0x00000000
 8019ec4:	3ff00000 	.word	0x3ff00000
 8019ec8:	7ff00000 	.word	0x7ff00000
 8019ecc:	43400000 	.word	0x43400000
 8019ed0:	0003988e 	.word	0x0003988e
 8019ed4:	000bb679 	.word	0x000bb679
 8019ed8:	08021740 	.word	0x08021740
 8019edc:	3ff00000 	.word	0x3ff00000
 8019ee0:	40080000 	.word	0x40080000
 8019ee4:	08021760 	.word	0x08021760
 8019ee8:	08021750 	.word	0x08021750
 8019eec:	a3b5      	add	r3, pc, #724	; (adr r3, 801a1c4 <__ieee754_pow+0xa3c>)
 8019eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ef2:	4640      	mov	r0, r8
 8019ef4:	4649      	mov	r1, r9
 8019ef6:	f7e6 f9d9 	bl	80002ac <__adddf3>
 8019efa:	4622      	mov	r2, r4
 8019efc:	ec41 0b1a 	vmov	d10, r0, r1
 8019f00:	462b      	mov	r3, r5
 8019f02:	4630      	mov	r0, r6
 8019f04:	4639      	mov	r1, r7
 8019f06:	f7e6 f9cf 	bl	80002a8 <__aeabi_dsub>
 8019f0a:	4602      	mov	r2, r0
 8019f0c:	460b      	mov	r3, r1
 8019f0e:	ec51 0b1a 	vmov	r0, r1, d10
 8019f12:	f7e6 fe11 	bl	8000b38 <__aeabi_dcmpgt>
 8019f16:	2800      	cmp	r0, #0
 8019f18:	f47f adf8 	bne.w	8019b0c <__ieee754_pow+0x384>
 8019f1c:	4aa4      	ldr	r2, [pc, #656]	; (801a1b0 <__ieee754_pow+0xa28>)
 8019f1e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8019f22:	4293      	cmp	r3, r2
 8019f24:	f340 810b 	ble.w	801a13e <__ieee754_pow+0x9b6>
 8019f28:	151b      	asrs	r3, r3, #20
 8019f2a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8019f2e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8019f32:	fa4a f303 	asr.w	r3, sl, r3
 8019f36:	445b      	add	r3, fp
 8019f38:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8019f3c:	4e9d      	ldr	r6, [pc, #628]	; (801a1b4 <__ieee754_pow+0xa2c>)
 8019f3e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8019f42:	4116      	asrs	r6, r2
 8019f44:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8019f48:	2000      	movs	r0, #0
 8019f4a:	ea23 0106 	bic.w	r1, r3, r6
 8019f4e:	f1c2 0214 	rsb	r2, r2, #20
 8019f52:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8019f56:	fa4a fa02 	asr.w	sl, sl, r2
 8019f5a:	f1bb 0f00 	cmp.w	fp, #0
 8019f5e:	4602      	mov	r2, r0
 8019f60:	460b      	mov	r3, r1
 8019f62:	4620      	mov	r0, r4
 8019f64:	4629      	mov	r1, r5
 8019f66:	bfb8      	it	lt
 8019f68:	f1ca 0a00 	rsblt	sl, sl, #0
 8019f6c:	f7e6 f99c 	bl	80002a8 <__aeabi_dsub>
 8019f70:	ec41 0b19 	vmov	d9, r0, r1
 8019f74:	4642      	mov	r2, r8
 8019f76:	464b      	mov	r3, r9
 8019f78:	ec51 0b19 	vmov	r0, r1, d9
 8019f7c:	f7e6 f996 	bl	80002ac <__adddf3>
 8019f80:	2400      	movs	r4, #0
 8019f82:	a379      	add	r3, pc, #484	; (adr r3, 801a168 <__ieee754_pow+0x9e0>)
 8019f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f88:	4620      	mov	r0, r4
 8019f8a:	460d      	mov	r5, r1
 8019f8c:	f7e6 fb44 	bl	8000618 <__aeabi_dmul>
 8019f90:	ec53 2b19 	vmov	r2, r3, d9
 8019f94:	4606      	mov	r6, r0
 8019f96:	460f      	mov	r7, r1
 8019f98:	4620      	mov	r0, r4
 8019f9a:	4629      	mov	r1, r5
 8019f9c:	f7e6 f984 	bl	80002a8 <__aeabi_dsub>
 8019fa0:	4602      	mov	r2, r0
 8019fa2:	460b      	mov	r3, r1
 8019fa4:	4640      	mov	r0, r8
 8019fa6:	4649      	mov	r1, r9
 8019fa8:	f7e6 f97e 	bl	80002a8 <__aeabi_dsub>
 8019fac:	a370      	add	r3, pc, #448	; (adr r3, 801a170 <__ieee754_pow+0x9e8>)
 8019fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019fb2:	f7e6 fb31 	bl	8000618 <__aeabi_dmul>
 8019fb6:	a370      	add	r3, pc, #448	; (adr r3, 801a178 <__ieee754_pow+0x9f0>)
 8019fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019fbc:	4680      	mov	r8, r0
 8019fbe:	4689      	mov	r9, r1
 8019fc0:	4620      	mov	r0, r4
 8019fc2:	4629      	mov	r1, r5
 8019fc4:	f7e6 fb28 	bl	8000618 <__aeabi_dmul>
 8019fc8:	4602      	mov	r2, r0
 8019fca:	460b      	mov	r3, r1
 8019fcc:	4640      	mov	r0, r8
 8019fce:	4649      	mov	r1, r9
 8019fd0:	f7e6 f96c 	bl	80002ac <__adddf3>
 8019fd4:	4604      	mov	r4, r0
 8019fd6:	460d      	mov	r5, r1
 8019fd8:	4602      	mov	r2, r0
 8019fda:	460b      	mov	r3, r1
 8019fdc:	4630      	mov	r0, r6
 8019fde:	4639      	mov	r1, r7
 8019fe0:	f7e6 f964 	bl	80002ac <__adddf3>
 8019fe4:	4632      	mov	r2, r6
 8019fe6:	463b      	mov	r3, r7
 8019fe8:	4680      	mov	r8, r0
 8019fea:	4689      	mov	r9, r1
 8019fec:	f7e6 f95c 	bl	80002a8 <__aeabi_dsub>
 8019ff0:	4602      	mov	r2, r0
 8019ff2:	460b      	mov	r3, r1
 8019ff4:	4620      	mov	r0, r4
 8019ff6:	4629      	mov	r1, r5
 8019ff8:	f7e6 f956 	bl	80002a8 <__aeabi_dsub>
 8019ffc:	4642      	mov	r2, r8
 8019ffe:	4606      	mov	r6, r0
 801a000:	460f      	mov	r7, r1
 801a002:	464b      	mov	r3, r9
 801a004:	4640      	mov	r0, r8
 801a006:	4649      	mov	r1, r9
 801a008:	f7e6 fb06 	bl	8000618 <__aeabi_dmul>
 801a00c:	a35c      	add	r3, pc, #368	; (adr r3, 801a180 <__ieee754_pow+0x9f8>)
 801a00e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a012:	4604      	mov	r4, r0
 801a014:	460d      	mov	r5, r1
 801a016:	f7e6 faff 	bl	8000618 <__aeabi_dmul>
 801a01a:	a35b      	add	r3, pc, #364	; (adr r3, 801a188 <__ieee754_pow+0xa00>)
 801a01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a020:	f7e6 f942 	bl	80002a8 <__aeabi_dsub>
 801a024:	4622      	mov	r2, r4
 801a026:	462b      	mov	r3, r5
 801a028:	f7e6 faf6 	bl	8000618 <__aeabi_dmul>
 801a02c:	a358      	add	r3, pc, #352	; (adr r3, 801a190 <__ieee754_pow+0xa08>)
 801a02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a032:	f7e6 f93b 	bl	80002ac <__adddf3>
 801a036:	4622      	mov	r2, r4
 801a038:	462b      	mov	r3, r5
 801a03a:	f7e6 faed 	bl	8000618 <__aeabi_dmul>
 801a03e:	a356      	add	r3, pc, #344	; (adr r3, 801a198 <__ieee754_pow+0xa10>)
 801a040:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a044:	f7e6 f930 	bl	80002a8 <__aeabi_dsub>
 801a048:	4622      	mov	r2, r4
 801a04a:	462b      	mov	r3, r5
 801a04c:	f7e6 fae4 	bl	8000618 <__aeabi_dmul>
 801a050:	a353      	add	r3, pc, #332	; (adr r3, 801a1a0 <__ieee754_pow+0xa18>)
 801a052:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a056:	f7e6 f929 	bl	80002ac <__adddf3>
 801a05a:	4622      	mov	r2, r4
 801a05c:	462b      	mov	r3, r5
 801a05e:	f7e6 fadb 	bl	8000618 <__aeabi_dmul>
 801a062:	4602      	mov	r2, r0
 801a064:	460b      	mov	r3, r1
 801a066:	4640      	mov	r0, r8
 801a068:	4649      	mov	r1, r9
 801a06a:	f7e6 f91d 	bl	80002a8 <__aeabi_dsub>
 801a06e:	4604      	mov	r4, r0
 801a070:	460d      	mov	r5, r1
 801a072:	4602      	mov	r2, r0
 801a074:	460b      	mov	r3, r1
 801a076:	4640      	mov	r0, r8
 801a078:	4649      	mov	r1, r9
 801a07a:	f7e6 facd 	bl	8000618 <__aeabi_dmul>
 801a07e:	2200      	movs	r2, #0
 801a080:	ec41 0b19 	vmov	d9, r0, r1
 801a084:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801a088:	4620      	mov	r0, r4
 801a08a:	4629      	mov	r1, r5
 801a08c:	f7e6 f90c 	bl	80002a8 <__aeabi_dsub>
 801a090:	4602      	mov	r2, r0
 801a092:	460b      	mov	r3, r1
 801a094:	ec51 0b19 	vmov	r0, r1, d9
 801a098:	f7e6 fbe8 	bl	800086c <__aeabi_ddiv>
 801a09c:	4632      	mov	r2, r6
 801a09e:	4604      	mov	r4, r0
 801a0a0:	460d      	mov	r5, r1
 801a0a2:	463b      	mov	r3, r7
 801a0a4:	4640      	mov	r0, r8
 801a0a6:	4649      	mov	r1, r9
 801a0a8:	f7e6 fab6 	bl	8000618 <__aeabi_dmul>
 801a0ac:	4632      	mov	r2, r6
 801a0ae:	463b      	mov	r3, r7
 801a0b0:	f7e6 f8fc 	bl	80002ac <__adddf3>
 801a0b4:	4602      	mov	r2, r0
 801a0b6:	460b      	mov	r3, r1
 801a0b8:	4620      	mov	r0, r4
 801a0ba:	4629      	mov	r1, r5
 801a0bc:	f7e6 f8f4 	bl	80002a8 <__aeabi_dsub>
 801a0c0:	4642      	mov	r2, r8
 801a0c2:	464b      	mov	r3, r9
 801a0c4:	f7e6 f8f0 	bl	80002a8 <__aeabi_dsub>
 801a0c8:	460b      	mov	r3, r1
 801a0ca:	4602      	mov	r2, r0
 801a0cc:	493a      	ldr	r1, [pc, #232]	; (801a1b8 <__ieee754_pow+0xa30>)
 801a0ce:	2000      	movs	r0, #0
 801a0d0:	f7e6 f8ea 	bl	80002a8 <__aeabi_dsub>
 801a0d4:	e9cd 0100 	strd	r0, r1, [sp]
 801a0d8:	9b01      	ldr	r3, [sp, #4]
 801a0da:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801a0de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801a0e2:	da2f      	bge.n	801a144 <__ieee754_pow+0x9bc>
 801a0e4:	4650      	mov	r0, sl
 801a0e6:	ed9d 0b00 	vldr	d0, [sp]
 801a0ea:	f000 f9cd 	bl	801a488 <scalbn>
 801a0ee:	ec51 0b10 	vmov	r0, r1, d0
 801a0f2:	ec53 2b18 	vmov	r2, r3, d8
 801a0f6:	f7ff bbe0 	b.w	80198ba <__ieee754_pow+0x132>
 801a0fa:	4b30      	ldr	r3, [pc, #192]	; (801a1bc <__ieee754_pow+0xa34>)
 801a0fc:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801a100:	429e      	cmp	r6, r3
 801a102:	f77f af0b 	ble.w	8019f1c <__ieee754_pow+0x794>
 801a106:	4b2e      	ldr	r3, [pc, #184]	; (801a1c0 <__ieee754_pow+0xa38>)
 801a108:	440b      	add	r3, r1
 801a10a:	4303      	orrs	r3, r0
 801a10c:	d00b      	beq.n	801a126 <__ieee754_pow+0x99e>
 801a10e:	a326      	add	r3, pc, #152	; (adr r3, 801a1a8 <__ieee754_pow+0xa20>)
 801a110:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a114:	ec51 0b18 	vmov	r0, r1, d8
 801a118:	f7e6 fa7e 	bl	8000618 <__aeabi_dmul>
 801a11c:	a322      	add	r3, pc, #136	; (adr r3, 801a1a8 <__ieee754_pow+0xa20>)
 801a11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a122:	f7ff bbca 	b.w	80198ba <__ieee754_pow+0x132>
 801a126:	4622      	mov	r2, r4
 801a128:	462b      	mov	r3, r5
 801a12a:	f7e6 f8bd 	bl	80002a8 <__aeabi_dsub>
 801a12e:	4642      	mov	r2, r8
 801a130:	464b      	mov	r3, r9
 801a132:	f7e6 fcf7 	bl	8000b24 <__aeabi_dcmpge>
 801a136:	2800      	cmp	r0, #0
 801a138:	f43f aef0 	beq.w	8019f1c <__ieee754_pow+0x794>
 801a13c:	e7e7      	b.n	801a10e <__ieee754_pow+0x986>
 801a13e:	f04f 0a00 	mov.w	sl, #0
 801a142:	e717      	b.n	8019f74 <__ieee754_pow+0x7ec>
 801a144:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a148:	4619      	mov	r1, r3
 801a14a:	e7d2      	b.n	801a0f2 <__ieee754_pow+0x96a>
 801a14c:	491a      	ldr	r1, [pc, #104]	; (801a1b8 <__ieee754_pow+0xa30>)
 801a14e:	2000      	movs	r0, #0
 801a150:	f7ff bb9e 	b.w	8019890 <__ieee754_pow+0x108>
 801a154:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a158:	f7ff bb9a 	b.w	8019890 <__ieee754_pow+0x108>
 801a15c:	9000      	str	r0, [sp, #0]
 801a15e:	f7ff bb76 	b.w	801984e <__ieee754_pow+0xc6>
 801a162:	2100      	movs	r1, #0
 801a164:	f7ff bb60 	b.w	8019828 <__ieee754_pow+0xa0>
 801a168:	00000000 	.word	0x00000000
 801a16c:	3fe62e43 	.word	0x3fe62e43
 801a170:	fefa39ef 	.word	0xfefa39ef
 801a174:	3fe62e42 	.word	0x3fe62e42
 801a178:	0ca86c39 	.word	0x0ca86c39
 801a17c:	be205c61 	.word	0xbe205c61
 801a180:	72bea4d0 	.word	0x72bea4d0
 801a184:	3e663769 	.word	0x3e663769
 801a188:	c5d26bf1 	.word	0xc5d26bf1
 801a18c:	3ebbbd41 	.word	0x3ebbbd41
 801a190:	af25de2c 	.word	0xaf25de2c
 801a194:	3f11566a 	.word	0x3f11566a
 801a198:	16bebd93 	.word	0x16bebd93
 801a19c:	3f66c16c 	.word	0x3f66c16c
 801a1a0:	5555553e 	.word	0x5555553e
 801a1a4:	3fc55555 	.word	0x3fc55555
 801a1a8:	c2f8f359 	.word	0xc2f8f359
 801a1ac:	01a56e1f 	.word	0x01a56e1f
 801a1b0:	3fe00000 	.word	0x3fe00000
 801a1b4:	000fffff 	.word	0x000fffff
 801a1b8:	3ff00000 	.word	0x3ff00000
 801a1bc:	4090cbff 	.word	0x4090cbff
 801a1c0:	3f6f3400 	.word	0x3f6f3400
 801a1c4:	652b82fe 	.word	0x652b82fe
 801a1c8:	3c971547 	.word	0x3c971547

0801a1cc <__ieee754_sqrt>:
 801a1cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a1d0:	ec55 4b10 	vmov	r4, r5, d0
 801a1d4:	4e56      	ldr	r6, [pc, #344]	; (801a330 <__ieee754_sqrt+0x164>)
 801a1d6:	43ae      	bics	r6, r5
 801a1d8:	ee10 0a10 	vmov	r0, s0
 801a1dc:	ee10 3a10 	vmov	r3, s0
 801a1e0:	4629      	mov	r1, r5
 801a1e2:	462a      	mov	r2, r5
 801a1e4:	d110      	bne.n	801a208 <__ieee754_sqrt+0x3c>
 801a1e6:	ee10 2a10 	vmov	r2, s0
 801a1ea:	462b      	mov	r3, r5
 801a1ec:	f7e6 fa14 	bl	8000618 <__aeabi_dmul>
 801a1f0:	4602      	mov	r2, r0
 801a1f2:	460b      	mov	r3, r1
 801a1f4:	4620      	mov	r0, r4
 801a1f6:	4629      	mov	r1, r5
 801a1f8:	f7e6 f858 	bl	80002ac <__adddf3>
 801a1fc:	4604      	mov	r4, r0
 801a1fe:	460d      	mov	r5, r1
 801a200:	ec45 4b10 	vmov	d0, r4, r5
 801a204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a208:	2d00      	cmp	r5, #0
 801a20a:	dc10      	bgt.n	801a22e <__ieee754_sqrt+0x62>
 801a20c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801a210:	4330      	orrs	r0, r6
 801a212:	d0f5      	beq.n	801a200 <__ieee754_sqrt+0x34>
 801a214:	b15d      	cbz	r5, 801a22e <__ieee754_sqrt+0x62>
 801a216:	ee10 2a10 	vmov	r2, s0
 801a21a:	462b      	mov	r3, r5
 801a21c:	ee10 0a10 	vmov	r0, s0
 801a220:	f7e6 f842 	bl	80002a8 <__aeabi_dsub>
 801a224:	4602      	mov	r2, r0
 801a226:	460b      	mov	r3, r1
 801a228:	f7e6 fb20 	bl	800086c <__aeabi_ddiv>
 801a22c:	e7e6      	b.n	801a1fc <__ieee754_sqrt+0x30>
 801a22e:	1509      	asrs	r1, r1, #20
 801a230:	d076      	beq.n	801a320 <__ieee754_sqrt+0x154>
 801a232:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801a236:	07ce      	lsls	r6, r1, #31
 801a238:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801a23c:	bf5e      	ittt	pl
 801a23e:	0fda      	lsrpl	r2, r3, #31
 801a240:	005b      	lslpl	r3, r3, #1
 801a242:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801a246:	0fda      	lsrs	r2, r3, #31
 801a248:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801a24c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 801a250:	2000      	movs	r0, #0
 801a252:	106d      	asrs	r5, r5, #1
 801a254:	005b      	lsls	r3, r3, #1
 801a256:	f04f 0e16 	mov.w	lr, #22
 801a25a:	4684      	mov	ip, r0
 801a25c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801a260:	eb0c 0401 	add.w	r4, ip, r1
 801a264:	4294      	cmp	r4, r2
 801a266:	bfde      	ittt	le
 801a268:	1b12      	suble	r2, r2, r4
 801a26a:	eb04 0c01 	addle.w	ip, r4, r1
 801a26e:	1840      	addle	r0, r0, r1
 801a270:	0052      	lsls	r2, r2, #1
 801a272:	f1be 0e01 	subs.w	lr, lr, #1
 801a276:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801a27a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801a27e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a282:	d1ed      	bne.n	801a260 <__ieee754_sqrt+0x94>
 801a284:	4671      	mov	r1, lr
 801a286:	2720      	movs	r7, #32
 801a288:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801a28c:	4562      	cmp	r2, ip
 801a28e:	eb04 060e 	add.w	r6, r4, lr
 801a292:	dc02      	bgt.n	801a29a <__ieee754_sqrt+0xce>
 801a294:	d113      	bne.n	801a2be <__ieee754_sqrt+0xf2>
 801a296:	429e      	cmp	r6, r3
 801a298:	d811      	bhi.n	801a2be <__ieee754_sqrt+0xf2>
 801a29a:	2e00      	cmp	r6, #0
 801a29c:	eb06 0e04 	add.w	lr, r6, r4
 801a2a0:	da43      	bge.n	801a32a <__ieee754_sqrt+0x15e>
 801a2a2:	f1be 0f00 	cmp.w	lr, #0
 801a2a6:	db40      	blt.n	801a32a <__ieee754_sqrt+0x15e>
 801a2a8:	f10c 0801 	add.w	r8, ip, #1
 801a2ac:	eba2 020c 	sub.w	r2, r2, ip
 801a2b0:	429e      	cmp	r6, r3
 801a2b2:	bf88      	it	hi
 801a2b4:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801a2b8:	1b9b      	subs	r3, r3, r6
 801a2ba:	4421      	add	r1, r4
 801a2bc:	46c4      	mov	ip, r8
 801a2be:	0052      	lsls	r2, r2, #1
 801a2c0:	3f01      	subs	r7, #1
 801a2c2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801a2c6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801a2ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801a2ce:	d1dd      	bne.n	801a28c <__ieee754_sqrt+0xc0>
 801a2d0:	4313      	orrs	r3, r2
 801a2d2:	d006      	beq.n	801a2e2 <__ieee754_sqrt+0x116>
 801a2d4:	1c4c      	adds	r4, r1, #1
 801a2d6:	bf13      	iteet	ne
 801a2d8:	3101      	addne	r1, #1
 801a2da:	3001      	addeq	r0, #1
 801a2dc:	4639      	moveq	r1, r7
 801a2de:	f021 0101 	bicne.w	r1, r1, #1
 801a2e2:	1043      	asrs	r3, r0, #1
 801a2e4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801a2e8:	0849      	lsrs	r1, r1, #1
 801a2ea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801a2ee:	07c2      	lsls	r2, r0, #31
 801a2f0:	bf48      	it	mi
 801a2f2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801a2f6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801a2fa:	460c      	mov	r4, r1
 801a2fc:	463d      	mov	r5, r7
 801a2fe:	e77f      	b.n	801a200 <__ieee754_sqrt+0x34>
 801a300:	0ada      	lsrs	r2, r3, #11
 801a302:	3815      	subs	r0, #21
 801a304:	055b      	lsls	r3, r3, #21
 801a306:	2a00      	cmp	r2, #0
 801a308:	d0fa      	beq.n	801a300 <__ieee754_sqrt+0x134>
 801a30a:	02d7      	lsls	r7, r2, #11
 801a30c:	d50a      	bpl.n	801a324 <__ieee754_sqrt+0x158>
 801a30e:	f1c1 0420 	rsb	r4, r1, #32
 801a312:	fa23 f404 	lsr.w	r4, r3, r4
 801a316:	1e4d      	subs	r5, r1, #1
 801a318:	408b      	lsls	r3, r1
 801a31a:	4322      	orrs	r2, r4
 801a31c:	1b41      	subs	r1, r0, r5
 801a31e:	e788      	b.n	801a232 <__ieee754_sqrt+0x66>
 801a320:	4608      	mov	r0, r1
 801a322:	e7f0      	b.n	801a306 <__ieee754_sqrt+0x13a>
 801a324:	0052      	lsls	r2, r2, #1
 801a326:	3101      	adds	r1, #1
 801a328:	e7ef      	b.n	801a30a <__ieee754_sqrt+0x13e>
 801a32a:	46e0      	mov	r8, ip
 801a32c:	e7be      	b.n	801a2ac <__ieee754_sqrt+0xe0>
 801a32e:	bf00      	nop
 801a330:	7ff00000 	.word	0x7ff00000

0801a334 <fabs>:
 801a334:	ec51 0b10 	vmov	r0, r1, d0
 801a338:	ee10 2a10 	vmov	r2, s0
 801a33c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801a340:	ec43 2b10 	vmov	d0, r2, r3
 801a344:	4770      	bx	lr

0801a346 <finite>:
 801a346:	b082      	sub	sp, #8
 801a348:	ed8d 0b00 	vstr	d0, [sp]
 801a34c:	9801      	ldr	r0, [sp, #4]
 801a34e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801a352:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801a356:	0fc0      	lsrs	r0, r0, #31
 801a358:	b002      	add	sp, #8
 801a35a:	4770      	bx	lr
 801a35c:	0000      	movs	r0, r0
	...

0801a360 <nan>:
 801a360:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801a368 <nan+0x8>
 801a364:	4770      	bx	lr
 801a366:	bf00      	nop
 801a368:	00000000 	.word	0x00000000
 801a36c:	7ff80000 	.word	0x7ff80000

0801a370 <rint>:
 801a370:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a372:	ec51 0b10 	vmov	r0, r1, d0
 801a376:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801a37a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801a37e:	2e13      	cmp	r6, #19
 801a380:	ee10 4a10 	vmov	r4, s0
 801a384:	460b      	mov	r3, r1
 801a386:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801a38a:	dc58      	bgt.n	801a43e <rint+0xce>
 801a38c:	2e00      	cmp	r6, #0
 801a38e:	da2b      	bge.n	801a3e8 <rint+0x78>
 801a390:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801a394:	4302      	orrs	r2, r0
 801a396:	d023      	beq.n	801a3e0 <rint+0x70>
 801a398:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801a39c:	4302      	orrs	r2, r0
 801a39e:	4254      	negs	r4, r2
 801a3a0:	4314      	orrs	r4, r2
 801a3a2:	0c4b      	lsrs	r3, r1, #17
 801a3a4:	0b24      	lsrs	r4, r4, #12
 801a3a6:	045b      	lsls	r3, r3, #17
 801a3a8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801a3ac:	ea44 0103 	orr.w	r1, r4, r3
 801a3b0:	4b32      	ldr	r3, [pc, #200]	; (801a47c <rint+0x10c>)
 801a3b2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801a3b6:	e9d3 6700 	ldrd	r6, r7, [r3]
 801a3ba:	4602      	mov	r2, r0
 801a3bc:	460b      	mov	r3, r1
 801a3be:	4630      	mov	r0, r6
 801a3c0:	4639      	mov	r1, r7
 801a3c2:	f7e5 ff73 	bl	80002ac <__adddf3>
 801a3c6:	e9cd 0100 	strd	r0, r1, [sp]
 801a3ca:	463b      	mov	r3, r7
 801a3cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a3d0:	4632      	mov	r2, r6
 801a3d2:	f7e5 ff69 	bl	80002a8 <__aeabi_dsub>
 801a3d6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801a3da:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801a3de:	4639      	mov	r1, r7
 801a3e0:	ec41 0b10 	vmov	d0, r0, r1
 801a3e4:	b003      	add	sp, #12
 801a3e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a3e8:	4a25      	ldr	r2, [pc, #148]	; (801a480 <rint+0x110>)
 801a3ea:	4132      	asrs	r2, r6
 801a3ec:	ea01 0702 	and.w	r7, r1, r2
 801a3f0:	4307      	orrs	r7, r0
 801a3f2:	d0f5      	beq.n	801a3e0 <rint+0x70>
 801a3f4:	0851      	lsrs	r1, r2, #1
 801a3f6:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 801a3fa:	4314      	orrs	r4, r2
 801a3fc:	d00c      	beq.n	801a418 <rint+0xa8>
 801a3fe:	ea23 0201 	bic.w	r2, r3, r1
 801a402:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801a406:	2e13      	cmp	r6, #19
 801a408:	fa43 f606 	asr.w	r6, r3, r6
 801a40c:	bf0c      	ite	eq
 801a40e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 801a412:	2400      	movne	r4, #0
 801a414:	ea42 0306 	orr.w	r3, r2, r6
 801a418:	4918      	ldr	r1, [pc, #96]	; (801a47c <rint+0x10c>)
 801a41a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801a41e:	4622      	mov	r2, r4
 801a420:	e9d5 4500 	ldrd	r4, r5, [r5]
 801a424:	4620      	mov	r0, r4
 801a426:	4629      	mov	r1, r5
 801a428:	f7e5 ff40 	bl	80002ac <__adddf3>
 801a42c:	e9cd 0100 	strd	r0, r1, [sp]
 801a430:	e9dd 0100 	ldrd	r0, r1, [sp]
 801a434:	4622      	mov	r2, r4
 801a436:	462b      	mov	r3, r5
 801a438:	f7e5 ff36 	bl	80002a8 <__aeabi_dsub>
 801a43c:	e7d0      	b.n	801a3e0 <rint+0x70>
 801a43e:	2e33      	cmp	r6, #51	; 0x33
 801a440:	dd07      	ble.n	801a452 <rint+0xe2>
 801a442:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801a446:	d1cb      	bne.n	801a3e0 <rint+0x70>
 801a448:	ee10 2a10 	vmov	r2, s0
 801a44c:	f7e5 ff2e 	bl	80002ac <__adddf3>
 801a450:	e7c6      	b.n	801a3e0 <rint+0x70>
 801a452:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 801a456:	f04f 36ff 	mov.w	r6, #4294967295
 801a45a:	40d6      	lsrs	r6, r2
 801a45c:	4230      	tst	r0, r6
 801a45e:	d0bf      	beq.n	801a3e0 <rint+0x70>
 801a460:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 801a464:	ea4f 0156 	mov.w	r1, r6, lsr #1
 801a468:	bf1f      	itttt	ne
 801a46a:	ea24 0101 	bicne.w	r1, r4, r1
 801a46e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801a472:	fa44 f202 	asrne.w	r2, r4, r2
 801a476:	ea41 0402 	orrne.w	r4, r1, r2
 801a47a:	e7cd      	b.n	801a418 <rint+0xa8>
 801a47c:	08021770 	.word	0x08021770
 801a480:	000fffff 	.word	0x000fffff
 801a484:	00000000 	.word	0x00000000

0801a488 <scalbn>:
 801a488:	b570      	push	{r4, r5, r6, lr}
 801a48a:	ec55 4b10 	vmov	r4, r5, d0
 801a48e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801a492:	4606      	mov	r6, r0
 801a494:	462b      	mov	r3, r5
 801a496:	b99a      	cbnz	r2, 801a4c0 <scalbn+0x38>
 801a498:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801a49c:	4323      	orrs	r3, r4
 801a49e:	d036      	beq.n	801a50e <scalbn+0x86>
 801a4a0:	4b39      	ldr	r3, [pc, #228]	; (801a588 <scalbn+0x100>)
 801a4a2:	4629      	mov	r1, r5
 801a4a4:	ee10 0a10 	vmov	r0, s0
 801a4a8:	2200      	movs	r2, #0
 801a4aa:	f7e6 f8b5 	bl	8000618 <__aeabi_dmul>
 801a4ae:	4b37      	ldr	r3, [pc, #220]	; (801a58c <scalbn+0x104>)
 801a4b0:	429e      	cmp	r6, r3
 801a4b2:	4604      	mov	r4, r0
 801a4b4:	460d      	mov	r5, r1
 801a4b6:	da10      	bge.n	801a4da <scalbn+0x52>
 801a4b8:	a32b      	add	r3, pc, #172	; (adr r3, 801a568 <scalbn+0xe0>)
 801a4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a4be:	e03a      	b.n	801a536 <scalbn+0xae>
 801a4c0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801a4c4:	428a      	cmp	r2, r1
 801a4c6:	d10c      	bne.n	801a4e2 <scalbn+0x5a>
 801a4c8:	ee10 2a10 	vmov	r2, s0
 801a4cc:	4620      	mov	r0, r4
 801a4ce:	4629      	mov	r1, r5
 801a4d0:	f7e5 feec 	bl	80002ac <__adddf3>
 801a4d4:	4604      	mov	r4, r0
 801a4d6:	460d      	mov	r5, r1
 801a4d8:	e019      	b.n	801a50e <scalbn+0x86>
 801a4da:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801a4de:	460b      	mov	r3, r1
 801a4e0:	3a36      	subs	r2, #54	; 0x36
 801a4e2:	4432      	add	r2, r6
 801a4e4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801a4e8:	428a      	cmp	r2, r1
 801a4ea:	dd08      	ble.n	801a4fe <scalbn+0x76>
 801a4ec:	2d00      	cmp	r5, #0
 801a4ee:	a120      	add	r1, pc, #128	; (adr r1, 801a570 <scalbn+0xe8>)
 801a4f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a4f4:	da1c      	bge.n	801a530 <scalbn+0xa8>
 801a4f6:	a120      	add	r1, pc, #128	; (adr r1, 801a578 <scalbn+0xf0>)
 801a4f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a4fc:	e018      	b.n	801a530 <scalbn+0xa8>
 801a4fe:	2a00      	cmp	r2, #0
 801a500:	dd08      	ble.n	801a514 <scalbn+0x8c>
 801a502:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801a506:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801a50a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801a50e:	ec45 4b10 	vmov	d0, r4, r5
 801a512:	bd70      	pop	{r4, r5, r6, pc}
 801a514:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801a518:	da19      	bge.n	801a54e <scalbn+0xc6>
 801a51a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801a51e:	429e      	cmp	r6, r3
 801a520:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801a524:	dd0a      	ble.n	801a53c <scalbn+0xb4>
 801a526:	a112      	add	r1, pc, #72	; (adr r1, 801a570 <scalbn+0xe8>)
 801a528:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a52c:	2b00      	cmp	r3, #0
 801a52e:	d1e2      	bne.n	801a4f6 <scalbn+0x6e>
 801a530:	a30f      	add	r3, pc, #60	; (adr r3, 801a570 <scalbn+0xe8>)
 801a532:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a536:	f7e6 f86f 	bl	8000618 <__aeabi_dmul>
 801a53a:	e7cb      	b.n	801a4d4 <scalbn+0x4c>
 801a53c:	a10a      	add	r1, pc, #40	; (adr r1, 801a568 <scalbn+0xe0>)
 801a53e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a542:	2b00      	cmp	r3, #0
 801a544:	d0b8      	beq.n	801a4b8 <scalbn+0x30>
 801a546:	a10e      	add	r1, pc, #56	; (adr r1, 801a580 <scalbn+0xf8>)
 801a548:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a54c:	e7b4      	b.n	801a4b8 <scalbn+0x30>
 801a54e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801a552:	3236      	adds	r2, #54	; 0x36
 801a554:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801a558:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801a55c:	4620      	mov	r0, r4
 801a55e:	4b0c      	ldr	r3, [pc, #48]	; (801a590 <scalbn+0x108>)
 801a560:	2200      	movs	r2, #0
 801a562:	e7e8      	b.n	801a536 <scalbn+0xae>
 801a564:	f3af 8000 	nop.w
 801a568:	c2f8f359 	.word	0xc2f8f359
 801a56c:	01a56e1f 	.word	0x01a56e1f
 801a570:	8800759c 	.word	0x8800759c
 801a574:	7e37e43c 	.word	0x7e37e43c
 801a578:	8800759c 	.word	0x8800759c
 801a57c:	fe37e43c 	.word	0xfe37e43c
 801a580:	c2f8f359 	.word	0xc2f8f359
 801a584:	81a56e1f 	.word	0x81a56e1f
 801a588:	43500000 	.word	0x43500000
 801a58c:	ffff3cb0 	.word	0xffff3cb0
 801a590:	3c900000 	.word	0x3c900000

0801a594 <abort>:
 801a594:	b508      	push	{r3, lr}
 801a596:	2006      	movs	r0, #6
 801a598:	f001 f9ba 	bl	801b910 <raise>
 801a59c:	2001      	movs	r0, #1
 801a59e:	f7e8 fe17 	bl	80031d0 <_exit>
	...

0801a5a4 <__errno>:
 801a5a4:	4b01      	ldr	r3, [pc, #4]	; (801a5ac <__errno+0x8>)
 801a5a6:	6818      	ldr	r0, [r3, #0]
 801a5a8:	4770      	bx	lr
 801a5aa:	bf00      	nop
 801a5ac:	200001f8 	.word	0x200001f8

0801a5b0 <std>:
 801a5b0:	2300      	movs	r3, #0
 801a5b2:	b510      	push	{r4, lr}
 801a5b4:	4604      	mov	r4, r0
 801a5b6:	e9c0 3300 	strd	r3, r3, [r0]
 801a5ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a5be:	6083      	str	r3, [r0, #8]
 801a5c0:	8181      	strh	r1, [r0, #12]
 801a5c2:	6643      	str	r3, [r0, #100]	; 0x64
 801a5c4:	81c2      	strh	r2, [r0, #14]
 801a5c6:	6183      	str	r3, [r0, #24]
 801a5c8:	4619      	mov	r1, r3
 801a5ca:	2208      	movs	r2, #8
 801a5cc:	305c      	adds	r0, #92	; 0x5c
 801a5ce:	f000 f93d 	bl	801a84c <memset>
 801a5d2:	4b05      	ldr	r3, [pc, #20]	; (801a5e8 <std+0x38>)
 801a5d4:	6263      	str	r3, [r4, #36]	; 0x24
 801a5d6:	4b05      	ldr	r3, [pc, #20]	; (801a5ec <std+0x3c>)
 801a5d8:	62a3      	str	r3, [r4, #40]	; 0x28
 801a5da:	4b05      	ldr	r3, [pc, #20]	; (801a5f0 <std+0x40>)
 801a5dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a5de:	4b05      	ldr	r3, [pc, #20]	; (801a5f4 <std+0x44>)
 801a5e0:	6224      	str	r4, [r4, #32]
 801a5e2:	6323      	str	r3, [r4, #48]	; 0x30
 801a5e4:	bd10      	pop	{r4, pc}
 801a5e6:	bf00      	nop
 801a5e8:	0801b9e1 	.word	0x0801b9e1
 801a5ec:	0801ba07 	.word	0x0801ba07
 801a5f0:	0801ba3f 	.word	0x0801ba3f
 801a5f4:	0801ba63 	.word	0x0801ba63

0801a5f8 <_cleanup_r>:
 801a5f8:	4901      	ldr	r1, [pc, #4]	; (801a600 <_cleanup_r+0x8>)
 801a5fa:	f000 b8af 	b.w	801a75c <_fwalk_reent>
 801a5fe:	bf00      	nop
 801a600:	0801d99d 	.word	0x0801d99d

0801a604 <__sfmoreglue>:
 801a604:	b570      	push	{r4, r5, r6, lr}
 801a606:	1e4a      	subs	r2, r1, #1
 801a608:	2568      	movs	r5, #104	; 0x68
 801a60a:	4355      	muls	r5, r2
 801a60c:	460e      	mov	r6, r1
 801a60e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a612:	f000 f973 	bl	801a8fc <_malloc_r>
 801a616:	4604      	mov	r4, r0
 801a618:	b140      	cbz	r0, 801a62c <__sfmoreglue+0x28>
 801a61a:	2100      	movs	r1, #0
 801a61c:	e9c0 1600 	strd	r1, r6, [r0]
 801a620:	300c      	adds	r0, #12
 801a622:	60a0      	str	r0, [r4, #8]
 801a624:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a628:	f000 f910 	bl	801a84c <memset>
 801a62c:	4620      	mov	r0, r4
 801a62e:	bd70      	pop	{r4, r5, r6, pc}

0801a630 <__sfp_lock_acquire>:
 801a630:	4801      	ldr	r0, [pc, #4]	; (801a638 <__sfp_lock_acquire+0x8>)
 801a632:	f000 b8d8 	b.w	801a7e6 <__retarget_lock_acquire_recursive>
 801a636:	bf00      	nop
 801a638:	20008fb0 	.word	0x20008fb0

0801a63c <__sfp_lock_release>:
 801a63c:	4801      	ldr	r0, [pc, #4]	; (801a644 <__sfp_lock_release+0x8>)
 801a63e:	f000 b8d3 	b.w	801a7e8 <__retarget_lock_release_recursive>
 801a642:	bf00      	nop
 801a644:	20008fb0 	.word	0x20008fb0

0801a648 <__sinit_lock_acquire>:
 801a648:	4801      	ldr	r0, [pc, #4]	; (801a650 <__sinit_lock_acquire+0x8>)
 801a64a:	f000 b8cc 	b.w	801a7e6 <__retarget_lock_acquire_recursive>
 801a64e:	bf00      	nop
 801a650:	20008fab 	.word	0x20008fab

0801a654 <__sinit_lock_release>:
 801a654:	4801      	ldr	r0, [pc, #4]	; (801a65c <__sinit_lock_release+0x8>)
 801a656:	f000 b8c7 	b.w	801a7e8 <__retarget_lock_release_recursive>
 801a65a:	bf00      	nop
 801a65c:	20008fab 	.word	0x20008fab

0801a660 <__sinit>:
 801a660:	b510      	push	{r4, lr}
 801a662:	4604      	mov	r4, r0
 801a664:	f7ff fff0 	bl	801a648 <__sinit_lock_acquire>
 801a668:	69a3      	ldr	r3, [r4, #24]
 801a66a:	b11b      	cbz	r3, 801a674 <__sinit+0x14>
 801a66c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a670:	f7ff bff0 	b.w	801a654 <__sinit_lock_release>
 801a674:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a678:	6523      	str	r3, [r4, #80]	; 0x50
 801a67a:	4b13      	ldr	r3, [pc, #76]	; (801a6c8 <__sinit+0x68>)
 801a67c:	4a13      	ldr	r2, [pc, #76]	; (801a6cc <__sinit+0x6c>)
 801a67e:	681b      	ldr	r3, [r3, #0]
 801a680:	62a2      	str	r2, [r4, #40]	; 0x28
 801a682:	42a3      	cmp	r3, r4
 801a684:	bf04      	itt	eq
 801a686:	2301      	moveq	r3, #1
 801a688:	61a3      	streq	r3, [r4, #24]
 801a68a:	4620      	mov	r0, r4
 801a68c:	f000 f820 	bl	801a6d0 <__sfp>
 801a690:	6060      	str	r0, [r4, #4]
 801a692:	4620      	mov	r0, r4
 801a694:	f000 f81c 	bl	801a6d0 <__sfp>
 801a698:	60a0      	str	r0, [r4, #8]
 801a69a:	4620      	mov	r0, r4
 801a69c:	f000 f818 	bl	801a6d0 <__sfp>
 801a6a0:	2200      	movs	r2, #0
 801a6a2:	60e0      	str	r0, [r4, #12]
 801a6a4:	2104      	movs	r1, #4
 801a6a6:	6860      	ldr	r0, [r4, #4]
 801a6a8:	f7ff ff82 	bl	801a5b0 <std>
 801a6ac:	68a0      	ldr	r0, [r4, #8]
 801a6ae:	2201      	movs	r2, #1
 801a6b0:	2109      	movs	r1, #9
 801a6b2:	f7ff ff7d 	bl	801a5b0 <std>
 801a6b6:	68e0      	ldr	r0, [r4, #12]
 801a6b8:	2202      	movs	r2, #2
 801a6ba:	2112      	movs	r1, #18
 801a6bc:	f7ff ff78 	bl	801a5b0 <std>
 801a6c0:	2301      	movs	r3, #1
 801a6c2:	61a3      	str	r3, [r4, #24]
 801a6c4:	e7d2      	b.n	801a66c <__sinit+0xc>
 801a6c6:	bf00      	nop
 801a6c8:	080218e4 	.word	0x080218e4
 801a6cc:	0801a5f9 	.word	0x0801a5f9

0801a6d0 <__sfp>:
 801a6d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a6d2:	4607      	mov	r7, r0
 801a6d4:	f7ff ffac 	bl	801a630 <__sfp_lock_acquire>
 801a6d8:	4b1e      	ldr	r3, [pc, #120]	; (801a754 <__sfp+0x84>)
 801a6da:	681e      	ldr	r6, [r3, #0]
 801a6dc:	69b3      	ldr	r3, [r6, #24]
 801a6de:	b913      	cbnz	r3, 801a6e6 <__sfp+0x16>
 801a6e0:	4630      	mov	r0, r6
 801a6e2:	f7ff ffbd 	bl	801a660 <__sinit>
 801a6e6:	3648      	adds	r6, #72	; 0x48
 801a6e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a6ec:	3b01      	subs	r3, #1
 801a6ee:	d503      	bpl.n	801a6f8 <__sfp+0x28>
 801a6f0:	6833      	ldr	r3, [r6, #0]
 801a6f2:	b30b      	cbz	r3, 801a738 <__sfp+0x68>
 801a6f4:	6836      	ldr	r6, [r6, #0]
 801a6f6:	e7f7      	b.n	801a6e8 <__sfp+0x18>
 801a6f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a6fc:	b9d5      	cbnz	r5, 801a734 <__sfp+0x64>
 801a6fe:	4b16      	ldr	r3, [pc, #88]	; (801a758 <__sfp+0x88>)
 801a700:	60e3      	str	r3, [r4, #12]
 801a702:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a706:	6665      	str	r5, [r4, #100]	; 0x64
 801a708:	f000 f86c 	bl	801a7e4 <__retarget_lock_init_recursive>
 801a70c:	f7ff ff96 	bl	801a63c <__sfp_lock_release>
 801a710:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a714:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a718:	6025      	str	r5, [r4, #0]
 801a71a:	61a5      	str	r5, [r4, #24]
 801a71c:	2208      	movs	r2, #8
 801a71e:	4629      	mov	r1, r5
 801a720:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a724:	f000 f892 	bl	801a84c <memset>
 801a728:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a72c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a730:	4620      	mov	r0, r4
 801a732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a734:	3468      	adds	r4, #104	; 0x68
 801a736:	e7d9      	b.n	801a6ec <__sfp+0x1c>
 801a738:	2104      	movs	r1, #4
 801a73a:	4638      	mov	r0, r7
 801a73c:	f7ff ff62 	bl	801a604 <__sfmoreglue>
 801a740:	4604      	mov	r4, r0
 801a742:	6030      	str	r0, [r6, #0]
 801a744:	2800      	cmp	r0, #0
 801a746:	d1d5      	bne.n	801a6f4 <__sfp+0x24>
 801a748:	f7ff ff78 	bl	801a63c <__sfp_lock_release>
 801a74c:	230c      	movs	r3, #12
 801a74e:	603b      	str	r3, [r7, #0]
 801a750:	e7ee      	b.n	801a730 <__sfp+0x60>
 801a752:	bf00      	nop
 801a754:	080218e4 	.word	0x080218e4
 801a758:	ffff0001 	.word	0xffff0001

0801a75c <_fwalk_reent>:
 801a75c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a760:	4606      	mov	r6, r0
 801a762:	4688      	mov	r8, r1
 801a764:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a768:	2700      	movs	r7, #0
 801a76a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a76e:	f1b9 0901 	subs.w	r9, r9, #1
 801a772:	d505      	bpl.n	801a780 <_fwalk_reent+0x24>
 801a774:	6824      	ldr	r4, [r4, #0]
 801a776:	2c00      	cmp	r4, #0
 801a778:	d1f7      	bne.n	801a76a <_fwalk_reent+0xe>
 801a77a:	4638      	mov	r0, r7
 801a77c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a780:	89ab      	ldrh	r3, [r5, #12]
 801a782:	2b01      	cmp	r3, #1
 801a784:	d907      	bls.n	801a796 <_fwalk_reent+0x3a>
 801a786:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a78a:	3301      	adds	r3, #1
 801a78c:	d003      	beq.n	801a796 <_fwalk_reent+0x3a>
 801a78e:	4629      	mov	r1, r5
 801a790:	4630      	mov	r0, r6
 801a792:	47c0      	blx	r8
 801a794:	4307      	orrs	r7, r0
 801a796:	3568      	adds	r5, #104	; 0x68
 801a798:	e7e9      	b.n	801a76e <_fwalk_reent+0x12>
	...

0801a79c <__libc_init_array>:
 801a79c:	b570      	push	{r4, r5, r6, lr}
 801a79e:	4d0d      	ldr	r5, [pc, #52]	; (801a7d4 <__libc_init_array+0x38>)
 801a7a0:	4c0d      	ldr	r4, [pc, #52]	; (801a7d8 <__libc_init_array+0x3c>)
 801a7a2:	1b64      	subs	r4, r4, r5
 801a7a4:	10a4      	asrs	r4, r4, #2
 801a7a6:	2600      	movs	r6, #0
 801a7a8:	42a6      	cmp	r6, r4
 801a7aa:	d109      	bne.n	801a7c0 <__libc_init_array+0x24>
 801a7ac:	4d0b      	ldr	r5, [pc, #44]	; (801a7dc <__libc_init_array+0x40>)
 801a7ae:	4c0c      	ldr	r4, [pc, #48]	; (801a7e0 <__libc_init_array+0x44>)
 801a7b0:	f005 f8cc 	bl	801f94c <_init>
 801a7b4:	1b64      	subs	r4, r4, r5
 801a7b6:	10a4      	asrs	r4, r4, #2
 801a7b8:	2600      	movs	r6, #0
 801a7ba:	42a6      	cmp	r6, r4
 801a7bc:	d105      	bne.n	801a7ca <__libc_init_array+0x2e>
 801a7be:	bd70      	pop	{r4, r5, r6, pc}
 801a7c0:	f855 3b04 	ldr.w	r3, [r5], #4
 801a7c4:	4798      	blx	r3
 801a7c6:	3601      	adds	r6, #1
 801a7c8:	e7ee      	b.n	801a7a8 <__libc_init_array+0xc>
 801a7ca:	f855 3b04 	ldr.w	r3, [r5], #4
 801a7ce:	4798      	blx	r3
 801a7d0:	3601      	adds	r6, #1
 801a7d2:	e7f2      	b.n	801a7ba <__libc_init_array+0x1e>
 801a7d4:	08021c50 	.word	0x08021c50
 801a7d8:	08021c50 	.word	0x08021c50
 801a7dc:	08021c50 	.word	0x08021c50
 801a7e0:	08021c58 	.word	0x08021c58

0801a7e4 <__retarget_lock_init_recursive>:
 801a7e4:	4770      	bx	lr

0801a7e6 <__retarget_lock_acquire_recursive>:
 801a7e6:	4770      	bx	lr

0801a7e8 <__retarget_lock_release_recursive>:
 801a7e8:	4770      	bx	lr
	...

0801a7ec <malloc>:
 801a7ec:	4b02      	ldr	r3, [pc, #8]	; (801a7f8 <malloc+0xc>)
 801a7ee:	4601      	mov	r1, r0
 801a7f0:	6818      	ldr	r0, [r3, #0]
 801a7f2:	f000 b883 	b.w	801a8fc <_malloc_r>
 801a7f6:	bf00      	nop
 801a7f8:	200001f8 	.word	0x200001f8

0801a7fc <memcpy>:
 801a7fc:	440a      	add	r2, r1
 801a7fe:	4291      	cmp	r1, r2
 801a800:	f100 33ff 	add.w	r3, r0, #4294967295
 801a804:	d100      	bne.n	801a808 <memcpy+0xc>
 801a806:	4770      	bx	lr
 801a808:	b510      	push	{r4, lr}
 801a80a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a80e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a812:	4291      	cmp	r1, r2
 801a814:	d1f9      	bne.n	801a80a <memcpy+0xe>
 801a816:	bd10      	pop	{r4, pc}

0801a818 <memmove>:
 801a818:	4288      	cmp	r0, r1
 801a81a:	b510      	push	{r4, lr}
 801a81c:	eb01 0402 	add.w	r4, r1, r2
 801a820:	d902      	bls.n	801a828 <memmove+0x10>
 801a822:	4284      	cmp	r4, r0
 801a824:	4623      	mov	r3, r4
 801a826:	d807      	bhi.n	801a838 <memmove+0x20>
 801a828:	1e43      	subs	r3, r0, #1
 801a82a:	42a1      	cmp	r1, r4
 801a82c:	d008      	beq.n	801a840 <memmove+0x28>
 801a82e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a832:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a836:	e7f8      	b.n	801a82a <memmove+0x12>
 801a838:	4402      	add	r2, r0
 801a83a:	4601      	mov	r1, r0
 801a83c:	428a      	cmp	r2, r1
 801a83e:	d100      	bne.n	801a842 <memmove+0x2a>
 801a840:	bd10      	pop	{r4, pc}
 801a842:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a846:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a84a:	e7f7      	b.n	801a83c <memmove+0x24>

0801a84c <memset>:
 801a84c:	4402      	add	r2, r0
 801a84e:	4603      	mov	r3, r0
 801a850:	4293      	cmp	r3, r2
 801a852:	d100      	bne.n	801a856 <memset+0xa>
 801a854:	4770      	bx	lr
 801a856:	f803 1b01 	strb.w	r1, [r3], #1
 801a85a:	e7f9      	b.n	801a850 <memset+0x4>

0801a85c <_free_r>:
 801a85c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a85e:	2900      	cmp	r1, #0
 801a860:	d048      	beq.n	801a8f4 <_free_r+0x98>
 801a862:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a866:	9001      	str	r0, [sp, #4]
 801a868:	2b00      	cmp	r3, #0
 801a86a:	f1a1 0404 	sub.w	r4, r1, #4
 801a86e:	bfb8      	it	lt
 801a870:	18e4      	addlt	r4, r4, r3
 801a872:	f003 fcdd 	bl	801e230 <__malloc_lock>
 801a876:	4a20      	ldr	r2, [pc, #128]	; (801a8f8 <_free_r+0x9c>)
 801a878:	9801      	ldr	r0, [sp, #4]
 801a87a:	6813      	ldr	r3, [r2, #0]
 801a87c:	4615      	mov	r5, r2
 801a87e:	b933      	cbnz	r3, 801a88e <_free_r+0x32>
 801a880:	6063      	str	r3, [r4, #4]
 801a882:	6014      	str	r4, [r2, #0]
 801a884:	b003      	add	sp, #12
 801a886:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801a88a:	f003 bcd7 	b.w	801e23c <__malloc_unlock>
 801a88e:	42a3      	cmp	r3, r4
 801a890:	d90b      	bls.n	801a8aa <_free_r+0x4e>
 801a892:	6821      	ldr	r1, [r4, #0]
 801a894:	1862      	adds	r2, r4, r1
 801a896:	4293      	cmp	r3, r2
 801a898:	bf04      	itt	eq
 801a89a:	681a      	ldreq	r2, [r3, #0]
 801a89c:	685b      	ldreq	r3, [r3, #4]
 801a89e:	6063      	str	r3, [r4, #4]
 801a8a0:	bf04      	itt	eq
 801a8a2:	1852      	addeq	r2, r2, r1
 801a8a4:	6022      	streq	r2, [r4, #0]
 801a8a6:	602c      	str	r4, [r5, #0]
 801a8a8:	e7ec      	b.n	801a884 <_free_r+0x28>
 801a8aa:	461a      	mov	r2, r3
 801a8ac:	685b      	ldr	r3, [r3, #4]
 801a8ae:	b10b      	cbz	r3, 801a8b4 <_free_r+0x58>
 801a8b0:	42a3      	cmp	r3, r4
 801a8b2:	d9fa      	bls.n	801a8aa <_free_r+0x4e>
 801a8b4:	6811      	ldr	r1, [r2, #0]
 801a8b6:	1855      	adds	r5, r2, r1
 801a8b8:	42a5      	cmp	r5, r4
 801a8ba:	d10b      	bne.n	801a8d4 <_free_r+0x78>
 801a8bc:	6824      	ldr	r4, [r4, #0]
 801a8be:	4421      	add	r1, r4
 801a8c0:	1854      	adds	r4, r2, r1
 801a8c2:	42a3      	cmp	r3, r4
 801a8c4:	6011      	str	r1, [r2, #0]
 801a8c6:	d1dd      	bne.n	801a884 <_free_r+0x28>
 801a8c8:	681c      	ldr	r4, [r3, #0]
 801a8ca:	685b      	ldr	r3, [r3, #4]
 801a8cc:	6053      	str	r3, [r2, #4]
 801a8ce:	4421      	add	r1, r4
 801a8d0:	6011      	str	r1, [r2, #0]
 801a8d2:	e7d7      	b.n	801a884 <_free_r+0x28>
 801a8d4:	d902      	bls.n	801a8dc <_free_r+0x80>
 801a8d6:	230c      	movs	r3, #12
 801a8d8:	6003      	str	r3, [r0, #0]
 801a8da:	e7d3      	b.n	801a884 <_free_r+0x28>
 801a8dc:	6825      	ldr	r5, [r4, #0]
 801a8de:	1961      	adds	r1, r4, r5
 801a8e0:	428b      	cmp	r3, r1
 801a8e2:	bf04      	itt	eq
 801a8e4:	6819      	ldreq	r1, [r3, #0]
 801a8e6:	685b      	ldreq	r3, [r3, #4]
 801a8e8:	6063      	str	r3, [r4, #4]
 801a8ea:	bf04      	itt	eq
 801a8ec:	1949      	addeq	r1, r1, r5
 801a8ee:	6021      	streq	r1, [r4, #0]
 801a8f0:	6054      	str	r4, [r2, #4]
 801a8f2:	e7c7      	b.n	801a884 <_free_r+0x28>
 801a8f4:	b003      	add	sp, #12
 801a8f6:	bd30      	pop	{r4, r5, pc}
 801a8f8:	20005ebc 	.word	0x20005ebc

0801a8fc <_malloc_r>:
 801a8fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a8fe:	1ccd      	adds	r5, r1, #3
 801a900:	f025 0503 	bic.w	r5, r5, #3
 801a904:	3508      	adds	r5, #8
 801a906:	2d0c      	cmp	r5, #12
 801a908:	bf38      	it	cc
 801a90a:	250c      	movcc	r5, #12
 801a90c:	2d00      	cmp	r5, #0
 801a90e:	4606      	mov	r6, r0
 801a910:	db01      	blt.n	801a916 <_malloc_r+0x1a>
 801a912:	42a9      	cmp	r1, r5
 801a914:	d903      	bls.n	801a91e <_malloc_r+0x22>
 801a916:	230c      	movs	r3, #12
 801a918:	6033      	str	r3, [r6, #0]
 801a91a:	2000      	movs	r0, #0
 801a91c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a91e:	f003 fc87 	bl	801e230 <__malloc_lock>
 801a922:	4921      	ldr	r1, [pc, #132]	; (801a9a8 <_malloc_r+0xac>)
 801a924:	680a      	ldr	r2, [r1, #0]
 801a926:	4614      	mov	r4, r2
 801a928:	b99c      	cbnz	r4, 801a952 <_malloc_r+0x56>
 801a92a:	4f20      	ldr	r7, [pc, #128]	; (801a9ac <_malloc_r+0xb0>)
 801a92c:	683b      	ldr	r3, [r7, #0]
 801a92e:	b923      	cbnz	r3, 801a93a <_malloc_r+0x3e>
 801a930:	4621      	mov	r1, r4
 801a932:	4630      	mov	r0, r6
 801a934:	f000 ffae 	bl	801b894 <_sbrk_r>
 801a938:	6038      	str	r0, [r7, #0]
 801a93a:	4629      	mov	r1, r5
 801a93c:	4630      	mov	r0, r6
 801a93e:	f000 ffa9 	bl	801b894 <_sbrk_r>
 801a942:	1c43      	adds	r3, r0, #1
 801a944:	d123      	bne.n	801a98e <_malloc_r+0x92>
 801a946:	230c      	movs	r3, #12
 801a948:	6033      	str	r3, [r6, #0]
 801a94a:	4630      	mov	r0, r6
 801a94c:	f003 fc76 	bl	801e23c <__malloc_unlock>
 801a950:	e7e3      	b.n	801a91a <_malloc_r+0x1e>
 801a952:	6823      	ldr	r3, [r4, #0]
 801a954:	1b5b      	subs	r3, r3, r5
 801a956:	d417      	bmi.n	801a988 <_malloc_r+0x8c>
 801a958:	2b0b      	cmp	r3, #11
 801a95a:	d903      	bls.n	801a964 <_malloc_r+0x68>
 801a95c:	6023      	str	r3, [r4, #0]
 801a95e:	441c      	add	r4, r3
 801a960:	6025      	str	r5, [r4, #0]
 801a962:	e004      	b.n	801a96e <_malloc_r+0x72>
 801a964:	6863      	ldr	r3, [r4, #4]
 801a966:	42a2      	cmp	r2, r4
 801a968:	bf0c      	ite	eq
 801a96a:	600b      	streq	r3, [r1, #0]
 801a96c:	6053      	strne	r3, [r2, #4]
 801a96e:	4630      	mov	r0, r6
 801a970:	f003 fc64 	bl	801e23c <__malloc_unlock>
 801a974:	f104 000b 	add.w	r0, r4, #11
 801a978:	1d23      	adds	r3, r4, #4
 801a97a:	f020 0007 	bic.w	r0, r0, #7
 801a97e:	1ac2      	subs	r2, r0, r3
 801a980:	d0cc      	beq.n	801a91c <_malloc_r+0x20>
 801a982:	1a1b      	subs	r3, r3, r0
 801a984:	50a3      	str	r3, [r4, r2]
 801a986:	e7c9      	b.n	801a91c <_malloc_r+0x20>
 801a988:	4622      	mov	r2, r4
 801a98a:	6864      	ldr	r4, [r4, #4]
 801a98c:	e7cc      	b.n	801a928 <_malloc_r+0x2c>
 801a98e:	1cc4      	adds	r4, r0, #3
 801a990:	f024 0403 	bic.w	r4, r4, #3
 801a994:	42a0      	cmp	r0, r4
 801a996:	d0e3      	beq.n	801a960 <_malloc_r+0x64>
 801a998:	1a21      	subs	r1, r4, r0
 801a99a:	4630      	mov	r0, r6
 801a99c:	f000 ff7a 	bl	801b894 <_sbrk_r>
 801a9a0:	3001      	adds	r0, #1
 801a9a2:	d1dd      	bne.n	801a960 <_malloc_r+0x64>
 801a9a4:	e7cf      	b.n	801a946 <_malloc_r+0x4a>
 801a9a6:	bf00      	nop
 801a9a8:	20005ebc 	.word	0x20005ebc
 801a9ac:	20005ec0 	.word	0x20005ec0

0801a9b0 <__cvt>:
 801a9b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a9b4:	ec55 4b10 	vmov	r4, r5, d0
 801a9b8:	2d00      	cmp	r5, #0
 801a9ba:	460e      	mov	r6, r1
 801a9bc:	4619      	mov	r1, r3
 801a9be:	462b      	mov	r3, r5
 801a9c0:	bfbb      	ittet	lt
 801a9c2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801a9c6:	461d      	movlt	r5, r3
 801a9c8:	2300      	movge	r3, #0
 801a9ca:	232d      	movlt	r3, #45	; 0x2d
 801a9cc:	700b      	strb	r3, [r1, #0]
 801a9ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a9d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801a9d4:	4691      	mov	r9, r2
 801a9d6:	f023 0820 	bic.w	r8, r3, #32
 801a9da:	bfbc      	itt	lt
 801a9dc:	4622      	movlt	r2, r4
 801a9de:	4614      	movlt	r4, r2
 801a9e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801a9e4:	d005      	beq.n	801a9f2 <__cvt+0x42>
 801a9e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801a9ea:	d100      	bne.n	801a9ee <__cvt+0x3e>
 801a9ec:	3601      	adds	r6, #1
 801a9ee:	2102      	movs	r1, #2
 801a9f0:	e000      	b.n	801a9f4 <__cvt+0x44>
 801a9f2:	2103      	movs	r1, #3
 801a9f4:	ab03      	add	r3, sp, #12
 801a9f6:	9301      	str	r3, [sp, #4]
 801a9f8:	ab02      	add	r3, sp, #8
 801a9fa:	9300      	str	r3, [sp, #0]
 801a9fc:	ec45 4b10 	vmov	d0, r4, r5
 801aa00:	4653      	mov	r3, sl
 801aa02:	4632      	mov	r2, r6
 801aa04:	f002 f958 	bl	801ccb8 <_dtoa_r>
 801aa08:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801aa0c:	4607      	mov	r7, r0
 801aa0e:	d102      	bne.n	801aa16 <__cvt+0x66>
 801aa10:	f019 0f01 	tst.w	r9, #1
 801aa14:	d022      	beq.n	801aa5c <__cvt+0xac>
 801aa16:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801aa1a:	eb07 0906 	add.w	r9, r7, r6
 801aa1e:	d110      	bne.n	801aa42 <__cvt+0x92>
 801aa20:	783b      	ldrb	r3, [r7, #0]
 801aa22:	2b30      	cmp	r3, #48	; 0x30
 801aa24:	d10a      	bne.n	801aa3c <__cvt+0x8c>
 801aa26:	2200      	movs	r2, #0
 801aa28:	2300      	movs	r3, #0
 801aa2a:	4620      	mov	r0, r4
 801aa2c:	4629      	mov	r1, r5
 801aa2e:	f7e6 f85b 	bl	8000ae8 <__aeabi_dcmpeq>
 801aa32:	b918      	cbnz	r0, 801aa3c <__cvt+0x8c>
 801aa34:	f1c6 0601 	rsb	r6, r6, #1
 801aa38:	f8ca 6000 	str.w	r6, [sl]
 801aa3c:	f8da 3000 	ldr.w	r3, [sl]
 801aa40:	4499      	add	r9, r3
 801aa42:	2200      	movs	r2, #0
 801aa44:	2300      	movs	r3, #0
 801aa46:	4620      	mov	r0, r4
 801aa48:	4629      	mov	r1, r5
 801aa4a:	f7e6 f84d 	bl	8000ae8 <__aeabi_dcmpeq>
 801aa4e:	b108      	cbz	r0, 801aa54 <__cvt+0xa4>
 801aa50:	f8cd 900c 	str.w	r9, [sp, #12]
 801aa54:	2230      	movs	r2, #48	; 0x30
 801aa56:	9b03      	ldr	r3, [sp, #12]
 801aa58:	454b      	cmp	r3, r9
 801aa5a:	d307      	bcc.n	801aa6c <__cvt+0xbc>
 801aa5c:	9b03      	ldr	r3, [sp, #12]
 801aa5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801aa60:	1bdb      	subs	r3, r3, r7
 801aa62:	4638      	mov	r0, r7
 801aa64:	6013      	str	r3, [r2, #0]
 801aa66:	b004      	add	sp, #16
 801aa68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801aa6c:	1c59      	adds	r1, r3, #1
 801aa6e:	9103      	str	r1, [sp, #12]
 801aa70:	701a      	strb	r2, [r3, #0]
 801aa72:	e7f0      	b.n	801aa56 <__cvt+0xa6>

0801aa74 <__exponent>:
 801aa74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801aa76:	4603      	mov	r3, r0
 801aa78:	2900      	cmp	r1, #0
 801aa7a:	bfb8      	it	lt
 801aa7c:	4249      	neglt	r1, r1
 801aa7e:	f803 2b02 	strb.w	r2, [r3], #2
 801aa82:	bfb4      	ite	lt
 801aa84:	222d      	movlt	r2, #45	; 0x2d
 801aa86:	222b      	movge	r2, #43	; 0x2b
 801aa88:	2909      	cmp	r1, #9
 801aa8a:	7042      	strb	r2, [r0, #1]
 801aa8c:	dd2a      	ble.n	801aae4 <__exponent+0x70>
 801aa8e:	f10d 0407 	add.w	r4, sp, #7
 801aa92:	46a4      	mov	ip, r4
 801aa94:	270a      	movs	r7, #10
 801aa96:	46a6      	mov	lr, r4
 801aa98:	460a      	mov	r2, r1
 801aa9a:	fb91 f6f7 	sdiv	r6, r1, r7
 801aa9e:	fb07 1516 	mls	r5, r7, r6, r1
 801aaa2:	3530      	adds	r5, #48	; 0x30
 801aaa4:	2a63      	cmp	r2, #99	; 0x63
 801aaa6:	f104 34ff 	add.w	r4, r4, #4294967295
 801aaaa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801aaae:	4631      	mov	r1, r6
 801aab0:	dcf1      	bgt.n	801aa96 <__exponent+0x22>
 801aab2:	3130      	adds	r1, #48	; 0x30
 801aab4:	f1ae 0502 	sub.w	r5, lr, #2
 801aab8:	f804 1c01 	strb.w	r1, [r4, #-1]
 801aabc:	1c44      	adds	r4, r0, #1
 801aabe:	4629      	mov	r1, r5
 801aac0:	4561      	cmp	r1, ip
 801aac2:	d30a      	bcc.n	801aada <__exponent+0x66>
 801aac4:	f10d 0209 	add.w	r2, sp, #9
 801aac8:	eba2 020e 	sub.w	r2, r2, lr
 801aacc:	4565      	cmp	r5, ip
 801aace:	bf88      	it	hi
 801aad0:	2200      	movhi	r2, #0
 801aad2:	4413      	add	r3, r2
 801aad4:	1a18      	subs	r0, r3, r0
 801aad6:	b003      	add	sp, #12
 801aad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801aada:	f811 2b01 	ldrb.w	r2, [r1], #1
 801aade:	f804 2f01 	strb.w	r2, [r4, #1]!
 801aae2:	e7ed      	b.n	801aac0 <__exponent+0x4c>
 801aae4:	2330      	movs	r3, #48	; 0x30
 801aae6:	3130      	adds	r1, #48	; 0x30
 801aae8:	7083      	strb	r3, [r0, #2]
 801aaea:	70c1      	strb	r1, [r0, #3]
 801aaec:	1d03      	adds	r3, r0, #4
 801aaee:	e7f1      	b.n	801aad4 <__exponent+0x60>

0801aaf0 <_printf_float>:
 801aaf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aaf4:	ed2d 8b02 	vpush	{d8}
 801aaf8:	b08d      	sub	sp, #52	; 0x34
 801aafa:	460c      	mov	r4, r1
 801aafc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801ab00:	4616      	mov	r6, r2
 801ab02:	461f      	mov	r7, r3
 801ab04:	4605      	mov	r5, r0
 801ab06:	f003 fb07 	bl	801e118 <_localeconv_r>
 801ab0a:	f8d0 a000 	ldr.w	sl, [r0]
 801ab0e:	4650      	mov	r0, sl
 801ab10:	f7e5 fb6e 	bl	80001f0 <strlen>
 801ab14:	2300      	movs	r3, #0
 801ab16:	930a      	str	r3, [sp, #40]	; 0x28
 801ab18:	6823      	ldr	r3, [r4, #0]
 801ab1a:	9305      	str	r3, [sp, #20]
 801ab1c:	f8d8 3000 	ldr.w	r3, [r8]
 801ab20:	f894 b018 	ldrb.w	fp, [r4, #24]
 801ab24:	3307      	adds	r3, #7
 801ab26:	f023 0307 	bic.w	r3, r3, #7
 801ab2a:	f103 0208 	add.w	r2, r3, #8
 801ab2e:	f8c8 2000 	str.w	r2, [r8]
 801ab32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ab36:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801ab3a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801ab3e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801ab42:	9307      	str	r3, [sp, #28]
 801ab44:	f8cd 8018 	str.w	r8, [sp, #24]
 801ab48:	ee08 0a10 	vmov	s16, r0
 801ab4c:	4b9f      	ldr	r3, [pc, #636]	; (801adcc <_printf_float+0x2dc>)
 801ab4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ab52:	f04f 32ff 	mov.w	r2, #4294967295
 801ab56:	f7e5 fff9 	bl	8000b4c <__aeabi_dcmpun>
 801ab5a:	bb88      	cbnz	r0, 801abc0 <_printf_float+0xd0>
 801ab5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801ab60:	4b9a      	ldr	r3, [pc, #616]	; (801adcc <_printf_float+0x2dc>)
 801ab62:	f04f 32ff 	mov.w	r2, #4294967295
 801ab66:	f7e5 ffd3 	bl	8000b10 <__aeabi_dcmple>
 801ab6a:	bb48      	cbnz	r0, 801abc0 <_printf_float+0xd0>
 801ab6c:	2200      	movs	r2, #0
 801ab6e:	2300      	movs	r3, #0
 801ab70:	4640      	mov	r0, r8
 801ab72:	4649      	mov	r1, r9
 801ab74:	f7e5 ffc2 	bl	8000afc <__aeabi_dcmplt>
 801ab78:	b110      	cbz	r0, 801ab80 <_printf_float+0x90>
 801ab7a:	232d      	movs	r3, #45	; 0x2d
 801ab7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801ab80:	4b93      	ldr	r3, [pc, #588]	; (801add0 <_printf_float+0x2e0>)
 801ab82:	4894      	ldr	r0, [pc, #592]	; (801add4 <_printf_float+0x2e4>)
 801ab84:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801ab88:	bf94      	ite	ls
 801ab8a:	4698      	movls	r8, r3
 801ab8c:	4680      	movhi	r8, r0
 801ab8e:	2303      	movs	r3, #3
 801ab90:	6123      	str	r3, [r4, #16]
 801ab92:	9b05      	ldr	r3, [sp, #20]
 801ab94:	f023 0204 	bic.w	r2, r3, #4
 801ab98:	6022      	str	r2, [r4, #0]
 801ab9a:	f04f 0900 	mov.w	r9, #0
 801ab9e:	9700      	str	r7, [sp, #0]
 801aba0:	4633      	mov	r3, r6
 801aba2:	aa0b      	add	r2, sp, #44	; 0x2c
 801aba4:	4621      	mov	r1, r4
 801aba6:	4628      	mov	r0, r5
 801aba8:	f000 f9d8 	bl	801af5c <_printf_common>
 801abac:	3001      	adds	r0, #1
 801abae:	f040 8090 	bne.w	801acd2 <_printf_float+0x1e2>
 801abb2:	f04f 30ff 	mov.w	r0, #4294967295
 801abb6:	b00d      	add	sp, #52	; 0x34
 801abb8:	ecbd 8b02 	vpop	{d8}
 801abbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801abc0:	4642      	mov	r2, r8
 801abc2:	464b      	mov	r3, r9
 801abc4:	4640      	mov	r0, r8
 801abc6:	4649      	mov	r1, r9
 801abc8:	f7e5 ffc0 	bl	8000b4c <__aeabi_dcmpun>
 801abcc:	b140      	cbz	r0, 801abe0 <_printf_float+0xf0>
 801abce:	464b      	mov	r3, r9
 801abd0:	2b00      	cmp	r3, #0
 801abd2:	bfbc      	itt	lt
 801abd4:	232d      	movlt	r3, #45	; 0x2d
 801abd6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801abda:	487f      	ldr	r0, [pc, #508]	; (801add8 <_printf_float+0x2e8>)
 801abdc:	4b7f      	ldr	r3, [pc, #508]	; (801addc <_printf_float+0x2ec>)
 801abde:	e7d1      	b.n	801ab84 <_printf_float+0x94>
 801abe0:	6863      	ldr	r3, [r4, #4]
 801abe2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801abe6:	9206      	str	r2, [sp, #24]
 801abe8:	1c5a      	adds	r2, r3, #1
 801abea:	d13f      	bne.n	801ac6c <_printf_float+0x17c>
 801abec:	2306      	movs	r3, #6
 801abee:	6063      	str	r3, [r4, #4]
 801abf0:	9b05      	ldr	r3, [sp, #20]
 801abf2:	6861      	ldr	r1, [r4, #4]
 801abf4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801abf8:	2300      	movs	r3, #0
 801abfa:	9303      	str	r3, [sp, #12]
 801abfc:	ab0a      	add	r3, sp, #40	; 0x28
 801abfe:	e9cd b301 	strd	fp, r3, [sp, #4]
 801ac02:	ab09      	add	r3, sp, #36	; 0x24
 801ac04:	ec49 8b10 	vmov	d0, r8, r9
 801ac08:	9300      	str	r3, [sp, #0]
 801ac0a:	6022      	str	r2, [r4, #0]
 801ac0c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801ac10:	4628      	mov	r0, r5
 801ac12:	f7ff fecd 	bl	801a9b0 <__cvt>
 801ac16:	9b06      	ldr	r3, [sp, #24]
 801ac18:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ac1a:	2b47      	cmp	r3, #71	; 0x47
 801ac1c:	4680      	mov	r8, r0
 801ac1e:	d108      	bne.n	801ac32 <_printf_float+0x142>
 801ac20:	1cc8      	adds	r0, r1, #3
 801ac22:	db02      	blt.n	801ac2a <_printf_float+0x13a>
 801ac24:	6863      	ldr	r3, [r4, #4]
 801ac26:	4299      	cmp	r1, r3
 801ac28:	dd41      	ble.n	801acae <_printf_float+0x1be>
 801ac2a:	f1ab 0b02 	sub.w	fp, fp, #2
 801ac2e:	fa5f fb8b 	uxtb.w	fp, fp
 801ac32:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801ac36:	d820      	bhi.n	801ac7a <_printf_float+0x18a>
 801ac38:	3901      	subs	r1, #1
 801ac3a:	465a      	mov	r2, fp
 801ac3c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801ac40:	9109      	str	r1, [sp, #36]	; 0x24
 801ac42:	f7ff ff17 	bl	801aa74 <__exponent>
 801ac46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801ac48:	1813      	adds	r3, r2, r0
 801ac4a:	2a01      	cmp	r2, #1
 801ac4c:	4681      	mov	r9, r0
 801ac4e:	6123      	str	r3, [r4, #16]
 801ac50:	dc02      	bgt.n	801ac58 <_printf_float+0x168>
 801ac52:	6822      	ldr	r2, [r4, #0]
 801ac54:	07d2      	lsls	r2, r2, #31
 801ac56:	d501      	bpl.n	801ac5c <_printf_float+0x16c>
 801ac58:	3301      	adds	r3, #1
 801ac5a:	6123      	str	r3, [r4, #16]
 801ac5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801ac60:	2b00      	cmp	r3, #0
 801ac62:	d09c      	beq.n	801ab9e <_printf_float+0xae>
 801ac64:	232d      	movs	r3, #45	; 0x2d
 801ac66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801ac6a:	e798      	b.n	801ab9e <_printf_float+0xae>
 801ac6c:	9a06      	ldr	r2, [sp, #24]
 801ac6e:	2a47      	cmp	r2, #71	; 0x47
 801ac70:	d1be      	bne.n	801abf0 <_printf_float+0x100>
 801ac72:	2b00      	cmp	r3, #0
 801ac74:	d1bc      	bne.n	801abf0 <_printf_float+0x100>
 801ac76:	2301      	movs	r3, #1
 801ac78:	e7b9      	b.n	801abee <_printf_float+0xfe>
 801ac7a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801ac7e:	d118      	bne.n	801acb2 <_printf_float+0x1c2>
 801ac80:	2900      	cmp	r1, #0
 801ac82:	6863      	ldr	r3, [r4, #4]
 801ac84:	dd0b      	ble.n	801ac9e <_printf_float+0x1ae>
 801ac86:	6121      	str	r1, [r4, #16]
 801ac88:	b913      	cbnz	r3, 801ac90 <_printf_float+0x1a0>
 801ac8a:	6822      	ldr	r2, [r4, #0]
 801ac8c:	07d0      	lsls	r0, r2, #31
 801ac8e:	d502      	bpl.n	801ac96 <_printf_float+0x1a6>
 801ac90:	3301      	adds	r3, #1
 801ac92:	440b      	add	r3, r1
 801ac94:	6123      	str	r3, [r4, #16]
 801ac96:	65a1      	str	r1, [r4, #88]	; 0x58
 801ac98:	f04f 0900 	mov.w	r9, #0
 801ac9c:	e7de      	b.n	801ac5c <_printf_float+0x16c>
 801ac9e:	b913      	cbnz	r3, 801aca6 <_printf_float+0x1b6>
 801aca0:	6822      	ldr	r2, [r4, #0]
 801aca2:	07d2      	lsls	r2, r2, #31
 801aca4:	d501      	bpl.n	801acaa <_printf_float+0x1ba>
 801aca6:	3302      	adds	r3, #2
 801aca8:	e7f4      	b.n	801ac94 <_printf_float+0x1a4>
 801acaa:	2301      	movs	r3, #1
 801acac:	e7f2      	b.n	801ac94 <_printf_float+0x1a4>
 801acae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801acb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801acb4:	4299      	cmp	r1, r3
 801acb6:	db05      	blt.n	801acc4 <_printf_float+0x1d4>
 801acb8:	6823      	ldr	r3, [r4, #0]
 801acba:	6121      	str	r1, [r4, #16]
 801acbc:	07d8      	lsls	r0, r3, #31
 801acbe:	d5ea      	bpl.n	801ac96 <_printf_float+0x1a6>
 801acc0:	1c4b      	adds	r3, r1, #1
 801acc2:	e7e7      	b.n	801ac94 <_printf_float+0x1a4>
 801acc4:	2900      	cmp	r1, #0
 801acc6:	bfd4      	ite	le
 801acc8:	f1c1 0202 	rsble	r2, r1, #2
 801accc:	2201      	movgt	r2, #1
 801acce:	4413      	add	r3, r2
 801acd0:	e7e0      	b.n	801ac94 <_printf_float+0x1a4>
 801acd2:	6823      	ldr	r3, [r4, #0]
 801acd4:	055a      	lsls	r2, r3, #21
 801acd6:	d407      	bmi.n	801ace8 <_printf_float+0x1f8>
 801acd8:	6923      	ldr	r3, [r4, #16]
 801acda:	4642      	mov	r2, r8
 801acdc:	4631      	mov	r1, r6
 801acde:	4628      	mov	r0, r5
 801ace0:	47b8      	blx	r7
 801ace2:	3001      	adds	r0, #1
 801ace4:	d12c      	bne.n	801ad40 <_printf_float+0x250>
 801ace6:	e764      	b.n	801abb2 <_printf_float+0xc2>
 801ace8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801acec:	f240 80e0 	bls.w	801aeb0 <_printf_float+0x3c0>
 801acf0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801acf4:	2200      	movs	r2, #0
 801acf6:	2300      	movs	r3, #0
 801acf8:	f7e5 fef6 	bl	8000ae8 <__aeabi_dcmpeq>
 801acfc:	2800      	cmp	r0, #0
 801acfe:	d034      	beq.n	801ad6a <_printf_float+0x27a>
 801ad00:	4a37      	ldr	r2, [pc, #220]	; (801ade0 <_printf_float+0x2f0>)
 801ad02:	2301      	movs	r3, #1
 801ad04:	4631      	mov	r1, r6
 801ad06:	4628      	mov	r0, r5
 801ad08:	47b8      	blx	r7
 801ad0a:	3001      	adds	r0, #1
 801ad0c:	f43f af51 	beq.w	801abb2 <_printf_float+0xc2>
 801ad10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801ad14:	429a      	cmp	r2, r3
 801ad16:	db02      	blt.n	801ad1e <_printf_float+0x22e>
 801ad18:	6823      	ldr	r3, [r4, #0]
 801ad1a:	07d8      	lsls	r0, r3, #31
 801ad1c:	d510      	bpl.n	801ad40 <_printf_float+0x250>
 801ad1e:	ee18 3a10 	vmov	r3, s16
 801ad22:	4652      	mov	r2, sl
 801ad24:	4631      	mov	r1, r6
 801ad26:	4628      	mov	r0, r5
 801ad28:	47b8      	blx	r7
 801ad2a:	3001      	adds	r0, #1
 801ad2c:	f43f af41 	beq.w	801abb2 <_printf_float+0xc2>
 801ad30:	f04f 0800 	mov.w	r8, #0
 801ad34:	f104 091a 	add.w	r9, r4, #26
 801ad38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ad3a:	3b01      	subs	r3, #1
 801ad3c:	4543      	cmp	r3, r8
 801ad3e:	dc09      	bgt.n	801ad54 <_printf_float+0x264>
 801ad40:	6823      	ldr	r3, [r4, #0]
 801ad42:	079b      	lsls	r3, r3, #30
 801ad44:	f100 8105 	bmi.w	801af52 <_printf_float+0x462>
 801ad48:	68e0      	ldr	r0, [r4, #12]
 801ad4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ad4c:	4298      	cmp	r0, r3
 801ad4e:	bfb8      	it	lt
 801ad50:	4618      	movlt	r0, r3
 801ad52:	e730      	b.n	801abb6 <_printf_float+0xc6>
 801ad54:	2301      	movs	r3, #1
 801ad56:	464a      	mov	r2, r9
 801ad58:	4631      	mov	r1, r6
 801ad5a:	4628      	mov	r0, r5
 801ad5c:	47b8      	blx	r7
 801ad5e:	3001      	adds	r0, #1
 801ad60:	f43f af27 	beq.w	801abb2 <_printf_float+0xc2>
 801ad64:	f108 0801 	add.w	r8, r8, #1
 801ad68:	e7e6      	b.n	801ad38 <_printf_float+0x248>
 801ad6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ad6c:	2b00      	cmp	r3, #0
 801ad6e:	dc39      	bgt.n	801ade4 <_printf_float+0x2f4>
 801ad70:	4a1b      	ldr	r2, [pc, #108]	; (801ade0 <_printf_float+0x2f0>)
 801ad72:	2301      	movs	r3, #1
 801ad74:	4631      	mov	r1, r6
 801ad76:	4628      	mov	r0, r5
 801ad78:	47b8      	blx	r7
 801ad7a:	3001      	adds	r0, #1
 801ad7c:	f43f af19 	beq.w	801abb2 <_printf_float+0xc2>
 801ad80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801ad84:	4313      	orrs	r3, r2
 801ad86:	d102      	bne.n	801ad8e <_printf_float+0x29e>
 801ad88:	6823      	ldr	r3, [r4, #0]
 801ad8a:	07d9      	lsls	r1, r3, #31
 801ad8c:	d5d8      	bpl.n	801ad40 <_printf_float+0x250>
 801ad8e:	ee18 3a10 	vmov	r3, s16
 801ad92:	4652      	mov	r2, sl
 801ad94:	4631      	mov	r1, r6
 801ad96:	4628      	mov	r0, r5
 801ad98:	47b8      	blx	r7
 801ad9a:	3001      	adds	r0, #1
 801ad9c:	f43f af09 	beq.w	801abb2 <_printf_float+0xc2>
 801ada0:	f04f 0900 	mov.w	r9, #0
 801ada4:	f104 0a1a 	add.w	sl, r4, #26
 801ada8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801adaa:	425b      	negs	r3, r3
 801adac:	454b      	cmp	r3, r9
 801adae:	dc01      	bgt.n	801adb4 <_printf_float+0x2c4>
 801adb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801adb2:	e792      	b.n	801acda <_printf_float+0x1ea>
 801adb4:	2301      	movs	r3, #1
 801adb6:	4652      	mov	r2, sl
 801adb8:	4631      	mov	r1, r6
 801adba:	4628      	mov	r0, r5
 801adbc:	47b8      	blx	r7
 801adbe:	3001      	adds	r0, #1
 801adc0:	f43f aef7 	beq.w	801abb2 <_printf_float+0xc2>
 801adc4:	f109 0901 	add.w	r9, r9, #1
 801adc8:	e7ee      	b.n	801ada8 <_printf_float+0x2b8>
 801adca:	bf00      	nop
 801adcc:	7fefffff 	.word	0x7fefffff
 801add0:	080218e8 	.word	0x080218e8
 801add4:	080218ec 	.word	0x080218ec
 801add8:	080218f4 	.word	0x080218f4
 801addc:	080218f0 	.word	0x080218f0
 801ade0:	08021c31 	.word	0x08021c31
 801ade4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801ade6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801ade8:	429a      	cmp	r2, r3
 801adea:	bfa8      	it	ge
 801adec:	461a      	movge	r2, r3
 801adee:	2a00      	cmp	r2, #0
 801adf0:	4691      	mov	r9, r2
 801adf2:	dc37      	bgt.n	801ae64 <_printf_float+0x374>
 801adf4:	f04f 0b00 	mov.w	fp, #0
 801adf8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801adfc:	f104 021a 	add.w	r2, r4, #26
 801ae00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801ae02:	9305      	str	r3, [sp, #20]
 801ae04:	eba3 0309 	sub.w	r3, r3, r9
 801ae08:	455b      	cmp	r3, fp
 801ae0a:	dc33      	bgt.n	801ae74 <_printf_float+0x384>
 801ae0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801ae10:	429a      	cmp	r2, r3
 801ae12:	db3b      	blt.n	801ae8c <_printf_float+0x39c>
 801ae14:	6823      	ldr	r3, [r4, #0]
 801ae16:	07da      	lsls	r2, r3, #31
 801ae18:	d438      	bmi.n	801ae8c <_printf_float+0x39c>
 801ae1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801ae1c:	9b05      	ldr	r3, [sp, #20]
 801ae1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 801ae20:	1ad3      	subs	r3, r2, r3
 801ae22:	eba2 0901 	sub.w	r9, r2, r1
 801ae26:	4599      	cmp	r9, r3
 801ae28:	bfa8      	it	ge
 801ae2a:	4699      	movge	r9, r3
 801ae2c:	f1b9 0f00 	cmp.w	r9, #0
 801ae30:	dc35      	bgt.n	801ae9e <_printf_float+0x3ae>
 801ae32:	f04f 0800 	mov.w	r8, #0
 801ae36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801ae3a:	f104 0a1a 	add.w	sl, r4, #26
 801ae3e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801ae42:	1a9b      	subs	r3, r3, r2
 801ae44:	eba3 0309 	sub.w	r3, r3, r9
 801ae48:	4543      	cmp	r3, r8
 801ae4a:	f77f af79 	ble.w	801ad40 <_printf_float+0x250>
 801ae4e:	2301      	movs	r3, #1
 801ae50:	4652      	mov	r2, sl
 801ae52:	4631      	mov	r1, r6
 801ae54:	4628      	mov	r0, r5
 801ae56:	47b8      	blx	r7
 801ae58:	3001      	adds	r0, #1
 801ae5a:	f43f aeaa 	beq.w	801abb2 <_printf_float+0xc2>
 801ae5e:	f108 0801 	add.w	r8, r8, #1
 801ae62:	e7ec      	b.n	801ae3e <_printf_float+0x34e>
 801ae64:	4613      	mov	r3, r2
 801ae66:	4631      	mov	r1, r6
 801ae68:	4642      	mov	r2, r8
 801ae6a:	4628      	mov	r0, r5
 801ae6c:	47b8      	blx	r7
 801ae6e:	3001      	adds	r0, #1
 801ae70:	d1c0      	bne.n	801adf4 <_printf_float+0x304>
 801ae72:	e69e      	b.n	801abb2 <_printf_float+0xc2>
 801ae74:	2301      	movs	r3, #1
 801ae76:	4631      	mov	r1, r6
 801ae78:	4628      	mov	r0, r5
 801ae7a:	9205      	str	r2, [sp, #20]
 801ae7c:	47b8      	blx	r7
 801ae7e:	3001      	adds	r0, #1
 801ae80:	f43f ae97 	beq.w	801abb2 <_printf_float+0xc2>
 801ae84:	9a05      	ldr	r2, [sp, #20]
 801ae86:	f10b 0b01 	add.w	fp, fp, #1
 801ae8a:	e7b9      	b.n	801ae00 <_printf_float+0x310>
 801ae8c:	ee18 3a10 	vmov	r3, s16
 801ae90:	4652      	mov	r2, sl
 801ae92:	4631      	mov	r1, r6
 801ae94:	4628      	mov	r0, r5
 801ae96:	47b8      	blx	r7
 801ae98:	3001      	adds	r0, #1
 801ae9a:	d1be      	bne.n	801ae1a <_printf_float+0x32a>
 801ae9c:	e689      	b.n	801abb2 <_printf_float+0xc2>
 801ae9e:	9a05      	ldr	r2, [sp, #20]
 801aea0:	464b      	mov	r3, r9
 801aea2:	4442      	add	r2, r8
 801aea4:	4631      	mov	r1, r6
 801aea6:	4628      	mov	r0, r5
 801aea8:	47b8      	blx	r7
 801aeaa:	3001      	adds	r0, #1
 801aeac:	d1c1      	bne.n	801ae32 <_printf_float+0x342>
 801aeae:	e680      	b.n	801abb2 <_printf_float+0xc2>
 801aeb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801aeb2:	2a01      	cmp	r2, #1
 801aeb4:	dc01      	bgt.n	801aeba <_printf_float+0x3ca>
 801aeb6:	07db      	lsls	r3, r3, #31
 801aeb8:	d538      	bpl.n	801af2c <_printf_float+0x43c>
 801aeba:	2301      	movs	r3, #1
 801aebc:	4642      	mov	r2, r8
 801aebe:	4631      	mov	r1, r6
 801aec0:	4628      	mov	r0, r5
 801aec2:	47b8      	blx	r7
 801aec4:	3001      	adds	r0, #1
 801aec6:	f43f ae74 	beq.w	801abb2 <_printf_float+0xc2>
 801aeca:	ee18 3a10 	vmov	r3, s16
 801aece:	4652      	mov	r2, sl
 801aed0:	4631      	mov	r1, r6
 801aed2:	4628      	mov	r0, r5
 801aed4:	47b8      	blx	r7
 801aed6:	3001      	adds	r0, #1
 801aed8:	f43f ae6b 	beq.w	801abb2 <_printf_float+0xc2>
 801aedc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801aee0:	2200      	movs	r2, #0
 801aee2:	2300      	movs	r3, #0
 801aee4:	f7e5 fe00 	bl	8000ae8 <__aeabi_dcmpeq>
 801aee8:	b9d8      	cbnz	r0, 801af22 <_printf_float+0x432>
 801aeea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801aeec:	f108 0201 	add.w	r2, r8, #1
 801aef0:	3b01      	subs	r3, #1
 801aef2:	4631      	mov	r1, r6
 801aef4:	4628      	mov	r0, r5
 801aef6:	47b8      	blx	r7
 801aef8:	3001      	adds	r0, #1
 801aefa:	d10e      	bne.n	801af1a <_printf_float+0x42a>
 801aefc:	e659      	b.n	801abb2 <_printf_float+0xc2>
 801aefe:	2301      	movs	r3, #1
 801af00:	4652      	mov	r2, sl
 801af02:	4631      	mov	r1, r6
 801af04:	4628      	mov	r0, r5
 801af06:	47b8      	blx	r7
 801af08:	3001      	adds	r0, #1
 801af0a:	f43f ae52 	beq.w	801abb2 <_printf_float+0xc2>
 801af0e:	f108 0801 	add.w	r8, r8, #1
 801af12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801af14:	3b01      	subs	r3, #1
 801af16:	4543      	cmp	r3, r8
 801af18:	dcf1      	bgt.n	801aefe <_printf_float+0x40e>
 801af1a:	464b      	mov	r3, r9
 801af1c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801af20:	e6dc      	b.n	801acdc <_printf_float+0x1ec>
 801af22:	f04f 0800 	mov.w	r8, #0
 801af26:	f104 0a1a 	add.w	sl, r4, #26
 801af2a:	e7f2      	b.n	801af12 <_printf_float+0x422>
 801af2c:	2301      	movs	r3, #1
 801af2e:	4642      	mov	r2, r8
 801af30:	e7df      	b.n	801aef2 <_printf_float+0x402>
 801af32:	2301      	movs	r3, #1
 801af34:	464a      	mov	r2, r9
 801af36:	4631      	mov	r1, r6
 801af38:	4628      	mov	r0, r5
 801af3a:	47b8      	blx	r7
 801af3c:	3001      	adds	r0, #1
 801af3e:	f43f ae38 	beq.w	801abb2 <_printf_float+0xc2>
 801af42:	f108 0801 	add.w	r8, r8, #1
 801af46:	68e3      	ldr	r3, [r4, #12]
 801af48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801af4a:	1a5b      	subs	r3, r3, r1
 801af4c:	4543      	cmp	r3, r8
 801af4e:	dcf0      	bgt.n	801af32 <_printf_float+0x442>
 801af50:	e6fa      	b.n	801ad48 <_printf_float+0x258>
 801af52:	f04f 0800 	mov.w	r8, #0
 801af56:	f104 0919 	add.w	r9, r4, #25
 801af5a:	e7f4      	b.n	801af46 <_printf_float+0x456>

0801af5c <_printf_common>:
 801af5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801af60:	4616      	mov	r6, r2
 801af62:	4699      	mov	r9, r3
 801af64:	688a      	ldr	r2, [r1, #8]
 801af66:	690b      	ldr	r3, [r1, #16]
 801af68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801af6c:	4293      	cmp	r3, r2
 801af6e:	bfb8      	it	lt
 801af70:	4613      	movlt	r3, r2
 801af72:	6033      	str	r3, [r6, #0]
 801af74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801af78:	4607      	mov	r7, r0
 801af7a:	460c      	mov	r4, r1
 801af7c:	b10a      	cbz	r2, 801af82 <_printf_common+0x26>
 801af7e:	3301      	adds	r3, #1
 801af80:	6033      	str	r3, [r6, #0]
 801af82:	6823      	ldr	r3, [r4, #0]
 801af84:	0699      	lsls	r1, r3, #26
 801af86:	bf42      	ittt	mi
 801af88:	6833      	ldrmi	r3, [r6, #0]
 801af8a:	3302      	addmi	r3, #2
 801af8c:	6033      	strmi	r3, [r6, #0]
 801af8e:	6825      	ldr	r5, [r4, #0]
 801af90:	f015 0506 	ands.w	r5, r5, #6
 801af94:	d106      	bne.n	801afa4 <_printf_common+0x48>
 801af96:	f104 0a19 	add.w	sl, r4, #25
 801af9a:	68e3      	ldr	r3, [r4, #12]
 801af9c:	6832      	ldr	r2, [r6, #0]
 801af9e:	1a9b      	subs	r3, r3, r2
 801afa0:	42ab      	cmp	r3, r5
 801afa2:	dc26      	bgt.n	801aff2 <_printf_common+0x96>
 801afa4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801afa8:	1e13      	subs	r3, r2, #0
 801afaa:	6822      	ldr	r2, [r4, #0]
 801afac:	bf18      	it	ne
 801afae:	2301      	movne	r3, #1
 801afb0:	0692      	lsls	r2, r2, #26
 801afb2:	d42b      	bmi.n	801b00c <_printf_common+0xb0>
 801afb4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801afb8:	4649      	mov	r1, r9
 801afba:	4638      	mov	r0, r7
 801afbc:	47c0      	blx	r8
 801afbe:	3001      	adds	r0, #1
 801afc0:	d01e      	beq.n	801b000 <_printf_common+0xa4>
 801afc2:	6823      	ldr	r3, [r4, #0]
 801afc4:	68e5      	ldr	r5, [r4, #12]
 801afc6:	6832      	ldr	r2, [r6, #0]
 801afc8:	f003 0306 	and.w	r3, r3, #6
 801afcc:	2b04      	cmp	r3, #4
 801afce:	bf08      	it	eq
 801afd0:	1aad      	subeq	r5, r5, r2
 801afd2:	68a3      	ldr	r3, [r4, #8]
 801afd4:	6922      	ldr	r2, [r4, #16]
 801afd6:	bf0c      	ite	eq
 801afd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801afdc:	2500      	movne	r5, #0
 801afde:	4293      	cmp	r3, r2
 801afe0:	bfc4      	itt	gt
 801afe2:	1a9b      	subgt	r3, r3, r2
 801afe4:	18ed      	addgt	r5, r5, r3
 801afe6:	2600      	movs	r6, #0
 801afe8:	341a      	adds	r4, #26
 801afea:	42b5      	cmp	r5, r6
 801afec:	d11a      	bne.n	801b024 <_printf_common+0xc8>
 801afee:	2000      	movs	r0, #0
 801aff0:	e008      	b.n	801b004 <_printf_common+0xa8>
 801aff2:	2301      	movs	r3, #1
 801aff4:	4652      	mov	r2, sl
 801aff6:	4649      	mov	r1, r9
 801aff8:	4638      	mov	r0, r7
 801affa:	47c0      	blx	r8
 801affc:	3001      	adds	r0, #1
 801affe:	d103      	bne.n	801b008 <_printf_common+0xac>
 801b000:	f04f 30ff 	mov.w	r0, #4294967295
 801b004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b008:	3501      	adds	r5, #1
 801b00a:	e7c6      	b.n	801af9a <_printf_common+0x3e>
 801b00c:	18e1      	adds	r1, r4, r3
 801b00e:	1c5a      	adds	r2, r3, #1
 801b010:	2030      	movs	r0, #48	; 0x30
 801b012:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801b016:	4422      	add	r2, r4
 801b018:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801b01c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801b020:	3302      	adds	r3, #2
 801b022:	e7c7      	b.n	801afb4 <_printf_common+0x58>
 801b024:	2301      	movs	r3, #1
 801b026:	4622      	mov	r2, r4
 801b028:	4649      	mov	r1, r9
 801b02a:	4638      	mov	r0, r7
 801b02c:	47c0      	blx	r8
 801b02e:	3001      	adds	r0, #1
 801b030:	d0e6      	beq.n	801b000 <_printf_common+0xa4>
 801b032:	3601      	adds	r6, #1
 801b034:	e7d9      	b.n	801afea <_printf_common+0x8e>
	...

0801b038 <_printf_i>:
 801b038:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801b03c:	460c      	mov	r4, r1
 801b03e:	4691      	mov	r9, r2
 801b040:	7e27      	ldrb	r7, [r4, #24]
 801b042:	990c      	ldr	r1, [sp, #48]	; 0x30
 801b044:	2f78      	cmp	r7, #120	; 0x78
 801b046:	4680      	mov	r8, r0
 801b048:	469a      	mov	sl, r3
 801b04a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801b04e:	d807      	bhi.n	801b060 <_printf_i+0x28>
 801b050:	2f62      	cmp	r7, #98	; 0x62
 801b052:	d80a      	bhi.n	801b06a <_printf_i+0x32>
 801b054:	2f00      	cmp	r7, #0
 801b056:	f000 80d8 	beq.w	801b20a <_printf_i+0x1d2>
 801b05a:	2f58      	cmp	r7, #88	; 0x58
 801b05c:	f000 80a3 	beq.w	801b1a6 <_printf_i+0x16e>
 801b060:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801b064:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801b068:	e03a      	b.n	801b0e0 <_printf_i+0xa8>
 801b06a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801b06e:	2b15      	cmp	r3, #21
 801b070:	d8f6      	bhi.n	801b060 <_printf_i+0x28>
 801b072:	a001      	add	r0, pc, #4	; (adr r0, 801b078 <_printf_i+0x40>)
 801b074:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801b078:	0801b0d1 	.word	0x0801b0d1
 801b07c:	0801b0e5 	.word	0x0801b0e5
 801b080:	0801b061 	.word	0x0801b061
 801b084:	0801b061 	.word	0x0801b061
 801b088:	0801b061 	.word	0x0801b061
 801b08c:	0801b061 	.word	0x0801b061
 801b090:	0801b0e5 	.word	0x0801b0e5
 801b094:	0801b061 	.word	0x0801b061
 801b098:	0801b061 	.word	0x0801b061
 801b09c:	0801b061 	.word	0x0801b061
 801b0a0:	0801b061 	.word	0x0801b061
 801b0a4:	0801b1f1 	.word	0x0801b1f1
 801b0a8:	0801b115 	.word	0x0801b115
 801b0ac:	0801b1d3 	.word	0x0801b1d3
 801b0b0:	0801b061 	.word	0x0801b061
 801b0b4:	0801b061 	.word	0x0801b061
 801b0b8:	0801b213 	.word	0x0801b213
 801b0bc:	0801b061 	.word	0x0801b061
 801b0c0:	0801b115 	.word	0x0801b115
 801b0c4:	0801b061 	.word	0x0801b061
 801b0c8:	0801b061 	.word	0x0801b061
 801b0cc:	0801b1db 	.word	0x0801b1db
 801b0d0:	680b      	ldr	r3, [r1, #0]
 801b0d2:	1d1a      	adds	r2, r3, #4
 801b0d4:	681b      	ldr	r3, [r3, #0]
 801b0d6:	600a      	str	r2, [r1, #0]
 801b0d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801b0dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801b0e0:	2301      	movs	r3, #1
 801b0e2:	e0a3      	b.n	801b22c <_printf_i+0x1f4>
 801b0e4:	6825      	ldr	r5, [r4, #0]
 801b0e6:	6808      	ldr	r0, [r1, #0]
 801b0e8:	062e      	lsls	r6, r5, #24
 801b0ea:	f100 0304 	add.w	r3, r0, #4
 801b0ee:	d50a      	bpl.n	801b106 <_printf_i+0xce>
 801b0f0:	6805      	ldr	r5, [r0, #0]
 801b0f2:	600b      	str	r3, [r1, #0]
 801b0f4:	2d00      	cmp	r5, #0
 801b0f6:	da03      	bge.n	801b100 <_printf_i+0xc8>
 801b0f8:	232d      	movs	r3, #45	; 0x2d
 801b0fa:	426d      	negs	r5, r5
 801b0fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b100:	485e      	ldr	r0, [pc, #376]	; (801b27c <_printf_i+0x244>)
 801b102:	230a      	movs	r3, #10
 801b104:	e019      	b.n	801b13a <_printf_i+0x102>
 801b106:	f015 0f40 	tst.w	r5, #64	; 0x40
 801b10a:	6805      	ldr	r5, [r0, #0]
 801b10c:	600b      	str	r3, [r1, #0]
 801b10e:	bf18      	it	ne
 801b110:	b22d      	sxthne	r5, r5
 801b112:	e7ef      	b.n	801b0f4 <_printf_i+0xbc>
 801b114:	680b      	ldr	r3, [r1, #0]
 801b116:	6825      	ldr	r5, [r4, #0]
 801b118:	1d18      	adds	r0, r3, #4
 801b11a:	6008      	str	r0, [r1, #0]
 801b11c:	0628      	lsls	r0, r5, #24
 801b11e:	d501      	bpl.n	801b124 <_printf_i+0xec>
 801b120:	681d      	ldr	r5, [r3, #0]
 801b122:	e002      	b.n	801b12a <_printf_i+0xf2>
 801b124:	0669      	lsls	r1, r5, #25
 801b126:	d5fb      	bpl.n	801b120 <_printf_i+0xe8>
 801b128:	881d      	ldrh	r5, [r3, #0]
 801b12a:	4854      	ldr	r0, [pc, #336]	; (801b27c <_printf_i+0x244>)
 801b12c:	2f6f      	cmp	r7, #111	; 0x6f
 801b12e:	bf0c      	ite	eq
 801b130:	2308      	moveq	r3, #8
 801b132:	230a      	movne	r3, #10
 801b134:	2100      	movs	r1, #0
 801b136:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801b13a:	6866      	ldr	r6, [r4, #4]
 801b13c:	60a6      	str	r6, [r4, #8]
 801b13e:	2e00      	cmp	r6, #0
 801b140:	bfa2      	ittt	ge
 801b142:	6821      	ldrge	r1, [r4, #0]
 801b144:	f021 0104 	bicge.w	r1, r1, #4
 801b148:	6021      	strge	r1, [r4, #0]
 801b14a:	b90d      	cbnz	r5, 801b150 <_printf_i+0x118>
 801b14c:	2e00      	cmp	r6, #0
 801b14e:	d04d      	beq.n	801b1ec <_printf_i+0x1b4>
 801b150:	4616      	mov	r6, r2
 801b152:	fbb5 f1f3 	udiv	r1, r5, r3
 801b156:	fb03 5711 	mls	r7, r3, r1, r5
 801b15a:	5dc7      	ldrb	r7, [r0, r7]
 801b15c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801b160:	462f      	mov	r7, r5
 801b162:	42bb      	cmp	r3, r7
 801b164:	460d      	mov	r5, r1
 801b166:	d9f4      	bls.n	801b152 <_printf_i+0x11a>
 801b168:	2b08      	cmp	r3, #8
 801b16a:	d10b      	bne.n	801b184 <_printf_i+0x14c>
 801b16c:	6823      	ldr	r3, [r4, #0]
 801b16e:	07df      	lsls	r7, r3, #31
 801b170:	d508      	bpl.n	801b184 <_printf_i+0x14c>
 801b172:	6923      	ldr	r3, [r4, #16]
 801b174:	6861      	ldr	r1, [r4, #4]
 801b176:	4299      	cmp	r1, r3
 801b178:	bfde      	ittt	le
 801b17a:	2330      	movle	r3, #48	; 0x30
 801b17c:	f806 3c01 	strble.w	r3, [r6, #-1]
 801b180:	f106 36ff 	addle.w	r6, r6, #4294967295
 801b184:	1b92      	subs	r2, r2, r6
 801b186:	6122      	str	r2, [r4, #16]
 801b188:	f8cd a000 	str.w	sl, [sp]
 801b18c:	464b      	mov	r3, r9
 801b18e:	aa03      	add	r2, sp, #12
 801b190:	4621      	mov	r1, r4
 801b192:	4640      	mov	r0, r8
 801b194:	f7ff fee2 	bl	801af5c <_printf_common>
 801b198:	3001      	adds	r0, #1
 801b19a:	d14c      	bne.n	801b236 <_printf_i+0x1fe>
 801b19c:	f04f 30ff 	mov.w	r0, #4294967295
 801b1a0:	b004      	add	sp, #16
 801b1a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b1a6:	4835      	ldr	r0, [pc, #212]	; (801b27c <_printf_i+0x244>)
 801b1a8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801b1ac:	6823      	ldr	r3, [r4, #0]
 801b1ae:	680e      	ldr	r6, [r1, #0]
 801b1b0:	061f      	lsls	r7, r3, #24
 801b1b2:	f856 5b04 	ldr.w	r5, [r6], #4
 801b1b6:	600e      	str	r6, [r1, #0]
 801b1b8:	d514      	bpl.n	801b1e4 <_printf_i+0x1ac>
 801b1ba:	07d9      	lsls	r1, r3, #31
 801b1bc:	bf44      	itt	mi
 801b1be:	f043 0320 	orrmi.w	r3, r3, #32
 801b1c2:	6023      	strmi	r3, [r4, #0]
 801b1c4:	b91d      	cbnz	r5, 801b1ce <_printf_i+0x196>
 801b1c6:	6823      	ldr	r3, [r4, #0]
 801b1c8:	f023 0320 	bic.w	r3, r3, #32
 801b1cc:	6023      	str	r3, [r4, #0]
 801b1ce:	2310      	movs	r3, #16
 801b1d0:	e7b0      	b.n	801b134 <_printf_i+0xfc>
 801b1d2:	6823      	ldr	r3, [r4, #0]
 801b1d4:	f043 0320 	orr.w	r3, r3, #32
 801b1d8:	6023      	str	r3, [r4, #0]
 801b1da:	2378      	movs	r3, #120	; 0x78
 801b1dc:	4828      	ldr	r0, [pc, #160]	; (801b280 <_printf_i+0x248>)
 801b1de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801b1e2:	e7e3      	b.n	801b1ac <_printf_i+0x174>
 801b1e4:	065e      	lsls	r6, r3, #25
 801b1e6:	bf48      	it	mi
 801b1e8:	b2ad      	uxthmi	r5, r5
 801b1ea:	e7e6      	b.n	801b1ba <_printf_i+0x182>
 801b1ec:	4616      	mov	r6, r2
 801b1ee:	e7bb      	b.n	801b168 <_printf_i+0x130>
 801b1f0:	680b      	ldr	r3, [r1, #0]
 801b1f2:	6826      	ldr	r6, [r4, #0]
 801b1f4:	6960      	ldr	r0, [r4, #20]
 801b1f6:	1d1d      	adds	r5, r3, #4
 801b1f8:	600d      	str	r5, [r1, #0]
 801b1fa:	0635      	lsls	r5, r6, #24
 801b1fc:	681b      	ldr	r3, [r3, #0]
 801b1fe:	d501      	bpl.n	801b204 <_printf_i+0x1cc>
 801b200:	6018      	str	r0, [r3, #0]
 801b202:	e002      	b.n	801b20a <_printf_i+0x1d2>
 801b204:	0671      	lsls	r1, r6, #25
 801b206:	d5fb      	bpl.n	801b200 <_printf_i+0x1c8>
 801b208:	8018      	strh	r0, [r3, #0]
 801b20a:	2300      	movs	r3, #0
 801b20c:	6123      	str	r3, [r4, #16]
 801b20e:	4616      	mov	r6, r2
 801b210:	e7ba      	b.n	801b188 <_printf_i+0x150>
 801b212:	680b      	ldr	r3, [r1, #0]
 801b214:	1d1a      	adds	r2, r3, #4
 801b216:	600a      	str	r2, [r1, #0]
 801b218:	681e      	ldr	r6, [r3, #0]
 801b21a:	6862      	ldr	r2, [r4, #4]
 801b21c:	2100      	movs	r1, #0
 801b21e:	4630      	mov	r0, r6
 801b220:	f7e4 ffee 	bl	8000200 <memchr>
 801b224:	b108      	cbz	r0, 801b22a <_printf_i+0x1f2>
 801b226:	1b80      	subs	r0, r0, r6
 801b228:	6060      	str	r0, [r4, #4]
 801b22a:	6863      	ldr	r3, [r4, #4]
 801b22c:	6123      	str	r3, [r4, #16]
 801b22e:	2300      	movs	r3, #0
 801b230:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801b234:	e7a8      	b.n	801b188 <_printf_i+0x150>
 801b236:	6923      	ldr	r3, [r4, #16]
 801b238:	4632      	mov	r2, r6
 801b23a:	4649      	mov	r1, r9
 801b23c:	4640      	mov	r0, r8
 801b23e:	47d0      	blx	sl
 801b240:	3001      	adds	r0, #1
 801b242:	d0ab      	beq.n	801b19c <_printf_i+0x164>
 801b244:	6823      	ldr	r3, [r4, #0]
 801b246:	079b      	lsls	r3, r3, #30
 801b248:	d413      	bmi.n	801b272 <_printf_i+0x23a>
 801b24a:	68e0      	ldr	r0, [r4, #12]
 801b24c:	9b03      	ldr	r3, [sp, #12]
 801b24e:	4298      	cmp	r0, r3
 801b250:	bfb8      	it	lt
 801b252:	4618      	movlt	r0, r3
 801b254:	e7a4      	b.n	801b1a0 <_printf_i+0x168>
 801b256:	2301      	movs	r3, #1
 801b258:	4632      	mov	r2, r6
 801b25a:	4649      	mov	r1, r9
 801b25c:	4640      	mov	r0, r8
 801b25e:	47d0      	blx	sl
 801b260:	3001      	adds	r0, #1
 801b262:	d09b      	beq.n	801b19c <_printf_i+0x164>
 801b264:	3501      	adds	r5, #1
 801b266:	68e3      	ldr	r3, [r4, #12]
 801b268:	9903      	ldr	r1, [sp, #12]
 801b26a:	1a5b      	subs	r3, r3, r1
 801b26c:	42ab      	cmp	r3, r5
 801b26e:	dcf2      	bgt.n	801b256 <_printf_i+0x21e>
 801b270:	e7eb      	b.n	801b24a <_printf_i+0x212>
 801b272:	2500      	movs	r5, #0
 801b274:	f104 0619 	add.w	r6, r4, #25
 801b278:	e7f5      	b.n	801b266 <_printf_i+0x22e>
 801b27a:	bf00      	nop
 801b27c:	080218f8 	.word	0x080218f8
 801b280:	08021909 	.word	0x08021909

0801b284 <_scanf_float>:
 801b284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b288:	b087      	sub	sp, #28
 801b28a:	4617      	mov	r7, r2
 801b28c:	9303      	str	r3, [sp, #12]
 801b28e:	688b      	ldr	r3, [r1, #8]
 801b290:	1e5a      	subs	r2, r3, #1
 801b292:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801b296:	bf83      	ittte	hi
 801b298:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801b29c:	195b      	addhi	r3, r3, r5
 801b29e:	9302      	strhi	r3, [sp, #8]
 801b2a0:	2300      	movls	r3, #0
 801b2a2:	bf86      	itte	hi
 801b2a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 801b2a8:	608b      	strhi	r3, [r1, #8]
 801b2aa:	9302      	strls	r3, [sp, #8]
 801b2ac:	680b      	ldr	r3, [r1, #0]
 801b2ae:	468b      	mov	fp, r1
 801b2b0:	2500      	movs	r5, #0
 801b2b2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801b2b6:	f84b 3b1c 	str.w	r3, [fp], #28
 801b2ba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801b2be:	4680      	mov	r8, r0
 801b2c0:	460c      	mov	r4, r1
 801b2c2:	465e      	mov	r6, fp
 801b2c4:	46aa      	mov	sl, r5
 801b2c6:	46a9      	mov	r9, r5
 801b2c8:	9501      	str	r5, [sp, #4]
 801b2ca:	68a2      	ldr	r2, [r4, #8]
 801b2cc:	b152      	cbz	r2, 801b2e4 <_scanf_float+0x60>
 801b2ce:	683b      	ldr	r3, [r7, #0]
 801b2d0:	781b      	ldrb	r3, [r3, #0]
 801b2d2:	2b4e      	cmp	r3, #78	; 0x4e
 801b2d4:	d864      	bhi.n	801b3a0 <_scanf_float+0x11c>
 801b2d6:	2b40      	cmp	r3, #64	; 0x40
 801b2d8:	d83c      	bhi.n	801b354 <_scanf_float+0xd0>
 801b2da:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801b2de:	b2c8      	uxtb	r0, r1
 801b2e0:	280e      	cmp	r0, #14
 801b2e2:	d93a      	bls.n	801b35a <_scanf_float+0xd6>
 801b2e4:	f1b9 0f00 	cmp.w	r9, #0
 801b2e8:	d003      	beq.n	801b2f2 <_scanf_float+0x6e>
 801b2ea:	6823      	ldr	r3, [r4, #0]
 801b2ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801b2f0:	6023      	str	r3, [r4, #0]
 801b2f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 801b2f6:	f1ba 0f01 	cmp.w	sl, #1
 801b2fa:	f200 8113 	bhi.w	801b524 <_scanf_float+0x2a0>
 801b2fe:	455e      	cmp	r6, fp
 801b300:	f200 8105 	bhi.w	801b50e <_scanf_float+0x28a>
 801b304:	2501      	movs	r5, #1
 801b306:	4628      	mov	r0, r5
 801b308:	b007      	add	sp, #28
 801b30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b30e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801b312:	2a0d      	cmp	r2, #13
 801b314:	d8e6      	bhi.n	801b2e4 <_scanf_float+0x60>
 801b316:	a101      	add	r1, pc, #4	; (adr r1, 801b31c <_scanf_float+0x98>)
 801b318:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801b31c:	0801b45b 	.word	0x0801b45b
 801b320:	0801b2e5 	.word	0x0801b2e5
 801b324:	0801b2e5 	.word	0x0801b2e5
 801b328:	0801b2e5 	.word	0x0801b2e5
 801b32c:	0801b4bb 	.word	0x0801b4bb
 801b330:	0801b493 	.word	0x0801b493
 801b334:	0801b2e5 	.word	0x0801b2e5
 801b338:	0801b2e5 	.word	0x0801b2e5
 801b33c:	0801b469 	.word	0x0801b469
 801b340:	0801b2e5 	.word	0x0801b2e5
 801b344:	0801b2e5 	.word	0x0801b2e5
 801b348:	0801b2e5 	.word	0x0801b2e5
 801b34c:	0801b2e5 	.word	0x0801b2e5
 801b350:	0801b421 	.word	0x0801b421
 801b354:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801b358:	e7db      	b.n	801b312 <_scanf_float+0x8e>
 801b35a:	290e      	cmp	r1, #14
 801b35c:	d8c2      	bhi.n	801b2e4 <_scanf_float+0x60>
 801b35e:	a001      	add	r0, pc, #4	; (adr r0, 801b364 <_scanf_float+0xe0>)
 801b360:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801b364:	0801b413 	.word	0x0801b413
 801b368:	0801b2e5 	.word	0x0801b2e5
 801b36c:	0801b413 	.word	0x0801b413
 801b370:	0801b4a7 	.word	0x0801b4a7
 801b374:	0801b2e5 	.word	0x0801b2e5
 801b378:	0801b3c1 	.word	0x0801b3c1
 801b37c:	0801b3fd 	.word	0x0801b3fd
 801b380:	0801b3fd 	.word	0x0801b3fd
 801b384:	0801b3fd 	.word	0x0801b3fd
 801b388:	0801b3fd 	.word	0x0801b3fd
 801b38c:	0801b3fd 	.word	0x0801b3fd
 801b390:	0801b3fd 	.word	0x0801b3fd
 801b394:	0801b3fd 	.word	0x0801b3fd
 801b398:	0801b3fd 	.word	0x0801b3fd
 801b39c:	0801b3fd 	.word	0x0801b3fd
 801b3a0:	2b6e      	cmp	r3, #110	; 0x6e
 801b3a2:	d809      	bhi.n	801b3b8 <_scanf_float+0x134>
 801b3a4:	2b60      	cmp	r3, #96	; 0x60
 801b3a6:	d8b2      	bhi.n	801b30e <_scanf_float+0x8a>
 801b3a8:	2b54      	cmp	r3, #84	; 0x54
 801b3aa:	d077      	beq.n	801b49c <_scanf_float+0x218>
 801b3ac:	2b59      	cmp	r3, #89	; 0x59
 801b3ae:	d199      	bne.n	801b2e4 <_scanf_float+0x60>
 801b3b0:	2d07      	cmp	r5, #7
 801b3b2:	d197      	bne.n	801b2e4 <_scanf_float+0x60>
 801b3b4:	2508      	movs	r5, #8
 801b3b6:	e029      	b.n	801b40c <_scanf_float+0x188>
 801b3b8:	2b74      	cmp	r3, #116	; 0x74
 801b3ba:	d06f      	beq.n	801b49c <_scanf_float+0x218>
 801b3bc:	2b79      	cmp	r3, #121	; 0x79
 801b3be:	e7f6      	b.n	801b3ae <_scanf_float+0x12a>
 801b3c0:	6821      	ldr	r1, [r4, #0]
 801b3c2:	05c8      	lsls	r0, r1, #23
 801b3c4:	d51a      	bpl.n	801b3fc <_scanf_float+0x178>
 801b3c6:	9b02      	ldr	r3, [sp, #8]
 801b3c8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801b3cc:	6021      	str	r1, [r4, #0]
 801b3ce:	f109 0901 	add.w	r9, r9, #1
 801b3d2:	b11b      	cbz	r3, 801b3dc <_scanf_float+0x158>
 801b3d4:	3b01      	subs	r3, #1
 801b3d6:	3201      	adds	r2, #1
 801b3d8:	9302      	str	r3, [sp, #8]
 801b3da:	60a2      	str	r2, [r4, #8]
 801b3dc:	68a3      	ldr	r3, [r4, #8]
 801b3de:	3b01      	subs	r3, #1
 801b3e0:	60a3      	str	r3, [r4, #8]
 801b3e2:	6923      	ldr	r3, [r4, #16]
 801b3e4:	3301      	adds	r3, #1
 801b3e6:	6123      	str	r3, [r4, #16]
 801b3e8:	687b      	ldr	r3, [r7, #4]
 801b3ea:	3b01      	subs	r3, #1
 801b3ec:	2b00      	cmp	r3, #0
 801b3ee:	607b      	str	r3, [r7, #4]
 801b3f0:	f340 8084 	ble.w	801b4fc <_scanf_float+0x278>
 801b3f4:	683b      	ldr	r3, [r7, #0]
 801b3f6:	3301      	adds	r3, #1
 801b3f8:	603b      	str	r3, [r7, #0]
 801b3fa:	e766      	b.n	801b2ca <_scanf_float+0x46>
 801b3fc:	eb1a 0f05 	cmn.w	sl, r5
 801b400:	f47f af70 	bne.w	801b2e4 <_scanf_float+0x60>
 801b404:	6822      	ldr	r2, [r4, #0]
 801b406:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801b40a:	6022      	str	r2, [r4, #0]
 801b40c:	f806 3b01 	strb.w	r3, [r6], #1
 801b410:	e7e4      	b.n	801b3dc <_scanf_float+0x158>
 801b412:	6822      	ldr	r2, [r4, #0]
 801b414:	0610      	lsls	r0, r2, #24
 801b416:	f57f af65 	bpl.w	801b2e4 <_scanf_float+0x60>
 801b41a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801b41e:	e7f4      	b.n	801b40a <_scanf_float+0x186>
 801b420:	f1ba 0f00 	cmp.w	sl, #0
 801b424:	d10e      	bne.n	801b444 <_scanf_float+0x1c0>
 801b426:	f1b9 0f00 	cmp.w	r9, #0
 801b42a:	d10e      	bne.n	801b44a <_scanf_float+0x1c6>
 801b42c:	6822      	ldr	r2, [r4, #0]
 801b42e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801b432:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801b436:	d108      	bne.n	801b44a <_scanf_float+0x1c6>
 801b438:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801b43c:	6022      	str	r2, [r4, #0]
 801b43e:	f04f 0a01 	mov.w	sl, #1
 801b442:	e7e3      	b.n	801b40c <_scanf_float+0x188>
 801b444:	f1ba 0f02 	cmp.w	sl, #2
 801b448:	d055      	beq.n	801b4f6 <_scanf_float+0x272>
 801b44a:	2d01      	cmp	r5, #1
 801b44c:	d002      	beq.n	801b454 <_scanf_float+0x1d0>
 801b44e:	2d04      	cmp	r5, #4
 801b450:	f47f af48 	bne.w	801b2e4 <_scanf_float+0x60>
 801b454:	3501      	adds	r5, #1
 801b456:	b2ed      	uxtb	r5, r5
 801b458:	e7d8      	b.n	801b40c <_scanf_float+0x188>
 801b45a:	f1ba 0f01 	cmp.w	sl, #1
 801b45e:	f47f af41 	bne.w	801b2e4 <_scanf_float+0x60>
 801b462:	f04f 0a02 	mov.w	sl, #2
 801b466:	e7d1      	b.n	801b40c <_scanf_float+0x188>
 801b468:	b97d      	cbnz	r5, 801b48a <_scanf_float+0x206>
 801b46a:	f1b9 0f00 	cmp.w	r9, #0
 801b46e:	f47f af3c 	bne.w	801b2ea <_scanf_float+0x66>
 801b472:	6822      	ldr	r2, [r4, #0]
 801b474:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801b478:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801b47c:	f47f af39 	bne.w	801b2f2 <_scanf_float+0x6e>
 801b480:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801b484:	6022      	str	r2, [r4, #0]
 801b486:	2501      	movs	r5, #1
 801b488:	e7c0      	b.n	801b40c <_scanf_float+0x188>
 801b48a:	2d03      	cmp	r5, #3
 801b48c:	d0e2      	beq.n	801b454 <_scanf_float+0x1d0>
 801b48e:	2d05      	cmp	r5, #5
 801b490:	e7de      	b.n	801b450 <_scanf_float+0x1cc>
 801b492:	2d02      	cmp	r5, #2
 801b494:	f47f af26 	bne.w	801b2e4 <_scanf_float+0x60>
 801b498:	2503      	movs	r5, #3
 801b49a:	e7b7      	b.n	801b40c <_scanf_float+0x188>
 801b49c:	2d06      	cmp	r5, #6
 801b49e:	f47f af21 	bne.w	801b2e4 <_scanf_float+0x60>
 801b4a2:	2507      	movs	r5, #7
 801b4a4:	e7b2      	b.n	801b40c <_scanf_float+0x188>
 801b4a6:	6822      	ldr	r2, [r4, #0]
 801b4a8:	0591      	lsls	r1, r2, #22
 801b4aa:	f57f af1b 	bpl.w	801b2e4 <_scanf_float+0x60>
 801b4ae:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801b4b2:	6022      	str	r2, [r4, #0]
 801b4b4:	f8cd 9004 	str.w	r9, [sp, #4]
 801b4b8:	e7a8      	b.n	801b40c <_scanf_float+0x188>
 801b4ba:	6822      	ldr	r2, [r4, #0]
 801b4bc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 801b4c0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801b4c4:	d006      	beq.n	801b4d4 <_scanf_float+0x250>
 801b4c6:	0550      	lsls	r0, r2, #21
 801b4c8:	f57f af0c 	bpl.w	801b2e4 <_scanf_float+0x60>
 801b4cc:	f1b9 0f00 	cmp.w	r9, #0
 801b4d0:	f43f af0f 	beq.w	801b2f2 <_scanf_float+0x6e>
 801b4d4:	0591      	lsls	r1, r2, #22
 801b4d6:	bf58      	it	pl
 801b4d8:	9901      	ldrpl	r1, [sp, #4]
 801b4da:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801b4de:	bf58      	it	pl
 801b4e0:	eba9 0101 	subpl.w	r1, r9, r1
 801b4e4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801b4e8:	bf58      	it	pl
 801b4ea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801b4ee:	6022      	str	r2, [r4, #0]
 801b4f0:	f04f 0900 	mov.w	r9, #0
 801b4f4:	e78a      	b.n	801b40c <_scanf_float+0x188>
 801b4f6:	f04f 0a03 	mov.w	sl, #3
 801b4fa:	e787      	b.n	801b40c <_scanf_float+0x188>
 801b4fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801b500:	4639      	mov	r1, r7
 801b502:	4640      	mov	r0, r8
 801b504:	4798      	blx	r3
 801b506:	2800      	cmp	r0, #0
 801b508:	f43f aedf 	beq.w	801b2ca <_scanf_float+0x46>
 801b50c:	e6ea      	b.n	801b2e4 <_scanf_float+0x60>
 801b50e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b512:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801b516:	463a      	mov	r2, r7
 801b518:	4640      	mov	r0, r8
 801b51a:	4798      	blx	r3
 801b51c:	6923      	ldr	r3, [r4, #16]
 801b51e:	3b01      	subs	r3, #1
 801b520:	6123      	str	r3, [r4, #16]
 801b522:	e6ec      	b.n	801b2fe <_scanf_float+0x7a>
 801b524:	1e6b      	subs	r3, r5, #1
 801b526:	2b06      	cmp	r3, #6
 801b528:	d825      	bhi.n	801b576 <_scanf_float+0x2f2>
 801b52a:	2d02      	cmp	r5, #2
 801b52c:	d836      	bhi.n	801b59c <_scanf_float+0x318>
 801b52e:	455e      	cmp	r6, fp
 801b530:	f67f aee8 	bls.w	801b304 <_scanf_float+0x80>
 801b534:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b538:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801b53c:	463a      	mov	r2, r7
 801b53e:	4640      	mov	r0, r8
 801b540:	4798      	blx	r3
 801b542:	6923      	ldr	r3, [r4, #16]
 801b544:	3b01      	subs	r3, #1
 801b546:	6123      	str	r3, [r4, #16]
 801b548:	e7f1      	b.n	801b52e <_scanf_float+0x2aa>
 801b54a:	9802      	ldr	r0, [sp, #8]
 801b54c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b550:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801b554:	9002      	str	r0, [sp, #8]
 801b556:	463a      	mov	r2, r7
 801b558:	4640      	mov	r0, r8
 801b55a:	4798      	blx	r3
 801b55c:	6923      	ldr	r3, [r4, #16]
 801b55e:	3b01      	subs	r3, #1
 801b560:	6123      	str	r3, [r4, #16]
 801b562:	f10a 3aff 	add.w	sl, sl, #4294967295
 801b566:	fa5f fa8a 	uxtb.w	sl, sl
 801b56a:	f1ba 0f02 	cmp.w	sl, #2
 801b56e:	d1ec      	bne.n	801b54a <_scanf_float+0x2c6>
 801b570:	3d03      	subs	r5, #3
 801b572:	b2ed      	uxtb	r5, r5
 801b574:	1b76      	subs	r6, r6, r5
 801b576:	6823      	ldr	r3, [r4, #0]
 801b578:	05da      	lsls	r2, r3, #23
 801b57a:	d52f      	bpl.n	801b5dc <_scanf_float+0x358>
 801b57c:	055b      	lsls	r3, r3, #21
 801b57e:	d510      	bpl.n	801b5a2 <_scanf_float+0x31e>
 801b580:	455e      	cmp	r6, fp
 801b582:	f67f aebf 	bls.w	801b304 <_scanf_float+0x80>
 801b586:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b58a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801b58e:	463a      	mov	r2, r7
 801b590:	4640      	mov	r0, r8
 801b592:	4798      	blx	r3
 801b594:	6923      	ldr	r3, [r4, #16]
 801b596:	3b01      	subs	r3, #1
 801b598:	6123      	str	r3, [r4, #16]
 801b59a:	e7f1      	b.n	801b580 <_scanf_float+0x2fc>
 801b59c:	46aa      	mov	sl, r5
 801b59e:	9602      	str	r6, [sp, #8]
 801b5a0:	e7df      	b.n	801b562 <_scanf_float+0x2de>
 801b5a2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801b5a6:	6923      	ldr	r3, [r4, #16]
 801b5a8:	2965      	cmp	r1, #101	; 0x65
 801b5aa:	f103 33ff 	add.w	r3, r3, #4294967295
 801b5ae:	f106 35ff 	add.w	r5, r6, #4294967295
 801b5b2:	6123      	str	r3, [r4, #16]
 801b5b4:	d00c      	beq.n	801b5d0 <_scanf_float+0x34c>
 801b5b6:	2945      	cmp	r1, #69	; 0x45
 801b5b8:	d00a      	beq.n	801b5d0 <_scanf_float+0x34c>
 801b5ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b5be:	463a      	mov	r2, r7
 801b5c0:	4640      	mov	r0, r8
 801b5c2:	4798      	blx	r3
 801b5c4:	6923      	ldr	r3, [r4, #16]
 801b5c6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801b5ca:	3b01      	subs	r3, #1
 801b5cc:	1eb5      	subs	r5, r6, #2
 801b5ce:	6123      	str	r3, [r4, #16]
 801b5d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801b5d4:	463a      	mov	r2, r7
 801b5d6:	4640      	mov	r0, r8
 801b5d8:	4798      	blx	r3
 801b5da:	462e      	mov	r6, r5
 801b5dc:	6825      	ldr	r5, [r4, #0]
 801b5de:	f015 0510 	ands.w	r5, r5, #16
 801b5e2:	d158      	bne.n	801b696 <_scanf_float+0x412>
 801b5e4:	7035      	strb	r5, [r6, #0]
 801b5e6:	6823      	ldr	r3, [r4, #0]
 801b5e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801b5ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801b5f0:	d11c      	bne.n	801b62c <_scanf_float+0x3a8>
 801b5f2:	9b01      	ldr	r3, [sp, #4]
 801b5f4:	454b      	cmp	r3, r9
 801b5f6:	eba3 0209 	sub.w	r2, r3, r9
 801b5fa:	d124      	bne.n	801b646 <_scanf_float+0x3c2>
 801b5fc:	2200      	movs	r2, #0
 801b5fe:	4659      	mov	r1, fp
 801b600:	4640      	mov	r0, r8
 801b602:	f001 f873 	bl	801c6ec <_strtod_r>
 801b606:	9b03      	ldr	r3, [sp, #12]
 801b608:	6821      	ldr	r1, [r4, #0]
 801b60a:	681b      	ldr	r3, [r3, #0]
 801b60c:	f011 0f02 	tst.w	r1, #2
 801b610:	ec57 6b10 	vmov	r6, r7, d0
 801b614:	f103 0204 	add.w	r2, r3, #4
 801b618:	d020      	beq.n	801b65c <_scanf_float+0x3d8>
 801b61a:	9903      	ldr	r1, [sp, #12]
 801b61c:	600a      	str	r2, [r1, #0]
 801b61e:	681b      	ldr	r3, [r3, #0]
 801b620:	e9c3 6700 	strd	r6, r7, [r3]
 801b624:	68e3      	ldr	r3, [r4, #12]
 801b626:	3301      	adds	r3, #1
 801b628:	60e3      	str	r3, [r4, #12]
 801b62a:	e66c      	b.n	801b306 <_scanf_float+0x82>
 801b62c:	9b04      	ldr	r3, [sp, #16]
 801b62e:	2b00      	cmp	r3, #0
 801b630:	d0e4      	beq.n	801b5fc <_scanf_float+0x378>
 801b632:	9905      	ldr	r1, [sp, #20]
 801b634:	230a      	movs	r3, #10
 801b636:	462a      	mov	r2, r5
 801b638:	3101      	adds	r1, #1
 801b63a:	4640      	mov	r0, r8
 801b63c:	f001 f8e0 	bl	801c800 <_strtol_r>
 801b640:	9b04      	ldr	r3, [sp, #16]
 801b642:	9e05      	ldr	r6, [sp, #20]
 801b644:	1ac2      	subs	r2, r0, r3
 801b646:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801b64a:	429e      	cmp	r6, r3
 801b64c:	bf28      	it	cs
 801b64e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801b652:	4912      	ldr	r1, [pc, #72]	; (801b69c <_scanf_float+0x418>)
 801b654:	4630      	mov	r0, r6
 801b656:	f000 f977 	bl	801b948 <siprintf>
 801b65a:	e7cf      	b.n	801b5fc <_scanf_float+0x378>
 801b65c:	f011 0f04 	tst.w	r1, #4
 801b660:	9903      	ldr	r1, [sp, #12]
 801b662:	600a      	str	r2, [r1, #0]
 801b664:	d1db      	bne.n	801b61e <_scanf_float+0x39a>
 801b666:	f8d3 8000 	ldr.w	r8, [r3]
 801b66a:	ee10 2a10 	vmov	r2, s0
 801b66e:	ee10 0a10 	vmov	r0, s0
 801b672:	463b      	mov	r3, r7
 801b674:	4639      	mov	r1, r7
 801b676:	f7e5 fa69 	bl	8000b4c <__aeabi_dcmpun>
 801b67a:	b128      	cbz	r0, 801b688 <_scanf_float+0x404>
 801b67c:	4808      	ldr	r0, [pc, #32]	; (801b6a0 <_scanf_float+0x41c>)
 801b67e:	f000 f919 	bl	801b8b4 <nanf>
 801b682:	ed88 0a00 	vstr	s0, [r8]
 801b686:	e7cd      	b.n	801b624 <_scanf_float+0x3a0>
 801b688:	4630      	mov	r0, r6
 801b68a:	4639      	mov	r1, r7
 801b68c:	f7e5 fabc 	bl	8000c08 <__aeabi_d2f>
 801b690:	f8c8 0000 	str.w	r0, [r8]
 801b694:	e7c6      	b.n	801b624 <_scanf_float+0x3a0>
 801b696:	2500      	movs	r5, #0
 801b698:	e635      	b.n	801b306 <_scanf_float+0x82>
 801b69a:	bf00      	nop
 801b69c:	0802191a 	.word	0x0802191a
 801b6a0:	080219ab 	.word	0x080219ab

0801b6a4 <iprintf>:
 801b6a4:	b40f      	push	{r0, r1, r2, r3}
 801b6a6:	4b0a      	ldr	r3, [pc, #40]	; (801b6d0 <iprintf+0x2c>)
 801b6a8:	b513      	push	{r0, r1, r4, lr}
 801b6aa:	681c      	ldr	r4, [r3, #0]
 801b6ac:	b124      	cbz	r4, 801b6b8 <iprintf+0x14>
 801b6ae:	69a3      	ldr	r3, [r4, #24]
 801b6b0:	b913      	cbnz	r3, 801b6b8 <iprintf+0x14>
 801b6b2:	4620      	mov	r0, r4
 801b6b4:	f7fe ffd4 	bl	801a660 <__sinit>
 801b6b8:	ab05      	add	r3, sp, #20
 801b6ba:	9a04      	ldr	r2, [sp, #16]
 801b6bc:	68a1      	ldr	r1, [r4, #8]
 801b6be:	9301      	str	r3, [sp, #4]
 801b6c0:	4620      	mov	r0, r4
 801b6c2:	f003 fe09 	bl	801f2d8 <_vfiprintf_r>
 801b6c6:	b002      	add	sp, #8
 801b6c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b6cc:	b004      	add	sp, #16
 801b6ce:	4770      	bx	lr
 801b6d0:	200001f8 	.word	0x200001f8

0801b6d4 <_puts_r>:
 801b6d4:	b570      	push	{r4, r5, r6, lr}
 801b6d6:	460e      	mov	r6, r1
 801b6d8:	4605      	mov	r5, r0
 801b6da:	b118      	cbz	r0, 801b6e4 <_puts_r+0x10>
 801b6dc:	6983      	ldr	r3, [r0, #24]
 801b6de:	b90b      	cbnz	r3, 801b6e4 <_puts_r+0x10>
 801b6e0:	f7fe ffbe 	bl	801a660 <__sinit>
 801b6e4:	69ab      	ldr	r3, [r5, #24]
 801b6e6:	68ac      	ldr	r4, [r5, #8]
 801b6e8:	b913      	cbnz	r3, 801b6f0 <_puts_r+0x1c>
 801b6ea:	4628      	mov	r0, r5
 801b6ec:	f7fe ffb8 	bl	801a660 <__sinit>
 801b6f0:	4b2c      	ldr	r3, [pc, #176]	; (801b7a4 <_puts_r+0xd0>)
 801b6f2:	429c      	cmp	r4, r3
 801b6f4:	d120      	bne.n	801b738 <_puts_r+0x64>
 801b6f6:	686c      	ldr	r4, [r5, #4]
 801b6f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b6fa:	07db      	lsls	r3, r3, #31
 801b6fc:	d405      	bmi.n	801b70a <_puts_r+0x36>
 801b6fe:	89a3      	ldrh	r3, [r4, #12]
 801b700:	0598      	lsls	r0, r3, #22
 801b702:	d402      	bmi.n	801b70a <_puts_r+0x36>
 801b704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b706:	f7ff f86e 	bl	801a7e6 <__retarget_lock_acquire_recursive>
 801b70a:	89a3      	ldrh	r3, [r4, #12]
 801b70c:	0719      	lsls	r1, r3, #28
 801b70e:	d51d      	bpl.n	801b74c <_puts_r+0x78>
 801b710:	6923      	ldr	r3, [r4, #16]
 801b712:	b1db      	cbz	r3, 801b74c <_puts_r+0x78>
 801b714:	3e01      	subs	r6, #1
 801b716:	68a3      	ldr	r3, [r4, #8]
 801b718:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801b71c:	3b01      	subs	r3, #1
 801b71e:	60a3      	str	r3, [r4, #8]
 801b720:	bb39      	cbnz	r1, 801b772 <_puts_r+0x9e>
 801b722:	2b00      	cmp	r3, #0
 801b724:	da38      	bge.n	801b798 <_puts_r+0xc4>
 801b726:	4622      	mov	r2, r4
 801b728:	210a      	movs	r1, #10
 801b72a:	4628      	mov	r0, r5
 801b72c:	f001 f936 	bl	801c99c <__swbuf_r>
 801b730:	3001      	adds	r0, #1
 801b732:	d011      	beq.n	801b758 <_puts_r+0x84>
 801b734:	250a      	movs	r5, #10
 801b736:	e011      	b.n	801b75c <_puts_r+0x88>
 801b738:	4b1b      	ldr	r3, [pc, #108]	; (801b7a8 <_puts_r+0xd4>)
 801b73a:	429c      	cmp	r4, r3
 801b73c:	d101      	bne.n	801b742 <_puts_r+0x6e>
 801b73e:	68ac      	ldr	r4, [r5, #8]
 801b740:	e7da      	b.n	801b6f8 <_puts_r+0x24>
 801b742:	4b1a      	ldr	r3, [pc, #104]	; (801b7ac <_puts_r+0xd8>)
 801b744:	429c      	cmp	r4, r3
 801b746:	bf08      	it	eq
 801b748:	68ec      	ldreq	r4, [r5, #12]
 801b74a:	e7d5      	b.n	801b6f8 <_puts_r+0x24>
 801b74c:	4621      	mov	r1, r4
 801b74e:	4628      	mov	r0, r5
 801b750:	f001 f988 	bl	801ca64 <__swsetup_r>
 801b754:	2800      	cmp	r0, #0
 801b756:	d0dd      	beq.n	801b714 <_puts_r+0x40>
 801b758:	f04f 35ff 	mov.w	r5, #4294967295
 801b75c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b75e:	07da      	lsls	r2, r3, #31
 801b760:	d405      	bmi.n	801b76e <_puts_r+0x9a>
 801b762:	89a3      	ldrh	r3, [r4, #12]
 801b764:	059b      	lsls	r3, r3, #22
 801b766:	d402      	bmi.n	801b76e <_puts_r+0x9a>
 801b768:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b76a:	f7ff f83d 	bl	801a7e8 <__retarget_lock_release_recursive>
 801b76e:	4628      	mov	r0, r5
 801b770:	bd70      	pop	{r4, r5, r6, pc}
 801b772:	2b00      	cmp	r3, #0
 801b774:	da04      	bge.n	801b780 <_puts_r+0xac>
 801b776:	69a2      	ldr	r2, [r4, #24]
 801b778:	429a      	cmp	r2, r3
 801b77a:	dc06      	bgt.n	801b78a <_puts_r+0xb6>
 801b77c:	290a      	cmp	r1, #10
 801b77e:	d004      	beq.n	801b78a <_puts_r+0xb6>
 801b780:	6823      	ldr	r3, [r4, #0]
 801b782:	1c5a      	adds	r2, r3, #1
 801b784:	6022      	str	r2, [r4, #0]
 801b786:	7019      	strb	r1, [r3, #0]
 801b788:	e7c5      	b.n	801b716 <_puts_r+0x42>
 801b78a:	4622      	mov	r2, r4
 801b78c:	4628      	mov	r0, r5
 801b78e:	f001 f905 	bl	801c99c <__swbuf_r>
 801b792:	3001      	adds	r0, #1
 801b794:	d1bf      	bne.n	801b716 <_puts_r+0x42>
 801b796:	e7df      	b.n	801b758 <_puts_r+0x84>
 801b798:	6823      	ldr	r3, [r4, #0]
 801b79a:	250a      	movs	r5, #10
 801b79c:	1c5a      	adds	r2, r3, #1
 801b79e:	6022      	str	r2, [r4, #0]
 801b7a0:	701d      	strb	r5, [r3, #0]
 801b7a2:	e7db      	b.n	801b75c <_puts_r+0x88>
 801b7a4:	080218a4 	.word	0x080218a4
 801b7a8:	080218c4 	.word	0x080218c4
 801b7ac:	08021884 	.word	0x08021884

0801b7b0 <puts>:
 801b7b0:	4b02      	ldr	r3, [pc, #8]	; (801b7bc <puts+0xc>)
 801b7b2:	4601      	mov	r1, r0
 801b7b4:	6818      	ldr	r0, [r3, #0]
 801b7b6:	f7ff bf8d 	b.w	801b6d4 <_puts_r>
 801b7ba:	bf00      	nop
 801b7bc:	200001f8 	.word	0x200001f8

0801b7c0 <cleanup_glue>:
 801b7c0:	b538      	push	{r3, r4, r5, lr}
 801b7c2:	460c      	mov	r4, r1
 801b7c4:	6809      	ldr	r1, [r1, #0]
 801b7c6:	4605      	mov	r5, r0
 801b7c8:	b109      	cbz	r1, 801b7ce <cleanup_glue+0xe>
 801b7ca:	f7ff fff9 	bl	801b7c0 <cleanup_glue>
 801b7ce:	4621      	mov	r1, r4
 801b7d0:	4628      	mov	r0, r5
 801b7d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b7d6:	f7ff b841 	b.w	801a85c <_free_r>
	...

0801b7dc <_reclaim_reent>:
 801b7dc:	4b2c      	ldr	r3, [pc, #176]	; (801b890 <_reclaim_reent+0xb4>)
 801b7de:	681b      	ldr	r3, [r3, #0]
 801b7e0:	4283      	cmp	r3, r0
 801b7e2:	b570      	push	{r4, r5, r6, lr}
 801b7e4:	4604      	mov	r4, r0
 801b7e6:	d051      	beq.n	801b88c <_reclaim_reent+0xb0>
 801b7e8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801b7ea:	b143      	cbz	r3, 801b7fe <_reclaim_reent+0x22>
 801b7ec:	68db      	ldr	r3, [r3, #12]
 801b7ee:	2b00      	cmp	r3, #0
 801b7f0:	d14a      	bne.n	801b888 <_reclaim_reent+0xac>
 801b7f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b7f4:	6819      	ldr	r1, [r3, #0]
 801b7f6:	b111      	cbz	r1, 801b7fe <_reclaim_reent+0x22>
 801b7f8:	4620      	mov	r0, r4
 801b7fa:	f7ff f82f 	bl	801a85c <_free_r>
 801b7fe:	6961      	ldr	r1, [r4, #20]
 801b800:	b111      	cbz	r1, 801b808 <_reclaim_reent+0x2c>
 801b802:	4620      	mov	r0, r4
 801b804:	f7ff f82a 	bl	801a85c <_free_r>
 801b808:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801b80a:	b111      	cbz	r1, 801b812 <_reclaim_reent+0x36>
 801b80c:	4620      	mov	r0, r4
 801b80e:	f7ff f825 	bl	801a85c <_free_r>
 801b812:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801b814:	b111      	cbz	r1, 801b81c <_reclaim_reent+0x40>
 801b816:	4620      	mov	r0, r4
 801b818:	f7ff f820 	bl	801a85c <_free_r>
 801b81c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801b81e:	b111      	cbz	r1, 801b826 <_reclaim_reent+0x4a>
 801b820:	4620      	mov	r0, r4
 801b822:	f7ff f81b 	bl	801a85c <_free_r>
 801b826:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801b828:	b111      	cbz	r1, 801b830 <_reclaim_reent+0x54>
 801b82a:	4620      	mov	r0, r4
 801b82c:	f7ff f816 	bl	801a85c <_free_r>
 801b830:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801b832:	b111      	cbz	r1, 801b83a <_reclaim_reent+0x5e>
 801b834:	4620      	mov	r0, r4
 801b836:	f7ff f811 	bl	801a85c <_free_r>
 801b83a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801b83c:	b111      	cbz	r1, 801b844 <_reclaim_reent+0x68>
 801b83e:	4620      	mov	r0, r4
 801b840:	f7ff f80c 	bl	801a85c <_free_r>
 801b844:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b846:	b111      	cbz	r1, 801b84e <_reclaim_reent+0x72>
 801b848:	4620      	mov	r0, r4
 801b84a:	f7ff f807 	bl	801a85c <_free_r>
 801b84e:	69a3      	ldr	r3, [r4, #24]
 801b850:	b1e3      	cbz	r3, 801b88c <_reclaim_reent+0xb0>
 801b852:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801b854:	4620      	mov	r0, r4
 801b856:	4798      	blx	r3
 801b858:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801b85a:	b1b9      	cbz	r1, 801b88c <_reclaim_reent+0xb0>
 801b85c:	4620      	mov	r0, r4
 801b85e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801b862:	f7ff bfad 	b.w	801b7c0 <cleanup_glue>
 801b866:	5949      	ldr	r1, [r1, r5]
 801b868:	b941      	cbnz	r1, 801b87c <_reclaim_reent+0xa0>
 801b86a:	3504      	adds	r5, #4
 801b86c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b86e:	2d80      	cmp	r5, #128	; 0x80
 801b870:	68d9      	ldr	r1, [r3, #12]
 801b872:	d1f8      	bne.n	801b866 <_reclaim_reent+0x8a>
 801b874:	4620      	mov	r0, r4
 801b876:	f7fe fff1 	bl	801a85c <_free_r>
 801b87a:	e7ba      	b.n	801b7f2 <_reclaim_reent+0x16>
 801b87c:	680e      	ldr	r6, [r1, #0]
 801b87e:	4620      	mov	r0, r4
 801b880:	f7fe ffec 	bl	801a85c <_free_r>
 801b884:	4631      	mov	r1, r6
 801b886:	e7ef      	b.n	801b868 <_reclaim_reent+0x8c>
 801b888:	2500      	movs	r5, #0
 801b88a:	e7ef      	b.n	801b86c <_reclaim_reent+0x90>
 801b88c:	bd70      	pop	{r4, r5, r6, pc}
 801b88e:	bf00      	nop
 801b890:	200001f8 	.word	0x200001f8

0801b894 <_sbrk_r>:
 801b894:	b538      	push	{r3, r4, r5, lr}
 801b896:	4d06      	ldr	r5, [pc, #24]	; (801b8b0 <_sbrk_r+0x1c>)
 801b898:	2300      	movs	r3, #0
 801b89a:	4604      	mov	r4, r0
 801b89c:	4608      	mov	r0, r1
 801b89e:	602b      	str	r3, [r5, #0]
 801b8a0:	f7e7 fd0e 	bl	80032c0 <_sbrk>
 801b8a4:	1c43      	adds	r3, r0, #1
 801b8a6:	d102      	bne.n	801b8ae <_sbrk_r+0x1a>
 801b8a8:	682b      	ldr	r3, [r5, #0]
 801b8aa:	b103      	cbz	r3, 801b8ae <_sbrk_r+0x1a>
 801b8ac:	6023      	str	r3, [r4, #0]
 801b8ae:	bd38      	pop	{r3, r4, r5, pc}
 801b8b0:	20008fb4 	.word	0x20008fb4

0801b8b4 <nanf>:
 801b8b4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801b8bc <nanf+0x8>
 801b8b8:	4770      	bx	lr
 801b8ba:	bf00      	nop
 801b8bc:	7fc00000 	.word	0x7fc00000

0801b8c0 <_raise_r>:
 801b8c0:	291f      	cmp	r1, #31
 801b8c2:	b538      	push	{r3, r4, r5, lr}
 801b8c4:	4604      	mov	r4, r0
 801b8c6:	460d      	mov	r5, r1
 801b8c8:	d904      	bls.n	801b8d4 <_raise_r+0x14>
 801b8ca:	2316      	movs	r3, #22
 801b8cc:	6003      	str	r3, [r0, #0]
 801b8ce:	f04f 30ff 	mov.w	r0, #4294967295
 801b8d2:	bd38      	pop	{r3, r4, r5, pc}
 801b8d4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801b8d6:	b112      	cbz	r2, 801b8de <_raise_r+0x1e>
 801b8d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b8dc:	b94b      	cbnz	r3, 801b8f2 <_raise_r+0x32>
 801b8de:	4620      	mov	r0, r4
 801b8e0:	f000 f830 	bl	801b944 <_getpid_r>
 801b8e4:	462a      	mov	r2, r5
 801b8e6:	4601      	mov	r1, r0
 801b8e8:	4620      	mov	r0, r4
 801b8ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b8ee:	f000 b817 	b.w	801b920 <_kill_r>
 801b8f2:	2b01      	cmp	r3, #1
 801b8f4:	d00a      	beq.n	801b90c <_raise_r+0x4c>
 801b8f6:	1c59      	adds	r1, r3, #1
 801b8f8:	d103      	bne.n	801b902 <_raise_r+0x42>
 801b8fa:	2316      	movs	r3, #22
 801b8fc:	6003      	str	r3, [r0, #0]
 801b8fe:	2001      	movs	r0, #1
 801b900:	e7e7      	b.n	801b8d2 <_raise_r+0x12>
 801b902:	2400      	movs	r4, #0
 801b904:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801b908:	4628      	mov	r0, r5
 801b90a:	4798      	blx	r3
 801b90c:	2000      	movs	r0, #0
 801b90e:	e7e0      	b.n	801b8d2 <_raise_r+0x12>

0801b910 <raise>:
 801b910:	4b02      	ldr	r3, [pc, #8]	; (801b91c <raise+0xc>)
 801b912:	4601      	mov	r1, r0
 801b914:	6818      	ldr	r0, [r3, #0]
 801b916:	f7ff bfd3 	b.w	801b8c0 <_raise_r>
 801b91a:	bf00      	nop
 801b91c:	200001f8 	.word	0x200001f8

0801b920 <_kill_r>:
 801b920:	b538      	push	{r3, r4, r5, lr}
 801b922:	4d07      	ldr	r5, [pc, #28]	; (801b940 <_kill_r+0x20>)
 801b924:	2300      	movs	r3, #0
 801b926:	4604      	mov	r4, r0
 801b928:	4608      	mov	r0, r1
 801b92a:	4611      	mov	r1, r2
 801b92c:	602b      	str	r3, [r5, #0]
 801b92e:	f7e7 fc3f 	bl	80031b0 <_kill>
 801b932:	1c43      	adds	r3, r0, #1
 801b934:	d102      	bne.n	801b93c <_kill_r+0x1c>
 801b936:	682b      	ldr	r3, [r5, #0]
 801b938:	b103      	cbz	r3, 801b93c <_kill_r+0x1c>
 801b93a:	6023      	str	r3, [r4, #0]
 801b93c:	bd38      	pop	{r3, r4, r5, pc}
 801b93e:	bf00      	nop
 801b940:	20008fb4 	.word	0x20008fb4

0801b944 <_getpid_r>:
 801b944:	f7e7 bc2c 	b.w	80031a0 <_getpid>

0801b948 <siprintf>:
 801b948:	b40e      	push	{r1, r2, r3}
 801b94a:	b500      	push	{lr}
 801b94c:	b09c      	sub	sp, #112	; 0x70
 801b94e:	ab1d      	add	r3, sp, #116	; 0x74
 801b950:	9002      	str	r0, [sp, #8]
 801b952:	9006      	str	r0, [sp, #24]
 801b954:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801b958:	4809      	ldr	r0, [pc, #36]	; (801b980 <siprintf+0x38>)
 801b95a:	9107      	str	r1, [sp, #28]
 801b95c:	9104      	str	r1, [sp, #16]
 801b95e:	4909      	ldr	r1, [pc, #36]	; (801b984 <siprintf+0x3c>)
 801b960:	f853 2b04 	ldr.w	r2, [r3], #4
 801b964:	9105      	str	r1, [sp, #20]
 801b966:	6800      	ldr	r0, [r0, #0]
 801b968:	9301      	str	r3, [sp, #4]
 801b96a:	a902      	add	r1, sp, #8
 801b96c:	f003 f9b8 	bl	801ece0 <_svfiprintf_r>
 801b970:	9b02      	ldr	r3, [sp, #8]
 801b972:	2200      	movs	r2, #0
 801b974:	701a      	strb	r2, [r3, #0]
 801b976:	b01c      	add	sp, #112	; 0x70
 801b978:	f85d eb04 	ldr.w	lr, [sp], #4
 801b97c:	b003      	add	sp, #12
 801b97e:	4770      	bx	lr
 801b980:	200001f8 	.word	0x200001f8
 801b984:	ffff0208 	.word	0xffff0208

0801b988 <siscanf>:
 801b988:	b40e      	push	{r1, r2, r3}
 801b98a:	b510      	push	{r4, lr}
 801b98c:	b09f      	sub	sp, #124	; 0x7c
 801b98e:	ac21      	add	r4, sp, #132	; 0x84
 801b990:	f44f 7101 	mov.w	r1, #516	; 0x204
 801b994:	f854 2b04 	ldr.w	r2, [r4], #4
 801b998:	9201      	str	r2, [sp, #4]
 801b99a:	f8ad 101c 	strh.w	r1, [sp, #28]
 801b99e:	9004      	str	r0, [sp, #16]
 801b9a0:	9008      	str	r0, [sp, #32]
 801b9a2:	f7e4 fc25 	bl	80001f0 <strlen>
 801b9a6:	4b0c      	ldr	r3, [pc, #48]	; (801b9d8 <siscanf+0x50>)
 801b9a8:	9005      	str	r0, [sp, #20]
 801b9aa:	9009      	str	r0, [sp, #36]	; 0x24
 801b9ac:	930d      	str	r3, [sp, #52]	; 0x34
 801b9ae:	480b      	ldr	r0, [pc, #44]	; (801b9dc <siscanf+0x54>)
 801b9b0:	9a01      	ldr	r2, [sp, #4]
 801b9b2:	6800      	ldr	r0, [r0, #0]
 801b9b4:	9403      	str	r4, [sp, #12]
 801b9b6:	2300      	movs	r3, #0
 801b9b8:	9311      	str	r3, [sp, #68]	; 0x44
 801b9ba:	9316      	str	r3, [sp, #88]	; 0x58
 801b9bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b9c0:	f8ad 301e 	strh.w	r3, [sp, #30]
 801b9c4:	a904      	add	r1, sp, #16
 801b9c6:	4623      	mov	r3, r4
 801b9c8:	f003 fae4 	bl	801ef94 <__ssvfiscanf_r>
 801b9cc:	b01f      	add	sp, #124	; 0x7c
 801b9ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b9d2:	b003      	add	sp, #12
 801b9d4:	4770      	bx	lr
 801b9d6:	bf00      	nop
 801b9d8:	0801ba03 	.word	0x0801ba03
 801b9dc:	200001f8 	.word	0x200001f8

0801b9e0 <__sread>:
 801b9e0:	b510      	push	{r4, lr}
 801b9e2:	460c      	mov	r4, r1
 801b9e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b9e8:	f003 fef2 	bl	801f7d0 <_read_r>
 801b9ec:	2800      	cmp	r0, #0
 801b9ee:	bfab      	itete	ge
 801b9f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b9f2:	89a3      	ldrhlt	r3, [r4, #12]
 801b9f4:	181b      	addge	r3, r3, r0
 801b9f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b9fa:	bfac      	ite	ge
 801b9fc:	6563      	strge	r3, [r4, #84]	; 0x54
 801b9fe:	81a3      	strhlt	r3, [r4, #12]
 801ba00:	bd10      	pop	{r4, pc}

0801ba02 <__seofread>:
 801ba02:	2000      	movs	r0, #0
 801ba04:	4770      	bx	lr

0801ba06 <__swrite>:
 801ba06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ba0a:	461f      	mov	r7, r3
 801ba0c:	898b      	ldrh	r3, [r1, #12]
 801ba0e:	05db      	lsls	r3, r3, #23
 801ba10:	4605      	mov	r5, r0
 801ba12:	460c      	mov	r4, r1
 801ba14:	4616      	mov	r6, r2
 801ba16:	d505      	bpl.n	801ba24 <__swrite+0x1e>
 801ba18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ba1c:	2302      	movs	r3, #2
 801ba1e:	2200      	movs	r2, #0
 801ba20:	f002 fb7e 	bl	801e120 <_lseek_r>
 801ba24:	89a3      	ldrh	r3, [r4, #12]
 801ba26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ba2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801ba2e:	81a3      	strh	r3, [r4, #12]
 801ba30:	4632      	mov	r2, r6
 801ba32:	463b      	mov	r3, r7
 801ba34:	4628      	mov	r0, r5
 801ba36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ba3a:	f001 b801 	b.w	801ca40 <_write_r>

0801ba3e <__sseek>:
 801ba3e:	b510      	push	{r4, lr}
 801ba40:	460c      	mov	r4, r1
 801ba42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ba46:	f002 fb6b 	bl	801e120 <_lseek_r>
 801ba4a:	1c43      	adds	r3, r0, #1
 801ba4c:	89a3      	ldrh	r3, [r4, #12]
 801ba4e:	bf15      	itete	ne
 801ba50:	6560      	strne	r0, [r4, #84]	; 0x54
 801ba52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801ba56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801ba5a:	81a3      	strheq	r3, [r4, #12]
 801ba5c:	bf18      	it	ne
 801ba5e:	81a3      	strhne	r3, [r4, #12]
 801ba60:	bd10      	pop	{r4, pc}

0801ba62 <__sclose>:
 801ba62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ba66:	f001 b889 	b.w	801cb7c <_close_r>

0801ba6a <strcpy>:
 801ba6a:	4603      	mov	r3, r0
 801ba6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ba70:	f803 2b01 	strb.w	r2, [r3], #1
 801ba74:	2a00      	cmp	r2, #0
 801ba76:	d1f9      	bne.n	801ba6c <strcpy+0x2>
 801ba78:	4770      	bx	lr

0801ba7a <strncmp>:
 801ba7a:	b510      	push	{r4, lr}
 801ba7c:	b16a      	cbz	r2, 801ba9a <strncmp+0x20>
 801ba7e:	3901      	subs	r1, #1
 801ba80:	1884      	adds	r4, r0, r2
 801ba82:	f810 3b01 	ldrb.w	r3, [r0], #1
 801ba86:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801ba8a:	4293      	cmp	r3, r2
 801ba8c:	d103      	bne.n	801ba96 <strncmp+0x1c>
 801ba8e:	42a0      	cmp	r0, r4
 801ba90:	d001      	beq.n	801ba96 <strncmp+0x1c>
 801ba92:	2b00      	cmp	r3, #0
 801ba94:	d1f5      	bne.n	801ba82 <strncmp+0x8>
 801ba96:	1a98      	subs	r0, r3, r2
 801ba98:	bd10      	pop	{r4, pc}
 801ba9a:	4610      	mov	r0, r2
 801ba9c:	e7fc      	b.n	801ba98 <strncmp+0x1e>

0801ba9e <sulp>:
 801ba9e:	b570      	push	{r4, r5, r6, lr}
 801baa0:	4604      	mov	r4, r0
 801baa2:	460d      	mov	r5, r1
 801baa4:	ec45 4b10 	vmov	d0, r4, r5
 801baa8:	4616      	mov	r6, r2
 801baaa:	f002 ff39 	bl	801e920 <__ulp>
 801baae:	ec51 0b10 	vmov	r0, r1, d0
 801bab2:	b17e      	cbz	r6, 801bad4 <sulp+0x36>
 801bab4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801bab8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801babc:	2b00      	cmp	r3, #0
 801babe:	dd09      	ble.n	801bad4 <sulp+0x36>
 801bac0:	051b      	lsls	r3, r3, #20
 801bac2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801bac6:	2400      	movs	r4, #0
 801bac8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801bacc:	4622      	mov	r2, r4
 801bace:	462b      	mov	r3, r5
 801bad0:	f7e4 fda2 	bl	8000618 <__aeabi_dmul>
 801bad4:	bd70      	pop	{r4, r5, r6, pc}
	...

0801bad8 <_strtod_l>:
 801bad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801badc:	b0a3      	sub	sp, #140	; 0x8c
 801bade:	461f      	mov	r7, r3
 801bae0:	2300      	movs	r3, #0
 801bae2:	931e      	str	r3, [sp, #120]	; 0x78
 801bae4:	4ba4      	ldr	r3, [pc, #656]	; (801bd78 <_strtod_l+0x2a0>)
 801bae6:	9219      	str	r2, [sp, #100]	; 0x64
 801bae8:	681b      	ldr	r3, [r3, #0]
 801baea:	9307      	str	r3, [sp, #28]
 801baec:	4604      	mov	r4, r0
 801baee:	4618      	mov	r0, r3
 801baf0:	4688      	mov	r8, r1
 801baf2:	f7e4 fb7d 	bl	80001f0 <strlen>
 801baf6:	f04f 0a00 	mov.w	sl, #0
 801bafa:	4605      	mov	r5, r0
 801bafc:	f04f 0b00 	mov.w	fp, #0
 801bb00:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801bb04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bb06:	781a      	ldrb	r2, [r3, #0]
 801bb08:	2a2b      	cmp	r2, #43	; 0x2b
 801bb0a:	d04c      	beq.n	801bba6 <_strtod_l+0xce>
 801bb0c:	d839      	bhi.n	801bb82 <_strtod_l+0xaa>
 801bb0e:	2a0d      	cmp	r2, #13
 801bb10:	d832      	bhi.n	801bb78 <_strtod_l+0xa0>
 801bb12:	2a08      	cmp	r2, #8
 801bb14:	d832      	bhi.n	801bb7c <_strtod_l+0xa4>
 801bb16:	2a00      	cmp	r2, #0
 801bb18:	d03c      	beq.n	801bb94 <_strtod_l+0xbc>
 801bb1a:	2300      	movs	r3, #0
 801bb1c:	930e      	str	r3, [sp, #56]	; 0x38
 801bb1e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801bb20:	7833      	ldrb	r3, [r6, #0]
 801bb22:	2b30      	cmp	r3, #48	; 0x30
 801bb24:	f040 80b4 	bne.w	801bc90 <_strtod_l+0x1b8>
 801bb28:	7873      	ldrb	r3, [r6, #1]
 801bb2a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801bb2e:	2b58      	cmp	r3, #88	; 0x58
 801bb30:	d16c      	bne.n	801bc0c <_strtod_l+0x134>
 801bb32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801bb34:	9301      	str	r3, [sp, #4]
 801bb36:	ab1e      	add	r3, sp, #120	; 0x78
 801bb38:	9702      	str	r7, [sp, #8]
 801bb3a:	9300      	str	r3, [sp, #0]
 801bb3c:	4a8f      	ldr	r2, [pc, #572]	; (801bd7c <_strtod_l+0x2a4>)
 801bb3e:	ab1f      	add	r3, sp, #124	; 0x7c
 801bb40:	a91d      	add	r1, sp, #116	; 0x74
 801bb42:	4620      	mov	r0, r4
 801bb44:	f001 ffe0 	bl	801db08 <__gethex>
 801bb48:	f010 0707 	ands.w	r7, r0, #7
 801bb4c:	4605      	mov	r5, r0
 801bb4e:	d005      	beq.n	801bb5c <_strtod_l+0x84>
 801bb50:	2f06      	cmp	r7, #6
 801bb52:	d12a      	bne.n	801bbaa <_strtod_l+0xd2>
 801bb54:	3601      	adds	r6, #1
 801bb56:	2300      	movs	r3, #0
 801bb58:	961d      	str	r6, [sp, #116]	; 0x74
 801bb5a:	930e      	str	r3, [sp, #56]	; 0x38
 801bb5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801bb5e:	2b00      	cmp	r3, #0
 801bb60:	f040 8596 	bne.w	801c690 <_strtod_l+0xbb8>
 801bb64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801bb66:	b1db      	cbz	r3, 801bba0 <_strtod_l+0xc8>
 801bb68:	4652      	mov	r2, sl
 801bb6a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801bb6e:	ec43 2b10 	vmov	d0, r2, r3
 801bb72:	b023      	add	sp, #140	; 0x8c
 801bb74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bb78:	2a20      	cmp	r2, #32
 801bb7a:	d1ce      	bne.n	801bb1a <_strtod_l+0x42>
 801bb7c:	3301      	adds	r3, #1
 801bb7e:	931d      	str	r3, [sp, #116]	; 0x74
 801bb80:	e7c0      	b.n	801bb04 <_strtod_l+0x2c>
 801bb82:	2a2d      	cmp	r2, #45	; 0x2d
 801bb84:	d1c9      	bne.n	801bb1a <_strtod_l+0x42>
 801bb86:	2201      	movs	r2, #1
 801bb88:	920e      	str	r2, [sp, #56]	; 0x38
 801bb8a:	1c5a      	adds	r2, r3, #1
 801bb8c:	921d      	str	r2, [sp, #116]	; 0x74
 801bb8e:	785b      	ldrb	r3, [r3, #1]
 801bb90:	2b00      	cmp	r3, #0
 801bb92:	d1c4      	bne.n	801bb1e <_strtod_l+0x46>
 801bb94:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801bb96:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801bb9a:	2b00      	cmp	r3, #0
 801bb9c:	f040 8576 	bne.w	801c68c <_strtod_l+0xbb4>
 801bba0:	4652      	mov	r2, sl
 801bba2:	465b      	mov	r3, fp
 801bba4:	e7e3      	b.n	801bb6e <_strtod_l+0x96>
 801bba6:	2200      	movs	r2, #0
 801bba8:	e7ee      	b.n	801bb88 <_strtod_l+0xb0>
 801bbaa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801bbac:	b13a      	cbz	r2, 801bbbe <_strtod_l+0xe6>
 801bbae:	2135      	movs	r1, #53	; 0x35
 801bbb0:	a820      	add	r0, sp, #128	; 0x80
 801bbb2:	f002 ffc0 	bl	801eb36 <__copybits>
 801bbb6:	991e      	ldr	r1, [sp, #120]	; 0x78
 801bbb8:	4620      	mov	r0, r4
 801bbba:	f002 fb85 	bl	801e2c8 <_Bfree>
 801bbbe:	3f01      	subs	r7, #1
 801bbc0:	2f05      	cmp	r7, #5
 801bbc2:	d807      	bhi.n	801bbd4 <_strtod_l+0xfc>
 801bbc4:	e8df f007 	tbb	[pc, r7]
 801bbc8:	1d180b0e 	.word	0x1d180b0e
 801bbcc:	030e      	.short	0x030e
 801bbce:	f04f 0b00 	mov.w	fp, #0
 801bbd2:	46da      	mov	sl, fp
 801bbd4:	0728      	lsls	r0, r5, #28
 801bbd6:	d5c1      	bpl.n	801bb5c <_strtod_l+0x84>
 801bbd8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801bbdc:	e7be      	b.n	801bb5c <_strtod_l+0x84>
 801bbde:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 801bbe2:	e7f7      	b.n	801bbd4 <_strtod_l+0xfc>
 801bbe4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 801bbe8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801bbea:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801bbee:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801bbf2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801bbf6:	e7ed      	b.n	801bbd4 <_strtod_l+0xfc>
 801bbf8:	f8df b184 	ldr.w	fp, [pc, #388]	; 801bd80 <_strtod_l+0x2a8>
 801bbfc:	f04f 0a00 	mov.w	sl, #0
 801bc00:	e7e8      	b.n	801bbd4 <_strtod_l+0xfc>
 801bc02:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801bc06:	f04f 3aff 	mov.w	sl, #4294967295
 801bc0a:	e7e3      	b.n	801bbd4 <_strtod_l+0xfc>
 801bc0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bc0e:	1c5a      	adds	r2, r3, #1
 801bc10:	921d      	str	r2, [sp, #116]	; 0x74
 801bc12:	785b      	ldrb	r3, [r3, #1]
 801bc14:	2b30      	cmp	r3, #48	; 0x30
 801bc16:	d0f9      	beq.n	801bc0c <_strtod_l+0x134>
 801bc18:	2b00      	cmp	r3, #0
 801bc1a:	d09f      	beq.n	801bb5c <_strtod_l+0x84>
 801bc1c:	2301      	movs	r3, #1
 801bc1e:	f04f 0900 	mov.w	r9, #0
 801bc22:	9304      	str	r3, [sp, #16]
 801bc24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bc26:	930a      	str	r3, [sp, #40]	; 0x28
 801bc28:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801bc2c:	464f      	mov	r7, r9
 801bc2e:	220a      	movs	r2, #10
 801bc30:	981d      	ldr	r0, [sp, #116]	; 0x74
 801bc32:	7806      	ldrb	r6, [r0, #0]
 801bc34:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801bc38:	b2d9      	uxtb	r1, r3
 801bc3a:	2909      	cmp	r1, #9
 801bc3c:	d92a      	bls.n	801bc94 <_strtod_l+0x1bc>
 801bc3e:	9907      	ldr	r1, [sp, #28]
 801bc40:	462a      	mov	r2, r5
 801bc42:	f7ff ff1a 	bl	801ba7a <strncmp>
 801bc46:	b398      	cbz	r0, 801bcb0 <_strtod_l+0x1d8>
 801bc48:	2000      	movs	r0, #0
 801bc4a:	4633      	mov	r3, r6
 801bc4c:	463d      	mov	r5, r7
 801bc4e:	9007      	str	r0, [sp, #28]
 801bc50:	4602      	mov	r2, r0
 801bc52:	2b65      	cmp	r3, #101	; 0x65
 801bc54:	d001      	beq.n	801bc5a <_strtod_l+0x182>
 801bc56:	2b45      	cmp	r3, #69	; 0x45
 801bc58:	d118      	bne.n	801bc8c <_strtod_l+0x1b4>
 801bc5a:	b91d      	cbnz	r5, 801bc64 <_strtod_l+0x18c>
 801bc5c:	9b04      	ldr	r3, [sp, #16]
 801bc5e:	4303      	orrs	r3, r0
 801bc60:	d098      	beq.n	801bb94 <_strtod_l+0xbc>
 801bc62:	2500      	movs	r5, #0
 801bc64:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 801bc68:	f108 0301 	add.w	r3, r8, #1
 801bc6c:	931d      	str	r3, [sp, #116]	; 0x74
 801bc6e:	f898 3001 	ldrb.w	r3, [r8, #1]
 801bc72:	2b2b      	cmp	r3, #43	; 0x2b
 801bc74:	d075      	beq.n	801bd62 <_strtod_l+0x28a>
 801bc76:	2b2d      	cmp	r3, #45	; 0x2d
 801bc78:	d07b      	beq.n	801bd72 <_strtod_l+0x29a>
 801bc7a:	f04f 0c00 	mov.w	ip, #0
 801bc7e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801bc82:	2909      	cmp	r1, #9
 801bc84:	f240 8082 	bls.w	801bd8c <_strtod_l+0x2b4>
 801bc88:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801bc8c:	2600      	movs	r6, #0
 801bc8e:	e09d      	b.n	801bdcc <_strtod_l+0x2f4>
 801bc90:	2300      	movs	r3, #0
 801bc92:	e7c4      	b.n	801bc1e <_strtod_l+0x146>
 801bc94:	2f08      	cmp	r7, #8
 801bc96:	bfd8      	it	le
 801bc98:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801bc9a:	f100 0001 	add.w	r0, r0, #1
 801bc9e:	bfda      	itte	le
 801bca0:	fb02 3301 	mlale	r3, r2, r1, r3
 801bca4:	9309      	strle	r3, [sp, #36]	; 0x24
 801bca6:	fb02 3909 	mlagt	r9, r2, r9, r3
 801bcaa:	3701      	adds	r7, #1
 801bcac:	901d      	str	r0, [sp, #116]	; 0x74
 801bcae:	e7bf      	b.n	801bc30 <_strtod_l+0x158>
 801bcb0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bcb2:	195a      	adds	r2, r3, r5
 801bcb4:	921d      	str	r2, [sp, #116]	; 0x74
 801bcb6:	5d5b      	ldrb	r3, [r3, r5]
 801bcb8:	2f00      	cmp	r7, #0
 801bcba:	d037      	beq.n	801bd2c <_strtod_l+0x254>
 801bcbc:	9007      	str	r0, [sp, #28]
 801bcbe:	463d      	mov	r5, r7
 801bcc0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 801bcc4:	2a09      	cmp	r2, #9
 801bcc6:	d912      	bls.n	801bcee <_strtod_l+0x216>
 801bcc8:	2201      	movs	r2, #1
 801bcca:	e7c2      	b.n	801bc52 <_strtod_l+0x17a>
 801bccc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bcce:	1c5a      	adds	r2, r3, #1
 801bcd0:	921d      	str	r2, [sp, #116]	; 0x74
 801bcd2:	785b      	ldrb	r3, [r3, #1]
 801bcd4:	3001      	adds	r0, #1
 801bcd6:	2b30      	cmp	r3, #48	; 0x30
 801bcd8:	d0f8      	beq.n	801bccc <_strtod_l+0x1f4>
 801bcda:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801bcde:	2a08      	cmp	r2, #8
 801bce0:	f200 84db 	bhi.w	801c69a <_strtod_l+0xbc2>
 801bce4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801bce6:	9007      	str	r0, [sp, #28]
 801bce8:	2000      	movs	r0, #0
 801bcea:	920a      	str	r2, [sp, #40]	; 0x28
 801bcec:	4605      	mov	r5, r0
 801bcee:	3b30      	subs	r3, #48	; 0x30
 801bcf0:	f100 0201 	add.w	r2, r0, #1
 801bcf4:	d014      	beq.n	801bd20 <_strtod_l+0x248>
 801bcf6:	9907      	ldr	r1, [sp, #28]
 801bcf8:	4411      	add	r1, r2
 801bcfa:	9107      	str	r1, [sp, #28]
 801bcfc:	462a      	mov	r2, r5
 801bcfe:	eb00 0e05 	add.w	lr, r0, r5
 801bd02:	210a      	movs	r1, #10
 801bd04:	4572      	cmp	r2, lr
 801bd06:	d113      	bne.n	801bd30 <_strtod_l+0x258>
 801bd08:	182a      	adds	r2, r5, r0
 801bd0a:	2a08      	cmp	r2, #8
 801bd0c:	f105 0501 	add.w	r5, r5, #1
 801bd10:	4405      	add	r5, r0
 801bd12:	dc1c      	bgt.n	801bd4e <_strtod_l+0x276>
 801bd14:	9909      	ldr	r1, [sp, #36]	; 0x24
 801bd16:	220a      	movs	r2, #10
 801bd18:	fb02 3301 	mla	r3, r2, r1, r3
 801bd1c:	9309      	str	r3, [sp, #36]	; 0x24
 801bd1e:	2200      	movs	r2, #0
 801bd20:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bd22:	1c59      	adds	r1, r3, #1
 801bd24:	911d      	str	r1, [sp, #116]	; 0x74
 801bd26:	785b      	ldrb	r3, [r3, #1]
 801bd28:	4610      	mov	r0, r2
 801bd2a:	e7c9      	b.n	801bcc0 <_strtod_l+0x1e8>
 801bd2c:	4638      	mov	r0, r7
 801bd2e:	e7d2      	b.n	801bcd6 <_strtod_l+0x1fe>
 801bd30:	2a08      	cmp	r2, #8
 801bd32:	dc04      	bgt.n	801bd3e <_strtod_l+0x266>
 801bd34:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801bd36:	434e      	muls	r6, r1
 801bd38:	9609      	str	r6, [sp, #36]	; 0x24
 801bd3a:	3201      	adds	r2, #1
 801bd3c:	e7e2      	b.n	801bd04 <_strtod_l+0x22c>
 801bd3e:	f102 0c01 	add.w	ip, r2, #1
 801bd42:	f1bc 0f10 	cmp.w	ip, #16
 801bd46:	bfd8      	it	le
 801bd48:	fb01 f909 	mulle.w	r9, r1, r9
 801bd4c:	e7f5      	b.n	801bd3a <_strtod_l+0x262>
 801bd4e:	2d10      	cmp	r5, #16
 801bd50:	bfdc      	itt	le
 801bd52:	220a      	movle	r2, #10
 801bd54:	fb02 3909 	mlale	r9, r2, r9, r3
 801bd58:	e7e1      	b.n	801bd1e <_strtod_l+0x246>
 801bd5a:	2300      	movs	r3, #0
 801bd5c:	9307      	str	r3, [sp, #28]
 801bd5e:	2201      	movs	r2, #1
 801bd60:	e77c      	b.n	801bc5c <_strtod_l+0x184>
 801bd62:	f04f 0c00 	mov.w	ip, #0
 801bd66:	f108 0302 	add.w	r3, r8, #2
 801bd6a:	931d      	str	r3, [sp, #116]	; 0x74
 801bd6c:	f898 3002 	ldrb.w	r3, [r8, #2]
 801bd70:	e785      	b.n	801bc7e <_strtod_l+0x1a6>
 801bd72:	f04f 0c01 	mov.w	ip, #1
 801bd76:	e7f6      	b.n	801bd66 <_strtod_l+0x28e>
 801bd78:	08021aac 	.word	0x08021aac
 801bd7c:	08021920 	.word	0x08021920
 801bd80:	7ff00000 	.word	0x7ff00000
 801bd84:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bd86:	1c59      	adds	r1, r3, #1
 801bd88:	911d      	str	r1, [sp, #116]	; 0x74
 801bd8a:	785b      	ldrb	r3, [r3, #1]
 801bd8c:	2b30      	cmp	r3, #48	; 0x30
 801bd8e:	d0f9      	beq.n	801bd84 <_strtod_l+0x2ac>
 801bd90:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 801bd94:	2908      	cmp	r1, #8
 801bd96:	f63f af79 	bhi.w	801bc8c <_strtod_l+0x1b4>
 801bd9a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801bd9e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bda0:	9308      	str	r3, [sp, #32]
 801bda2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bda4:	1c59      	adds	r1, r3, #1
 801bda6:	911d      	str	r1, [sp, #116]	; 0x74
 801bda8:	785b      	ldrb	r3, [r3, #1]
 801bdaa:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801bdae:	2e09      	cmp	r6, #9
 801bdb0:	d937      	bls.n	801be22 <_strtod_l+0x34a>
 801bdb2:	9e08      	ldr	r6, [sp, #32]
 801bdb4:	1b89      	subs	r1, r1, r6
 801bdb6:	2908      	cmp	r1, #8
 801bdb8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801bdbc:	dc02      	bgt.n	801bdc4 <_strtod_l+0x2ec>
 801bdbe:	4576      	cmp	r6, lr
 801bdc0:	bfa8      	it	ge
 801bdc2:	4676      	movge	r6, lr
 801bdc4:	f1bc 0f00 	cmp.w	ip, #0
 801bdc8:	d000      	beq.n	801bdcc <_strtod_l+0x2f4>
 801bdca:	4276      	negs	r6, r6
 801bdcc:	2d00      	cmp	r5, #0
 801bdce:	d14f      	bne.n	801be70 <_strtod_l+0x398>
 801bdd0:	9904      	ldr	r1, [sp, #16]
 801bdd2:	4301      	orrs	r1, r0
 801bdd4:	f47f aec2 	bne.w	801bb5c <_strtod_l+0x84>
 801bdd8:	2a00      	cmp	r2, #0
 801bdda:	f47f aedb 	bne.w	801bb94 <_strtod_l+0xbc>
 801bdde:	2b69      	cmp	r3, #105	; 0x69
 801bde0:	d027      	beq.n	801be32 <_strtod_l+0x35a>
 801bde2:	dc24      	bgt.n	801be2e <_strtod_l+0x356>
 801bde4:	2b49      	cmp	r3, #73	; 0x49
 801bde6:	d024      	beq.n	801be32 <_strtod_l+0x35a>
 801bde8:	2b4e      	cmp	r3, #78	; 0x4e
 801bdea:	f47f aed3 	bne.w	801bb94 <_strtod_l+0xbc>
 801bdee:	499e      	ldr	r1, [pc, #632]	; (801c068 <_strtod_l+0x590>)
 801bdf0:	a81d      	add	r0, sp, #116	; 0x74
 801bdf2:	f002 f8e1 	bl	801dfb8 <__match>
 801bdf6:	2800      	cmp	r0, #0
 801bdf8:	f43f aecc 	beq.w	801bb94 <_strtod_l+0xbc>
 801bdfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801bdfe:	781b      	ldrb	r3, [r3, #0]
 801be00:	2b28      	cmp	r3, #40	; 0x28
 801be02:	d12d      	bne.n	801be60 <_strtod_l+0x388>
 801be04:	4999      	ldr	r1, [pc, #612]	; (801c06c <_strtod_l+0x594>)
 801be06:	aa20      	add	r2, sp, #128	; 0x80
 801be08:	a81d      	add	r0, sp, #116	; 0x74
 801be0a:	f002 f8e9 	bl	801dfe0 <__hexnan>
 801be0e:	2805      	cmp	r0, #5
 801be10:	d126      	bne.n	801be60 <_strtod_l+0x388>
 801be12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801be14:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 801be18:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801be1c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801be20:	e69c      	b.n	801bb5c <_strtod_l+0x84>
 801be22:	210a      	movs	r1, #10
 801be24:	fb01 3e0e 	mla	lr, r1, lr, r3
 801be28:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801be2c:	e7b9      	b.n	801bda2 <_strtod_l+0x2ca>
 801be2e:	2b6e      	cmp	r3, #110	; 0x6e
 801be30:	e7db      	b.n	801bdea <_strtod_l+0x312>
 801be32:	498f      	ldr	r1, [pc, #572]	; (801c070 <_strtod_l+0x598>)
 801be34:	a81d      	add	r0, sp, #116	; 0x74
 801be36:	f002 f8bf 	bl	801dfb8 <__match>
 801be3a:	2800      	cmp	r0, #0
 801be3c:	f43f aeaa 	beq.w	801bb94 <_strtod_l+0xbc>
 801be40:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801be42:	498c      	ldr	r1, [pc, #560]	; (801c074 <_strtod_l+0x59c>)
 801be44:	3b01      	subs	r3, #1
 801be46:	a81d      	add	r0, sp, #116	; 0x74
 801be48:	931d      	str	r3, [sp, #116]	; 0x74
 801be4a:	f002 f8b5 	bl	801dfb8 <__match>
 801be4e:	b910      	cbnz	r0, 801be56 <_strtod_l+0x37e>
 801be50:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801be52:	3301      	adds	r3, #1
 801be54:	931d      	str	r3, [sp, #116]	; 0x74
 801be56:	f8df b22c 	ldr.w	fp, [pc, #556]	; 801c084 <_strtod_l+0x5ac>
 801be5a:	f04f 0a00 	mov.w	sl, #0
 801be5e:	e67d      	b.n	801bb5c <_strtod_l+0x84>
 801be60:	4885      	ldr	r0, [pc, #532]	; (801c078 <_strtod_l+0x5a0>)
 801be62:	f7fe fa7d 	bl	801a360 <nan>
 801be66:	ed8d 0b04 	vstr	d0, [sp, #16]
 801be6a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801be6e:	e675      	b.n	801bb5c <_strtod_l+0x84>
 801be70:	9b07      	ldr	r3, [sp, #28]
 801be72:	9809      	ldr	r0, [sp, #36]	; 0x24
 801be74:	1af3      	subs	r3, r6, r3
 801be76:	2f00      	cmp	r7, #0
 801be78:	bf08      	it	eq
 801be7a:	462f      	moveq	r7, r5
 801be7c:	2d10      	cmp	r5, #16
 801be7e:	9308      	str	r3, [sp, #32]
 801be80:	46a8      	mov	r8, r5
 801be82:	bfa8      	it	ge
 801be84:	f04f 0810 	movge.w	r8, #16
 801be88:	f7e4 fb4c 	bl	8000524 <__aeabi_ui2d>
 801be8c:	2d09      	cmp	r5, #9
 801be8e:	4682      	mov	sl, r0
 801be90:	468b      	mov	fp, r1
 801be92:	dd13      	ble.n	801bebc <_strtod_l+0x3e4>
 801be94:	4b79      	ldr	r3, [pc, #484]	; (801c07c <_strtod_l+0x5a4>)
 801be96:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801be9a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801be9e:	f7e4 fbbb 	bl	8000618 <__aeabi_dmul>
 801bea2:	4682      	mov	sl, r0
 801bea4:	4648      	mov	r0, r9
 801bea6:	468b      	mov	fp, r1
 801bea8:	f7e4 fb3c 	bl	8000524 <__aeabi_ui2d>
 801beac:	4602      	mov	r2, r0
 801beae:	460b      	mov	r3, r1
 801beb0:	4650      	mov	r0, sl
 801beb2:	4659      	mov	r1, fp
 801beb4:	f7e4 f9fa 	bl	80002ac <__adddf3>
 801beb8:	4682      	mov	sl, r0
 801beba:	468b      	mov	fp, r1
 801bebc:	2d0f      	cmp	r5, #15
 801bebe:	dc38      	bgt.n	801bf32 <_strtod_l+0x45a>
 801bec0:	9b08      	ldr	r3, [sp, #32]
 801bec2:	2b00      	cmp	r3, #0
 801bec4:	f43f ae4a 	beq.w	801bb5c <_strtod_l+0x84>
 801bec8:	dd24      	ble.n	801bf14 <_strtod_l+0x43c>
 801beca:	2b16      	cmp	r3, #22
 801becc:	dc0b      	bgt.n	801bee6 <_strtod_l+0x40e>
 801bece:	4d6b      	ldr	r5, [pc, #428]	; (801c07c <_strtod_l+0x5a4>)
 801bed0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 801bed4:	e9d5 0100 	ldrd	r0, r1, [r5]
 801bed8:	4652      	mov	r2, sl
 801beda:	465b      	mov	r3, fp
 801bedc:	f7e4 fb9c 	bl	8000618 <__aeabi_dmul>
 801bee0:	4682      	mov	sl, r0
 801bee2:	468b      	mov	fp, r1
 801bee4:	e63a      	b.n	801bb5c <_strtod_l+0x84>
 801bee6:	9a08      	ldr	r2, [sp, #32]
 801bee8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801beec:	4293      	cmp	r3, r2
 801beee:	db20      	blt.n	801bf32 <_strtod_l+0x45a>
 801bef0:	4c62      	ldr	r4, [pc, #392]	; (801c07c <_strtod_l+0x5a4>)
 801bef2:	f1c5 050f 	rsb	r5, r5, #15
 801bef6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801befa:	4652      	mov	r2, sl
 801befc:	465b      	mov	r3, fp
 801befe:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bf02:	f7e4 fb89 	bl	8000618 <__aeabi_dmul>
 801bf06:	9b08      	ldr	r3, [sp, #32]
 801bf08:	1b5d      	subs	r5, r3, r5
 801bf0a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801bf0e:	e9d4 2300 	ldrd	r2, r3, [r4]
 801bf12:	e7e3      	b.n	801bedc <_strtod_l+0x404>
 801bf14:	9b08      	ldr	r3, [sp, #32]
 801bf16:	3316      	adds	r3, #22
 801bf18:	db0b      	blt.n	801bf32 <_strtod_l+0x45a>
 801bf1a:	9b07      	ldr	r3, [sp, #28]
 801bf1c:	4a57      	ldr	r2, [pc, #348]	; (801c07c <_strtod_l+0x5a4>)
 801bf1e:	1b9e      	subs	r6, r3, r6
 801bf20:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 801bf24:	e9d6 2300 	ldrd	r2, r3, [r6]
 801bf28:	4650      	mov	r0, sl
 801bf2a:	4659      	mov	r1, fp
 801bf2c:	f7e4 fc9e 	bl	800086c <__aeabi_ddiv>
 801bf30:	e7d6      	b.n	801bee0 <_strtod_l+0x408>
 801bf32:	9b08      	ldr	r3, [sp, #32]
 801bf34:	eba5 0808 	sub.w	r8, r5, r8
 801bf38:	4498      	add	r8, r3
 801bf3a:	f1b8 0f00 	cmp.w	r8, #0
 801bf3e:	dd71      	ble.n	801c024 <_strtod_l+0x54c>
 801bf40:	f018 030f 	ands.w	r3, r8, #15
 801bf44:	d00a      	beq.n	801bf5c <_strtod_l+0x484>
 801bf46:	494d      	ldr	r1, [pc, #308]	; (801c07c <_strtod_l+0x5a4>)
 801bf48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801bf4c:	4652      	mov	r2, sl
 801bf4e:	465b      	mov	r3, fp
 801bf50:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bf54:	f7e4 fb60 	bl	8000618 <__aeabi_dmul>
 801bf58:	4682      	mov	sl, r0
 801bf5a:	468b      	mov	fp, r1
 801bf5c:	f038 080f 	bics.w	r8, r8, #15
 801bf60:	d04d      	beq.n	801bffe <_strtod_l+0x526>
 801bf62:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801bf66:	dd22      	ble.n	801bfae <_strtod_l+0x4d6>
 801bf68:	2500      	movs	r5, #0
 801bf6a:	462e      	mov	r6, r5
 801bf6c:	9509      	str	r5, [sp, #36]	; 0x24
 801bf6e:	9507      	str	r5, [sp, #28]
 801bf70:	2322      	movs	r3, #34	; 0x22
 801bf72:	f8df b110 	ldr.w	fp, [pc, #272]	; 801c084 <_strtod_l+0x5ac>
 801bf76:	6023      	str	r3, [r4, #0]
 801bf78:	f04f 0a00 	mov.w	sl, #0
 801bf7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bf7e:	2b00      	cmp	r3, #0
 801bf80:	f43f adec 	beq.w	801bb5c <_strtod_l+0x84>
 801bf84:	991e      	ldr	r1, [sp, #120]	; 0x78
 801bf86:	4620      	mov	r0, r4
 801bf88:	f002 f99e 	bl	801e2c8 <_Bfree>
 801bf8c:	9907      	ldr	r1, [sp, #28]
 801bf8e:	4620      	mov	r0, r4
 801bf90:	f002 f99a 	bl	801e2c8 <_Bfree>
 801bf94:	4631      	mov	r1, r6
 801bf96:	4620      	mov	r0, r4
 801bf98:	f002 f996 	bl	801e2c8 <_Bfree>
 801bf9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801bf9e:	4620      	mov	r0, r4
 801bfa0:	f002 f992 	bl	801e2c8 <_Bfree>
 801bfa4:	4629      	mov	r1, r5
 801bfa6:	4620      	mov	r0, r4
 801bfa8:	f002 f98e 	bl	801e2c8 <_Bfree>
 801bfac:	e5d6      	b.n	801bb5c <_strtod_l+0x84>
 801bfae:	2300      	movs	r3, #0
 801bfb0:	ea4f 1828 	mov.w	r8, r8, asr #4
 801bfb4:	4650      	mov	r0, sl
 801bfb6:	4659      	mov	r1, fp
 801bfb8:	4699      	mov	r9, r3
 801bfba:	f1b8 0f01 	cmp.w	r8, #1
 801bfbe:	dc21      	bgt.n	801c004 <_strtod_l+0x52c>
 801bfc0:	b10b      	cbz	r3, 801bfc6 <_strtod_l+0x4ee>
 801bfc2:	4682      	mov	sl, r0
 801bfc4:	468b      	mov	fp, r1
 801bfc6:	4b2e      	ldr	r3, [pc, #184]	; (801c080 <_strtod_l+0x5a8>)
 801bfc8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801bfcc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801bfd0:	4652      	mov	r2, sl
 801bfd2:	465b      	mov	r3, fp
 801bfd4:	e9d9 0100 	ldrd	r0, r1, [r9]
 801bfd8:	f7e4 fb1e 	bl	8000618 <__aeabi_dmul>
 801bfdc:	4b29      	ldr	r3, [pc, #164]	; (801c084 <_strtod_l+0x5ac>)
 801bfde:	460a      	mov	r2, r1
 801bfe0:	400b      	ands	r3, r1
 801bfe2:	4929      	ldr	r1, [pc, #164]	; (801c088 <_strtod_l+0x5b0>)
 801bfe4:	428b      	cmp	r3, r1
 801bfe6:	4682      	mov	sl, r0
 801bfe8:	d8be      	bhi.n	801bf68 <_strtod_l+0x490>
 801bfea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801bfee:	428b      	cmp	r3, r1
 801bff0:	bf86      	itte	hi
 801bff2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801c08c <_strtod_l+0x5b4>
 801bff6:	f04f 3aff 	movhi.w	sl, #4294967295
 801bffa:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801bffe:	2300      	movs	r3, #0
 801c000:	9304      	str	r3, [sp, #16]
 801c002:	e081      	b.n	801c108 <_strtod_l+0x630>
 801c004:	f018 0f01 	tst.w	r8, #1
 801c008:	d007      	beq.n	801c01a <_strtod_l+0x542>
 801c00a:	4b1d      	ldr	r3, [pc, #116]	; (801c080 <_strtod_l+0x5a8>)
 801c00c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 801c010:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c014:	f7e4 fb00 	bl	8000618 <__aeabi_dmul>
 801c018:	2301      	movs	r3, #1
 801c01a:	f109 0901 	add.w	r9, r9, #1
 801c01e:	ea4f 0868 	mov.w	r8, r8, asr #1
 801c022:	e7ca      	b.n	801bfba <_strtod_l+0x4e2>
 801c024:	d0eb      	beq.n	801bffe <_strtod_l+0x526>
 801c026:	f1c8 0800 	rsb	r8, r8, #0
 801c02a:	f018 020f 	ands.w	r2, r8, #15
 801c02e:	d00a      	beq.n	801c046 <_strtod_l+0x56e>
 801c030:	4b12      	ldr	r3, [pc, #72]	; (801c07c <_strtod_l+0x5a4>)
 801c032:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801c036:	4650      	mov	r0, sl
 801c038:	4659      	mov	r1, fp
 801c03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c03e:	f7e4 fc15 	bl	800086c <__aeabi_ddiv>
 801c042:	4682      	mov	sl, r0
 801c044:	468b      	mov	fp, r1
 801c046:	ea5f 1828 	movs.w	r8, r8, asr #4
 801c04a:	d0d8      	beq.n	801bffe <_strtod_l+0x526>
 801c04c:	f1b8 0f1f 	cmp.w	r8, #31
 801c050:	dd1e      	ble.n	801c090 <_strtod_l+0x5b8>
 801c052:	2500      	movs	r5, #0
 801c054:	462e      	mov	r6, r5
 801c056:	9509      	str	r5, [sp, #36]	; 0x24
 801c058:	9507      	str	r5, [sp, #28]
 801c05a:	2322      	movs	r3, #34	; 0x22
 801c05c:	f04f 0a00 	mov.w	sl, #0
 801c060:	f04f 0b00 	mov.w	fp, #0
 801c064:	6023      	str	r3, [r4, #0]
 801c066:	e789      	b.n	801bf7c <_strtod_l+0x4a4>
 801c068:	080218f5 	.word	0x080218f5
 801c06c:	08021934 	.word	0x08021934
 801c070:	080218ed 	.word	0x080218ed
 801c074:	080219af 	.word	0x080219af
 801c078:	080219ab 	.word	0x080219ab
 801c07c:	08021b48 	.word	0x08021b48
 801c080:	08021b20 	.word	0x08021b20
 801c084:	7ff00000 	.word	0x7ff00000
 801c088:	7ca00000 	.word	0x7ca00000
 801c08c:	7fefffff 	.word	0x7fefffff
 801c090:	f018 0310 	ands.w	r3, r8, #16
 801c094:	bf18      	it	ne
 801c096:	236a      	movne	r3, #106	; 0x6a
 801c098:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 801c450 <_strtod_l+0x978>
 801c09c:	9304      	str	r3, [sp, #16]
 801c09e:	4650      	mov	r0, sl
 801c0a0:	4659      	mov	r1, fp
 801c0a2:	2300      	movs	r3, #0
 801c0a4:	f018 0f01 	tst.w	r8, #1
 801c0a8:	d004      	beq.n	801c0b4 <_strtod_l+0x5dc>
 801c0aa:	e9d9 2300 	ldrd	r2, r3, [r9]
 801c0ae:	f7e4 fab3 	bl	8000618 <__aeabi_dmul>
 801c0b2:	2301      	movs	r3, #1
 801c0b4:	ea5f 0868 	movs.w	r8, r8, asr #1
 801c0b8:	f109 0908 	add.w	r9, r9, #8
 801c0bc:	d1f2      	bne.n	801c0a4 <_strtod_l+0x5cc>
 801c0be:	b10b      	cbz	r3, 801c0c4 <_strtod_l+0x5ec>
 801c0c0:	4682      	mov	sl, r0
 801c0c2:	468b      	mov	fp, r1
 801c0c4:	9b04      	ldr	r3, [sp, #16]
 801c0c6:	b1bb      	cbz	r3, 801c0f8 <_strtod_l+0x620>
 801c0c8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801c0cc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801c0d0:	2b00      	cmp	r3, #0
 801c0d2:	4659      	mov	r1, fp
 801c0d4:	dd10      	ble.n	801c0f8 <_strtod_l+0x620>
 801c0d6:	2b1f      	cmp	r3, #31
 801c0d8:	f340 8128 	ble.w	801c32c <_strtod_l+0x854>
 801c0dc:	2b34      	cmp	r3, #52	; 0x34
 801c0de:	bfde      	ittt	le
 801c0e0:	3b20      	suble	r3, #32
 801c0e2:	f04f 32ff 	movle.w	r2, #4294967295
 801c0e6:	fa02 f303 	lslle.w	r3, r2, r3
 801c0ea:	f04f 0a00 	mov.w	sl, #0
 801c0ee:	bfcc      	ite	gt
 801c0f0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801c0f4:	ea03 0b01 	andle.w	fp, r3, r1
 801c0f8:	2200      	movs	r2, #0
 801c0fa:	2300      	movs	r3, #0
 801c0fc:	4650      	mov	r0, sl
 801c0fe:	4659      	mov	r1, fp
 801c100:	f7e4 fcf2 	bl	8000ae8 <__aeabi_dcmpeq>
 801c104:	2800      	cmp	r0, #0
 801c106:	d1a4      	bne.n	801c052 <_strtod_l+0x57a>
 801c108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c10a:	9300      	str	r3, [sp, #0]
 801c10c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c10e:	462b      	mov	r3, r5
 801c110:	463a      	mov	r2, r7
 801c112:	4620      	mov	r0, r4
 801c114:	f002 f944 	bl	801e3a0 <__s2b>
 801c118:	9009      	str	r0, [sp, #36]	; 0x24
 801c11a:	2800      	cmp	r0, #0
 801c11c:	f43f af24 	beq.w	801bf68 <_strtod_l+0x490>
 801c120:	9b07      	ldr	r3, [sp, #28]
 801c122:	1b9e      	subs	r6, r3, r6
 801c124:	9b08      	ldr	r3, [sp, #32]
 801c126:	2b00      	cmp	r3, #0
 801c128:	bfb4      	ite	lt
 801c12a:	4633      	movlt	r3, r6
 801c12c:	2300      	movge	r3, #0
 801c12e:	9310      	str	r3, [sp, #64]	; 0x40
 801c130:	9b08      	ldr	r3, [sp, #32]
 801c132:	2500      	movs	r5, #0
 801c134:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801c138:	9318      	str	r3, [sp, #96]	; 0x60
 801c13a:	462e      	mov	r6, r5
 801c13c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c13e:	4620      	mov	r0, r4
 801c140:	6859      	ldr	r1, [r3, #4]
 801c142:	f002 f881 	bl	801e248 <_Balloc>
 801c146:	9007      	str	r0, [sp, #28]
 801c148:	2800      	cmp	r0, #0
 801c14a:	f43f af11 	beq.w	801bf70 <_strtod_l+0x498>
 801c14e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c150:	691a      	ldr	r2, [r3, #16]
 801c152:	3202      	adds	r2, #2
 801c154:	f103 010c 	add.w	r1, r3, #12
 801c158:	0092      	lsls	r2, r2, #2
 801c15a:	300c      	adds	r0, #12
 801c15c:	f7fe fb4e 	bl	801a7fc <memcpy>
 801c160:	ec4b ab10 	vmov	d0, sl, fp
 801c164:	aa20      	add	r2, sp, #128	; 0x80
 801c166:	a91f      	add	r1, sp, #124	; 0x7c
 801c168:	4620      	mov	r0, r4
 801c16a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801c16e:	f002 fc53 	bl	801ea18 <__d2b>
 801c172:	901e      	str	r0, [sp, #120]	; 0x78
 801c174:	2800      	cmp	r0, #0
 801c176:	f43f aefb 	beq.w	801bf70 <_strtod_l+0x498>
 801c17a:	2101      	movs	r1, #1
 801c17c:	4620      	mov	r0, r4
 801c17e:	f002 f9a9 	bl	801e4d4 <__i2b>
 801c182:	4606      	mov	r6, r0
 801c184:	2800      	cmp	r0, #0
 801c186:	f43f aef3 	beq.w	801bf70 <_strtod_l+0x498>
 801c18a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801c18c:	9904      	ldr	r1, [sp, #16]
 801c18e:	2b00      	cmp	r3, #0
 801c190:	bfab      	itete	ge
 801c192:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 801c194:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 801c196:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 801c198:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 801c19c:	bfac      	ite	ge
 801c19e:	eb03 0902 	addge.w	r9, r3, r2
 801c1a2:	1ad7      	sublt	r7, r2, r3
 801c1a4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801c1a6:	eba3 0801 	sub.w	r8, r3, r1
 801c1aa:	4490      	add	r8, r2
 801c1ac:	4ba3      	ldr	r3, [pc, #652]	; (801c43c <_strtod_l+0x964>)
 801c1ae:	f108 38ff 	add.w	r8, r8, #4294967295
 801c1b2:	4598      	cmp	r8, r3
 801c1b4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801c1b8:	f280 80cc 	bge.w	801c354 <_strtod_l+0x87c>
 801c1bc:	eba3 0308 	sub.w	r3, r3, r8
 801c1c0:	2b1f      	cmp	r3, #31
 801c1c2:	eba2 0203 	sub.w	r2, r2, r3
 801c1c6:	f04f 0101 	mov.w	r1, #1
 801c1ca:	f300 80b6 	bgt.w	801c33a <_strtod_l+0x862>
 801c1ce:	fa01 f303 	lsl.w	r3, r1, r3
 801c1d2:	9311      	str	r3, [sp, #68]	; 0x44
 801c1d4:	2300      	movs	r3, #0
 801c1d6:	930c      	str	r3, [sp, #48]	; 0x30
 801c1d8:	eb09 0802 	add.w	r8, r9, r2
 801c1dc:	9b04      	ldr	r3, [sp, #16]
 801c1de:	45c1      	cmp	r9, r8
 801c1e0:	4417      	add	r7, r2
 801c1e2:	441f      	add	r7, r3
 801c1e4:	464b      	mov	r3, r9
 801c1e6:	bfa8      	it	ge
 801c1e8:	4643      	movge	r3, r8
 801c1ea:	42bb      	cmp	r3, r7
 801c1ec:	bfa8      	it	ge
 801c1ee:	463b      	movge	r3, r7
 801c1f0:	2b00      	cmp	r3, #0
 801c1f2:	bfc2      	ittt	gt
 801c1f4:	eba8 0803 	subgt.w	r8, r8, r3
 801c1f8:	1aff      	subgt	r7, r7, r3
 801c1fa:	eba9 0903 	subgt.w	r9, r9, r3
 801c1fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801c200:	2b00      	cmp	r3, #0
 801c202:	dd17      	ble.n	801c234 <_strtod_l+0x75c>
 801c204:	4631      	mov	r1, r6
 801c206:	461a      	mov	r2, r3
 801c208:	4620      	mov	r0, r4
 801c20a:	f002 fa1f 	bl	801e64c <__pow5mult>
 801c20e:	4606      	mov	r6, r0
 801c210:	2800      	cmp	r0, #0
 801c212:	f43f aead 	beq.w	801bf70 <_strtod_l+0x498>
 801c216:	4601      	mov	r1, r0
 801c218:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801c21a:	4620      	mov	r0, r4
 801c21c:	f002 f970 	bl	801e500 <__multiply>
 801c220:	900f      	str	r0, [sp, #60]	; 0x3c
 801c222:	2800      	cmp	r0, #0
 801c224:	f43f aea4 	beq.w	801bf70 <_strtod_l+0x498>
 801c228:	991e      	ldr	r1, [sp, #120]	; 0x78
 801c22a:	4620      	mov	r0, r4
 801c22c:	f002 f84c 	bl	801e2c8 <_Bfree>
 801c230:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c232:	931e      	str	r3, [sp, #120]	; 0x78
 801c234:	f1b8 0f00 	cmp.w	r8, #0
 801c238:	f300 8091 	bgt.w	801c35e <_strtod_l+0x886>
 801c23c:	9b08      	ldr	r3, [sp, #32]
 801c23e:	2b00      	cmp	r3, #0
 801c240:	dd08      	ble.n	801c254 <_strtod_l+0x77c>
 801c242:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801c244:	9907      	ldr	r1, [sp, #28]
 801c246:	4620      	mov	r0, r4
 801c248:	f002 fa00 	bl	801e64c <__pow5mult>
 801c24c:	9007      	str	r0, [sp, #28]
 801c24e:	2800      	cmp	r0, #0
 801c250:	f43f ae8e 	beq.w	801bf70 <_strtod_l+0x498>
 801c254:	2f00      	cmp	r7, #0
 801c256:	dd08      	ble.n	801c26a <_strtod_l+0x792>
 801c258:	9907      	ldr	r1, [sp, #28]
 801c25a:	463a      	mov	r2, r7
 801c25c:	4620      	mov	r0, r4
 801c25e:	f002 fa4f 	bl	801e700 <__lshift>
 801c262:	9007      	str	r0, [sp, #28]
 801c264:	2800      	cmp	r0, #0
 801c266:	f43f ae83 	beq.w	801bf70 <_strtod_l+0x498>
 801c26a:	f1b9 0f00 	cmp.w	r9, #0
 801c26e:	dd08      	ble.n	801c282 <_strtod_l+0x7aa>
 801c270:	4631      	mov	r1, r6
 801c272:	464a      	mov	r2, r9
 801c274:	4620      	mov	r0, r4
 801c276:	f002 fa43 	bl	801e700 <__lshift>
 801c27a:	4606      	mov	r6, r0
 801c27c:	2800      	cmp	r0, #0
 801c27e:	f43f ae77 	beq.w	801bf70 <_strtod_l+0x498>
 801c282:	9a07      	ldr	r2, [sp, #28]
 801c284:	991e      	ldr	r1, [sp, #120]	; 0x78
 801c286:	4620      	mov	r0, r4
 801c288:	f002 fac2 	bl	801e810 <__mdiff>
 801c28c:	4605      	mov	r5, r0
 801c28e:	2800      	cmp	r0, #0
 801c290:	f43f ae6e 	beq.w	801bf70 <_strtod_l+0x498>
 801c294:	68c3      	ldr	r3, [r0, #12]
 801c296:	930f      	str	r3, [sp, #60]	; 0x3c
 801c298:	2300      	movs	r3, #0
 801c29a:	60c3      	str	r3, [r0, #12]
 801c29c:	4631      	mov	r1, r6
 801c29e:	f002 fa9b 	bl	801e7d8 <__mcmp>
 801c2a2:	2800      	cmp	r0, #0
 801c2a4:	da65      	bge.n	801c372 <_strtod_l+0x89a>
 801c2a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c2a8:	ea53 030a 	orrs.w	r3, r3, sl
 801c2ac:	f040 8087 	bne.w	801c3be <_strtod_l+0x8e6>
 801c2b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801c2b4:	2b00      	cmp	r3, #0
 801c2b6:	f040 8082 	bne.w	801c3be <_strtod_l+0x8e6>
 801c2ba:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801c2be:	0d1b      	lsrs	r3, r3, #20
 801c2c0:	051b      	lsls	r3, r3, #20
 801c2c2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801c2c6:	d97a      	bls.n	801c3be <_strtod_l+0x8e6>
 801c2c8:	696b      	ldr	r3, [r5, #20]
 801c2ca:	b913      	cbnz	r3, 801c2d2 <_strtod_l+0x7fa>
 801c2cc:	692b      	ldr	r3, [r5, #16]
 801c2ce:	2b01      	cmp	r3, #1
 801c2d0:	dd75      	ble.n	801c3be <_strtod_l+0x8e6>
 801c2d2:	4629      	mov	r1, r5
 801c2d4:	2201      	movs	r2, #1
 801c2d6:	4620      	mov	r0, r4
 801c2d8:	f002 fa12 	bl	801e700 <__lshift>
 801c2dc:	4631      	mov	r1, r6
 801c2de:	4605      	mov	r5, r0
 801c2e0:	f002 fa7a 	bl	801e7d8 <__mcmp>
 801c2e4:	2800      	cmp	r0, #0
 801c2e6:	dd6a      	ble.n	801c3be <_strtod_l+0x8e6>
 801c2e8:	9904      	ldr	r1, [sp, #16]
 801c2ea:	4a55      	ldr	r2, [pc, #340]	; (801c440 <_strtod_l+0x968>)
 801c2ec:	465b      	mov	r3, fp
 801c2ee:	2900      	cmp	r1, #0
 801c2f0:	f000 8085 	beq.w	801c3fe <_strtod_l+0x926>
 801c2f4:	ea02 010b 	and.w	r1, r2, fp
 801c2f8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801c2fc:	dc7f      	bgt.n	801c3fe <_strtod_l+0x926>
 801c2fe:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801c302:	f77f aeaa 	ble.w	801c05a <_strtod_l+0x582>
 801c306:	4a4f      	ldr	r2, [pc, #316]	; (801c444 <_strtod_l+0x96c>)
 801c308:	2300      	movs	r3, #0
 801c30a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 801c30e:	4650      	mov	r0, sl
 801c310:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 801c314:	4659      	mov	r1, fp
 801c316:	f7e4 f97f 	bl	8000618 <__aeabi_dmul>
 801c31a:	460b      	mov	r3, r1
 801c31c:	4303      	orrs	r3, r0
 801c31e:	bf08      	it	eq
 801c320:	2322      	moveq	r3, #34	; 0x22
 801c322:	4682      	mov	sl, r0
 801c324:	468b      	mov	fp, r1
 801c326:	bf08      	it	eq
 801c328:	6023      	streq	r3, [r4, #0]
 801c32a:	e62b      	b.n	801bf84 <_strtod_l+0x4ac>
 801c32c:	f04f 32ff 	mov.w	r2, #4294967295
 801c330:	fa02 f303 	lsl.w	r3, r2, r3
 801c334:	ea03 0a0a 	and.w	sl, r3, sl
 801c338:	e6de      	b.n	801c0f8 <_strtod_l+0x620>
 801c33a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801c33e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801c342:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801c346:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801c34a:	fa01 f308 	lsl.w	r3, r1, r8
 801c34e:	930c      	str	r3, [sp, #48]	; 0x30
 801c350:	9111      	str	r1, [sp, #68]	; 0x44
 801c352:	e741      	b.n	801c1d8 <_strtod_l+0x700>
 801c354:	2300      	movs	r3, #0
 801c356:	930c      	str	r3, [sp, #48]	; 0x30
 801c358:	2301      	movs	r3, #1
 801c35a:	9311      	str	r3, [sp, #68]	; 0x44
 801c35c:	e73c      	b.n	801c1d8 <_strtod_l+0x700>
 801c35e:	991e      	ldr	r1, [sp, #120]	; 0x78
 801c360:	4642      	mov	r2, r8
 801c362:	4620      	mov	r0, r4
 801c364:	f002 f9cc 	bl	801e700 <__lshift>
 801c368:	901e      	str	r0, [sp, #120]	; 0x78
 801c36a:	2800      	cmp	r0, #0
 801c36c:	f47f af66 	bne.w	801c23c <_strtod_l+0x764>
 801c370:	e5fe      	b.n	801bf70 <_strtod_l+0x498>
 801c372:	465f      	mov	r7, fp
 801c374:	d16e      	bne.n	801c454 <_strtod_l+0x97c>
 801c376:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801c378:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801c37c:	b342      	cbz	r2, 801c3d0 <_strtod_l+0x8f8>
 801c37e:	4a32      	ldr	r2, [pc, #200]	; (801c448 <_strtod_l+0x970>)
 801c380:	4293      	cmp	r3, r2
 801c382:	d128      	bne.n	801c3d6 <_strtod_l+0x8fe>
 801c384:	9b04      	ldr	r3, [sp, #16]
 801c386:	4650      	mov	r0, sl
 801c388:	b1eb      	cbz	r3, 801c3c6 <_strtod_l+0x8ee>
 801c38a:	4a2d      	ldr	r2, [pc, #180]	; (801c440 <_strtod_l+0x968>)
 801c38c:	403a      	ands	r2, r7
 801c38e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801c392:	f04f 31ff 	mov.w	r1, #4294967295
 801c396:	d819      	bhi.n	801c3cc <_strtod_l+0x8f4>
 801c398:	0d12      	lsrs	r2, r2, #20
 801c39a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801c39e:	fa01 f303 	lsl.w	r3, r1, r3
 801c3a2:	4298      	cmp	r0, r3
 801c3a4:	d117      	bne.n	801c3d6 <_strtod_l+0x8fe>
 801c3a6:	4b29      	ldr	r3, [pc, #164]	; (801c44c <_strtod_l+0x974>)
 801c3a8:	429f      	cmp	r7, r3
 801c3aa:	d102      	bne.n	801c3b2 <_strtod_l+0x8da>
 801c3ac:	3001      	adds	r0, #1
 801c3ae:	f43f addf 	beq.w	801bf70 <_strtod_l+0x498>
 801c3b2:	4b23      	ldr	r3, [pc, #140]	; (801c440 <_strtod_l+0x968>)
 801c3b4:	403b      	ands	r3, r7
 801c3b6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801c3ba:	f04f 0a00 	mov.w	sl, #0
 801c3be:	9b04      	ldr	r3, [sp, #16]
 801c3c0:	2b00      	cmp	r3, #0
 801c3c2:	d1a0      	bne.n	801c306 <_strtod_l+0x82e>
 801c3c4:	e5de      	b.n	801bf84 <_strtod_l+0x4ac>
 801c3c6:	f04f 33ff 	mov.w	r3, #4294967295
 801c3ca:	e7ea      	b.n	801c3a2 <_strtod_l+0x8ca>
 801c3cc:	460b      	mov	r3, r1
 801c3ce:	e7e8      	b.n	801c3a2 <_strtod_l+0x8ca>
 801c3d0:	ea53 030a 	orrs.w	r3, r3, sl
 801c3d4:	d088      	beq.n	801c2e8 <_strtod_l+0x810>
 801c3d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c3d8:	b1db      	cbz	r3, 801c412 <_strtod_l+0x93a>
 801c3da:	423b      	tst	r3, r7
 801c3dc:	d0ef      	beq.n	801c3be <_strtod_l+0x8e6>
 801c3de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c3e0:	9a04      	ldr	r2, [sp, #16]
 801c3e2:	4650      	mov	r0, sl
 801c3e4:	4659      	mov	r1, fp
 801c3e6:	b1c3      	cbz	r3, 801c41a <_strtod_l+0x942>
 801c3e8:	f7ff fb59 	bl	801ba9e <sulp>
 801c3ec:	4602      	mov	r2, r0
 801c3ee:	460b      	mov	r3, r1
 801c3f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801c3f4:	f7e3 ff5a 	bl	80002ac <__adddf3>
 801c3f8:	4682      	mov	sl, r0
 801c3fa:	468b      	mov	fp, r1
 801c3fc:	e7df      	b.n	801c3be <_strtod_l+0x8e6>
 801c3fe:	4013      	ands	r3, r2
 801c400:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801c404:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801c408:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801c40c:	f04f 3aff 	mov.w	sl, #4294967295
 801c410:	e7d5      	b.n	801c3be <_strtod_l+0x8e6>
 801c412:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801c414:	ea13 0f0a 	tst.w	r3, sl
 801c418:	e7e0      	b.n	801c3dc <_strtod_l+0x904>
 801c41a:	f7ff fb40 	bl	801ba9e <sulp>
 801c41e:	4602      	mov	r2, r0
 801c420:	460b      	mov	r3, r1
 801c422:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801c426:	f7e3 ff3f 	bl	80002a8 <__aeabi_dsub>
 801c42a:	2200      	movs	r2, #0
 801c42c:	2300      	movs	r3, #0
 801c42e:	4682      	mov	sl, r0
 801c430:	468b      	mov	fp, r1
 801c432:	f7e4 fb59 	bl	8000ae8 <__aeabi_dcmpeq>
 801c436:	2800      	cmp	r0, #0
 801c438:	d0c1      	beq.n	801c3be <_strtod_l+0x8e6>
 801c43a:	e60e      	b.n	801c05a <_strtod_l+0x582>
 801c43c:	fffffc02 	.word	0xfffffc02
 801c440:	7ff00000 	.word	0x7ff00000
 801c444:	39500000 	.word	0x39500000
 801c448:	000fffff 	.word	0x000fffff
 801c44c:	7fefffff 	.word	0x7fefffff
 801c450:	08021948 	.word	0x08021948
 801c454:	4631      	mov	r1, r6
 801c456:	4628      	mov	r0, r5
 801c458:	f002 fb3a 	bl	801ead0 <__ratio>
 801c45c:	ec59 8b10 	vmov	r8, r9, d0
 801c460:	ee10 0a10 	vmov	r0, s0
 801c464:	2200      	movs	r2, #0
 801c466:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801c46a:	4649      	mov	r1, r9
 801c46c:	f7e4 fb50 	bl	8000b10 <__aeabi_dcmple>
 801c470:	2800      	cmp	r0, #0
 801c472:	d07c      	beq.n	801c56e <_strtod_l+0xa96>
 801c474:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c476:	2b00      	cmp	r3, #0
 801c478:	d04c      	beq.n	801c514 <_strtod_l+0xa3c>
 801c47a:	4b95      	ldr	r3, [pc, #596]	; (801c6d0 <_strtod_l+0xbf8>)
 801c47c:	2200      	movs	r2, #0
 801c47e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801c482:	f8df 924c 	ldr.w	r9, [pc, #588]	; 801c6d0 <_strtod_l+0xbf8>
 801c486:	f04f 0800 	mov.w	r8, #0
 801c48a:	4b92      	ldr	r3, [pc, #584]	; (801c6d4 <_strtod_l+0xbfc>)
 801c48c:	403b      	ands	r3, r7
 801c48e:	9311      	str	r3, [sp, #68]	; 0x44
 801c490:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c492:	4b91      	ldr	r3, [pc, #580]	; (801c6d8 <_strtod_l+0xc00>)
 801c494:	429a      	cmp	r2, r3
 801c496:	f040 80b2 	bne.w	801c5fe <_strtod_l+0xb26>
 801c49a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801c49e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c4a2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801c4a6:	ec4b ab10 	vmov	d0, sl, fp
 801c4aa:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801c4ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801c4b2:	f002 fa35 	bl	801e920 <__ulp>
 801c4b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c4ba:	ec53 2b10 	vmov	r2, r3, d0
 801c4be:	f7e4 f8ab 	bl	8000618 <__aeabi_dmul>
 801c4c2:	4652      	mov	r2, sl
 801c4c4:	465b      	mov	r3, fp
 801c4c6:	f7e3 fef1 	bl	80002ac <__adddf3>
 801c4ca:	460b      	mov	r3, r1
 801c4cc:	4981      	ldr	r1, [pc, #516]	; (801c6d4 <_strtod_l+0xbfc>)
 801c4ce:	4a83      	ldr	r2, [pc, #524]	; (801c6dc <_strtod_l+0xc04>)
 801c4d0:	4019      	ands	r1, r3
 801c4d2:	4291      	cmp	r1, r2
 801c4d4:	4682      	mov	sl, r0
 801c4d6:	d95e      	bls.n	801c596 <_strtod_l+0xabe>
 801c4d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801c4da:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801c4de:	4293      	cmp	r3, r2
 801c4e0:	d103      	bne.n	801c4ea <_strtod_l+0xa12>
 801c4e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801c4e4:	3301      	adds	r3, #1
 801c4e6:	f43f ad43 	beq.w	801bf70 <_strtod_l+0x498>
 801c4ea:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 801c6e8 <_strtod_l+0xc10>
 801c4ee:	f04f 3aff 	mov.w	sl, #4294967295
 801c4f2:	991e      	ldr	r1, [sp, #120]	; 0x78
 801c4f4:	4620      	mov	r0, r4
 801c4f6:	f001 fee7 	bl	801e2c8 <_Bfree>
 801c4fa:	9907      	ldr	r1, [sp, #28]
 801c4fc:	4620      	mov	r0, r4
 801c4fe:	f001 fee3 	bl	801e2c8 <_Bfree>
 801c502:	4631      	mov	r1, r6
 801c504:	4620      	mov	r0, r4
 801c506:	f001 fedf 	bl	801e2c8 <_Bfree>
 801c50a:	4629      	mov	r1, r5
 801c50c:	4620      	mov	r0, r4
 801c50e:	f001 fedb 	bl	801e2c8 <_Bfree>
 801c512:	e613      	b.n	801c13c <_strtod_l+0x664>
 801c514:	f1ba 0f00 	cmp.w	sl, #0
 801c518:	d11b      	bne.n	801c552 <_strtod_l+0xa7a>
 801c51a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801c51e:	b9f3      	cbnz	r3, 801c55e <_strtod_l+0xa86>
 801c520:	4b6b      	ldr	r3, [pc, #428]	; (801c6d0 <_strtod_l+0xbf8>)
 801c522:	2200      	movs	r2, #0
 801c524:	4640      	mov	r0, r8
 801c526:	4649      	mov	r1, r9
 801c528:	f7e4 fae8 	bl	8000afc <__aeabi_dcmplt>
 801c52c:	b9d0      	cbnz	r0, 801c564 <_strtod_l+0xa8c>
 801c52e:	4640      	mov	r0, r8
 801c530:	4649      	mov	r1, r9
 801c532:	4b6b      	ldr	r3, [pc, #428]	; (801c6e0 <_strtod_l+0xc08>)
 801c534:	2200      	movs	r2, #0
 801c536:	f7e4 f86f 	bl	8000618 <__aeabi_dmul>
 801c53a:	4680      	mov	r8, r0
 801c53c:	4689      	mov	r9, r1
 801c53e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801c542:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801c546:	931b      	str	r3, [sp, #108]	; 0x6c
 801c548:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801c54c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801c550:	e79b      	b.n	801c48a <_strtod_l+0x9b2>
 801c552:	f1ba 0f01 	cmp.w	sl, #1
 801c556:	d102      	bne.n	801c55e <_strtod_l+0xa86>
 801c558:	2f00      	cmp	r7, #0
 801c55a:	f43f ad7e 	beq.w	801c05a <_strtod_l+0x582>
 801c55e:	4b61      	ldr	r3, [pc, #388]	; (801c6e4 <_strtod_l+0xc0c>)
 801c560:	2200      	movs	r2, #0
 801c562:	e78c      	b.n	801c47e <_strtod_l+0x9a6>
 801c564:	f8df 9178 	ldr.w	r9, [pc, #376]	; 801c6e0 <_strtod_l+0xc08>
 801c568:	f04f 0800 	mov.w	r8, #0
 801c56c:	e7e7      	b.n	801c53e <_strtod_l+0xa66>
 801c56e:	4b5c      	ldr	r3, [pc, #368]	; (801c6e0 <_strtod_l+0xc08>)
 801c570:	4640      	mov	r0, r8
 801c572:	4649      	mov	r1, r9
 801c574:	2200      	movs	r2, #0
 801c576:	f7e4 f84f 	bl	8000618 <__aeabi_dmul>
 801c57a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c57c:	4680      	mov	r8, r0
 801c57e:	4689      	mov	r9, r1
 801c580:	b933      	cbnz	r3, 801c590 <_strtod_l+0xab8>
 801c582:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801c586:	9012      	str	r0, [sp, #72]	; 0x48
 801c588:	9313      	str	r3, [sp, #76]	; 0x4c
 801c58a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801c58e:	e7dd      	b.n	801c54c <_strtod_l+0xa74>
 801c590:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 801c594:	e7f9      	b.n	801c58a <_strtod_l+0xab2>
 801c596:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801c59a:	9b04      	ldr	r3, [sp, #16]
 801c59c:	2b00      	cmp	r3, #0
 801c59e:	d1a8      	bne.n	801c4f2 <_strtod_l+0xa1a>
 801c5a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801c5a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c5a6:	0d1b      	lsrs	r3, r3, #20
 801c5a8:	051b      	lsls	r3, r3, #20
 801c5aa:	429a      	cmp	r2, r3
 801c5ac:	d1a1      	bne.n	801c4f2 <_strtod_l+0xa1a>
 801c5ae:	4640      	mov	r0, r8
 801c5b0:	4649      	mov	r1, r9
 801c5b2:	f7e4 fb91 	bl	8000cd8 <__aeabi_d2lz>
 801c5b6:	f7e4 f801 	bl	80005bc <__aeabi_l2d>
 801c5ba:	4602      	mov	r2, r0
 801c5bc:	460b      	mov	r3, r1
 801c5be:	4640      	mov	r0, r8
 801c5c0:	4649      	mov	r1, r9
 801c5c2:	f7e3 fe71 	bl	80002a8 <__aeabi_dsub>
 801c5c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801c5c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801c5cc:	ea43 030a 	orr.w	r3, r3, sl
 801c5d0:	4313      	orrs	r3, r2
 801c5d2:	4680      	mov	r8, r0
 801c5d4:	4689      	mov	r9, r1
 801c5d6:	d053      	beq.n	801c680 <_strtod_l+0xba8>
 801c5d8:	a335      	add	r3, pc, #212	; (adr r3, 801c6b0 <_strtod_l+0xbd8>)
 801c5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5de:	f7e4 fa8d 	bl	8000afc <__aeabi_dcmplt>
 801c5e2:	2800      	cmp	r0, #0
 801c5e4:	f47f acce 	bne.w	801bf84 <_strtod_l+0x4ac>
 801c5e8:	a333      	add	r3, pc, #204	; (adr r3, 801c6b8 <_strtod_l+0xbe0>)
 801c5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c5ee:	4640      	mov	r0, r8
 801c5f0:	4649      	mov	r1, r9
 801c5f2:	f7e4 faa1 	bl	8000b38 <__aeabi_dcmpgt>
 801c5f6:	2800      	cmp	r0, #0
 801c5f8:	f43f af7b 	beq.w	801c4f2 <_strtod_l+0xa1a>
 801c5fc:	e4c2      	b.n	801bf84 <_strtod_l+0x4ac>
 801c5fe:	9b04      	ldr	r3, [sp, #16]
 801c600:	b333      	cbz	r3, 801c650 <_strtod_l+0xb78>
 801c602:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801c604:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801c608:	d822      	bhi.n	801c650 <_strtod_l+0xb78>
 801c60a:	a32d      	add	r3, pc, #180	; (adr r3, 801c6c0 <_strtod_l+0xbe8>)
 801c60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c610:	4640      	mov	r0, r8
 801c612:	4649      	mov	r1, r9
 801c614:	f7e4 fa7c 	bl	8000b10 <__aeabi_dcmple>
 801c618:	b1a0      	cbz	r0, 801c644 <_strtod_l+0xb6c>
 801c61a:	4649      	mov	r1, r9
 801c61c:	4640      	mov	r0, r8
 801c61e:	f7e4 fad3 	bl	8000bc8 <__aeabi_d2uiz>
 801c622:	2801      	cmp	r0, #1
 801c624:	bf38      	it	cc
 801c626:	2001      	movcc	r0, #1
 801c628:	f7e3 ff7c 	bl	8000524 <__aeabi_ui2d>
 801c62c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c62e:	4680      	mov	r8, r0
 801c630:	4689      	mov	r9, r1
 801c632:	bb13      	cbnz	r3, 801c67a <_strtod_l+0xba2>
 801c634:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801c638:	9014      	str	r0, [sp, #80]	; 0x50
 801c63a:	9315      	str	r3, [sp, #84]	; 0x54
 801c63c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 801c640:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801c644:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c646:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c648:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801c64c:	1a9b      	subs	r3, r3, r2
 801c64e:	930d      	str	r3, [sp, #52]	; 0x34
 801c650:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c654:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801c658:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801c65c:	f002 f960 	bl	801e920 <__ulp>
 801c660:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801c664:	ec53 2b10 	vmov	r2, r3, d0
 801c668:	f7e3 ffd6 	bl	8000618 <__aeabi_dmul>
 801c66c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801c670:	f7e3 fe1c 	bl	80002ac <__adddf3>
 801c674:	4682      	mov	sl, r0
 801c676:	468b      	mov	fp, r1
 801c678:	e78f      	b.n	801c59a <_strtod_l+0xac2>
 801c67a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801c67e:	e7dd      	b.n	801c63c <_strtod_l+0xb64>
 801c680:	a311      	add	r3, pc, #68	; (adr r3, 801c6c8 <_strtod_l+0xbf0>)
 801c682:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c686:	f7e4 fa39 	bl	8000afc <__aeabi_dcmplt>
 801c68a:	e7b4      	b.n	801c5f6 <_strtod_l+0xb1e>
 801c68c:	2300      	movs	r3, #0
 801c68e:	930e      	str	r3, [sp, #56]	; 0x38
 801c690:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801c692:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801c694:	6013      	str	r3, [r2, #0]
 801c696:	f7ff ba65 	b.w	801bb64 <_strtod_l+0x8c>
 801c69a:	2b65      	cmp	r3, #101	; 0x65
 801c69c:	f43f ab5d 	beq.w	801bd5a <_strtod_l+0x282>
 801c6a0:	2b45      	cmp	r3, #69	; 0x45
 801c6a2:	f43f ab5a 	beq.w	801bd5a <_strtod_l+0x282>
 801c6a6:	2201      	movs	r2, #1
 801c6a8:	f7ff bb92 	b.w	801bdd0 <_strtod_l+0x2f8>
 801c6ac:	f3af 8000 	nop.w
 801c6b0:	94a03595 	.word	0x94a03595
 801c6b4:	3fdfffff 	.word	0x3fdfffff
 801c6b8:	35afe535 	.word	0x35afe535
 801c6bc:	3fe00000 	.word	0x3fe00000
 801c6c0:	ffc00000 	.word	0xffc00000
 801c6c4:	41dfffff 	.word	0x41dfffff
 801c6c8:	94a03595 	.word	0x94a03595
 801c6cc:	3fcfffff 	.word	0x3fcfffff
 801c6d0:	3ff00000 	.word	0x3ff00000
 801c6d4:	7ff00000 	.word	0x7ff00000
 801c6d8:	7fe00000 	.word	0x7fe00000
 801c6dc:	7c9fffff 	.word	0x7c9fffff
 801c6e0:	3fe00000 	.word	0x3fe00000
 801c6e4:	bff00000 	.word	0xbff00000
 801c6e8:	7fefffff 	.word	0x7fefffff

0801c6ec <_strtod_r>:
 801c6ec:	4b01      	ldr	r3, [pc, #4]	; (801c6f4 <_strtod_r+0x8>)
 801c6ee:	f7ff b9f3 	b.w	801bad8 <_strtod_l>
 801c6f2:	bf00      	nop
 801c6f4:	20000260 	.word	0x20000260

0801c6f8 <_strtol_l.isra.0>:
 801c6f8:	2b01      	cmp	r3, #1
 801c6fa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c6fe:	d001      	beq.n	801c704 <_strtol_l.isra.0+0xc>
 801c700:	2b24      	cmp	r3, #36	; 0x24
 801c702:	d906      	bls.n	801c712 <_strtol_l.isra.0+0x1a>
 801c704:	f7fd ff4e 	bl	801a5a4 <__errno>
 801c708:	2316      	movs	r3, #22
 801c70a:	6003      	str	r3, [r0, #0]
 801c70c:	2000      	movs	r0, #0
 801c70e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c712:	4f3a      	ldr	r7, [pc, #232]	; (801c7fc <_strtol_l.isra.0+0x104>)
 801c714:	468e      	mov	lr, r1
 801c716:	4676      	mov	r6, lr
 801c718:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801c71c:	5de5      	ldrb	r5, [r4, r7]
 801c71e:	f015 0508 	ands.w	r5, r5, #8
 801c722:	d1f8      	bne.n	801c716 <_strtol_l.isra.0+0x1e>
 801c724:	2c2d      	cmp	r4, #45	; 0x2d
 801c726:	d134      	bne.n	801c792 <_strtol_l.isra.0+0x9a>
 801c728:	f89e 4000 	ldrb.w	r4, [lr]
 801c72c:	f04f 0801 	mov.w	r8, #1
 801c730:	f106 0e02 	add.w	lr, r6, #2
 801c734:	2b00      	cmp	r3, #0
 801c736:	d05c      	beq.n	801c7f2 <_strtol_l.isra.0+0xfa>
 801c738:	2b10      	cmp	r3, #16
 801c73a:	d10c      	bne.n	801c756 <_strtol_l.isra.0+0x5e>
 801c73c:	2c30      	cmp	r4, #48	; 0x30
 801c73e:	d10a      	bne.n	801c756 <_strtol_l.isra.0+0x5e>
 801c740:	f89e 4000 	ldrb.w	r4, [lr]
 801c744:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801c748:	2c58      	cmp	r4, #88	; 0x58
 801c74a:	d14d      	bne.n	801c7e8 <_strtol_l.isra.0+0xf0>
 801c74c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 801c750:	2310      	movs	r3, #16
 801c752:	f10e 0e02 	add.w	lr, lr, #2
 801c756:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801c75a:	f10c 3cff 	add.w	ip, ip, #4294967295
 801c75e:	2600      	movs	r6, #0
 801c760:	fbbc f9f3 	udiv	r9, ip, r3
 801c764:	4635      	mov	r5, r6
 801c766:	fb03 ca19 	mls	sl, r3, r9, ip
 801c76a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801c76e:	2f09      	cmp	r7, #9
 801c770:	d818      	bhi.n	801c7a4 <_strtol_l.isra.0+0xac>
 801c772:	463c      	mov	r4, r7
 801c774:	42a3      	cmp	r3, r4
 801c776:	dd24      	ble.n	801c7c2 <_strtol_l.isra.0+0xca>
 801c778:	2e00      	cmp	r6, #0
 801c77a:	db1f      	blt.n	801c7bc <_strtol_l.isra.0+0xc4>
 801c77c:	45a9      	cmp	r9, r5
 801c77e:	d31d      	bcc.n	801c7bc <_strtol_l.isra.0+0xc4>
 801c780:	d101      	bne.n	801c786 <_strtol_l.isra.0+0x8e>
 801c782:	45a2      	cmp	sl, r4
 801c784:	db1a      	blt.n	801c7bc <_strtol_l.isra.0+0xc4>
 801c786:	fb05 4503 	mla	r5, r5, r3, r4
 801c78a:	2601      	movs	r6, #1
 801c78c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801c790:	e7eb      	b.n	801c76a <_strtol_l.isra.0+0x72>
 801c792:	2c2b      	cmp	r4, #43	; 0x2b
 801c794:	bf08      	it	eq
 801c796:	f89e 4000 	ldrbeq.w	r4, [lr]
 801c79a:	46a8      	mov	r8, r5
 801c79c:	bf08      	it	eq
 801c79e:	f106 0e02 	addeq.w	lr, r6, #2
 801c7a2:	e7c7      	b.n	801c734 <_strtol_l.isra.0+0x3c>
 801c7a4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801c7a8:	2f19      	cmp	r7, #25
 801c7aa:	d801      	bhi.n	801c7b0 <_strtol_l.isra.0+0xb8>
 801c7ac:	3c37      	subs	r4, #55	; 0x37
 801c7ae:	e7e1      	b.n	801c774 <_strtol_l.isra.0+0x7c>
 801c7b0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801c7b4:	2f19      	cmp	r7, #25
 801c7b6:	d804      	bhi.n	801c7c2 <_strtol_l.isra.0+0xca>
 801c7b8:	3c57      	subs	r4, #87	; 0x57
 801c7ba:	e7db      	b.n	801c774 <_strtol_l.isra.0+0x7c>
 801c7bc:	f04f 36ff 	mov.w	r6, #4294967295
 801c7c0:	e7e4      	b.n	801c78c <_strtol_l.isra.0+0x94>
 801c7c2:	2e00      	cmp	r6, #0
 801c7c4:	da05      	bge.n	801c7d2 <_strtol_l.isra.0+0xda>
 801c7c6:	2322      	movs	r3, #34	; 0x22
 801c7c8:	6003      	str	r3, [r0, #0]
 801c7ca:	4665      	mov	r5, ip
 801c7cc:	b942      	cbnz	r2, 801c7e0 <_strtol_l.isra.0+0xe8>
 801c7ce:	4628      	mov	r0, r5
 801c7d0:	e79d      	b.n	801c70e <_strtol_l.isra.0+0x16>
 801c7d2:	f1b8 0f00 	cmp.w	r8, #0
 801c7d6:	d000      	beq.n	801c7da <_strtol_l.isra.0+0xe2>
 801c7d8:	426d      	negs	r5, r5
 801c7da:	2a00      	cmp	r2, #0
 801c7dc:	d0f7      	beq.n	801c7ce <_strtol_l.isra.0+0xd6>
 801c7de:	b10e      	cbz	r6, 801c7e4 <_strtol_l.isra.0+0xec>
 801c7e0:	f10e 31ff 	add.w	r1, lr, #4294967295
 801c7e4:	6011      	str	r1, [r2, #0]
 801c7e6:	e7f2      	b.n	801c7ce <_strtol_l.isra.0+0xd6>
 801c7e8:	2430      	movs	r4, #48	; 0x30
 801c7ea:	2b00      	cmp	r3, #0
 801c7ec:	d1b3      	bne.n	801c756 <_strtol_l.isra.0+0x5e>
 801c7ee:	2308      	movs	r3, #8
 801c7f0:	e7b1      	b.n	801c756 <_strtol_l.isra.0+0x5e>
 801c7f2:	2c30      	cmp	r4, #48	; 0x30
 801c7f4:	d0a4      	beq.n	801c740 <_strtol_l.isra.0+0x48>
 801c7f6:	230a      	movs	r3, #10
 801c7f8:	e7ad      	b.n	801c756 <_strtol_l.isra.0+0x5e>
 801c7fa:	bf00      	nop
 801c7fc:	08021781 	.word	0x08021781

0801c800 <_strtol_r>:
 801c800:	f7ff bf7a 	b.w	801c6f8 <_strtol_l.isra.0>

0801c804 <strtol>:
 801c804:	4613      	mov	r3, r2
 801c806:	460a      	mov	r2, r1
 801c808:	4601      	mov	r1, r0
 801c80a:	4802      	ldr	r0, [pc, #8]	; (801c814 <strtol+0x10>)
 801c80c:	6800      	ldr	r0, [r0, #0]
 801c80e:	f7ff bf73 	b.w	801c6f8 <_strtol_l.isra.0>
 801c812:	bf00      	nop
 801c814:	200001f8 	.word	0x200001f8

0801c818 <_strtoul_l.isra.0>:
 801c818:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801c81c:	4e3b      	ldr	r6, [pc, #236]	; (801c90c <_strtoul_l.isra.0+0xf4>)
 801c81e:	4686      	mov	lr, r0
 801c820:	468c      	mov	ip, r1
 801c822:	4660      	mov	r0, ip
 801c824:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801c828:	5da5      	ldrb	r5, [r4, r6]
 801c82a:	f015 0508 	ands.w	r5, r5, #8
 801c82e:	d1f8      	bne.n	801c822 <_strtoul_l.isra.0+0xa>
 801c830:	2c2d      	cmp	r4, #45	; 0x2d
 801c832:	d134      	bne.n	801c89e <_strtoul_l.isra.0+0x86>
 801c834:	f89c 4000 	ldrb.w	r4, [ip]
 801c838:	f04f 0801 	mov.w	r8, #1
 801c83c:	f100 0c02 	add.w	ip, r0, #2
 801c840:	2b00      	cmp	r3, #0
 801c842:	d05e      	beq.n	801c902 <_strtoul_l.isra.0+0xea>
 801c844:	2b10      	cmp	r3, #16
 801c846:	d10c      	bne.n	801c862 <_strtoul_l.isra.0+0x4a>
 801c848:	2c30      	cmp	r4, #48	; 0x30
 801c84a:	d10a      	bne.n	801c862 <_strtoul_l.isra.0+0x4a>
 801c84c:	f89c 0000 	ldrb.w	r0, [ip]
 801c850:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801c854:	2858      	cmp	r0, #88	; 0x58
 801c856:	d14f      	bne.n	801c8f8 <_strtoul_l.isra.0+0xe0>
 801c858:	f89c 4001 	ldrb.w	r4, [ip, #1]
 801c85c:	2310      	movs	r3, #16
 801c85e:	f10c 0c02 	add.w	ip, ip, #2
 801c862:	f04f 37ff 	mov.w	r7, #4294967295
 801c866:	2500      	movs	r5, #0
 801c868:	fbb7 f7f3 	udiv	r7, r7, r3
 801c86c:	fb03 f907 	mul.w	r9, r3, r7
 801c870:	ea6f 0909 	mvn.w	r9, r9
 801c874:	4628      	mov	r0, r5
 801c876:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 801c87a:	2e09      	cmp	r6, #9
 801c87c:	d818      	bhi.n	801c8b0 <_strtoul_l.isra.0+0x98>
 801c87e:	4634      	mov	r4, r6
 801c880:	42a3      	cmp	r3, r4
 801c882:	dd24      	ble.n	801c8ce <_strtoul_l.isra.0+0xb6>
 801c884:	2d00      	cmp	r5, #0
 801c886:	db1f      	blt.n	801c8c8 <_strtoul_l.isra.0+0xb0>
 801c888:	4287      	cmp	r7, r0
 801c88a:	d31d      	bcc.n	801c8c8 <_strtoul_l.isra.0+0xb0>
 801c88c:	d101      	bne.n	801c892 <_strtoul_l.isra.0+0x7a>
 801c88e:	45a1      	cmp	r9, r4
 801c890:	db1a      	blt.n	801c8c8 <_strtoul_l.isra.0+0xb0>
 801c892:	fb00 4003 	mla	r0, r0, r3, r4
 801c896:	2501      	movs	r5, #1
 801c898:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801c89c:	e7eb      	b.n	801c876 <_strtoul_l.isra.0+0x5e>
 801c89e:	2c2b      	cmp	r4, #43	; 0x2b
 801c8a0:	bf08      	it	eq
 801c8a2:	f89c 4000 	ldrbeq.w	r4, [ip]
 801c8a6:	46a8      	mov	r8, r5
 801c8a8:	bf08      	it	eq
 801c8aa:	f100 0c02 	addeq.w	ip, r0, #2
 801c8ae:	e7c7      	b.n	801c840 <_strtoul_l.isra.0+0x28>
 801c8b0:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 801c8b4:	2e19      	cmp	r6, #25
 801c8b6:	d801      	bhi.n	801c8bc <_strtoul_l.isra.0+0xa4>
 801c8b8:	3c37      	subs	r4, #55	; 0x37
 801c8ba:	e7e1      	b.n	801c880 <_strtoul_l.isra.0+0x68>
 801c8bc:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 801c8c0:	2e19      	cmp	r6, #25
 801c8c2:	d804      	bhi.n	801c8ce <_strtoul_l.isra.0+0xb6>
 801c8c4:	3c57      	subs	r4, #87	; 0x57
 801c8c6:	e7db      	b.n	801c880 <_strtoul_l.isra.0+0x68>
 801c8c8:	f04f 35ff 	mov.w	r5, #4294967295
 801c8cc:	e7e4      	b.n	801c898 <_strtoul_l.isra.0+0x80>
 801c8ce:	2d00      	cmp	r5, #0
 801c8d0:	da07      	bge.n	801c8e2 <_strtoul_l.isra.0+0xca>
 801c8d2:	2322      	movs	r3, #34	; 0x22
 801c8d4:	f8ce 3000 	str.w	r3, [lr]
 801c8d8:	f04f 30ff 	mov.w	r0, #4294967295
 801c8dc:	b942      	cbnz	r2, 801c8f0 <_strtoul_l.isra.0+0xd8>
 801c8de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c8e2:	f1b8 0f00 	cmp.w	r8, #0
 801c8e6:	d000      	beq.n	801c8ea <_strtoul_l.isra.0+0xd2>
 801c8e8:	4240      	negs	r0, r0
 801c8ea:	2a00      	cmp	r2, #0
 801c8ec:	d0f7      	beq.n	801c8de <_strtoul_l.isra.0+0xc6>
 801c8ee:	b10d      	cbz	r5, 801c8f4 <_strtoul_l.isra.0+0xdc>
 801c8f0:	f10c 31ff 	add.w	r1, ip, #4294967295
 801c8f4:	6011      	str	r1, [r2, #0]
 801c8f6:	e7f2      	b.n	801c8de <_strtoul_l.isra.0+0xc6>
 801c8f8:	2430      	movs	r4, #48	; 0x30
 801c8fa:	2b00      	cmp	r3, #0
 801c8fc:	d1b1      	bne.n	801c862 <_strtoul_l.isra.0+0x4a>
 801c8fe:	2308      	movs	r3, #8
 801c900:	e7af      	b.n	801c862 <_strtoul_l.isra.0+0x4a>
 801c902:	2c30      	cmp	r4, #48	; 0x30
 801c904:	d0a2      	beq.n	801c84c <_strtoul_l.isra.0+0x34>
 801c906:	230a      	movs	r3, #10
 801c908:	e7ab      	b.n	801c862 <_strtoul_l.isra.0+0x4a>
 801c90a:	bf00      	nop
 801c90c:	08021781 	.word	0x08021781

0801c910 <_strtoul_r>:
 801c910:	f7ff bf82 	b.w	801c818 <_strtoul_l.isra.0>

0801c914 <strtoul>:
 801c914:	4613      	mov	r3, r2
 801c916:	460a      	mov	r2, r1
 801c918:	4601      	mov	r1, r0
 801c91a:	4802      	ldr	r0, [pc, #8]	; (801c924 <strtoul+0x10>)
 801c91c:	6800      	ldr	r0, [r0, #0]
 801c91e:	f7ff bf7b 	b.w	801c818 <_strtoul_l.isra.0>
 801c922:	bf00      	nop
 801c924:	200001f8 	.word	0x200001f8

0801c928 <_vsniprintf_r>:
 801c928:	b530      	push	{r4, r5, lr}
 801c92a:	1e14      	subs	r4, r2, #0
 801c92c:	4605      	mov	r5, r0
 801c92e:	b09b      	sub	sp, #108	; 0x6c
 801c930:	4618      	mov	r0, r3
 801c932:	da05      	bge.n	801c940 <_vsniprintf_r+0x18>
 801c934:	238b      	movs	r3, #139	; 0x8b
 801c936:	602b      	str	r3, [r5, #0]
 801c938:	f04f 30ff 	mov.w	r0, #4294967295
 801c93c:	b01b      	add	sp, #108	; 0x6c
 801c93e:	bd30      	pop	{r4, r5, pc}
 801c940:	f44f 7302 	mov.w	r3, #520	; 0x208
 801c944:	f8ad 300c 	strh.w	r3, [sp, #12]
 801c948:	bf14      	ite	ne
 801c94a:	f104 33ff 	addne.w	r3, r4, #4294967295
 801c94e:	4623      	moveq	r3, r4
 801c950:	9302      	str	r3, [sp, #8]
 801c952:	9305      	str	r3, [sp, #20]
 801c954:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801c958:	9100      	str	r1, [sp, #0]
 801c95a:	9104      	str	r1, [sp, #16]
 801c95c:	f8ad 300e 	strh.w	r3, [sp, #14]
 801c960:	4602      	mov	r2, r0
 801c962:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801c964:	4669      	mov	r1, sp
 801c966:	4628      	mov	r0, r5
 801c968:	f002 f9ba 	bl	801ece0 <_svfiprintf_r>
 801c96c:	1c43      	adds	r3, r0, #1
 801c96e:	bfbc      	itt	lt
 801c970:	238b      	movlt	r3, #139	; 0x8b
 801c972:	602b      	strlt	r3, [r5, #0]
 801c974:	2c00      	cmp	r4, #0
 801c976:	d0e1      	beq.n	801c93c <_vsniprintf_r+0x14>
 801c978:	9b00      	ldr	r3, [sp, #0]
 801c97a:	2200      	movs	r2, #0
 801c97c:	701a      	strb	r2, [r3, #0]
 801c97e:	e7dd      	b.n	801c93c <_vsniprintf_r+0x14>

0801c980 <vsniprintf>:
 801c980:	b507      	push	{r0, r1, r2, lr}
 801c982:	9300      	str	r3, [sp, #0]
 801c984:	4613      	mov	r3, r2
 801c986:	460a      	mov	r2, r1
 801c988:	4601      	mov	r1, r0
 801c98a:	4803      	ldr	r0, [pc, #12]	; (801c998 <vsniprintf+0x18>)
 801c98c:	6800      	ldr	r0, [r0, #0]
 801c98e:	f7ff ffcb 	bl	801c928 <_vsniprintf_r>
 801c992:	b003      	add	sp, #12
 801c994:	f85d fb04 	ldr.w	pc, [sp], #4
 801c998:	200001f8 	.word	0x200001f8

0801c99c <__swbuf_r>:
 801c99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c99e:	460e      	mov	r6, r1
 801c9a0:	4614      	mov	r4, r2
 801c9a2:	4605      	mov	r5, r0
 801c9a4:	b118      	cbz	r0, 801c9ae <__swbuf_r+0x12>
 801c9a6:	6983      	ldr	r3, [r0, #24]
 801c9a8:	b90b      	cbnz	r3, 801c9ae <__swbuf_r+0x12>
 801c9aa:	f7fd fe59 	bl	801a660 <__sinit>
 801c9ae:	4b21      	ldr	r3, [pc, #132]	; (801ca34 <__swbuf_r+0x98>)
 801c9b0:	429c      	cmp	r4, r3
 801c9b2:	d12b      	bne.n	801ca0c <__swbuf_r+0x70>
 801c9b4:	686c      	ldr	r4, [r5, #4]
 801c9b6:	69a3      	ldr	r3, [r4, #24]
 801c9b8:	60a3      	str	r3, [r4, #8]
 801c9ba:	89a3      	ldrh	r3, [r4, #12]
 801c9bc:	071a      	lsls	r2, r3, #28
 801c9be:	d52f      	bpl.n	801ca20 <__swbuf_r+0x84>
 801c9c0:	6923      	ldr	r3, [r4, #16]
 801c9c2:	b36b      	cbz	r3, 801ca20 <__swbuf_r+0x84>
 801c9c4:	6923      	ldr	r3, [r4, #16]
 801c9c6:	6820      	ldr	r0, [r4, #0]
 801c9c8:	1ac0      	subs	r0, r0, r3
 801c9ca:	6963      	ldr	r3, [r4, #20]
 801c9cc:	b2f6      	uxtb	r6, r6
 801c9ce:	4283      	cmp	r3, r0
 801c9d0:	4637      	mov	r7, r6
 801c9d2:	dc04      	bgt.n	801c9de <__swbuf_r+0x42>
 801c9d4:	4621      	mov	r1, r4
 801c9d6:	4628      	mov	r0, r5
 801c9d8:	f000 ffe0 	bl	801d99c <_fflush_r>
 801c9dc:	bb30      	cbnz	r0, 801ca2c <__swbuf_r+0x90>
 801c9de:	68a3      	ldr	r3, [r4, #8]
 801c9e0:	3b01      	subs	r3, #1
 801c9e2:	60a3      	str	r3, [r4, #8]
 801c9e4:	6823      	ldr	r3, [r4, #0]
 801c9e6:	1c5a      	adds	r2, r3, #1
 801c9e8:	6022      	str	r2, [r4, #0]
 801c9ea:	701e      	strb	r6, [r3, #0]
 801c9ec:	6963      	ldr	r3, [r4, #20]
 801c9ee:	3001      	adds	r0, #1
 801c9f0:	4283      	cmp	r3, r0
 801c9f2:	d004      	beq.n	801c9fe <__swbuf_r+0x62>
 801c9f4:	89a3      	ldrh	r3, [r4, #12]
 801c9f6:	07db      	lsls	r3, r3, #31
 801c9f8:	d506      	bpl.n	801ca08 <__swbuf_r+0x6c>
 801c9fa:	2e0a      	cmp	r6, #10
 801c9fc:	d104      	bne.n	801ca08 <__swbuf_r+0x6c>
 801c9fe:	4621      	mov	r1, r4
 801ca00:	4628      	mov	r0, r5
 801ca02:	f000 ffcb 	bl	801d99c <_fflush_r>
 801ca06:	b988      	cbnz	r0, 801ca2c <__swbuf_r+0x90>
 801ca08:	4638      	mov	r0, r7
 801ca0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ca0c:	4b0a      	ldr	r3, [pc, #40]	; (801ca38 <__swbuf_r+0x9c>)
 801ca0e:	429c      	cmp	r4, r3
 801ca10:	d101      	bne.n	801ca16 <__swbuf_r+0x7a>
 801ca12:	68ac      	ldr	r4, [r5, #8]
 801ca14:	e7cf      	b.n	801c9b6 <__swbuf_r+0x1a>
 801ca16:	4b09      	ldr	r3, [pc, #36]	; (801ca3c <__swbuf_r+0xa0>)
 801ca18:	429c      	cmp	r4, r3
 801ca1a:	bf08      	it	eq
 801ca1c:	68ec      	ldreq	r4, [r5, #12]
 801ca1e:	e7ca      	b.n	801c9b6 <__swbuf_r+0x1a>
 801ca20:	4621      	mov	r1, r4
 801ca22:	4628      	mov	r0, r5
 801ca24:	f000 f81e 	bl	801ca64 <__swsetup_r>
 801ca28:	2800      	cmp	r0, #0
 801ca2a:	d0cb      	beq.n	801c9c4 <__swbuf_r+0x28>
 801ca2c:	f04f 37ff 	mov.w	r7, #4294967295
 801ca30:	e7ea      	b.n	801ca08 <__swbuf_r+0x6c>
 801ca32:	bf00      	nop
 801ca34:	080218a4 	.word	0x080218a4
 801ca38:	080218c4 	.word	0x080218c4
 801ca3c:	08021884 	.word	0x08021884

0801ca40 <_write_r>:
 801ca40:	b538      	push	{r3, r4, r5, lr}
 801ca42:	4d07      	ldr	r5, [pc, #28]	; (801ca60 <_write_r+0x20>)
 801ca44:	4604      	mov	r4, r0
 801ca46:	4608      	mov	r0, r1
 801ca48:	4611      	mov	r1, r2
 801ca4a:	2200      	movs	r2, #0
 801ca4c:	602a      	str	r2, [r5, #0]
 801ca4e:	461a      	mov	r2, r3
 801ca50:	f7e6 fbe5 	bl	800321e <_write>
 801ca54:	1c43      	adds	r3, r0, #1
 801ca56:	d102      	bne.n	801ca5e <_write_r+0x1e>
 801ca58:	682b      	ldr	r3, [r5, #0]
 801ca5a:	b103      	cbz	r3, 801ca5e <_write_r+0x1e>
 801ca5c:	6023      	str	r3, [r4, #0]
 801ca5e:	bd38      	pop	{r3, r4, r5, pc}
 801ca60:	20008fb4 	.word	0x20008fb4

0801ca64 <__swsetup_r>:
 801ca64:	4b32      	ldr	r3, [pc, #200]	; (801cb30 <__swsetup_r+0xcc>)
 801ca66:	b570      	push	{r4, r5, r6, lr}
 801ca68:	681d      	ldr	r5, [r3, #0]
 801ca6a:	4606      	mov	r6, r0
 801ca6c:	460c      	mov	r4, r1
 801ca6e:	b125      	cbz	r5, 801ca7a <__swsetup_r+0x16>
 801ca70:	69ab      	ldr	r3, [r5, #24]
 801ca72:	b913      	cbnz	r3, 801ca7a <__swsetup_r+0x16>
 801ca74:	4628      	mov	r0, r5
 801ca76:	f7fd fdf3 	bl	801a660 <__sinit>
 801ca7a:	4b2e      	ldr	r3, [pc, #184]	; (801cb34 <__swsetup_r+0xd0>)
 801ca7c:	429c      	cmp	r4, r3
 801ca7e:	d10f      	bne.n	801caa0 <__swsetup_r+0x3c>
 801ca80:	686c      	ldr	r4, [r5, #4]
 801ca82:	89a3      	ldrh	r3, [r4, #12]
 801ca84:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801ca88:	0719      	lsls	r1, r3, #28
 801ca8a:	d42c      	bmi.n	801cae6 <__swsetup_r+0x82>
 801ca8c:	06dd      	lsls	r5, r3, #27
 801ca8e:	d411      	bmi.n	801cab4 <__swsetup_r+0x50>
 801ca90:	2309      	movs	r3, #9
 801ca92:	6033      	str	r3, [r6, #0]
 801ca94:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801ca98:	81a3      	strh	r3, [r4, #12]
 801ca9a:	f04f 30ff 	mov.w	r0, #4294967295
 801ca9e:	e03e      	b.n	801cb1e <__swsetup_r+0xba>
 801caa0:	4b25      	ldr	r3, [pc, #148]	; (801cb38 <__swsetup_r+0xd4>)
 801caa2:	429c      	cmp	r4, r3
 801caa4:	d101      	bne.n	801caaa <__swsetup_r+0x46>
 801caa6:	68ac      	ldr	r4, [r5, #8]
 801caa8:	e7eb      	b.n	801ca82 <__swsetup_r+0x1e>
 801caaa:	4b24      	ldr	r3, [pc, #144]	; (801cb3c <__swsetup_r+0xd8>)
 801caac:	429c      	cmp	r4, r3
 801caae:	bf08      	it	eq
 801cab0:	68ec      	ldreq	r4, [r5, #12]
 801cab2:	e7e6      	b.n	801ca82 <__swsetup_r+0x1e>
 801cab4:	0758      	lsls	r0, r3, #29
 801cab6:	d512      	bpl.n	801cade <__swsetup_r+0x7a>
 801cab8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801caba:	b141      	cbz	r1, 801cace <__swsetup_r+0x6a>
 801cabc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801cac0:	4299      	cmp	r1, r3
 801cac2:	d002      	beq.n	801caca <__swsetup_r+0x66>
 801cac4:	4630      	mov	r0, r6
 801cac6:	f7fd fec9 	bl	801a85c <_free_r>
 801caca:	2300      	movs	r3, #0
 801cacc:	6363      	str	r3, [r4, #52]	; 0x34
 801cace:	89a3      	ldrh	r3, [r4, #12]
 801cad0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801cad4:	81a3      	strh	r3, [r4, #12]
 801cad6:	2300      	movs	r3, #0
 801cad8:	6063      	str	r3, [r4, #4]
 801cada:	6923      	ldr	r3, [r4, #16]
 801cadc:	6023      	str	r3, [r4, #0]
 801cade:	89a3      	ldrh	r3, [r4, #12]
 801cae0:	f043 0308 	orr.w	r3, r3, #8
 801cae4:	81a3      	strh	r3, [r4, #12]
 801cae6:	6923      	ldr	r3, [r4, #16]
 801cae8:	b94b      	cbnz	r3, 801cafe <__swsetup_r+0x9a>
 801caea:	89a3      	ldrh	r3, [r4, #12]
 801caec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801caf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801caf4:	d003      	beq.n	801cafe <__swsetup_r+0x9a>
 801caf6:	4621      	mov	r1, r4
 801caf8:	4630      	mov	r0, r6
 801cafa:	f001 fb47 	bl	801e18c <__smakebuf_r>
 801cafe:	89a0      	ldrh	r0, [r4, #12]
 801cb00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801cb04:	f010 0301 	ands.w	r3, r0, #1
 801cb08:	d00a      	beq.n	801cb20 <__swsetup_r+0xbc>
 801cb0a:	2300      	movs	r3, #0
 801cb0c:	60a3      	str	r3, [r4, #8]
 801cb0e:	6963      	ldr	r3, [r4, #20]
 801cb10:	425b      	negs	r3, r3
 801cb12:	61a3      	str	r3, [r4, #24]
 801cb14:	6923      	ldr	r3, [r4, #16]
 801cb16:	b943      	cbnz	r3, 801cb2a <__swsetup_r+0xc6>
 801cb18:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801cb1c:	d1ba      	bne.n	801ca94 <__swsetup_r+0x30>
 801cb1e:	bd70      	pop	{r4, r5, r6, pc}
 801cb20:	0781      	lsls	r1, r0, #30
 801cb22:	bf58      	it	pl
 801cb24:	6963      	ldrpl	r3, [r4, #20]
 801cb26:	60a3      	str	r3, [r4, #8]
 801cb28:	e7f4      	b.n	801cb14 <__swsetup_r+0xb0>
 801cb2a:	2000      	movs	r0, #0
 801cb2c:	e7f7      	b.n	801cb1e <__swsetup_r+0xba>
 801cb2e:	bf00      	nop
 801cb30:	200001f8 	.word	0x200001f8
 801cb34:	080218a4 	.word	0x080218a4
 801cb38:	080218c4 	.word	0x080218c4
 801cb3c:	08021884 	.word	0x08021884

0801cb40 <__assert_func>:
 801cb40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801cb42:	4614      	mov	r4, r2
 801cb44:	461a      	mov	r2, r3
 801cb46:	4b09      	ldr	r3, [pc, #36]	; (801cb6c <__assert_func+0x2c>)
 801cb48:	681b      	ldr	r3, [r3, #0]
 801cb4a:	4605      	mov	r5, r0
 801cb4c:	68d8      	ldr	r0, [r3, #12]
 801cb4e:	b14c      	cbz	r4, 801cb64 <__assert_func+0x24>
 801cb50:	4b07      	ldr	r3, [pc, #28]	; (801cb70 <__assert_func+0x30>)
 801cb52:	9100      	str	r1, [sp, #0]
 801cb54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801cb58:	4906      	ldr	r1, [pc, #24]	; (801cb74 <__assert_func+0x34>)
 801cb5a:	462b      	mov	r3, r5
 801cb5c:	f000 ff5a 	bl	801da14 <fiprintf>
 801cb60:	f7fd fd18 	bl	801a594 <abort>
 801cb64:	4b04      	ldr	r3, [pc, #16]	; (801cb78 <__assert_func+0x38>)
 801cb66:	461c      	mov	r4, r3
 801cb68:	e7f3      	b.n	801cb52 <__assert_func+0x12>
 801cb6a:	bf00      	nop
 801cb6c:	200001f8 	.word	0x200001f8
 801cb70:	08021970 	.word	0x08021970
 801cb74:	0802197d 	.word	0x0802197d
 801cb78:	080219ab 	.word	0x080219ab

0801cb7c <_close_r>:
 801cb7c:	b538      	push	{r3, r4, r5, lr}
 801cb7e:	4d06      	ldr	r5, [pc, #24]	; (801cb98 <_close_r+0x1c>)
 801cb80:	2300      	movs	r3, #0
 801cb82:	4604      	mov	r4, r0
 801cb84:	4608      	mov	r0, r1
 801cb86:	602b      	str	r3, [r5, #0]
 801cb88:	f7e6 fb65 	bl	8003256 <_close>
 801cb8c:	1c43      	adds	r3, r0, #1
 801cb8e:	d102      	bne.n	801cb96 <_close_r+0x1a>
 801cb90:	682b      	ldr	r3, [r5, #0]
 801cb92:	b103      	cbz	r3, 801cb96 <_close_r+0x1a>
 801cb94:	6023      	str	r3, [r4, #0]
 801cb96:	bd38      	pop	{r3, r4, r5, pc}
 801cb98:	20008fb4 	.word	0x20008fb4

0801cb9c <quorem>:
 801cb9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cba0:	6903      	ldr	r3, [r0, #16]
 801cba2:	690c      	ldr	r4, [r1, #16]
 801cba4:	42a3      	cmp	r3, r4
 801cba6:	4607      	mov	r7, r0
 801cba8:	f2c0 8081 	blt.w	801ccae <quorem+0x112>
 801cbac:	3c01      	subs	r4, #1
 801cbae:	f101 0814 	add.w	r8, r1, #20
 801cbb2:	f100 0514 	add.w	r5, r0, #20
 801cbb6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801cbba:	9301      	str	r3, [sp, #4]
 801cbbc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801cbc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801cbc4:	3301      	adds	r3, #1
 801cbc6:	429a      	cmp	r2, r3
 801cbc8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801cbcc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801cbd0:	fbb2 f6f3 	udiv	r6, r2, r3
 801cbd4:	d331      	bcc.n	801cc3a <quorem+0x9e>
 801cbd6:	f04f 0e00 	mov.w	lr, #0
 801cbda:	4640      	mov	r0, r8
 801cbdc:	46ac      	mov	ip, r5
 801cbde:	46f2      	mov	sl, lr
 801cbe0:	f850 2b04 	ldr.w	r2, [r0], #4
 801cbe4:	b293      	uxth	r3, r2
 801cbe6:	fb06 e303 	mla	r3, r6, r3, lr
 801cbea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801cbee:	b29b      	uxth	r3, r3
 801cbf0:	ebaa 0303 	sub.w	r3, sl, r3
 801cbf4:	0c12      	lsrs	r2, r2, #16
 801cbf6:	f8dc a000 	ldr.w	sl, [ip]
 801cbfa:	fb06 e202 	mla	r2, r6, r2, lr
 801cbfe:	fa13 f38a 	uxtah	r3, r3, sl
 801cc02:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801cc06:	fa1f fa82 	uxth.w	sl, r2
 801cc0a:	f8dc 2000 	ldr.w	r2, [ip]
 801cc0e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801cc12:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801cc16:	b29b      	uxth	r3, r3
 801cc18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801cc1c:	4581      	cmp	r9, r0
 801cc1e:	f84c 3b04 	str.w	r3, [ip], #4
 801cc22:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801cc26:	d2db      	bcs.n	801cbe0 <quorem+0x44>
 801cc28:	f855 300b 	ldr.w	r3, [r5, fp]
 801cc2c:	b92b      	cbnz	r3, 801cc3a <quorem+0x9e>
 801cc2e:	9b01      	ldr	r3, [sp, #4]
 801cc30:	3b04      	subs	r3, #4
 801cc32:	429d      	cmp	r5, r3
 801cc34:	461a      	mov	r2, r3
 801cc36:	d32e      	bcc.n	801cc96 <quorem+0xfa>
 801cc38:	613c      	str	r4, [r7, #16]
 801cc3a:	4638      	mov	r0, r7
 801cc3c:	f001 fdcc 	bl	801e7d8 <__mcmp>
 801cc40:	2800      	cmp	r0, #0
 801cc42:	db24      	blt.n	801cc8e <quorem+0xf2>
 801cc44:	3601      	adds	r6, #1
 801cc46:	4628      	mov	r0, r5
 801cc48:	f04f 0c00 	mov.w	ip, #0
 801cc4c:	f858 2b04 	ldr.w	r2, [r8], #4
 801cc50:	f8d0 e000 	ldr.w	lr, [r0]
 801cc54:	b293      	uxth	r3, r2
 801cc56:	ebac 0303 	sub.w	r3, ip, r3
 801cc5a:	0c12      	lsrs	r2, r2, #16
 801cc5c:	fa13 f38e 	uxtah	r3, r3, lr
 801cc60:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801cc64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801cc68:	b29b      	uxth	r3, r3
 801cc6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801cc6e:	45c1      	cmp	r9, r8
 801cc70:	f840 3b04 	str.w	r3, [r0], #4
 801cc74:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801cc78:	d2e8      	bcs.n	801cc4c <quorem+0xb0>
 801cc7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801cc7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801cc82:	b922      	cbnz	r2, 801cc8e <quorem+0xf2>
 801cc84:	3b04      	subs	r3, #4
 801cc86:	429d      	cmp	r5, r3
 801cc88:	461a      	mov	r2, r3
 801cc8a:	d30a      	bcc.n	801cca2 <quorem+0x106>
 801cc8c:	613c      	str	r4, [r7, #16]
 801cc8e:	4630      	mov	r0, r6
 801cc90:	b003      	add	sp, #12
 801cc92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cc96:	6812      	ldr	r2, [r2, #0]
 801cc98:	3b04      	subs	r3, #4
 801cc9a:	2a00      	cmp	r2, #0
 801cc9c:	d1cc      	bne.n	801cc38 <quorem+0x9c>
 801cc9e:	3c01      	subs	r4, #1
 801cca0:	e7c7      	b.n	801cc32 <quorem+0x96>
 801cca2:	6812      	ldr	r2, [r2, #0]
 801cca4:	3b04      	subs	r3, #4
 801cca6:	2a00      	cmp	r2, #0
 801cca8:	d1f0      	bne.n	801cc8c <quorem+0xf0>
 801ccaa:	3c01      	subs	r4, #1
 801ccac:	e7eb      	b.n	801cc86 <quorem+0xea>
 801ccae:	2000      	movs	r0, #0
 801ccb0:	e7ee      	b.n	801cc90 <quorem+0xf4>
 801ccb2:	0000      	movs	r0, r0
 801ccb4:	0000      	movs	r0, r0
	...

0801ccb8 <_dtoa_r>:
 801ccb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ccbc:	ed2d 8b02 	vpush	{d8}
 801ccc0:	ec57 6b10 	vmov	r6, r7, d0
 801ccc4:	b095      	sub	sp, #84	; 0x54
 801ccc6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801ccc8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801cccc:	9105      	str	r1, [sp, #20]
 801ccce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801ccd2:	4604      	mov	r4, r0
 801ccd4:	9209      	str	r2, [sp, #36]	; 0x24
 801ccd6:	930f      	str	r3, [sp, #60]	; 0x3c
 801ccd8:	b975      	cbnz	r5, 801ccf8 <_dtoa_r+0x40>
 801ccda:	2010      	movs	r0, #16
 801ccdc:	f7fd fd86 	bl	801a7ec <malloc>
 801cce0:	4602      	mov	r2, r0
 801cce2:	6260      	str	r0, [r4, #36]	; 0x24
 801cce4:	b920      	cbnz	r0, 801ccf0 <_dtoa_r+0x38>
 801cce6:	4bb2      	ldr	r3, [pc, #712]	; (801cfb0 <_dtoa_r+0x2f8>)
 801cce8:	21ea      	movs	r1, #234	; 0xea
 801ccea:	48b2      	ldr	r0, [pc, #712]	; (801cfb4 <_dtoa_r+0x2fc>)
 801ccec:	f7ff ff28 	bl	801cb40 <__assert_func>
 801ccf0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801ccf4:	6005      	str	r5, [r0, #0]
 801ccf6:	60c5      	str	r5, [r0, #12]
 801ccf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801ccfa:	6819      	ldr	r1, [r3, #0]
 801ccfc:	b151      	cbz	r1, 801cd14 <_dtoa_r+0x5c>
 801ccfe:	685a      	ldr	r2, [r3, #4]
 801cd00:	604a      	str	r2, [r1, #4]
 801cd02:	2301      	movs	r3, #1
 801cd04:	4093      	lsls	r3, r2
 801cd06:	608b      	str	r3, [r1, #8]
 801cd08:	4620      	mov	r0, r4
 801cd0a:	f001 fadd 	bl	801e2c8 <_Bfree>
 801cd0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801cd10:	2200      	movs	r2, #0
 801cd12:	601a      	str	r2, [r3, #0]
 801cd14:	1e3b      	subs	r3, r7, #0
 801cd16:	bfb9      	ittee	lt
 801cd18:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801cd1c:	9303      	strlt	r3, [sp, #12]
 801cd1e:	2300      	movge	r3, #0
 801cd20:	f8c8 3000 	strge.w	r3, [r8]
 801cd24:	f8dd 900c 	ldr.w	r9, [sp, #12]
 801cd28:	4ba3      	ldr	r3, [pc, #652]	; (801cfb8 <_dtoa_r+0x300>)
 801cd2a:	bfbc      	itt	lt
 801cd2c:	2201      	movlt	r2, #1
 801cd2e:	f8c8 2000 	strlt.w	r2, [r8]
 801cd32:	ea33 0309 	bics.w	r3, r3, r9
 801cd36:	d11b      	bne.n	801cd70 <_dtoa_r+0xb8>
 801cd38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801cd3a:	f242 730f 	movw	r3, #9999	; 0x270f
 801cd3e:	6013      	str	r3, [r2, #0]
 801cd40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801cd44:	4333      	orrs	r3, r6
 801cd46:	f000 857a 	beq.w	801d83e <_dtoa_r+0xb86>
 801cd4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801cd4c:	b963      	cbnz	r3, 801cd68 <_dtoa_r+0xb0>
 801cd4e:	4b9b      	ldr	r3, [pc, #620]	; (801cfbc <_dtoa_r+0x304>)
 801cd50:	e024      	b.n	801cd9c <_dtoa_r+0xe4>
 801cd52:	4b9b      	ldr	r3, [pc, #620]	; (801cfc0 <_dtoa_r+0x308>)
 801cd54:	9300      	str	r3, [sp, #0]
 801cd56:	3308      	adds	r3, #8
 801cd58:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801cd5a:	6013      	str	r3, [r2, #0]
 801cd5c:	9800      	ldr	r0, [sp, #0]
 801cd5e:	b015      	add	sp, #84	; 0x54
 801cd60:	ecbd 8b02 	vpop	{d8}
 801cd64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cd68:	4b94      	ldr	r3, [pc, #592]	; (801cfbc <_dtoa_r+0x304>)
 801cd6a:	9300      	str	r3, [sp, #0]
 801cd6c:	3303      	adds	r3, #3
 801cd6e:	e7f3      	b.n	801cd58 <_dtoa_r+0xa0>
 801cd70:	ed9d 7b02 	vldr	d7, [sp, #8]
 801cd74:	2200      	movs	r2, #0
 801cd76:	ec51 0b17 	vmov	r0, r1, d7
 801cd7a:	2300      	movs	r3, #0
 801cd7c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801cd80:	f7e3 feb2 	bl	8000ae8 <__aeabi_dcmpeq>
 801cd84:	4680      	mov	r8, r0
 801cd86:	b158      	cbz	r0, 801cda0 <_dtoa_r+0xe8>
 801cd88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801cd8a:	2301      	movs	r3, #1
 801cd8c:	6013      	str	r3, [r2, #0]
 801cd8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801cd90:	2b00      	cmp	r3, #0
 801cd92:	f000 8551 	beq.w	801d838 <_dtoa_r+0xb80>
 801cd96:	488b      	ldr	r0, [pc, #556]	; (801cfc4 <_dtoa_r+0x30c>)
 801cd98:	6018      	str	r0, [r3, #0]
 801cd9a:	1e43      	subs	r3, r0, #1
 801cd9c:	9300      	str	r3, [sp, #0]
 801cd9e:	e7dd      	b.n	801cd5c <_dtoa_r+0xa4>
 801cda0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801cda4:	aa12      	add	r2, sp, #72	; 0x48
 801cda6:	a913      	add	r1, sp, #76	; 0x4c
 801cda8:	4620      	mov	r0, r4
 801cdaa:	f001 fe35 	bl	801ea18 <__d2b>
 801cdae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801cdb2:	4683      	mov	fp, r0
 801cdb4:	2d00      	cmp	r5, #0
 801cdb6:	d07c      	beq.n	801ceb2 <_dtoa_r+0x1fa>
 801cdb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801cdba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801cdbe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801cdc2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801cdc6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801cdca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801cdce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801cdd2:	4b7d      	ldr	r3, [pc, #500]	; (801cfc8 <_dtoa_r+0x310>)
 801cdd4:	2200      	movs	r2, #0
 801cdd6:	4630      	mov	r0, r6
 801cdd8:	4639      	mov	r1, r7
 801cdda:	f7e3 fa65 	bl	80002a8 <__aeabi_dsub>
 801cdde:	a36e      	add	r3, pc, #440	; (adr r3, 801cf98 <_dtoa_r+0x2e0>)
 801cde0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cde4:	f7e3 fc18 	bl	8000618 <__aeabi_dmul>
 801cde8:	a36d      	add	r3, pc, #436	; (adr r3, 801cfa0 <_dtoa_r+0x2e8>)
 801cdea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cdee:	f7e3 fa5d 	bl	80002ac <__adddf3>
 801cdf2:	4606      	mov	r6, r0
 801cdf4:	4628      	mov	r0, r5
 801cdf6:	460f      	mov	r7, r1
 801cdf8:	f7e3 fba4 	bl	8000544 <__aeabi_i2d>
 801cdfc:	a36a      	add	r3, pc, #424	; (adr r3, 801cfa8 <_dtoa_r+0x2f0>)
 801cdfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce02:	f7e3 fc09 	bl	8000618 <__aeabi_dmul>
 801ce06:	4602      	mov	r2, r0
 801ce08:	460b      	mov	r3, r1
 801ce0a:	4630      	mov	r0, r6
 801ce0c:	4639      	mov	r1, r7
 801ce0e:	f7e3 fa4d 	bl	80002ac <__adddf3>
 801ce12:	4606      	mov	r6, r0
 801ce14:	460f      	mov	r7, r1
 801ce16:	f7e3 feaf 	bl	8000b78 <__aeabi_d2iz>
 801ce1a:	2200      	movs	r2, #0
 801ce1c:	4682      	mov	sl, r0
 801ce1e:	2300      	movs	r3, #0
 801ce20:	4630      	mov	r0, r6
 801ce22:	4639      	mov	r1, r7
 801ce24:	f7e3 fe6a 	bl	8000afc <__aeabi_dcmplt>
 801ce28:	b148      	cbz	r0, 801ce3e <_dtoa_r+0x186>
 801ce2a:	4650      	mov	r0, sl
 801ce2c:	f7e3 fb8a 	bl	8000544 <__aeabi_i2d>
 801ce30:	4632      	mov	r2, r6
 801ce32:	463b      	mov	r3, r7
 801ce34:	f7e3 fe58 	bl	8000ae8 <__aeabi_dcmpeq>
 801ce38:	b908      	cbnz	r0, 801ce3e <_dtoa_r+0x186>
 801ce3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ce3e:	f1ba 0f16 	cmp.w	sl, #22
 801ce42:	d854      	bhi.n	801ceee <_dtoa_r+0x236>
 801ce44:	4b61      	ldr	r3, [pc, #388]	; (801cfcc <_dtoa_r+0x314>)
 801ce46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801ce4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801ce52:	f7e3 fe53 	bl	8000afc <__aeabi_dcmplt>
 801ce56:	2800      	cmp	r0, #0
 801ce58:	d04b      	beq.n	801cef2 <_dtoa_r+0x23a>
 801ce5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ce5e:	2300      	movs	r3, #0
 801ce60:	930e      	str	r3, [sp, #56]	; 0x38
 801ce62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801ce64:	1b5d      	subs	r5, r3, r5
 801ce66:	1e6b      	subs	r3, r5, #1
 801ce68:	9304      	str	r3, [sp, #16]
 801ce6a:	bf43      	ittte	mi
 801ce6c:	2300      	movmi	r3, #0
 801ce6e:	f1c5 0801 	rsbmi	r8, r5, #1
 801ce72:	9304      	strmi	r3, [sp, #16]
 801ce74:	f04f 0800 	movpl.w	r8, #0
 801ce78:	f1ba 0f00 	cmp.w	sl, #0
 801ce7c:	db3b      	blt.n	801cef6 <_dtoa_r+0x23e>
 801ce7e:	9b04      	ldr	r3, [sp, #16]
 801ce80:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801ce84:	4453      	add	r3, sl
 801ce86:	9304      	str	r3, [sp, #16]
 801ce88:	2300      	movs	r3, #0
 801ce8a:	9306      	str	r3, [sp, #24]
 801ce8c:	9b05      	ldr	r3, [sp, #20]
 801ce8e:	2b09      	cmp	r3, #9
 801ce90:	d869      	bhi.n	801cf66 <_dtoa_r+0x2ae>
 801ce92:	2b05      	cmp	r3, #5
 801ce94:	bfc4      	itt	gt
 801ce96:	3b04      	subgt	r3, #4
 801ce98:	9305      	strgt	r3, [sp, #20]
 801ce9a:	9b05      	ldr	r3, [sp, #20]
 801ce9c:	f1a3 0302 	sub.w	r3, r3, #2
 801cea0:	bfcc      	ite	gt
 801cea2:	2500      	movgt	r5, #0
 801cea4:	2501      	movle	r5, #1
 801cea6:	2b03      	cmp	r3, #3
 801cea8:	d869      	bhi.n	801cf7e <_dtoa_r+0x2c6>
 801ceaa:	e8df f003 	tbb	[pc, r3]
 801ceae:	4e2c      	.short	0x4e2c
 801ceb0:	5a4c      	.short	0x5a4c
 801ceb2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801ceb6:	441d      	add	r5, r3
 801ceb8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801cebc:	2b20      	cmp	r3, #32
 801cebe:	bfc1      	itttt	gt
 801cec0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801cec4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801cec8:	fa09 f303 	lslgt.w	r3, r9, r3
 801cecc:	fa26 f000 	lsrgt.w	r0, r6, r0
 801ced0:	bfda      	itte	le
 801ced2:	f1c3 0320 	rsble	r3, r3, #32
 801ced6:	fa06 f003 	lslle.w	r0, r6, r3
 801ceda:	4318      	orrgt	r0, r3
 801cedc:	f7e3 fb22 	bl	8000524 <__aeabi_ui2d>
 801cee0:	2301      	movs	r3, #1
 801cee2:	4606      	mov	r6, r0
 801cee4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801cee8:	3d01      	subs	r5, #1
 801ceea:	9310      	str	r3, [sp, #64]	; 0x40
 801ceec:	e771      	b.n	801cdd2 <_dtoa_r+0x11a>
 801ceee:	2301      	movs	r3, #1
 801cef0:	e7b6      	b.n	801ce60 <_dtoa_r+0x1a8>
 801cef2:	900e      	str	r0, [sp, #56]	; 0x38
 801cef4:	e7b5      	b.n	801ce62 <_dtoa_r+0x1aa>
 801cef6:	f1ca 0300 	rsb	r3, sl, #0
 801cefa:	9306      	str	r3, [sp, #24]
 801cefc:	2300      	movs	r3, #0
 801cefe:	eba8 080a 	sub.w	r8, r8, sl
 801cf02:	930d      	str	r3, [sp, #52]	; 0x34
 801cf04:	e7c2      	b.n	801ce8c <_dtoa_r+0x1d4>
 801cf06:	2300      	movs	r3, #0
 801cf08:	9308      	str	r3, [sp, #32]
 801cf0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cf0c:	2b00      	cmp	r3, #0
 801cf0e:	dc39      	bgt.n	801cf84 <_dtoa_r+0x2cc>
 801cf10:	f04f 0901 	mov.w	r9, #1
 801cf14:	f8cd 9004 	str.w	r9, [sp, #4]
 801cf18:	464b      	mov	r3, r9
 801cf1a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801cf1e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801cf20:	2200      	movs	r2, #0
 801cf22:	6042      	str	r2, [r0, #4]
 801cf24:	2204      	movs	r2, #4
 801cf26:	f102 0614 	add.w	r6, r2, #20
 801cf2a:	429e      	cmp	r6, r3
 801cf2c:	6841      	ldr	r1, [r0, #4]
 801cf2e:	d92f      	bls.n	801cf90 <_dtoa_r+0x2d8>
 801cf30:	4620      	mov	r0, r4
 801cf32:	f001 f989 	bl	801e248 <_Balloc>
 801cf36:	9000      	str	r0, [sp, #0]
 801cf38:	2800      	cmp	r0, #0
 801cf3a:	d14b      	bne.n	801cfd4 <_dtoa_r+0x31c>
 801cf3c:	4b24      	ldr	r3, [pc, #144]	; (801cfd0 <_dtoa_r+0x318>)
 801cf3e:	4602      	mov	r2, r0
 801cf40:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801cf44:	e6d1      	b.n	801ccea <_dtoa_r+0x32>
 801cf46:	2301      	movs	r3, #1
 801cf48:	e7de      	b.n	801cf08 <_dtoa_r+0x250>
 801cf4a:	2300      	movs	r3, #0
 801cf4c:	9308      	str	r3, [sp, #32]
 801cf4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cf50:	eb0a 0903 	add.w	r9, sl, r3
 801cf54:	f109 0301 	add.w	r3, r9, #1
 801cf58:	2b01      	cmp	r3, #1
 801cf5a:	9301      	str	r3, [sp, #4]
 801cf5c:	bfb8      	it	lt
 801cf5e:	2301      	movlt	r3, #1
 801cf60:	e7dd      	b.n	801cf1e <_dtoa_r+0x266>
 801cf62:	2301      	movs	r3, #1
 801cf64:	e7f2      	b.n	801cf4c <_dtoa_r+0x294>
 801cf66:	2501      	movs	r5, #1
 801cf68:	2300      	movs	r3, #0
 801cf6a:	9305      	str	r3, [sp, #20]
 801cf6c:	9508      	str	r5, [sp, #32]
 801cf6e:	f04f 39ff 	mov.w	r9, #4294967295
 801cf72:	2200      	movs	r2, #0
 801cf74:	f8cd 9004 	str.w	r9, [sp, #4]
 801cf78:	2312      	movs	r3, #18
 801cf7a:	9209      	str	r2, [sp, #36]	; 0x24
 801cf7c:	e7cf      	b.n	801cf1e <_dtoa_r+0x266>
 801cf7e:	2301      	movs	r3, #1
 801cf80:	9308      	str	r3, [sp, #32]
 801cf82:	e7f4      	b.n	801cf6e <_dtoa_r+0x2b6>
 801cf84:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801cf88:	f8cd 9004 	str.w	r9, [sp, #4]
 801cf8c:	464b      	mov	r3, r9
 801cf8e:	e7c6      	b.n	801cf1e <_dtoa_r+0x266>
 801cf90:	3101      	adds	r1, #1
 801cf92:	6041      	str	r1, [r0, #4]
 801cf94:	0052      	lsls	r2, r2, #1
 801cf96:	e7c6      	b.n	801cf26 <_dtoa_r+0x26e>
 801cf98:	636f4361 	.word	0x636f4361
 801cf9c:	3fd287a7 	.word	0x3fd287a7
 801cfa0:	8b60c8b3 	.word	0x8b60c8b3
 801cfa4:	3fc68a28 	.word	0x3fc68a28
 801cfa8:	509f79fb 	.word	0x509f79fb
 801cfac:	3fd34413 	.word	0x3fd34413
 801cfb0:	080219b9 	.word	0x080219b9
 801cfb4:	080219d0 	.word	0x080219d0
 801cfb8:	7ff00000 	.word	0x7ff00000
 801cfbc:	080219b5 	.word	0x080219b5
 801cfc0:	080219ac 	.word	0x080219ac
 801cfc4:	08021c32 	.word	0x08021c32
 801cfc8:	3ff80000 	.word	0x3ff80000
 801cfcc:	08021b48 	.word	0x08021b48
 801cfd0:	08021a2f 	.word	0x08021a2f
 801cfd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801cfd6:	9a00      	ldr	r2, [sp, #0]
 801cfd8:	601a      	str	r2, [r3, #0]
 801cfda:	9b01      	ldr	r3, [sp, #4]
 801cfdc:	2b0e      	cmp	r3, #14
 801cfde:	f200 80ad 	bhi.w	801d13c <_dtoa_r+0x484>
 801cfe2:	2d00      	cmp	r5, #0
 801cfe4:	f000 80aa 	beq.w	801d13c <_dtoa_r+0x484>
 801cfe8:	f1ba 0f00 	cmp.w	sl, #0
 801cfec:	dd36      	ble.n	801d05c <_dtoa_r+0x3a4>
 801cfee:	4ac3      	ldr	r2, [pc, #780]	; (801d2fc <_dtoa_r+0x644>)
 801cff0:	f00a 030f 	and.w	r3, sl, #15
 801cff4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801cff8:	ed93 7b00 	vldr	d7, [r3]
 801cffc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 801d000:	ea4f 172a 	mov.w	r7, sl, asr #4
 801d004:	eeb0 8a47 	vmov.f32	s16, s14
 801d008:	eef0 8a67 	vmov.f32	s17, s15
 801d00c:	d016      	beq.n	801d03c <_dtoa_r+0x384>
 801d00e:	4bbc      	ldr	r3, [pc, #752]	; (801d300 <_dtoa_r+0x648>)
 801d010:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801d014:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801d018:	f7e3 fc28 	bl	800086c <__aeabi_ddiv>
 801d01c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d020:	f007 070f 	and.w	r7, r7, #15
 801d024:	2503      	movs	r5, #3
 801d026:	4eb6      	ldr	r6, [pc, #728]	; (801d300 <_dtoa_r+0x648>)
 801d028:	b957      	cbnz	r7, 801d040 <_dtoa_r+0x388>
 801d02a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d02e:	ec53 2b18 	vmov	r2, r3, d8
 801d032:	f7e3 fc1b 	bl	800086c <__aeabi_ddiv>
 801d036:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d03a:	e029      	b.n	801d090 <_dtoa_r+0x3d8>
 801d03c:	2502      	movs	r5, #2
 801d03e:	e7f2      	b.n	801d026 <_dtoa_r+0x36e>
 801d040:	07f9      	lsls	r1, r7, #31
 801d042:	d508      	bpl.n	801d056 <_dtoa_r+0x39e>
 801d044:	ec51 0b18 	vmov	r0, r1, d8
 801d048:	e9d6 2300 	ldrd	r2, r3, [r6]
 801d04c:	f7e3 fae4 	bl	8000618 <__aeabi_dmul>
 801d050:	ec41 0b18 	vmov	d8, r0, r1
 801d054:	3501      	adds	r5, #1
 801d056:	107f      	asrs	r7, r7, #1
 801d058:	3608      	adds	r6, #8
 801d05a:	e7e5      	b.n	801d028 <_dtoa_r+0x370>
 801d05c:	f000 80a6 	beq.w	801d1ac <_dtoa_r+0x4f4>
 801d060:	f1ca 0600 	rsb	r6, sl, #0
 801d064:	4ba5      	ldr	r3, [pc, #660]	; (801d2fc <_dtoa_r+0x644>)
 801d066:	4fa6      	ldr	r7, [pc, #664]	; (801d300 <_dtoa_r+0x648>)
 801d068:	f006 020f 	and.w	r2, r6, #15
 801d06c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801d070:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d074:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801d078:	f7e3 face 	bl	8000618 <__aeabi_dmul>
 801d07c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d080:	1136      	asrs	r6, r6, #4
 801d082:	2300      	movs	r3, #0
 801d084:	2502      	movs	r5, #2
 801d086:	2e00      	cmp	r6, #0
 801d088:	f040 8085 	bne.w	801d196 <_dtoa_r+0x4de>
 801d08c:	2b00      	cmp	r3, #0
 801d08e:	d1d2      	bne.n	801d036 <_dtoa_r+0x37e>
 801d090:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801d092:	2b00      	cmp	r3, #0
 801d094:	f000 808c 	beq.w	801d1b0 <_dtoa_r+0x4f8>
 801d098:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801d09c:	4b99      	ldr	r3, [pc, #612]	; (801d304 <_dtoa_r+0x64c>)
 801d09e:	2200      	movs	r2, #0
 801d0a0:	4630      	mov	r0, r6
 801d0a2:	4639      	mov	r1, r7
 801d0a4:	f7e3 fd2a 	bl	8000afc <__aeabi_dcmplt>
 801d0a8:	2800      	cmp	r0, #0
 801d0aa:	f000 8081 	beq.w	801d1b0 <_dtoa_r+0x4f8>
 801d0ae:	9b01      	ldr	r3, [sp, #4]
 801d0b0:	2b00      	cmp	r3, #0
 801d0b2:	d07d      	beq.n	801d1b0 <_dtoa_r+0x4f8>
 801d0b4:	f1b9 0f00 	cmp.w	r9, #0
 801d0b8:	dd3c      	ble.n	801d134 <_dtoa_r+0x47c>
 801d0ba:	f10a 33ff 	add.w	r3, sl, #4294967295
 801d0be:	9307      	str	r3, [sp, #28]
 801d0c0:	2200      	movs	r2, #0
 801d0c2:	4b91      	ldr	r3, [pc, #580]	; (801d308 <_dtoa_r+0x650>)
 801d0c4:	4630      	mov	r0, r6
 801d0c6:	4639      	mov	r1, r7
 801d0c8:	f7e3 faa6 	bl	8000618 <__aeabi_dmul>
 801d0cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d0d0:	3501      	adds	r5, #1
 801d0d2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801d0d6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801d0da:	4628      	mov	r0, r5
 801d0dc:	f7e3 fa32 	bl	8000544 <__aeabi_i2d>
 801d0e0:	4632      	mov	r2, r6
 801d0e2:	463b      	mov	r3, r7
 801d0e4:	f7e3 fa98 	bl	8000618 <__aeabi_dmul>
 801d0e8:	4b88      	ldr	r3, [pc, #544]	; (801d30c <_dtoa_r+0x654>)
 801d0ea:	2200      	movs	r2, #0
 801d0ec:	f7e3 f8de 	bl	80002ac <__adddf3>
 801d0f0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801d0f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d0f8:	9303      	str	r3, [sp, #12]
 801d0fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801d0fc:	2b00      	cmp	r3, #0
 801d0fe:	d15c      	bne.n	801d1ba <_dtoa_r+0x502>
 801d100:	4b83      	ldr	r3, [pc, #524]	; (801d310 <_dtoa_r+0x658>)
 801d102:	2200      	movs	r2, #0
 801d104:	4630      	mov	r0, r6
 801d106:	4639      	mov	r1, r7
 801d108:	f7e3 f8ce 	bl	80002a8 <__aeabi_dsub>
 801d10c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801d110:	4606      	mov	r6, r0
 801d112:	460f      	mov	r7, r1
 801d114:	f7e3 fd10 	bl	8000b38 <__aeabi_dcmpgt>
 801d118:	2800      	cmp	r0, #0
 801d11a:	f040 8296 	bne.w	801d64a <_dtoa_r+0x992>
 801d11e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801d122:	4630      	mov	r0, r6
 801d124:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801d128:	4639      	mov	r1, r7
 801d12a:	f7e3 fce7 	bl	8000afc <__aeabi_dcmplt>
 801d12e:	2800      	cmp	r0, #0
 801d130:	f040 8288 	bne.w	801d644 <_dtoa_r+0x98c>
 801d134:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801d138:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801d13c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801d13e:	2b00      	cmp	r3, #0
 801d140:	f2c0 8158 	blt.w	801d3f4 <_dtoa_r+0x73c>
 801d144:	f1ba 0f0e 	cmp.w	sl, #14
 801d148:	f300 8154 	bgt.w	801d3f4 <_dtoa_r+0x73c>
 801d14c:	4b6b      	ldr	r3, [pc, #428]	; (801d2fc <_dtoa_r+0x644>)
 801d14e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801d152:	e9d3 8900 	ldrd	r8, r9, [r3]
 801d156:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d158:	2b00      	cmp	r3, #0
 801d15a:	f280 80e3 	bge.w	801d324 <_dtoa_r+0x66c>
 801d15e:	9b01      	ldr	r3, [sp, #4]
 801d160:	2b00      	cmp	r3, #0
 801d162:	f300 80df 	bgt.w	801d324 <_dtoa_r+0x66c>
 801d166:	f040 826d 	bne.w	801d644 <_dtoa_r+0x98c>
 801d16a:	4b69      	ldr	r3, [pc, #420]	; (801d310 <_dtoa_r+0x658>)
 801d16c:	2200      	movs	r2, #0
 801d16e:	4640      	mov	r0, r8
 801d170:	4649      	mov	r1, r9
 801d172:	f7e3 fa51 	bl	8000618 <__aeabi_dmul>
 801d176:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801d17a:	f7e3 fcd3 	bl	8000b24 <__aeabi_dcmpge>
 801d17e:	9e01      	ldr	r6, [sp, #4]
 801d180:	4637      	mov	r7, r6
 801d182:	2800      	cmp	r0, #0
 801d184:	f040 8243 	bne.w	801d60e <_dtoa_r+0x956>
 801d188:	9d00      	ldr	r5, [sp, #0]
 801d18a:	2331      	movs	r3, #49	; 0x31
 801d18c:	f805 3b01 	strb.w	r3, [r5], #1
 801d190:	f10a 0a01 	add.w	sl, sl, #1
 801d194:	e23f      	b.n	801d616 <_dtoa_r+0x95e>
 801d196:	07f2      	lsls	r2, r6, #31
 801d198:	d505      	bpl.n	801d1a6 <_dtoa_r+0x4ee>
 801d19a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801d19e:	f7e3 fa3b 	bl	8000618 <__aeabi_dmul>
 801d1a2:	3501      	adds	r5, #1
 801d1a4:	2301      	movs	r3, #1
 801d1a6:	1076      	asrs	r6, r6, #1
 801d1a8:	3708      	adds	r7, #8
 801d1aa:	e76c      	b.n	801d086 <_dtoa_r+0x3ce>
 801d1ac:	2502      	movs	r5, #2
 801d1ae:	e76f      	b.n	801d090 <_dtoa_r+0x3d8>
 801d1b0:	9b01      	ldr	r3, [sp, #4]
 801d1b2:	f8cd a01c 	str.w	sl, [sp, #28]
 801d1b6:	930c      	str	r3, [sp, #48]	; 0x30
 801d1b8:	e78d      	b.n	801d0d6 <_dtoa_r+0x41e>
 801d1ba:	9900      	ldr	r1, [sp, #0]
 801d1bc:	980c      	ldr	r0, [sp, #48]	; 0x30
 801d1be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801d1c0:	4b4e      	ldr	r3, [pc, #312]	; (801d2fc <_dtoa_r+0x644>)
 801d1c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 801d1c6:	4401      	add	r1, r0
 801d1c8:	9102      	str	r1, [sp, #8]
 801d1ca:	9908      	ldr	r1, [sp, #32]
 801d1cc:	eeb0 8a47 	vmov.f32	s16, s14
 801d1d0:	eef0 8a67 	vmov.f32	s17, s15
 801d1d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801d1d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801d1dc:	2900      	cmp	r1, #0
 801d1de:	d045      	beq.n	801d26c <_dtoa_r+0x5b4>
 801d1e0:	494c      	ldr	r1, [pc, #304]	; (801d314 <_dtoa_r+0x65c>)
 801d1e2:	2000      	movs	r0, #0
 801d1e4:	f7e3 fb42 	bl	800086c <__aeabi_ddiv>
 801d1e8:	ec53 2b18 	vmov	r2, r3, d8
 801d1ec:	f7e3 f85c 	bl	80002a8 <__aeabi_dsub>
 801d1f0:	9d00      	ldr	r5, [sp, #0]
 801d1f2:	ec41 0b18 	vmov	d8, r0, r1
 801d1f6:	4639      	mov	r1, r7
 801d1f8:	4630      	mov	r0, r6
 801d1fa:	f7e3 fcbd 	bl	8000b78 <__aeabi_d2iz>
 801d1fe:	900c      	str	r0, [sp, #48]	; 0x30
 801d200:	f7e3 f9a0 	bl	8000544 <__aeabi_i2d>
 801d204:	4602      	mov	r2, r0
 801d206:	460b      	mov	r3, r1
 801d208:	4630      	mov	r0, r6
 801d20a:	4639      	mov	r1, r7
 801d20c:	f7e3 f84c 	bl	80002a8 <__aeabi_dsub>
 801d210:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801d212:	3330      	adds	r3, #48	; 0x30
 801d214:	f805 3b01 	strb.w	r3, [r5], #1
 801d218:	ec53 2b18 	vmov	r2, r3, d8
 801d21c:	4606      	mov	r6, r0
 801d21e:	460f      	mov	r7, r1
 801d220:	f7e3 fc6c 	bl	8000afc <__aeabi_dcmplt>
 801d224:	2800      	cmp	r0, #0
 801d226:	d165      	bne.n	801d2f4 <_dtoa_r+0x63c>
 801d228:	4632      	mov	r2, r6
 801d22a:	463b      	mov	r3, r7
 801d22c:	4935      	ldr	r1, [pc, #212]	; (801d304 <_dtoa_r+0x64c>)
 801d22e:	2000      	movs	r0, #0
 801d230:	f7e3 f83a 	bl	80002a8 <__aeabi_dsub>
 801d234:	ec53 2b18 	vmov	r2, r3, d8
 801d238:	f7e3 fc60 	bl	8000afc <__aeabi_dcmplt>
 801d23c:	2800      	cmp	r0, #0
 801d23e:	f040 80b9 	bne.w	801d3b4 <_dtoa_r+0x6fc>
 801d242:	9b02      	ldr	r3, [sp, #8]
 801d244:	429d      	cmp	r5, r3
 801d246:	f43f af75 	beq.w	801d134 <_dtoa_r+0x47c>
 801d24a:	4b2f      	ldr	r3, [pc, #188]	; (801d308 <_dtoa_r+0x650>)
 801d24c:	ec51 0b18 	vmov	r0, r1, d8
 801d250:	2200      	movs	r2, #0
 801d252:	f7e3 f9e1 	bl	8000618 <__aeabi_dmul>
 801d256:	4b2c      	ldr	r3, [pc, #176]	; (801d308 <_dtoa_r+0x650>)
 801d258:	ec41 0b18 	vmov	d8, r0, r1
 801d25c:	2200      	movs	r2, #0
 801d25e:	4630      	mov	r0, r6
 801d260:	4639      	mov	r1, r7
 801d262:	f7e3 f9d9 	bl	8000618 <__aeabi_dmul>
 801d266:	4606      	mov	r6, r0
 801d268:	460f      	mov	r7, r1
 801d26a:	e7c4      	b.n	801d1f6 <_dtoa_r+0x53e>
 801d26c:	ec51 0b17 	vmov	r0, r1, d7
 801d270:	f7e3 f9d2 	bl	8000618 <__aeabi_dmul>
 801d274:	9b02      	ldr	r3, [sp, #8]
 801d276:	9d00      	ldr	r5, [sp, #0]
 801d278:	930c      	str	r3, [sp, #48]	; 0x30
 801d27a:	ec41 0b18 	vmov	d8, r0, r1
 801d27e:	4639      	mov	r1, r7
 801d280:	4630      	mov	r0, r6
 801d282:	f7e3 fc79 	bl	8000b78 <__aeabi_d2iz>
 801d286:	9011      	str	r0, [sp, #68]	; 0x44
 801d288:	f7e3 f95c 	bl	8000544 <__aeabi_i2d>
 801d28c:	4602      	mov	r2, r0
 801d28e:	460b      	mov	r3, r1
 801d290:	4630      	mov	r0, r6
 801d292:	4639      	mov	r1, r7
 801d294:	f7e3 f808 	bl	80002a8 <__aeabi_dsub>
 801d298:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d29a:	3330      	adds	r3, #48	; 0x30
 801d29c:	f805 3b01 	strb.w	r3, [r5], #1
 801d2a0:	9b02      	ldr	r3, [sp, #8]
 801d2a2:	429d      	cmp	r5, r3
 801d2a4:	4606      	mov	r6, r0
 801d2a6:	460f      	mov	r7, r1
 801d2a8:	f04f 0200 	mov.w	r2, #0
 801d2ac:	d134      	bne.n	801d318 <_dtoa_r+0x660>
 801d2ae:	4b19      	ldr	r3, [pc, #100]	; (801d314 <_dtoa_r+0x65c>)
 801d2b0:	ec51 0b18 	vmov	r0, r1, d8
 801d2b4:	f7e2 fffa 	bl	80002ac <__adddf3>
 801d2b8:	4602      	mov	r2, r0
 801d2ba:	460b      	mov	r3, r1
 801d2bc:	4630      	mov	r0, r6
 801d2be:	4639      	mov	r1, r7
 801d2c0:	f7e3 fc3a 	bl	8000b38 <__aeabi_dcmpgt>
 801d2c4:	2800      	cmp	r0, #0
 801d2c6:	d175      	bne.n	801d3b4 <_dtoa_r+0x6fc>
 801d2c8:	ec53 2b18 	vmov	r2, r3, d8
 801d2cc:	4911      	ldr	r1, [pc, #68]	; (801d314 <_dtoa_r+0x65c>)
 801d2ce:	2000      	movs	r0, #0
 801d2d0:	f7e2 ffea 	bl	80002a8 <__aeabi_dsub>
 801d2d4:	4602      	mov	r2, r0
 801d2d6:	460b      	mov	r3, r1
 801d2d8:	4630      	mov	r0, r6
 801d2da:	4639      	mov	r1, r7
 801d2dc:	f7e3 fc0e 	bl	8000afc <__aeabi_dcmplt>
 801d2e0:	2800      	cmp	r0, #0
 801d2e2:	f43f af27 	beq.w	801d134 <_dtoa_r+0x47c>
 801d2e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801d2e8:	1e6b      	subs	r3, r5, #1
 801d2ea:	930c      	str	r3, [sp, #48]	; 0x30
 801d2ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801d2f0:	2b30      	cmp	r3, #48	; 0x30
 801d2f2:	d0f8      	beq.n	801d2e6 <_dtoa_r+0x62e>
 801d2f4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801d2f8:	e04a      	b.n	801d390 <_dtoa_r+0x6d8>
 801d2fa:	bf00      	nop
 801d2fc:	08021b48 	.word	0x08021b48
 801d300:	08021b20 	.word	0x08021b20
 801d304:	3ff00000 	.word	0x3ff00000
 801d308:	40240000 	.word	0x40240000
 801d30c:	401c0000 	.word	0x401c0000
 801d310:	40140000 	.word	0x40140000
 801d314:	3fe00000 	.word	0x3fe00000
 801d318:	4baf      	ldr	r3, [pc, #700]	; (801d5d8 <_dtoa_r+0x920>)
 801d31a:	f7e3 f97d 	bl	8000618 <__aeabi_dmul>
 801d31e:	4606      	mov	r6, r0
 801d320:	460f      	mov	r7, r1
 801d322:	e7ac      	b.n	801d27e <_dtoa_r+0x5c6>
 801d324:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801d328:	9d00      	ldr	r5, [sp, #0]
 801d32a:	4642      	mov	r2, r8
 801d32c:	464b      	mov	r3, r9
 801d32e:	4630      	mov	r0, r6
 801d330:	4639      	mov	r1, r7
 801d332:	f7e3 fa9b 	bl	800086c <__aeabi_ddiv>
 801d336:	f7e3 fc1f 	bl	8000b78 <__aeabi_d2iz>
 801d33a:	9002      	str	r0, [sp, #8]
 801d33c:	f7e3 f902 	bl	8000544 <__aeabi_i2d>
 801d340:	4642      	mov	r2, r8
 801d342:	464b      	mov	r3, r9
 801d344:	f7e3 f968 	bl	8000618 <__aeabi_dmul>
 801d348:	4602      	mov	r2, r0
 801d34a:	460b      	mov	r3, r1
 801d34c:	4630      	mov	r0, r6
 801d34e:	4639      	mov	r1, r7
 801d350:	f7e2 ffaa 	bl	80002a8 <__aeabi_dsub>
 801d354:	9e02      	ldr	r6, [sp, #8]
 801d356:	9f01      	ldr	r7, [sp, #4]
 801d358:	3630      	adds	r6, #48	; 0x30
 801d35a:	f805 6b01 	strb.w	r6, [r5], #1
 801d35e:	9e00      	ldr	r6, [sp, #0]
 801d360:	1bae      	subs	r6, r5, r6
 801d362:	42b7      	cmp	r7, r6
 801d364:	4602      	mov	r2, r0
 801d366:	460b      	mov	r3, r1
 801d368:	d137      	bne.n	801d3da <_dtoa_r+0x722>
 801d36a:	f7e2 ff9f 	bl	80002ac <__adddf3>
 801d36e:	4642      	mov	r2, r8
 801d370:	464b      	mov	r3, r9
 801d372:	4606      	mov	r6, r0
 801d374:	460f      	mov	r7, r1
 801d376:	f7e3 fbdf 	bl	8000b38 <__aeabi_dcmpgt>
 801d37a:	b9c8      	cbnz	r0, 801d3b0 <_dtoa_r+0x6f8>
 801d37c:	4642      	mov	r2, r8
 801d37e:	464b      	mov	r3, r9
 801d380:	4630      	mov	r0, r6
 801d382:	4639      	mov	r1, r7
 801d384:	f7e3 fbb0 	bl	8000ae8 <__aeabi_dcmpeq>
 801d388:	b110      	cbz	r0, 801d390 <_dtoa_r+0x6d8>
 801d38a:	9b02      	ldr	r3, [sp, #8]
 801d38c:	07d9      	lsls	r1, r3, #31
 801d38e:	d40f      	bmi.n	801d3b0 <_dtoa_r+0x6f8>
 801d390:	4620      	mov	r0, r4
 801d392:	4659      	mov	r1, fp
 801d394:	f000 ff98 	bl	801e2c8 <_Bfree>
 801d398:	2300      	movs	r3, #0
 801d39a:	702b      	strb	r3, [r5, #0]
 801d39c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d39e:	f10a 0001 	add.w	r0, sl, #1
 801d3a2:	6018      	str	r0, [r3, #0]
 801d3a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d3a6:	2b00      	cmp	r3, #0
 801d3a8:	f43f acd8 	beq.w	801cd5c <_dtoa_r+0xa4>
 801d3ac:	601d      	str	r5, [r3, #0]
 801d3ae:	e4d5      	b.n	801cd5c <_dtoa_r+0xa4>
 801d3b0:	f8cd a01c 	str.w	sl, [sp, #28]
 801d3b4:	462b      	mov	r3, r5
 801d3b6:	461d      	mov	r5, r3
 801d3b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801d3bc:	2a39      	cmp	r2, #57	; 0x39
 801d3be:	d108      	bne.n	801d3d2 <_dtoa_r+0x71a>
 801d3c0:	9a00      	ldr	r2, [sp, #0]
 801d3c2:	429a      	cmp	r2, r3
 801d3c4:	d1f7      	bne.n	801d3b6 <_dtoa_r+0x6fe>
 801d3c6:	9a07      	ldr	r2, [sp, #28]
 801d3c8:	9900      	ldr	r1, [sp, #0]
 801d3ca:	3201      	adds	r2, #1
 801d3cc:	9207      	str	r2, [sp, #28]
 801d3ce:	2230      	movs	r2, #48	; 0x30
 801d3d0:	700a      	strb	r2, [r1, #0]
 801d3d2:	781a      	ldrb	r2, [r3, #0]
 801d3d4:	3201      	adds	r2, #1
 801d3d6:	701a      	strb	r2, [r3, #0]
 801d3d8:	e78c      	b.n	801d2f4 <_dtoa_r+0x63c>
 801d3da:	4b7f      	ldr	r3, [pc, #508]	; (801d5d8 <_dtoa_r+0x920>)
 801d3dc:	2200      	movs	r2, #0
 801d3de:	f7e3 f91b 	bl	8000618 <__aeabi_dmul>
 801d3e2:	2200      	movs	r2, #0
 801d3e4:	2300      	movs	r3, #0
 801d3e6:	4606      	mov	r6, r0
 801d3e8:	460f      	mov	r7, r1
 801d3ea:	f7e3 fb7d 	bl	8000ae8 <__aeabi_dcmpeq>
 801d3ee:	2800      	cmp	r0, #0
 801d3f0:	d09b      	beq.n	801d32a <_dtoa_r+0x672>
 801d3f2:	e7cd      	b.n	801d390 <_dtoa_r+0x6d8>
 801d3f4:	9a08      	ldr	r2, [sp, #32]
 801d3f6:	2a00      	cmp	r2, #0
 801d3f8:	f000 80c4 	beq.w	801d584 <_dtoa_r+0x8cc>
 801d3fc:	9a05      	ldr	r2, [sp, #20]
 801d3fe:	2a01      	cmp	r2, #1
 801d400:	f300 80a8 	bgt.w	801d554 <_dtoa_r+0x89c>
 801d404:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801d406:	2a00      	cmp	r2, #0
 801d408:	f000 80a0 	beq.w	801d54c <_dtoa_r+0x894>
 801d40c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801d410:	9e06      	ldr	r6, [sp, #24]
 801d412:	4645      	mov	r5, r8
 801d414:	9a04      	ldr	r2, [sp, #16]
 801d416:	2101      	movs	r1, #1
 801d418:	441a      	add	r2, r3
 801d41a:	4620      	mov	r0, r4
 801d41c:	4498      	add	r8, r3
 801d41e:	9204      	str	r2, [sp, #16]
 801d420:	f001 f858 	bl	801e4d4 <__i2b>
 801d424:	4607      	mov	r7, r0
 801d426:	2d00      	cmp	r5, #0
 801d428:	dd0b      	ble.n	801d442 <_dtoa_r+0x78a>
 801d42a:	9b04      	ldr	r3, [sp, #16]
 801d42c:	2b00      	cmp	r3, #0
 801d42e:	dd08      	ble.n	801d442 <_dtoa_r+0x78a>
 801d430:	42ab      	cmp	r3, r5
 801d432:	9a04      	ldr	r2, [sp, #16]
 801d434:	bfa8      	it	ge
 801d436:	462b      	movge	r3, r5
 801d438:	eba8 0803 	sub.w	r8, r8, r3
 801d43c:	1aed      	subs	r5, r5, r3
 801d43e:	1ad3      	subs	r3, r2, r3
 801d440:	9304      	str	r3, [sp, #16]
 801d442:	9b06      	ldr	r3, [sp, #24]
 801d444:	b1fb      	cbz	r3, 801d486 <_dtoa_r+0x7ce>
 801d446:	9b08      	ldr	r3, [sp, #32]
 801d448:	2b00      	cmp	r3, #0
 801d44a:	f000 809f 	beq.w	801d58c <_dtoa_r+0x8d4>
 801d44e:	2e00      	cmp	r6, #0
 801d450:	dd11      	ble.n	801d476 <_dtoa_r+0x7be>
 801d452:	4639      	mov	r1, r7
 801d454:	4632      	mov	r2, r6
 801d456:	4620      	mov	r0, r4
 801d458:	f001 f8f8 	bl	801e64c <__pow5mult>
 801d45c:	465a      	mov	r2, fp
 801d45e:	4601      	mov	r1, r0
 801d460:	4607      	mov	r7, r0
 801d462:	4620      	mov	r0, r4
 801d464:	f001 f84c 	bl	801e500 <__multiply>
 801d468:	4659      	mov	r1, fp
 801d46a:	9007      	str	r0, [sp, #28]
 801d46c:	4620      	mov	r0, r4
 801d46e:	f000 ff2b 	bl	801e2c8 <_Bfree>
 801d472:	9b07      	ldr	r3, [sp, #28]
 801d474:	469b      	mov	fp, r3
 801d476:	9b06      	ldr	r3, [sp, #24]
 801d478:	1b9a      	subs	r2, r3, r6
 801d47a:	d004      	beq.n	801d486 <_dtoa_r+0x7ce>
 801d47c:	4659      	mov	r1, fp
 801d47e:	4620      	mov	r0, r4
 801d480:	f001 f8e4 	bl	801e64c <__pow5mult>
 801d484:	4683      	mov	fp, r0
 801d486:	2101      	movs	r1, #1
 801d488:	4620      	mov	r0, r4
 801d48a:	f001 f823 	bl	801e4d4 <__i2b>
 801d48e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d490:	2b00      	cmp	r3, #0
 801d492:	4606      	mov	r6, r0
 801d494:	dd7c      	ble.n	801d590 <_dtoa_r+0x8d8>
 801d496:	461a      	mov	r2, r3
 801d498:	4601      	mov	r1, r0
 801d49a:	4620      	mov	r0, r4
 801d49c:	f001 f8d6 	bl	801e64c <__pow5mult>
 801d4a0:	9b05      	ldr	r3, [sp, #20]
 801d4a2:	2b01      	cmp	r3, #1
 801d4a4:	4606      	mov	r6, r0
 801d4a6:	dd76      	ble.n	801d596 <_dtoa_r+0x8de>
 801d4a8:	2300      	movs	r3, #0
 801d4aa:	9306      	str	r3, [sp, #24]
 801d4ac:	6933      	ldr	r3, [r6, #16]
 801d4ae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801d4b2:	6918      	ldr	r0, [r3, #16]
 801d4b4:	f000 ffbe 	bl	801e434 <__hi0bits>
 801d4b8:	f1c0 0020 	rsb	r0, r0, #32
 801d4bc:	9b04      	ldr	r3, [sp, #16]
 801d4be:	4418      	add	r0, r3
 801d4c0:	f010 001f 	ands.w	r0, r0, #31
 801d4c4:	f000 8086 	beq.w	801d5d4 <_dtoa_r+0x91c>
 801d4c8:	f1c0 0320 	rsb	r3, r0, #32
 801d4cc:	2b04      	cmp	r3, #4
 801d4ce:	dd7f      	ble.n	801d5d0 <_dtoa_r+0x918>
 801d4d0:	f1c0 001c 	rsb	r0, r0, #28
 801d4d4:	9b04      	ldr	r3, [sp, #16]
 801d4d6:	4403      	add	r3, r0
 801d4d8:	4480      	add	r8, r0
 801d4da:	4405      	add	r5, r0
 801d4dc:	9304      	str	r3, [sp, #16]
 801d4de:	f1b8 0f00 	cmp.w	r8, #0
 801d4e2:	dd05      	ble.n	801d4f0 <_dtoa_r+0x838>
 801d4e4:	4659      	mov	r1, fp
 801d4e6:	4642      	mov	r2, r8
 801d4e8:	4620      	mov	r0, r4
 801d4ea:	f001 f909 	bl	801e700 <__lshift>
 801d4ee:	4683      	mov	fp, r0
 801d4f0:	9b04      	ldr	r3, [sp, #16]
 801d4f2:	2b00      	cmp	r3, #0
 801d4f4:	dd05      	ble.n	801d502 <_dtoa_r+0x84a>
 801d4f6:	4631      	mov	r1, r6
 801d4f8:	461a      	mov	r2, r3
 801d4fa:	4620      	mov	r0, r4
 801d4fc:	f001 f900 	bl	801e700 <__lshift>
 801d500:	4606      	mov	r6, r0
 801d502:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801d504:	2b00      	cmp	r3, #0
 801d506:	d069      	beq.n	801d5dc <_dtoa_r+0x924>
 801d508:	4631      	mov	r1, r6
 801d50a:	4658      	mov	r0, fp
 801d50c:	f001 f964 	bl	801e7d8 <__mcmp>
 801d510:	2800      	cmp	r0, #0
 801d512:	da63      	bge.n	801d5dc <_dtoa_r+0x924>
 801d514:	2300      	movs	r3, #0
 801d516:	4659      	mov	r1, fp
 801d518:	220a      	movs	r2, #10
 801d51a:	4620      	mov	r0, r4
 801d51c:	f000 fef6 	bl	801e30c <__multadd>
 801d520:	9b08      	ldr	r3, [sp, #32]
 801d522:	f10a 3aff 	add.w	sl, sl, #4294967295
 801d526:	4683      	mov	fp, r0
 801d528:	2b00      	cmp	r3, #0
 801d52a:	f000 818f 	beq.w	801d84c <_dtoa_r+0xb94>
 801d52e:	4639      	mov	r1, r7
 801d530:	2300      	movs	r3, #0
 801d532:	220a      	movs	r2, #10
 801d534:	4620      	mov	r0, r4
 801d536:	f000 fee9 	bl	801e30c <__multadd>
 801d53a:	f1b9 0f00 	cmp.w	r9, #0
 801d53e:	4607      	mov	r7, r0
 801d540:	f300 808e 	bgt.w	801d660 <_dtoa_r+0x9a8>
 801d544:	9b05      	ldr	r3, [sp, #20]
 801d546:	2b02      	cmp	r3, #2
 801d548:	dc50      	bgt.n	801d5ec <_dtoa_r+0x934>
 801d54a:	e089      	b.n	801d660 <_dtoa_r+0x9a8>
 801d54c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801d54e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801d552:	e75d      	b.n	801d410 <_dtoa_r+0x758>
 801d554:	9b01      	ldr	r3, [sp, #4]
 801d556:	1e5e      	subs	r6, r3, #1
 801d558:	9b06      	ldr	r3, [sp, #24]
 801d55a:	42b3      	cmp	r3, r6
 801d55c:	bfbf      	itttt	lt
 801d55e:	9b06      	ldrlt	r3, [sp, #24]
 801d560:	9606      	strlt	r6, [sp, #24]
 801d562:	1af2      	sublt	r2, r6, r3
 801d564:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801d566:	bfb6      	itet	lt
 801d568:	189b      	addlt	r3, r3, r2
 801d56a:	1b9e      	subge	r6, r3, r6
 801d56c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801d56e:	9b01      	ldr	r3, [sp, #4]
 801d570:	bfb8      	it	lt
 801d572:	2600      	movlt	r6, #0
 801d574:	2b00      	cmp	r3, #0
 801d576:	bfb5      	itete	lt
 801d578:	eba8 0503 	sublt.w	r5, r8, r3
 801d57c:	9b01      	ldrge	r3, [sp, #4]
 801d57e:	2300      	movlt	r3, #0
 801d580:	4645      	movge	r5, r8
 801d582:	e747      	b.n	801d414 <_dtoa_r+0x75c>
 801d584:	9e06      	ldr	r6, [sp, #24]
 801d586:	9f08      	ldr	r7, [sp, #32]
 801d588:	4645      	mov	r5, r8
 801d58a:	e74c      	b.n	801d426 <_dtoa_r+0x76e>
 801d58c:	9a06      	ldr	r2, [sp, #24]
 801d58e:	e775      	b.n	801d47c <_dtoa_r+0x7c4>
 801d590:	9b05      	ldr	r3, [sp, #20]
 801d592:	2b01      	cmp	r3, #1
 801d594:	dc18      	bgt.n	801d5c8 <_dtoa_r+0x910>
 801d596:	9b02      	ldr	r3, [sp, #8]
 801d598:	b9b3      	cbnz	r3, 801d5c8 <_dtoa_r+0x910>
 801d59a:	9b03      	ldr	r3, [sp, #12]
 801d59c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801d5a0:	b9a3      	cbnz	r3, 801d5cc <_dtoa_r+0x914>
 801d5a2:	9b03      	ldr	r3, [sp, #12]
 801d5a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d5a8:	0d1b      	lsrs	r3, r3, #20
 801d5aa:	051b      	lsls	r3, r3, #20
 801d5ac:	b12b      	cbz	r3, 801d5ba <_dtoa_r+0x902>
 801d5ae:	9b04      	ldr	r3, [sp, #16]
 801d5b0:	3301      	adds	r3, #1
 801d5b2:	9304      	str	r3, [sp, #16]
 801d5b4:	f108 0801 	add.w	r8, r8, #1
 801d5b8:	2301      	movs	r3, #1
 801d5ba:	9306      	str	r3, [sp, #24]
 801d5bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d5be:	2b00      	cmp	r3, #0
 801d5c0:	f47f af74 	bne.w	801d4ac <_dtoa_r+0x7f4>
 801d5c4:	2001      	movs	r0, #1
 801d5c6:	e779      	b.n	801d4bc <_dtoa_r+0x804>
 801d5c8:	2300      	movs	r3, #0
 801d5ca:	e7f6      	b.n	801d5ba <_dtoa_r+0x902>
 801d5cc:	9b02      	ldr	r3, [sp, #8]
 801d5ce:	e7f4      	b.n	801d5ba <_dtoa_r+0x902>
 801d5d0:	d085      	beq.n	801d4de <_dtoa_r+0x826>
 801d5d2:	4618      	mov	r0, r3
 801d5d4:	301c      	adds	r0, #28
 801d5d6:	e77d      	b.n	801d4d4 <_dtoa_r+0x81c>
 801d5d8:	40240000 	.word	0x40240000
 801d5dc:	9b01      	ldr	r3, [sp, #4]
 801d5de:	2b00      	cmp	r3, #0
 801d5e0:	dc38      	bgt.n	801d654 <_dtoa_r+0x99c>
 801d5e2:	9b05      	ldr	r3, [sp, #20]
 801d5e4:	2b02      	cmp	r3, #2
 801d5e6:	dd35      	ble.n	801d654 <_dtoa_r+0x99c>
 801d5e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801d5ec:	f1b9 0f00 	cmp.w	r9, #0
 801d5f0:	d10d      	bne.n	801d60e <_dtoa_r+0x956>
 801d5f2:	4631      	mov	r1, r6
 801d5f4:	464b      	mov	r3, r9
 801d5f6:	2205      	movs	r2, #5
 801d5f8:	4620      	mov	r0, r4
 801d5fa:	f000 fe87 	bl	801e30c <__multadd>
 801d5fe:	4601      	mov	r1, r0
 801d600:	4606      	mov	r6, r0
 801d602:	4658      	mov	r0, fp
 801d604:	f001 f8e8 	bl	801e7d8 <__mcmp>
 801d608:	2800      	cmp	r0, #0
 801d60a:	f73f adbd 	bgt.w	801d188 <_dtoa_r+0x4d0>
 801d60e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d610:	9d00      	ldr	r5, [sp, #0]
 801d612:	ea6f 0a03 	mvn.w	sl, r3
 801d616:	f04f 0800 	mov.w	r8, #0
 801d61a:	4631      	mov	r1, r6
 801d61c:	4620      	mov	r0, r4
 801d61e:	f000 fe53 	bl	801e2c8 <_Bfree>
 801d622:	2f00      	cmp	r7, #0
 801d624:	f43f aeb4 	beq.w	801d390 <_dtoa_r+0x6d8>
 801d628:	f1b8 0f00 	cmp.w	r8, #0
 801d62c:	d005      	beq.n	801d63a <_dtoa_r+0x982>
 801d62e:	45b8      	cmp	r8, r7
 801d630:	d003      	beq.n	801d63a <_dtoa_r+0x982>
 801d632:	4641      	mov	r1, r8
 801d634:	4620      	mov	r0, r4
 801d636:	f000 fe47 	bl	801e2c8 <_Bfree>
 801d63a:	4639      	mov	r1, r7
 801d63c:	4620      	mov	r0, r4
 801d63e:	f000 fe43 	bl	801e2c8 <_Bfree>
 801d642:	e6a5      	b.n	801d390 <_dtoa_r+0x6d8>
 801d644:	2600      	movs	r6, #0
 801d646:	4637      	mov	r7, r6
 801d648:	e7e1      	b.n	801d60e <_dtoa_r+0x956>
 801d64a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801d64c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801d650:	4637      	mov	r7, r6
 801d652:	e599      	b.n	801d188 <_dtoa_r+0x4d0>
 801d654:	9b08      	ldr	r3, [sp, #32]
 801d656:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801d65a:	2b00      	cmp	r3, #0
 801d65c:	f000 80fd 	beq.w	801d85a <_dtoa_r+0xba2>
 801d660:	2d00      	cmp	r5, #0
 801d662:	dd05      	ble.n	801d670 <_dtoa_r+0x9b8>
 801d664:	4639      	mov	r1, r7
 801d666:	462a      	mov	r2, r5
 801d668:	4620      	mov	r0, r4
 801d66a:	f001 f849 	bl	801e700 <__lshift>
 801d66e:	4607      	mov	r7, r0
 801d670:	9b06      	ldr	r3, [sp, #24]
 801d672:	2b00      	cmp	r3, #0
 801d674:	d05c      	beq.n	801d730 <_dtoa_r+0xa78>
 801d676:	6879      	ldr	r1, [r7, #4]
 801d678:	4620      	mov	r0, r4
 801d67a:	f000 fde5 	bl	801e248 <_Balloc>
 801d67e:	4605      	mov	r5, r0
 801d680:	b928      	cbnz	r0, 801d68e <_dtoa_r+0x9d6>
 801d682:	4b80      	ldr	r3, [pc, #512]	; (801d884 <_dtoa_r+0xbcc>)
 801d684:	4602      	mov	r2, r0
 801d686:	f240 21ea 	movw	r1, #746	; 0x2ea
 801d68a:	f7ff bb2e 	b.w	801ccea <_dtoa_r+0x32>
 801d68e:	693a      	ldr	r2, [r7, #16]
 801d690:	3202      	adds	r2, #2
 801d692:	0092      	lsls	r2, r2, #2
 801d694:	f107 010c 	add.w	r1, r7, #12
 801d698:	300c      	adds	r0, #12
 801d69a:	f7fd f8af 	bl	801a7fc <memcpy>
 801d69e:	2201      	movs	r2, #1
 801d6a0:	4629      	mov	r1, r5
 801d6a2:	4620      	mov	r0, r4
 801d6a4:	f001 f82c 	bl	801e700 <__lshift>
 801d6a8:	9b00      	ldr	r3, [sp, #0]
 801d6aa:	3301      	adds	r3, #1
 801d6ac:	9301      	str	r3, [sp, #4]
 801d6ae:	9b00      	ldr	r3, [sp, #0]
 801d6b0:	444b      	add	r3, r9
 801d6b2:	9307      	str	r3, [sp, #28]
 801d6b4:	9b02      	ldr	r3, [sp, #8]
 801d6b6:	f003 0301 	and.w	r3, r3, #1
 801d6ba:	46b8      	mov	r8, r7
 801d6bc:	9306      	str	r3, [sp, #24]
 801d6be:	4607      	mov	r7, r0
 801d6c0:	9b01      	ldr	r3, [sp, #4]
 801d6c2:	4631      	mov	r1, r6
 801d6c4:	3b01      	subs	r3, #1
 801d6c6:	4658      	mov	r0, fp
 801d6c8:	9302      	str	r3, [sp, #8]
 801d6ca:	f7ff fa67 	bl	801cb9c <quorem>
 801d6ce:	4603      	mov	r3, r0
 801d6d0:	3330      	adds	r3, #48	; 0x30
 801d6d2:	9004      	str	r0, [sp, #16]
 801d6d4:	4641      	mov	r1, r8
 801d6d6:	4658      	mov	r0, fp
 801d6d8:	9308      	str	r3, [sp, #32]
 801d6da:	f001 f87d 	bl	801e7d8 <__mcmp>
 801d6de:	463a      	mov	r2, r7
 801d6e0:	4681      	mov	r9, r0
 801d6e2:	4631      	mov	r1, r6
 801d6e4:	4620      	mov	r0, r4
 801d6e6:	f001 f893 	bl	801e810 <__mdiff>
 801d6ea:	68c2      	ldr	r2, [r0, #12]
 801d6ec:	9b08      	ldr	r3, [sp, #32]
 801d6ee:	4605      	mov	r5, r0
 801d6f0:	bb02      	cbnz	r2, 801d734 <_dtoa_r+0xa7c>
 801d6f2:	4601      	mov	r1, r0
 801d6f4:	4658      	mov	r0, fp
 801d6f6:	f001 f86f 	bl	801e7d8 <__mcmp>
 801d6fa:	9b08      	ldr	r3, [sp, #32]
 801d6fc:	4602      	mov	r2, r0
 801d6fe:	4629      	mov	r1, r5
 801d700:	4620      	mov	r0, r4
 801d702:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801d706:	f000 fddf 	bl	801e2c8 <_Bfree>
 801d70a:	9b05      	ldr	r3, [sp, #20]
 801d70c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801d70e:	9d01      	ldr	r5, [sp, #4]
 801d710:	ea43 0102 	orr.w	r1, r3, r2
 801d714:	9b06      	ldr	r3, [sp, #24]
 801d716:	430b      	orrs	r3, r1
 801d718:	9b08      	ldr	r3, [sp, #32]
 801d71a:	d10d      	bne.n	801d738 <_dtoa_r+0xa80>
 801d71c:	2b39      	cmp	r3, #57	; 0x39
 801d71e:	d029      	beq.n	801d774 <_dtoa_r+0xabc>
 801d720:	f1b9 0f00 	cmp.w	r9, #0
 801d724:	dd01      	ble.n	801d72a <_dtoa_r+0xa72>
 801d726:	9b04      	ldr	r3, [sp, #16]
 801d728:	3331      	adds	r3, #49	; 0x31
 801d72a:	9a02      	ldr	r2, [sp, #8]
 801d72c:	7013      	strb	r3, [r2, #0]
 801d72e:	e774      	b.n	801d61a <_dtoa_r+0x962>
 801d730:	4638      	mov	r0, r7
 801d732:	e7b9      	b.n	801d6a8 <_dtoa_r+0x9f0>
 801d734:	2201      	movs	r2, #1
 801d736:	e7e2      	b.n	801d6fe <_dtoa_r+0xa46>
 801d738:	f1b9 0f00 	cmp.w	r9, #0
 801d73c:	db06      	blt.n	801d74c <_dtoa_r+0xa94>
 801d73e:	9905      	ldr	r1, [sp, #20]
 801d740:	ea41 0909 	orr.w	r9, r1, r9
 801d744:	9906      	ldr	r1, [sp, #24]
 801d746:	ea59 0101 	orrs.w	r1, r9, r1
 801d74a:	d120      	bne.n	801d78e <_dtoa_r+0xad6>
 801d74c:	2a00      	cmp	r2, #0
 801d74e:	ddec      	ble.n	801d72a <_dtoa_r+0xa72>
 801d750:	4659      	mov	r1, fp
 801d752:	2201      	movs	r2, #1
 801d754:	4620      	mov	r0, r4
 801d756:	9301      	str	r3, [sp, #4]
 801d758:	f000 ffd2 	bl	801e700 <__lshift>
 801d75c:	4631      	mov	r1, r6
 801d75e:	4683      	mov	fp, r0
 801d760:	f001 f83a 	bl	801e7d8 <__mcmp>
 801d764:	2800      	cmp	r0, #0
 801d766:	9b01      	ldr	r3, [sp, #4]
 801d768:	dc02      	bgt.n	801d770 <_dtoa_r+0xab8>
 801d76a:	d1de      	bne.n	801d72a <_dtoa_r+0xa72>
 801d76c:	07da      	lsls	r2, r3, #31
 801d76e:	d5dc      	bpl.n	801d72a <_dtoa_r+0xa72>
 801d770:	2b39      	cmp	r3, #57	; 0x39
 801d772:	d1d8      	bne.n	801d726 <_dtoa_r+0xa6e>
 801d774:	9a02      	ldr	r2, [sp, #8]
 801d776:	2339      	movs	r3, #57	; 0x39
 801d778:	7013      	strb	r3, [r2, #0]
 801d77a:	462b      	mov	r3, r5
 801d77c:	461d      	mov	r5, r3
 801d77e:	3b01      	subs	r3, #1
 801d780:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801d784:	2a39      	cmp	r2, #57	; 0x39
 801d786:	d050      	beq.n	801d82a <_dtoa_r+0xb72>
 801d788:	3201      	adds	r2, #1
 801d78a:	701a      	strb	r2, [r3, #0]
 801d78c:	e745      	b.n	801d61a <_dtoa_r+0x962>
 801d78e:	2a00      	cmp	r2, #0
 801d790:	dd03      	ble.n	801d79a <_dtoa_r+0xae2>
 801d792:	2b39      	cmp	r3, #57	; 0x39
 801d794:	d0ee      	beq.n	801d774 <_dtoa_r+0xabc>
 801d796:	3301      	adds	r3, #1
 801d798:	e7c7      	b.n	801d72a <_dtoa_r+0xa72>
 801d79a:	9a01      	ldr	r2, [sp, #4]
 801d79c:	9907      	ldr	r1, [sp, #28]
 801d79e:	f802 3c01 	strb.w	r3, [r2, #-1]
 801d7a2:	428a      	cmp	r2, r1
 801d7a4:	d02a      	beq.n	801d7fc <_dtoa_r+0xb44>
 801d7a6:	4659      	mov	r1, fp
 801d7a8:	2300      	movs	r3, #0
 801d7aa:	220a      	movs	r2, #10
 801d7ac:	4620      	mov	r0, r4
 801d7ae:	f000 fdad 	bl	801e30c <__multadd>
 801d7b2:	45b8      	cmp	r8, r7
 801d7b4:	4683      	mov	fp, r0
 801d7b6:	f04f 0300 	mov.w	r3, #0
 801d7ba:	f04f 020a 	mov.w	r2, #10
 801d7be:	4641      	mov	r1, r8
 801d7c0:	4620      	mov	r0, r4
 801d7c2:	d107      	bne.n	801d7d4 <_dtoa_r+0xb1c>
 801d7c4:	f000 fda2 	bl	801e30c <__multadd>
 801d7c8:	4680      	mov	r8, r0
 801d7ca:	4607      	mov	r7, r0
 801d7cc:	9b01      	ldr	r3, [sp, #4]
 801d7ce:	3301      	adds	r3, #1
 801d7d0:	9301      	str	r3, [sp, #4]
 801d7d2:	e775      	b.n	801d6c0 <_dtoa_r+0xa08>
 801d7d4:	f000 fd9a 	bl	801e30c <__multadd>
 801d7d8:	4639      	mov	r1, r7
 801d7da:	4680      	mov	r8, r0
 801d7dc:	2300      	movs	r3, #0
 801d7de:	220a      	movs	r2, #10
 801d7e0:	4620      	mov	r0, r4
 801d7e2:	f000 fd93 	bl	801e30c <__multadd>
 801d7e6:	4607      	mov	r7, r0
 801d7e8:	e7f0      	b.n	801d7cc <_dtoa_r+0xb14>
 801d7ea:	f1b9 0f00 	cmp.w	r9, #0
 801d7ee:	9a00      	ldr	r2, [sp, #0]
 801d7f0:	bfcc      	ite	gt
 801d7f2:	464d      	movgt	r5, r9
 801d7f4:	2501      	movle	r5, #1
 801d7f6:	4415      	add	r5, r2
 801d7f8:	f04f 0800 	mov.w	r8, #0
 801d7fc:	4659      	mov	r1, fp
 801d7fe:	2201      	movs	r2, #1
 801d800:	4620      	mov	r0, r4
 801d802:	9301      	str	r3, [sp, #4]
 801d804:	f000 ff7c 	bl	801e700 <__lshift>
 801d808:	4631      	mov	r1, r6
 801d80a:	4683      	mov	fp, r0
 801d80c:	f000 ffe4 	bl	801e7d8 <__mcmp>
 801d810:	2800      	cmp	r0, #0
 801d812:	dcb2      	bgt.n	801d77a <_dtoa_r+0xac2>
 801d814:	d102      	bne.n	801d81c <_dtoa_r+0xb64>
 801d816:	9b01      	ldr	r3, [sp, #4]
 801d818:	07db      	lsls	r3, r3, #31
 801d81a:	d4ae      	bmi.n	801d77a <_dtoa_r+0xac2>
 801d81c:	462b      	mov	r3, r5
 801d81e:	461d      	mov	r5, r3
 801d820:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801d824:	2a30      	cmp	r2, #48	; 0x30
 801d826:	d0fa      	beq.n	801d81e <_dtoa_r+0xb66>
 801d828:	e6f7      	b.n	801d61a <_dtoa_r+0x962>
 801d82a:	9a00      	ldr	r2, [sp, #0]
 801d82c:	429a      	cmp	r2, r3
 801d82e:	d1a5      	bne.n	801d77c <_dtoa_r+0xac4>
 801d830:	f10a 0a01 	add.w	sl, sl, #1
 801d834:	2331      	movs	r3, #49	; 0x31
 801d836:	e779      	b.n	801d72c <_dtoa_r+0xa74>
 801d838:	4b13      	ldr	r3, [pc, #76]	; (801d888 <_dtoa_r+0xbd0>)
 801d83a:	f7ff baaf 	b.w	801cd9c <_dtoa_r+0xe4>
 801d83e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801d840:	2b00      	cmp	r3, #0
 801d842:	f47f aa86 	bne.w	801cd52 <_dtoa_r+0x9a>
 801d846:	4b11      	ldr	r3, [pc, #68]	; (801d88c <_dtoa_r+0xbd4>)
 801d848:	f7ff baa8 	b.w	801cd9c <_dtoa_r+0xe4>
 801d84c:	f1b9 0f00 	cmp.w	r9, #0
 801d850:	dc03      	bgt.n	801d85a <_dtoa_r+0xba2>
 801d852:	9b05      	ldr	r3, [sp, #20]
 801d854:	2b02      	cmp	r3, #2
 801d856:	f73f aec9 	bgt.w	801d5ec <_dtoa_r+0x934>
 801d85a:	9d00      	ldr	r5, [sp, #0]
 801d85c:	4631      	mov	r1, r6
 801d85e:	4658      	mov	r0, fp
 801d860:	f7ff f99c 	bl	801cb9c <quorem>
 801d864:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801d868:	f805 3b01 	strb.w	r3, [r5], #1
 801d86c:	9a00      	ldr	r2, [sp, #0]
 801d86e:	1aaa      	subs	r2, r5, r2
 801d870:	4591      	cmp	r9, r2
 801d872:	ddba      	ble.n	801d7ea <_dtoa_r+0xb32>
 801d874:	4659      	mov	r1, fp
 801d876:	2300      	movs	r3, #0
 801d878:	220a      	movs	r2, #10
 801d87a:	4620      	mov	r0, r4
 801d87c:	f000 fd46 	bl	801e30c <__multadd>
 801d880:	4683      	mov	fp, r0
 801d882:	e7eb      	b.n	801d85c <_dtoa_r+0xba4>
 801d884:	08021a2f 	.word	0x08021a2f
 801d888:	08021c31 	.word	0x08021c31
 801d88c:	080219ac 	.word	0x080219ac

0801d890 <__sflush_r>:
 801d890:	898a      	ldrh	r2, [r1, #12]
 801d892:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d896:	4605      	mov	r5, r0
 801d898:	0710      	lsls	r0, r2, #28
 801d89a:	460c      	mov	r4, r1
 801d89c:	d458      	bmi.n	801d950 <__sflush_r+0xc0>
 801d89e:	684b      	ldr	r3, [r1, #4]
 801d8a0:	2b00      	cmp	r3, #0
 801d8a2:	dc05      	bgt.n	801d8b0 <__sflush_r+0x20>
 801d8a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801d8a6:	2b00      	cmp	r3, #0
 801d8a8:	dc02      	bgt.n	801d8b0 <__sflush_r+0x20>
 801d8aa:	2000      	movs	r0, #0
 801d8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d8b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801d8b2:	2e00      	cmp	r6, #0
 801d8b4:	d0f9      	beq.n	801d8aa <__sflush_r+0x1a>
 801d8b6:	2300      	movs	r3, #0
 801d8b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801d8bc:	682f      	ldr	r7, [r5, #0]
 801d8be:	602b      	str	r3, [r5, #0]
 801d8c0:	d032      	beq.n	801d928 <__sflush_r+0x98>
 801d8c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801d8c4:	89a3      	ldrh	r3, [r4, #12]
 801d8c6:	075a      	lsls	r2, r3, #29
 801d8c8:	d505      	bpl.n	801d8d6 <__sflush_r+0x46>
 801d8ca:	6863      	ldr	r3, [r4, #4]
 801d8cc:	1ac0      	subs	r0, r0, r3
 801d8ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801d8d0:	b10b      	cbz	r3, 801d8d6 <__sflush_r+0x46>
 801d8d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801d8d4:	1ac0      	subs	r0, r0, r3
 801d8d6:	2300      	movs	r3, #0
 801d8d8:	4602      	mov	r2, r0
 801d8da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801d8dc:	6a21      	ldr	r1, [r4, #32]
 801d8de:	4628      	mov	r0, r5
 801d8e0:	47b0      	blx	r6
 801d8e2:	1c43      	adds	r3, r0, #1
 801d8e4:	89a3      	ldrh	r3, [r4, #12]
 801d8e6:	d106      	bne.n	801d8f6 <__sflush_r+0x66>
 801d8e8:	6829      	ldr	r1, [r5, #0]
 801d8ea:	291d      	cmp	r1, #29
 801d8ec:	d82c      	bhi.n	801d948 <__sflush_r+0xb8>
 801d8ee:	4a2a      	ldr	r2, [pc, #168]	; (801d998 <__sflush_r+0x108>)
 801d8f0:	40ca      	lsrs	r2, r1
 801d8f2:	07d6      	lsls	r6, r2, #31
 801d8f4:	d528      	bpl.n	801d948 <__sflush_r+0xb8>
 801d8f6:	2200      	movs	r2, #0
 801d8f8:	6062      	str	r2, [r4, #4]
 801d8fa:	04d9      	lsls	r1, r3, #19
 801d8fc:	6922      	ldr	r2, [r4, #16]
 801d8fe:	6022      	str	r2, [r4, #0]
 801d900:	d504      	bpl.n	801d90c <__sflush_r+0x7c>
 801d902:	1c42      	adds	r2, r0, #1
 801d904:	d101      	bne.n	801d90a <__sflush_r+0x7a>
 801d906:	682b      	ldr	r3, [r5, #0]
 801d908:	b903      	cbnz	r3, 801d90c <__sflush_r+0x7c>
 801d90a:	6560      	str	r0, [r4, #84]	; 0x54
 801d90c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801d90e:	602f      	str	r7, [r5, #0]
 801d910:	2900      	cmp	r1, #0
 801d912:	d0ca      	beq.n	801d8aa <__sflush_r+0x1a>
 801d914:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801d918:	4299      	cmp	r1, r3
 801d91a:	d002      	beq.n	801d922 <__sflush_r+0x92>
 801d91c:	4628      	mov	r0, r5
 801d91e:	f7fc ff9d 	bl	801a85c <_free_r>
 801d922:	2000      	movs	r0, #0
 801d924:	6360      	str	r0, [r4, #52]	; 0x34
 801d926:	e7c1      	b.n	801d8ac <__sflush_r+0x1c>
 801d928:	6a21      	ldr	r1, [r4, #32]
 801d92a:	2301      	movs	r3, #1
 801d92c:	4628      	mov	r0, r5
 801d92e:	47b0      	blx	r6
 801d930:	1c41      	adds	r1, r0, #1
 801d932:	d1c7      	bne.n	801d8c4 <__sflush_r+0x34>
 801d934:	682b      	ldr	r3, [r5, #0]
 801d936:	2b00      	cmp	r3, #0
 801d938:	d0c4      	beq.n	801d8c4 <__sflush_r+0x34>
 801d93a:	2b1d      	cmp	r3, #29
 801d93c:	d001      	beq.n	801d942 <__sflush_r+0xb2>
 801d93e:	2b16      	cmp	r3, #22
 801d940:	d101      	bne.n	801d946 <__sflush_r+0xb6>
 801d942:	602f      	str	r7, [r5, #0]
 801d944:	e7b1      	b.n	801d8aa <__sflush_r+0x1a>
 801d946:	89a3      	ldrh	r3, [r4, #12]
 801d948:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d94c:	81a3      	strh	r3, [r4, #12]
 801d94e:	e7ad      	b.n	801d8ac <__sflush_r+0x1c>
 801d950:	690f      	ldr	r7, [r1, #16]
 801d952:	2f00      	cmp	r7, #0
 801d954:	d0a9      	beq.n	801d8aa <__sflush_r+0x1a>
 801d956:	0793      	lsls	r3, r2, #30
 801d958:	680e      	ldr	r6, [r1, #0]
 801d95a:	bf08      	it	eq
 801d95c:	694b      	ldreq	r3, [r1, #20]
 801d95e:	600f      	str	r7, [r1, #0]
 801d960:	bf18      	it	ne
 801d962:	2300      	movne	r3, #0
 801d964:	eba6 0807 	sub.w	r8, r6, r7
 801d968:	608b      	str	r3, [r1, #8]
 801d96a:	f1b8 0f00 	cmp.w	r8, #0
 801d96e:	dd9c      	ble.n	801d8aa <__sflush_r+0x1a>
 801d970:	6a21      	ldr	r1, [r4, #32]
 801d972:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801d974:	4643      	mov	r3, r8
 801d976:	463a      	mov	r2, r7
 801d978:	4628      	mov	r0, r5
 801d97a:	47b0      	blx	r6
 801d97c:	2800      	cmp	r0, #0
 801d97e:	dc06      	bgt.n	801d98e <__sflush_r+0xfe>
 801d980:	89a3      	ldrh	r3, [r4, #12]
 801d982:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801d986:	81a3      	strh	r3, [r4, #12]
 801d988:	f04f 30ff 	mov.w	r0, #4294967295
 801d98c:	e78e      	b.n	801d8ac <__sflush_r+0x1c>
 801d98e:	4407      	add	r7, r0
 801d990:	eba8 0800 	sub.w	r8, r8, r0
 801d994:	e7e9      	b.n	801d96a <__sflush_r+0xda>
 801d996:	bf00      	nop
 801d998:	20400001 	.word	0x20400001

0801d99c <_fflush_r>:
 801d99c:	b538      	push	{r3, r4, r5, lr}
 801d99e:	690b      	ldr	r3, [r1, #16]
 801d9a0:	4605      	mov	r5, r0
 801d9a2:	460c      	mov	r4, r1
 801d9a4:	b913      	cbnz	r3, 801d9ac <_fflush_r+0x10>
 801d9a6:	2500      	movs	r5, #0
 801d9a8:	4628      	mov	r0, r5
 801d9aa:	bd38      	pop	{r3, r4, r5, pc}
 801d9ac:	b118      	cbz	r0, 801d9b6 <_fflush_r+0x1a>
 801d9ae:	6983      	ldr	r3, [r0, #24]
 801d9b0:	b90b      	cbnz	r3, 801d9b6 <_fflush_r+0x1a>
 801d9b2:	f7fc fe55 	bl	801a660 <__sinit>
 801d9b6:	4b14      	ldr	r3, [pc, #80]	; (801da08 <_fflush_r+0x6c>)
 801d9b8:	429c      	cmp	r4, r3
 801d9ba:	d11b      	bne.n	801d9f4 <_fflush_r+0x58>
 801d9bc:	686c      	ldr	r4, [r5, #4]
 801d9be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d9c2:	2b00      	cmp	r3, #0
 801d9c4:	d0ef      	beq.n	801d9a6 <_fflush_r+0xa>
 801d9c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801d9c8:	07d0      	lsls	r0, r2, #31
 801d9ca:	d404      	bmi.n	801d9d6 <_fflush_r+0x3a>
 801d9cc:	0599      	lsls	r1, r3, #22
 801d9ce:	d402      	bmi.n	801d9d6 <_fflush_r+0x3a>
 801d9d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801d9d2:	f7fc ff08 	bl	801a7e6 <__retarget_lock_acquire_recursive>
 801d9d6:	4628      	mov	r0, r5
 801d9d8:	4621      	mov	r1, r4
 801d9da:	f7ff ff59 	bl	801d890 <__sflush_r>
 801d9de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801d9e0:	07da      	lsls	r2, r3, #31
 801d9e2:	4605      	mov	r5, r0
 801d9e4:	d4e0      	bmi.n	801d9a8 <_fflush_r+0xc>
 801d9e6:	89a3      	ldrh	r3, [r4, #12]
 801d9e8:	059b      	lsls	r3, r3, #22
 801d9ea:	d4dd      	bmi.n	801d9a8 <_fflush_r+0xc>
 801d9ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801d9ee:	f7fc fefb 	bl	801a7e8 <__retarget_lock_release_recursive>
 801d9f2:	e7d9      	b.n	801d9a8 <_fflush_r+0xc>
 801d9f4:	4b05      	ldr	r3, [pc, #20]	; (801da0c <_fflush_r+0x70>)
 801d9f6:	429c      	cmp	r4, r3
 801d9f8:	d101      	bne.n	801d9fe <_fflush_r+0x62>
 801d9fa:	68ac      	ldr	r4, [r5, #8]
 801d9fc:	e7df      	b.n	801d9be <_fflush_r+0x22>
 801d9fe:	4b04      	ldr	r3, [pc, #16]	; (801da10 <_fflush_r+0x74>)
 801da00:	429c      	cmp	r4, r3
 801da02:	bf08      	it	eq
 801da04:	68ec      	ldreq	r4, [r5, #12]
 801da06:	e7da      	b.n	801d9be <_fflush_r+0x22>
 801da08:	080218a4 	.word	0x080218a4
 801da0c:	080218c4 	.word	0x080218c4
 801da10:	08021884 	.word	0x08021884

0801da14 <fiprintf>:
 801da14:	b40e      	push	{r1, r2, r3}
 801da16:	b503      	push	{r0, r1, lr}
 801da18:	4601      	mov	r1, r0
 801da1a:	ab03      	add	r3, sp, #12
 801da1c:	4805      	ldr	r0, [pc, #20]	; (801da34 <fiprintf+0x20>)
 801da1e:	f853 2b04 	ldr.w	r2, [r3], #4
 801da22:	6800      	ldr	r0, [r0, #0]
 801da24:	9301      	str	r3, [sp, #4]
 801da26:	f001 fc57 	bl	801f2d8 <_vfiprintf_r>
 801da2a:	b002      	add	sp, #8
 801da2c:	f85d eb04 	ldr.w	lr, [sp], #4
 801da30:	b003      	add	sp, #12
 801da32:	4770      	bx	lr
 801da34:	200001f8 	.word	0x200001f8

0801da38 <rshift>:
 801da38:	6903      	ldr	r3, [r0, #16]
 801da3a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801da3e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801da42:	ea4f 1261 	mov.w	r2, r1, asr #5
 801da46:	f100 0414 	add.w	r4, r0, #20
 801da4a:	dd45      	ble.n	801dad8 <rshift+0xa0>
 801da4c:	f011 011f 	ands.w	r1, r1, #31
 801da50:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801da54:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801da58:	d10c      	bne.n	801da74 <rshift+0x3c>
 801da5a:	f100 0710 	add.w	r7, r0, #16
 801da5e:	4629      	mov	r1, r5
 801da60:	42b1      	cmp	r1, r6
 801da62:	d334      	bcc.n	801dace <rshift+0x96>
 801da64:	1a9b      	subs	r3, r3, r2
 801da66:	009b      	lsls	r3, r3, #2
 801da68:	1eea      	subs	r2, r5, #3
 801da6a:	4296      	cmp	r6, r2
 801da6c:	bf38      	it	cc
 801da6e:	2300      	movcc	r3, #0
 801da70:	4423      	add	r3, r4
 801da72:	e015      	b.n	801daa0 <rshift+0x68>
 801da74:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801da78:	f1c1 0820 	rsb	r8, r1, #32
 801da7c:	40cf      	lsrs	r7, r1
 801da7e:	f105 0e04 	add.w	lr, r5, #4
 801da82:	46a1      	mov	r9, r4
 801da84:	4576      	cmp	r6, lr
 801da86:	46f4      	mov	ip, lr
 801da88:	d815      	bhi.n	801dab6 <rshift+0x7e>
 801da8a:	1a9b      	subs	r3, r3, r2
 801da8c:	009a      	lsls	r2, r3, #2
 801da8e:	3a04      	subs	r2, #4
 801da90:	3501      	adds	r5, #1
 801da92:	42ae      	cmp	r6, r5
 801da94:	bf38      	it	cc
 801da96:	2200      	movcc	r2, #0
 801da98:	18a3      	adds	r3, r4, r2
 801da9a:	50a7      	str	r7, [r4, r2]
 801da9c:	b107      	cbz	r7, 801daa0 <rshift+0x68>
 801da9e:	3304      	adds	r3, #4
 801daa0:	1b1a      	subs	r2, r3, r4
 801daa2:	42a3      	cmp	r3, r4
 801daa4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801daa8:	bf08      	it	eq
 801daaa:	2300      	moveq	r3, #0
 801daac:	6102      	str	r2, [r0, #16]
 801daae:	bf08      	it	eq
 801dab0:	6143      	streq	r3, [r0, #20]
 801dab2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801dab6:	f8dc c000 	ldr.w	ip, [ip]
 801daba:	fa0c fc08 	lsl.w	ip, ip, r8
 801dabe:	ea4c 0707 	orr.w	r7, ip, r7
 801dac2:	f849 7b04 	str.w	r7, [r9], #4
 801dac6:	f85e 7b04 	ldr.w	r7, [lr], #4
 801daca:	40cf      	lsrs	r7, r1
 801dacc:	e7da      	b.n	801da84 <rshift+0x4c>
 801dace:	f851 cb04 	ldr.w	ip, [r1], #4
 801dad2:	f847 cf04 	str.w	ip, [r7, #4]!
 801dad6:	e7c3      	b.n	801da60 <rshift+0x28>
 801dad8:	4623      	mov	r3, r4
 801dada:	e7e1      	b.n	801daa0 <rshift+0x68>

0801dadc <__hexdig_fun>:
 801dadc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801dae0:	2b09      	cmp	r3, #9
 801dae2:	d802      	bhi.n	801daea <__hexdig_fun+0xe>
 801dae4:	3820      	subs	r0, #32
 801dae6:	b2c0      	uxtb	r0, r0
 801dae8:	4770      	bx	lr
 801daea:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801daee:	2b05      	cmp	r3, #5
 801daf0:	d801      	bhi.n	801daf6 <__hexdig_fun+0x1a>
 801daf2:	3847      	subs	r0, #71	; 0x47
 801daf4:	e7f7      	b.n	801dae6 <__hexdig_fun+0xa>
 801daf6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801dafa:	2b05      	cmp	r3, #5
 801dafc:	d801      	bhi.n	801db02 <__hexdig_fun+0x26>
 801dafe:	3827      	subs	r0, #39	; 0x27
 801db00:	e7f1      	b.n	801dae6 <__hexdig_fun+0xa>
 801db02:	2000      	movs	r0, #0
 801db04:	4770      	bx	lr
	...

0801db08 <__gethex>:
 801db08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db0c:	ed2d 8b02 	vpush	{d8}
 801db10:	b089      	sub	sp, #36	; 0x24
 801db12:	ee08 0a10 	vmov	s16, r0
 801db16:	9304      	str	r3, [sp, #16]
 801db18:	4bbc      	ldr	r3, [pc, #752]	; (801de0c <__gethex+0x304>)
 801db1a:	681b      	ldr	r3, [r3, #0]
 801db1c:	9301      	str	r3, [sp, #4]
 801db1e:	4618      	mov	r0, r3
 801db20:	468b      	mov	fp, r1
 801db22:	4690      	mov	r8, r2
 801db24:	f7e2 fb64 	bl	80001f0 <strlen>
 801db28:	9b01      	ldr	r3, [sp, #4]
 801db2a:	f8db 2000 	ldr.w	r2, [fp]
 801db2e:	4403      	add	r3, r0
 801db30:	4682      	mov	sl, r0
 801db32:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801db36:	9305      	str	r3, [sp, #20]
 801db38:	1c93      	adds	r3, r2, #2
 801db3a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801db3e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801db42:	32fe      	adds	r2, #254	; 0xfe
 801db44:	18d1      	adds	r1, r2, r3
 801db46:	461f      	mov	r7, r3
 801db48:	f813 0b01 	ldrb.w	r0, [r3], #1
 801db4c:	9100      	str	r1, [sp, #0]
 801db4e:	2830      	cmp	r0, #48	; 0x30
 801db50:	d0f8      	beq.n	801db44 <__gethex+0x3c>
 801db52:	f7ff ffc3 	bl	801dadc <__hexdig_fun>
 801db56:	4604      	mov	r4, r0
 801db58:	2800      	cmp	r0, #0
 801db5a:	d13a      	bne.n	801dbd2 <__gethex+0xca>
 801db5c:	9901      	ldr	r1, [sp, #4]
 801db5e:	4652      	mov	r2, sl
 801db60:	4638      	mov	r0, r7
 801db62:	f7fd ff8a 	bl	801ba7a <strncmp>
 801db66:	4605      	mov	r5, r0
 801db68:	2800      	cmp	r0, #0
 801db6a:	d168      	bne.n	801dc3e <__gethex+0x136>
 801db6c:	f817 000a 	ldrb.w	r0, [r7, sl]
 801db70:	eb07 060a 	add.w	r6, r7, sl
 801db74:	f7ff ffb2 	bl	801dadc <__hexdig_fun>
 801db78:	2800      	cmp	r0, #0
 801db7a:	d062      	beq.n	801dc42 <__gethex+0x13a>
 801db7c:	4633      	mov	r3, r6
 801db7e:	7818      	ldrb	r0, [r3, #0]
 801db80:	2830      	cmp	r0, #48	; 0x30
 801db82:	461f      	mov	r7, r3
 801db84:	f103 0301 	add.w	r3, r3, #1
 801db88:	d0f9      	beq.n	801db7e <__gethex+0x76>
 801db8a:	f7ff ffa7 	bl	801dadc <__hexdig_fun>
 801db8e:	2301      	movs	r3, #1
 801db90:	fab0 f480 	clz	r4, r0
 801db94:	0964      	lsrs	r4, r4, #5
 801db96:	4635      	mov	r5, r6
 801db98:	9300      	str	r3, [sp, #0]
 801db9a:	463a      	mov	r2, r7
 801db9c:	4616      	mov	r6, r2
 801db9e:	3201      	adds	r2, #1
 801dba0:	7830      	ldrb	r0, [r6, #0]
 801dba2:	f7ff ff9b 	bl	801dadc <__hexdig_fun>
 801dba6:	2800      	cmp	r0, #0
 801dba8:	d1f8      	bne.n	801db9c <__gethex+0x94>
 801dbaa:	9901      	ldr	r1, [sp, #4]
 801dbac:	4652      	mov	r2, sl
 801dbae:	4630      	mov	r0, r6
 801dbb0:	f7fd ff63 	bl	801ba7a <strncmp>
 801dbb4:	b980      	cbnz	r0, 801dbd8 <__gethex+0xd0>
 801dbb6:	b94d      	cbnz	r5, 801dbcc <__gethex+0xc4>
 801dbb8:	eb06 050a 	add.w	r5, r6, sl
 801dbbc:	462a      	mov	r2, r5
 801dbbe:	4616      	mov	r6, r2
 801dbc0:	3201      	adds	r2, #1
 801dbc2:	7830      	ldrb	r0, [r6, #0]
 801dbc4:	f7ff ff8a 	bl	801dadc <__hexdig_fun>
 801dbc8:	2800      	cmp	r0, #0
 801dbca:	d1f8      	bne.n	801dbbe <__gethex+0xb6>
 801dbcc:	1bad      	subs	r5, r5, r6
 801dbce:	00ad      	lsls	r5, r5, #2
 801dbd0:	e004      	b.n	801dbdc <__gethex+0xd4>
 801dbd2:	2400      	movs	r4, #0
 801dbd4:	4625      	mov	r5, r4
 801dbd6:	e7e0      	b.n	801db9a <__gethex+0x92>
 801dbd8:	2d00      	cmp	r5, #0
 801dbda:	d1f7      	bne.n	801dbcc <__gethex+0xc4>
 801dbdc:	7833      	ldrb	r3, [r6, #0]
 801dbde:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801dbe2:	2b50      	cmp	r3, #80	; 0x50
 801dbe4:	d13b      	bne.n	801dc5e <__gethex+0x156>
 801dbe6:	7873      	ldrb	r3, [r6, #1]
 801dbe8:	2b2b      	cmp	r3, #43	; 0x2b
 801dbea:	d02c      	beq.n	801dc46 <__gethex+0x13e>
 801dbec:	2b2d      	cmp	r3, #45	; 0x2d
 801dbee:	d02e      	beq.n	801dc4e <__gethex+0x146>
 801dbf0:	1c71      	adds	r1, r6, #1
 801dbf2:	f04f 0900 	mov.w	r9, #0
 801dbf6:	7808      	ldrb	r0, [r1, #0]
 801dbf8:	f7ff ff70 	bl	801dadc <__hexdig_fun>
 801dbfc:	1e43      	subs	r3, r0, #1
 801dbfe:	b2db      	uxtb	r3, r3
 801dc00:	2b18      	cmp	r3, #24
 801dc02:	d82c      	bhi.n	801dc5e <__gethex+0x156>
 801dc04:	f1a0 0210 	sub.w	r2, r0, #16
 801dc08:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801dc0c:	f7ff ff66 	bl	801dadc <__hexdig_fun>
 801dc10:	1e43      	subs	r3, r0, #1
 801dc12:	b2db      	uxtb	r3, r3
 801dc14:	2b18      	cmp	r3, #24
 801dc16:	d91d      	bls.n	801dc54 <__gethex+0x14c>
 801dc18:	f1b9 0f00 	cmp.w	r9, #0
 801dc1c:	d000      	beq.n	801dc20 <__gethex+0x118>
 801dc1e:	4252      	negs	r2, r2
 801dc20:	4415      	add	r5, r2
 801dc22:	f8cb 1000 	str.w	r1, [fp]
 801dc26:	b1e4      	cbz	r4, 801dc62 <__gethex+0x15a>
 801dc28:	9b00      	ldr	r3, [sp, #0]
 801dc2a:	2b00      	cmp	r3, #0
 801dc2c:	bf14      	ite	ne
 801dc2e:	2700      	movne	r7, #0
 801dc30:	2706      	moveq	r7, #6
 801dc32:	4638      	mov	r0, r7
 801dc34:	b009      	add	sp, #36	; 0x24
 801dc36:	ecbd 8b02 	vpop	{d8}
 801dc3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dc3e:	463e      	mov	r6, r7
 801dc40:	4625      	mov	r5, r4
 801dc42:	2401      	movs	r4, #1
 801dc44:	e7ca      	b.n	801dbdc <__gethex+0xd4>
 801dc46:	f04f 0900 	mov.w	r9, #0
 801dc4a:	1cb1      	adds	r1, r6, #2
 801dc4c:	e7d3      	b.n	801dbf6 <__gethex+0xee>
 801dc4e:	f04f 0901 	mov.w	r9, #1
 801dc52:	e7fa      	b.n	801dc4a <__gethex+0x142>
 801dc54:	230a      	movs	r3, #10
 801dc56:	fb03 0202 	mla	r2, r3, r2, r0
 801dc5a:	3a10      	subs	r2, #16
 801dc5c:	e7d4      	b.n	801dc08 <__gethex+0x100>
 801dc5e:	4631      	mov	r1, r6
 801dc60:	e7df      	b.n	801dc22 <__gethex+0x11a>
 801dc62:	1bf3      	subs	r3, r6, r7
 801dc64:	3b01      	subs	r3, #1
 801dc66:	4621      	mov	r1, r4
 801dc68:	2b07      	cmp	r3, #7
 801dc6a:	dc0b      	bgt.n	801dc84 <__gethex+0x17c>
 801dc6c:	ee18 0a10 	vmov	r0, s16
 801dc70:	f000 faea 	bl	801e248 <_Balloc>
 801dc74:	4604      	mov	r4, r0
 801dc76:	b940      	cbnz	r0, 801dc8a <__gethex+0x182>
 801dc78:	4b65      	ldr	r3, [pc, #404]	; (801de10 <__gethex+0x308>)
 801dc7a:	4602      	mov	r2, r0
 801dc7c:	21de      	movs	r1, #222	; 0xde
 801dc7e:	4865      	ldr	r0, [pc, #404]	; (801de14 <__gethex+0x30c>)
 801dc80:	f7fe ff5e 	bl	801cb40 <__assert_func>
 801dc84:	3101      	adds	r1, #1
 801dc86:	105b      	asrs	r3, r3, #1
 801dc88:	e7ee      	b.n	801dc68 <__gethex+0x160>
 801dc8a:	f100 0914 	add.w	r9, r0, #20
 801dc8e:	f04f 0b00 	mov.w	fp, #0
 801dc92:	f1ca 0301 	rsb	r3, sl, #1
 801dc96:	f8cd 9008 	str.w	r9, [sp, #8]
 801dc9a:	f8cd b000 	str.w	fp, [sp]
 801dc9e:	9306      	str	r3, [sp, #24]
 801dca0:	42b7      	cmp	r7, r6
 801dca2:	d340      	bcc.n	801dd26 <__gethex+0x21e>
 801dca4:	9802      	ldr	r0, [sp, #8]
 801dca6:	9b00      	ldr	r3, [sp, #0]
 801dca8:	f840 3b04 	str.w	r3, [r0], #4
 801dcac:	eba0 0009 	sub.w	r0, r0, r9
 801dcb0:	1080      	asrs	r0, r0, #2
 801dcb2:	0146      	lsls	r6, r0, #5
 801dcb4:	6120      	str	r0, [r4, #16]
 801dcb6:	4618      	mov	r0, r3
 801dcb8:	f000 fbbc 	bl	801e434 <__hi0bits>
 801dcbc:	1a30      	subs	r0, r6, r0
 801dcbe:	f8d8 6000 	ldr.w	r6, [r8]
 801dcc2:	42b0      	cmp	r0, r6
 801dcc4:	dd63      	ble.n	801dd8e <__gethex+0x286>
 801dcc6:	1b87      	subs	r7, r0, r6
 801dcc8:	4639      	mov	r1, r7
 801dcca:	4620      	mov	r0, r4
 801dccc:	f000 ff56 	bl	801eb7c <__any_on>
 801dcd0:	4682      	mov	sl, r0
 801dcd2:	b1a8      	cbz	r0, 801dd00 <__gethex+0x1f8>
 801dcd4:	1e7b      	subs	r3, r7, #1
 801dcd6:	1159      	asrs	r1, r3, #5
 801dcd8:	f003 021f 	and.w	r2, r3, #31
 801dcdc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801dce0:	f04f 0a01 	mov.w	sl, #1
 801dce4:	fa0a f202 	lsl.w	r2, sl, r2
 801dce8:	420a      	tst	r2, r1
 801dcea:	d009      	beq.n	801dd00 <__gethex+0x1f8>
 801dcec:	4553      	cmp	r3, sl
 801dcee:	dd05      	ble.n	801dcfc <__gethex+0x1f4>
 801dcf0:	1eb9      	subs	r1, r7, #2
 801dcf2:	4620      	mov	r0, r4
 801dcf4:	f000 ff42 	bl	801eb7c <__any_on>
 801dcf8:	2800      	cmp	r0, #0
 801dcfa:	d145      	bne.n	801dd88 <__gethex+0x280>
 801dcfc:	f04f 0a02 	mov.w	sl, #2
 801dd00:	4639      	mov	r1, r7
 801dd02:	4620      	mov	r0, r4
 801dd04:	f7ff fe98 	bl	801da38 <rshift>
 801dd08:	443d      	add	r5, r7
 801dd0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801dd0e:	42ab      	cmp	r3, r5
 801dd10:	da4c      	bge.n	801ddac <__gethex+0x2a4>
 801dd12:	ee18 0a10 	vmov	r0, s16
 801dd16:	4621      	mov	r1, r4
 801dd18:	f000 fad6 	bl	801e2c8 <_Bfree>
 801dd1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801dd1e:	2300      	movs	r3, #0
 801dd20:	6013      	str	r3, [r2, #0]
 801dd22:	27a3      	movs	r7, #163	; 0xa3
 801dd24:	e785      	b.n	801dc32 <__gethex+0x12a>
 801dd26:	1e73      	subs	r3, r6, #1
 801dd28:	9a05      	ldr	r2, [sp, #20]
 801dd2a:	9303      	str	r3, [sp, #12]
 801dd2c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801dd30:	4293      	cmp	r3, r2
 801dd32:	d019      	beq.n	801dd68 <__gethex+0x260>
 801dd34:	f1bb 0f20 	cmp.w	fp, #32
 801dd38:	d107      	bne.n	801dd4a <__gethex+0x242>
 801dd3a:	9b02      	ldr	r3, [sp, #8]
 801dd3c:	9a00      	ldr	r2, [sp, #0]
 801dd3e:	f843 2b04 	str.w	r2, [r3], #4
 801dd42:	9302      	str	r3, [sp, #8]
 801dd44:	2300      	movs	r3, #0
 801dd46:	9300      	str	r3, [sp, #0]
 801dd48:	469b      	mov	fp, r3
 801dd4a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801dd4e:	f7ff fec5 	bl	801dadc <__hexdig_fun>
 801dd52:	9b00      	ldr	r3, [sp, #0]
 801dd54:	f000 000f 	and.w	r0, r0, #15
 801dd58:	fa00 f00b 	lsl.w	r0, r0, fp
 801dd5c:	4303      	orrs	r3, r0
 801dd5e:	9300      	str	r3, [sp, #0]
 801dd60:	f10b 0b04 	add.w	fp, fp, #4
 801dd64:	9b03      	ldr	r3, [sp, #12]
 801dd66:	e00d      	b.n	801dd84 <__gethex+0x27c>
 801dd68:	9b03      	ldr	r3, [sp, #12]
 801dd6a:	9a06      	ldr	r2, [sp, #24]
 801dd6c:	4413      	add	r3, r2
 801dd6e:	42bb      	cmp	r3, r7
 801dd70:	d3e0      	bcc.n	801dd34 <__gethex+0x22c>
 801dd72:	4618      	mov	r0, r3
 801dd74:	9901      	ldr	r1, [sp, #4]
 801dd76:	9307      	str	r3, [sp, #28]
 801dd78:	4652      	mov	r2, sl
 801dd7a:	f7fd fe7e 	bl	801ba7a <strncmp>
 801dd7e:	9b07      	ldr	r3, [sp, #28]
 801dd80:	2800      	cmp	r0, #0
 801dd82:	d1d7      	bne.n	801dd34 <__gethex+0x22c>
 801dd84:	461e      	mov	r6, r3
 801dd86:	e78b      	b.n	801dca0 <__gethex+0x198>
 801dd88:	f04f 0a03 	mov.w	sl, #3
 801dd8c:	e7b8      	b.n	801dd00 <__gethex+0x1f8>
 801dd8e:	da0a      	bge.n	801dda6 <__gethex+0x29e>
 801dd90:	1a37      	subs	r7, r6, r0
 801dd92:	4621      	mov	r1, r4
 801dd94:	ee18 0a10 	vmov	r0, s16
 801dd98:	463a      	mov	r2, r7
 801dd9a:	f000 fcb1 	bl	801e700 <__lshift>
 801dd9e:	1bed      	subs	r5, r5, r7
 801dda0:	4604      	mov	r4, r0
 801dda2:	f100 0914 	add.w	r9, r0, #20
 801dda6:	f04f 0a00 	mov.w	sl, #0
 801ddaa:	e7ae      	b.n	801dd0a <__gethex+0x202>
 801ddac:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801ddb0:	42a8      	cmp	r0, r5
 801ddb2:	dd72      	ble.n	801de9a <__gethex+0x392>
 801ddb4:	1b45      	subs	r5, r0, r5
 801ddb6:	42ae      	cmp	r6, r5
 801ddb8:	dc36      	bgt.n	801de28 <__gethex+0x320>
 801ddba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801ddbe:	2b02      	cmp	r3, #2
 801ddc0:	d02a      	beq.n	801de18 <__gethex+0x310>
 801ddc2:	2b03      	cmp	r3, #3
 801ddc4:	d02c      	beq.n	801de20 <__gethex+0x318>
 801ddc6:	2b01      	cmp	r3, #1
 801ddc8:	d115      	bne.n	801ddf6 <__gethex+0x2ee>
 801ddca:	42ae      	cmp	r6, r5
 801ddcc:	d113      	bne.n	801ddf6 <__gethex+0x2ee>
 801ddce:	2e01      	cmp	r6, #1
 801ddd0:	d10b      	bne.n	801ddea <__gethex+0x2e2>
 801ddd2:	9a04      	ldr	r2, [sp, #16]
 801ddd4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801ddd8:	6013      	str	r3, [r2, #0]
 801ddda:	2301      	movs	r3, #1
 801dddc:	6123      	str	r3, [r4, #16]
 801ddde:	f8c9 3000 	str.w	r3, [r9]
 801dde2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801dde4:	2762      	movs	r7, #98	; 0x62
 801dde6:	601c      	str	r4, [r3, #0]
 801dde8:	e723      	b.n	801dc32 <__gethex+0x12a>
 801ddea:	1e71      	subs	r1, r6, #1
 801ddec:	4620      	mov	r0, r4
 801ddee:	f000 fec5 	bl	801eb7c <__any_on>
 801ddf2:	2800      	cmp	r0, #0
 801ddf4:	d1ed      	bne.n	801ddd2 <__gethex+0x2ca>
 801ddf6:	ee18 0a10 	vmov	r0, s16
 801ddfa:	4621      	mov	r1, r4
 801ddfc:	f000 fa64 	bl	801e2c8 <_Bfree>
 801de00:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801de02:	2300      	movs	r3, #0
 801de04:	6013      	str	r3, [r2, #0]
 801de06:	2750      	movs	r7, #80	; 0x50
 801de08:	e713      	b.n	801dc32 <__gethex+0x12a>
 801de0a:	bf00      	nop
 801de0c:	08021aac 	.word	0x08021aac
 801de10:	08021a2f 	.word	0x08021a2f
 801de14:	08021a40 	.word	0x08021a40
 801de18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801de1a:	2b00      	cmp	r3, #0
 801de1c:	d1eb      	bne.n	801ddf6 <__gethex+0x2ee>
 801de1e:	e7d8      	b.n	801ddd2 <__gethex+0x2ca>
 801de20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801de22:	2b00      	cmp	r3, #0
 801de24:	d1d5      	bne.n	801ddd2 <__gethex+0x2ca>
 801de26:	e7e6      	b.n	801ddf6 <__gethex+0x2ee>
 801de28:	1e6f      	subs	r7, r5, #1
 801de2a:	f1ba 0f00 	cmp.w	sl, #0
 801de2e:	d131      	bne.n	801de94 <__gethex+0x38c>
 801de30:	b127      	cbz	r7, 801de3c <__gethex+0x334>
 801de32:	4639      	mov	r1, r7
 801de34:	4620      	mov	r0, r4
 801de36:	f000 fea1 	bl	801eb7c <__any_on>
 801de3a:	4682      	mov	sl, r0
 801de3c:	117b      	asrs	r3, r7, #5
 801de3e:	2101      	movs	r1, #1
 801de40:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801de44:	f007 071f 	and.w	r7, r7, #31
 801de48:	fa01 f707 	lsl.w	r7, r1, r7
 801de4c:	421f      	tst	r7, r3
 801de4e:	4629      	mov	r1, r5
 801de50:	4620      	mov	r0, r4
 801de52:	bf18      	it	ne
 801de54:	f04a 0a02 	orrne.w	sl, sl, #2
 801de58:	1b76      	subs	r6, r6, r5
 801de5a:	f7ff fded 	bl	801da38 <rshift>
 801de5e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801de62:	2702      	movs	r7, #2
 801de64:	f1ba 0f00 	cmp.w	sl, #0
 801de68:	d048      	beq.n	801defc <__gethex+0x3f4>
 801de6a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801de6e:	2b02      	cmp	r3, #2
 801de70:	d015      	beq.n	801de9e <__gethex+0x396>
 801de72:	2b03      	cmp	r3, #3
 801de74:	d017      	beq.n	801dea6 <__gethex+0x39e>
 801de76:	2b01      	cmp	r3, #1
 801de78:	d109      	bne.n	801de8e <__gethex+0x386>
 801de7a:	f01a 0f02 	tst.w	sl, #2
 801de7e:	d006      	beq.n	801de8e <__gethex+0x386>
 801de80:	f8d9 0000 	ldr.w	r0, [r9]
 801de84:	ea4a 0a00 	orr.w	sl, sl, r0
 801de88:	f01a 0f01 	tst.w	sl, #1
 801de8c:	d10e      	bne.n	801deac <__gethex+0x3a4>
 801de8e:	f047 0710 	orr.w	r7, r7, #16
 801de92:	e033      	b.n	801defc <__gethex+0x3f4>
 801de94:	f04f 0a01 	mov.w	sl, #1
 801de98:	e7d0      	b.n	801de3c <__gethex+0x334>
 801de9a:	2701      	movs	r7, #1
 801de9c:	e7e2      	b.n	801de64 <__gethex+0x35c>
 801de9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801dea0:	f1c3 0301 	rsb	r3, r3, #1
 801dea4:	9315      	str	r3, [sp, #84]	; 0x54
 801dea6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801dea8:	2b00      	cmp	r3, #0
 801deaa:	d0f0      	beq.n	801de8e <__gethex+0x386>
 801deac:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801deb0:	f104 0314 	add.w	r3, r4, #20
 801deb4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801deb8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801debc:	f04f 0c00 	mov.w	ip, #0
 801dec0:	4618      	mov	r0, r3
 801dec2:	f853 2b04 	ldr.w	r2, [r3], #4
 801dec6:	f1b2 3fff 	cmp.w	r2, #4294967295
 801deca:	d01c      	beq.n	801df06 <__gethex+0x3fe>
 801decc:	3201      	adds	r2, #1
 801dece:	6002      	str	r2, [r0, #0]
 801ded0:	2f02      	cmp	r7, #2
 801ded2:	f104 0314 	add.w	r3, r4, #20
 801ded6:	d13f      	bne.n	801df58 <__gethex+0x450>
 801ded8:	f8d8 2000 	ldr.w	r2, [r8]
 801dedc:	3a01      	subs	r2, #1
 801dede:	42b2      	cmp	r2, r6
 801dee0:	d10a      	bne.n	801def8 <__gethex+0x3f0>
 801dee2:	1171      	asrs	r1, r6, #5
 801dee4:	2201      	movs	r2, #1
 801dee6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801deea:	f006 061f 	and.w	r6, r6, #31
 801deee:	fa02 f606 	lsl.w	r6, r2, r6
 801def2:	421e      	tst	r6, r3
 801def4:	bf18      	it	ne
 801def6:	4617      	movne	r7, r2
 801def8:	f047 0720 	orr.w	r7, r7, #32
 801defc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801defe:	601c      	str	r4, [r3, #0]
 801df00:	9b04      	ldr	r3, [sp, #16]
 801df02:	601d      	str	r5, [r3, #0]
 801df04:	e695      	b.n	801dc32 <__gethex+0x12a>
 801df06:	4299      	cmp	r1, r3
 801df08:	f843 cc04 	str.w	ip, [r3, #-4]
 801df0c:	d8d8      	bhi.n	801dec0 <__gethex+0x3b8>
 801df0e:	68a3      	ldr	r3, [r4, #8]
 801df10:	459b      	cmp	fp, r3
 801df12:	db19      	blt.n	801df48 <__gethex+0x440>
 801df14:	6861      	ldr	r1, [r4, #4]
 801df16:	ee18 0a10 	vmov	r0, s16
 801df1a:	3101      	adds	r1, #1
 801df1c:	f000 f994 	bl	801e248 <_Balloc>
 801df20:	4681      	mov	r9, r0
 801df22:	b918      	cbnz	r0, 801df2c <__gethex+0x424>
 801df24:	4b1a      	ldr	r3, [pc, #104]	; (801df90 <__gethex+0x488>)
 801df26:	4602      	mov	r2, r0
 801df28:	2184      	movs	r1, #132	; 0x84
 801df2a:	e6a8      	b.n	801dc7e <__gethex+0x176>
 801df2c:	6922      	ldr	r2, [r4, #16]
 801df2e:	3202      	adds	r2, #2
 801df30:	f104 010c 	add.w	r1, r4, #12
 801df34:	0092      	lsls	r2, r2, #2
 801df36:	300c      	adds	r0, #12
 801df38:	f7fc fc60 	bl	801a7fc <memcpy>
 801df3c:	4621      	mov	r1, r4
 801df3e:	ee18 0a10 	vmov	r0, s16
 801df42:	f000 f9c1 	bl	801e2c8 <_Bfree>
 801df46:	464c      	mov	r4, r9
 801df48:	6923      	ldr	r3, [r4, #16]
 801df4a:	1c5a      	adds	r2, r3, #1
 801df4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801df50:	6122      	str	r2, [r4, #16]
 801df52:	2201      	movs	r2, #1
 801df54:	615a      	str	r2, [r3, #20]
 801df56:	e7bb      	b.n	801ded0 <__gethex+0x3c8>
 801df58:	6922      	ldr	r2, [r4, #16]
 801df5a:	455a      	cmp	r2, fp
 801df5c:	dd0b      	ble.n	801df76 <__gethex+0x46e>
 801df5e:	2101      	movs	r1, #1
 801df60:	4620      	mov	r0, r4
 801df62:	f7ff fd69 	bl	801da38 <rshift>
 801df66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801df6a:	3501      	adds	r5, #1
 801df6c:	42ab      	cmp	r3, r5
 801df6e:	f6ff aed0 	blt.w	801dd12 <__gethex+0x20a>
 801df72:	2701      	movs	r7, #1
 801df74:	e7c0      	b.n	801def8 <__gethex+0x3f0>
 801df76:	f016 061f 	ands.w	r6, r6, #31
 801df7a:	d0fa      	beq.n	801df72 <__gethex+0x46a>
 801df7c:	449a      	add	sl, r3
 801df7e:	f1c6 0620 	rsb	r6, r6, #32
 801df82:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801df86:	f000 fa55 	bl	801e434 <__hi0bits>
 801df8a:	42b0      	cmp	r0, r6
 801df8c:	dbe7      	blt.n	801df5e <__gethex+0x456>
 801df8e:	e7f0      	b.n	801df72 <__gethex+0x46a>
 801df90:	08021a2f 	.word	0x08021a2f

0801df94 <L_shift>:
 801df94:	f1c2 0208 	rsb	r2, r2, #8
 801df98:	0092      	lsls	r2, r2, #2
 801df9a:	b570      	push	{r4, r5, r6, lr}
 801df9c:	f1c2 0620 	rsb	r6, r2, #32
 801dfa0:	6843      	ldr	r3, [r0, #4]
 801dfa2:	6804      	ldr	r4, [r0, #0]
 801dfa4:	fa03 f506 	lsl.w	r5, r3, r6
 801dfa8:	432c      	orrs	r4, r5
 801dfaa:	40d3      	lsrs	r3, r2
 801dfac:	6004      	str	r4, [r0, #0]
 801dfae:	f840 3f04 	str.w	r3, [r0, #4]!
 801dfb2:	4288      	cmp	r0, r1
 801dfb4:	d3f4      	bcc.n	801dfa0 <L_shift+0xc>
 801dfb6:	bd70      	pop	{r4, r5, r6, pc}

0801dfb8 <__match>:
 801dfb8:	b530      	push	{r4, r5, lr}
 801dfba:	6803      	ldr	r3, [r0, #0]
 801dfbc:	3301      	adds	r3, #1
 801dfbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 801dfc2:	b914      	cbnz	r4, 801dfca <__match+0x12>
 801dfc4:	6003      	str	r3, [r0, #0]
 801dfc6:	2001      	movs	r0, #1
 801dfc8:	bd30      	pop	{r4, r5, pc}
 801dfca:	f813 2b01 	ldrb.w	r2, [r3], #1
 801dfce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801dfd2:	2d19      	cmp	r5, #25
 801dfd4:	bf98      	it	ls
 801dfd6:	3220      	addls	r2, #32
 801dfd8:	42a2      	cmp	r2, r4
 801dfda:	d0f0      	beq.n	801dfbe <__match+0x6>
 801dfdc:	2000      	movs	r0, #0
 801dfde:	e7f3      	b.n	801dfc8 <__match+0x10>

0801dfe0 <__hexnan>:
 801dfe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dfe4:	680b      	ldr	r3, [r1, #0]
 801dfe6:	6801      	ldr	r1, [r0, #0]
 801dfe8:	115e      	asrs	r6, r3, #5
 801dfea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801dfee:	f013 031f 	ands.w	r3, r3, #31
 801dff2:	b087      	sub	sp, #28
 801dff4:	bf18      	it	ne
 801dff6:	3604      	addne	r6, #4
 801dff8:	2500      	movs	r5, #0
 801dffa:	1f37      	subs	r7, r6, #4
 801dffc:	4682      	mov	sl, r0
 801dffe:	4690      	mov	r8, r2
 801e000:	9301      	str	r3, [sp, #4]
 801e002:	f846 5c04 	str.w	r5, [r6, #-4]
 801e006:	46b9      	mov	r9, r7
 801e008:	463c      	mov	r4, r7
 801e00a:	9502      	str	r5, [sp, #8]
 801e00c:	46ab      	mov	fp, r5
 801e00e:	784a      	ldrb	r2, [r1, #1]
 801e010:	1c4b      	adds	r3, r1, #1
 801e012:	9303      	str	r3, [sp, #12]
 801e014:	b342      	cbz	r2, 801e068 <__hexnan+0x88>
 801e016:	4610      	mov	r0, r2
 801e018:	9105      	str	r1, [sp, #20]
 801e01a:	9204      	str	r2, [sp, #16]
 801e01c:	f7ff fd5e 	bl	801dadc <__hexdig_fun>
 801e020:	2800      	cmp	r0, #0
 801e022:	d14f      	bne.n	801e0c4 <__hexnan+0xe4>
 801e024:	9a04      	ldr	r2, [sp, #16]
 801e026:	9905      	ldr	r1, [sp, #20]
 801e028:	2a20      	cmp	r2, #32
 801e02a:	d818      	bhi.n	801e05e <__hexnan+0x7e>
 801e02c:	9b02      	ldr	r3, [sp, #8]
 801e02e:	459b      	cmp	fp, r3
 801e030:	dd13      	ble.n	801e05a <__hexnan+0x7a>
 801e032:	454c      	cmp	r4, r9
 801e034:	d206      	bcs.n	801e044 <__hexnan+0x64>
 801e036:	2d07      	cmp	r5, #7
 801e038:	dc04      	bgt.n	801e044 <__hexnan+0x64>
 801e03a:	462a      	mov	r2, r5
 801e03c:	4649      	mov	r1, r9
 801e03e:	4620      	mov	r0, r4
 801e040:	f7ff ffa8 	bl	801df94 <L_shift>
 801e044:	4544      	cmp	r4, r8
 801e046:	d950      	bls.n	801e0ea <__hexnan+0x10a>
 801e048:	2300      	movs	r3, #0
 801e04a:	f1a4 0904 	sub.w	r9, r4, #4
 801e04e:	f844 3c04 	str.w	r3, [r4, #-4]
 801e052:	f8cd b008 	str.w	fp, [sp, #8]
 801e056:	464c      	mov	r4, r9
 801e058:	461d      	mov	r5, r3
 801e05a:	9903      	ldr	r1, [sp, #12]
 801e05c:	e7d7      	b.n	801e00e <__hexnan+0x2e>
 801e05e:	2a29      	cmp	r2, #41	; 0x29
 801e060:	d156      	bne.n	801e110 <__hexnan+0x130>
 801e062:	3102      	adds	r1, #2
 801e064:	f8ca 1000 	str.w	r1, [sl]
 801e068:	f1bb 0f00 	cmp.w	fp, #0
 801e06c:	d050      	beq.n	801e110 <__hexnan+0x130>
 801e06e:	454c      	cmp	r4, r9
 801e070:	d206      	bcs.n	801e080 <__hexnan+0xa0>
 801e072:	2d07      	cmp	r5, #7
 801e074:	dc04      	bgt.n	801e080 <__hexnan+0xa0>
 801e076:	462a      	mov	r2, r5
 801e078:	4649      	mov	r1, r9
 801e07a:	4620      	mov	r0, r4
 801e07c:	f7ff ff8a 	bl	801df94 <L_shift>
 801e080:	4544      	cmp	r4, r8
 801e082:	d934      	bls.n	801e0ee <__hexnan+0x10e>
 801e084:	f1a8 0204 	sub.w	r2, r8, #4
 801e088:	4623      	mov	r3, r4
 801e08a:	f853 1b04 	ldr.w	r1, [r3], #4
 801e08e:	f842 1f04 	str.w	r1, [r2, #4]!
 801e092:	429f      	cmp	r7, r3
 801e094:	d2f9      	bcs.n	801e08a <__hexnan+0xaa>
 801e096:	1b3b      	subs	r3, r7, r4
 801e098:	f023 0303 	bic.w	r3, r3, #3
 801e09c:	3304      	adds	r3, #4
 801e09e:	3401      	adds	r4, #1
 801e0a0:	3e03      	subs	r6, #3
 801e0a2:	42b4      	cmp	r4, r6
 801e0a4:	bf88      	it	hi
 801e0a6:	2304      	movhi	r3, #4
 801e0a8:	4443      	add	r3, r8
 801e0aa:	2200      	movs	r2, #0
 801e0ac:	f843 2b04 	str.w	r2, [r3], #4
 801e0b0:	429f      	cmp	r7, r3
 801e0b2:	d2fb      	bcs.n	801e0ac <__hexnan+0xcc>
 801e0b4:	683b      	ldr	r3, [r7, #0]
 801e0b6:	b91b      	cbnz	r3, 801e0c0 <__hexnan+0xe0>
 801e0b8:	4547      	cmp	r7, r8
 801e0ba:	d127      	bne.n	801e10c <__hexnan+0x12c>
 801e0bc:	2301      	movs	r3, #1
 801e0be:	603b      	str	r3, [r7, #0]
 801e0c0:	2005      	movs	r0, #5
 801e0c2:	e026      	b.n	801e112 <__hexnan+0x132>
 801e0c4:	3501      	adds	r5, #1
 801e0c6:	2d08      	cmp	r5, #8
 801e0c8:	f10b 0b01 	add.w	fp, fp, #1
 801e0cc:	dd06      	ble.n	801e0dc <__hexnan+0xfc>
 801e0ce:	4544      	cmp	r4, r8
 801e0d0:	d9c3      	bls.n	801e05a <__hexnan+0x7a>
 801e0d2:	2300      	movs	r3, #0
 801e0d4:	f844 3c04 	str.w	r3, [r4, #-4]
 801e0d8:	2501      	movs	r5, #1
 801e0da:	3c04      	subs	r4, #4
 801e0dc:	6822      	ldr	r2, [r4, #0]
 801e0de:	f000 000f 	and.w	r0, r0, #15
 801e0e2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801e0e6:	6022      	str	r2, [r4, #0]
 801e0e8:	e7b7      	b.n	801e05a <__hexnan+0x7a>
 801e0ea:	2508      	movs	r5, #8
 801e0ec:	e7b5      	b.n	801e05a <__hexnan+0x7a>
 801e0ee:	9b01      	ldr	r3, [sp, #4]
 801e0f0:	2b00      	cmp	r3, #0
 801e0f2:	d0df      	beq.n	801e0b4 <__hexnan+0xd4>
 801e0f4:	f04f 32ff 	mov.w	r2, #4294967295
 801e0f8:	f1c3 0320 	rsb	r3, r3, #32
 801e0fc:	fa22 f303 	lsr.w	r3, r2, r3
 801e100:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801e104:	401a      	ands	r2, r3
 801e106:	f846 2c04 	str.w	r2, [r6, #-4]
 801e10a:	e7d3      	b.n	801e0b4 <__hexnan+0xd4>
 801e10c:	3f04      	subs	r7, #4
 801e10e:	e7d1      	b.n	801e0b4 <__hexnan+0xd4>
 801e110:	2004      	movs	r0, #4
 801e112:	b007      	add	sp, #28
 801e114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801e118 <_localeconv_r>:
 801e118:	4800      	ldr	r0, [pc, #0]	; (801e11c <_localeconv_r+0x4>)
 801e11a:	4770      	bx	lr
 801e11c:	20000350 	.word	0x20000350

0801e120 <_lseek_r>:
 801e120:	b538      	push	{r3, r4, r5, lr}
 801e122:	4d07      	ldr	r5, [pc, #28]	; (801e140 <_lseek_r+0x20>)
 801e124:	4604      	mov	r4, r0
 801e126:	4608      	mov	r0, r1
 801e128:	4611      	mov	r1, r2
 801e12a:	2200      	movs	r2, #0
 801e12c:	602a      	str	r2, [r5, #0]
 801e12e:	461a      	mov	r2, r3
 801e130:	f7e5 f8b8 	bl	80032a4 <_lseek>
 801e134:	1c43      	adds	r3, r0, #1
 801e136:	d102      	bne.n	801e13e <_lseek_r+0x1e>
 801e138:	682b      	ldr	r3, [r5, #0]
 801e13a:	b103      	cbz	r3, 801e13e <_lseek_r+0x1e>
 801e13c:	6023      	str	r3, [r4, #0]
 801e13e:	bd38      	pop	{r3, r4, r5, pc}
 801e140:	20008fb4 	.word	0x20008fb4

0801e144 <__swhatbuf_r>:
 801e144:	b570      	push	{r4, r5, r6, lr}
 801e146:	460e      	mov	r6, r1
 801e148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e14c:	2900      	cmp	r1, #0
 801e14e:	b096      	sub	sp, #88	; 0x58
 801e150:	4614      	mov	r4, r2
 801e152:	461d      	mov	r5, r3
 801e154:	da07      	bge.n	801e166 <__swhatbuf_r+0x22>
 801e156:	2300      	movs	r3, #0
 801e158:	602b      	str	r3, [r5, #0]
 801e15a:	89b3      	ldrh	r3, [r6, #12]
 801e15c:	061a      	lsls	r2, r3, #24
 801e15e:	d410      	bmi.n	801e182 <__swhatbuf_r+0x3e>
 801e160:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801e164:	e00e      	b.n	801e184 <__swhatbuf_r+0x40>
 801e166:	466a      	mov	r2, sp
 801e168:	f001 fbc6 	bl	801f8f8 <_fstat_r>
 801e16c:	2800      	cmp	r0, #0
 801e16e:	dbf2      	blt.n	801e156 <__swhatbuf_r+0x12>
 801e170:	9a01      	ldr	r2, [sp, #4]
 801e172:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801e176:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801e17a:	425a      	negs	r2, r3
 801e17c:	415a      	adcs	r2, r3
 801e17e:	602a      	str	r2, [r5, #0]
 801e180:	e7ee      	b.n	801e160 <__swhatbuf_r+0x1c>
 801e182:	2340      	movs	r3, #64	; 0x40
 801e184:	2000      	movs	r0, #0
 801e186:	6023      	str	r3, [r4, #0]
 801e188:	b016      	add	sp, #88	; 0x58
 801e18a:	bd70      	pop	{r4, r5, r6, pc}

0801e18c <__smakebuf_r>:
 801e18c:	898b      	ldrh	r3, [r1, #12]
 801e18e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801e190:	079d      	lsls	r5, r3, #30
 801e192:	4606      	mov	r6, r0
 801e194:	460c      	mov	r4, r1
 801e196:	d507      	bpl.n	801e1a8 <__smakebuf_r+0x1c>
 801e198:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801e19c:	6023      	str	r3, [r4, #0]
 801e19e:	6123      	str	r3, [r4, #16]
 801e1a0:	2301      	movs	r3, #1
 801e1a2:	6163      	str	r3, [r4, #20]
 801e1a4:	b002      	add	sp, #8
 801e1a6:	bd70      	pop	{r4, r5, r6, pc}
 801e1a8:	ab01      	add	r3, sp, #4
 801e1aa:	466a      	mov	r2, sp
 801e1ac:	f7ff ffca 	bl	801e144 <__swhatbuf_r>
 801e1b0:	9900      	ldr	r1, [sp, #0]
 801e1b2:	4605      	mov	r5, r0
 801e1b4:	4630      	mov	r0, r6
 801e1b6:	f7fc fba1 	bl	801a8fc <_malloc_r>
 801e1ba:	b948      	cbnz	r0, 801e1d0 <__smakebuf_r+0x44>
 801e1bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e1c0:	059a      	lsls	r2, r3, #22
 801e1c2:	d4ef      	bmi.n	801e1a4 <__smakebuf_r+0x18>
 801e1c4:	f023 0303 	bic.w	r3, r3, #3
 801e1c8:	f043 0302 	orr.w	r3, r3, #2
 801e1cc:	81a3      	strh	r3, [r4, #12]
 801e1ce:	e7e3      	b.n	801e198 <__smakebuf_r+0xc>
 801e1d0:	4b0d      	ldr	r3, [pc, #52]	; (801e208 <__smakebuf_r+0x7c>)
 801e1d2:	62b3      	str	r3, [r6, #40]	; 0x28
 801e1d4:	89a3      	ldrh	r3, [r4, #12]
 801e1d6:	6020      	str	r0, [r4, #0]
 801e1d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801e1dc:	81a3      	strh	r3, [r4, #12]
 801e1de:	9b00      	ldr	r3, [sp, #0]
 801e1e0:	6163      	str	r3, [r4, #20]
 801e1e2:	9b01      	ldr	r3, [sp, #4]
 801e1e4:	6120      	str	r0, [r4, #16]
 801e1e6:	b15b      	cbz	r3, 801e200 <__smakebuf_r+0x74>
 801e1e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e1ec:	4630      	mov	r0, r6
 801e1ee:	f001 fb95 	bl	801f91c <_isatty_r>
 801e1f2:	b128      	cbz	r0, 801e200 <__smakebuf_r+0x74>
 801e1f4:	89a3      	ldrh	r3, [r4, #12]
 801e1f6:	f023 0303 	bic.w	r3, r3, #3
 801e1fa:	f043 0301 	orr.w	r3, r3, #1
 801e1fe:	81a3      	strh	r3, [r4, #12]
 801e200:	89a0      	ldrh	r0, [r4, #12]
 801e202:	4305      	orrs	r5, r0
 801e204:	81a5      	strh	r5, [r4, #12]
 801e206:	e7cd      	b.n	801e1a4 <__smakebuf_r+0x18>
 801e208:	0801a5f9 	.word	0x0801a5f9

0801e20c <__ascii_mbtowc>:
 801e20c:	b082      	sub	sp, #8
 801e20e:	b901      	cbnz	r1, 801e212 <__ascii_mbtowc+0x6>
 801e210:	a901      	add	r1, sp, #4
 801e212:	b142      	cbz	r2, 801e226 <__ascii_mbtowc+0x1a>
 801e214:	b14b      	cbz	r3, 801e22a <__ascii_mbtowc+0x1e>
 801e216:	7813      	ldrb	r3, [r2, #0]
 801e218:	600b      	str	r3, [r1, #0]
 801e21a:	7812      	ldrb	r2, [r2, #0]
 801e21c:	1e10      	subs	r0, r2, #0
 801e21e:	bf18      	it	ne
 801e220:	2001      	movne	r0, #1
 801e222:	b002      	add	sp, #8
 801e224:	4770      	bx	lr
 801e226:	4610      	mov	r0, r2
 801e228:	e7fb      	b.n	801e222 <__ascii_mbtowc+0x16>
 801e22a:	f06f 0001 	mvn.w	r0, #1
 801e22e:	e7f8      	b.n	801e222 <__ascii_mbtowc+0x16>

0801e230 <__malloc_lock>:
 801e230:	4801      	ldr	r0, [pc, #4]	; (801e238 <__malloc_lock+0x8>)
 801e232:	f7fc bad8 	b.w	801a7e6 <__retarget_lock_acquire_recursive>
 801e236:	bf00      	nop
 801e238:	20008fac 	.word	0x20008fac

0801e23c <__malloc_unlock>:
 801e23c:	4801      	ldr	r0, [pc, #4]	; (801e244 <__malloc_unlock+0x8>)
 801e23e:	f7fc bad3 	b.w	801a7e8 <__retarget_lock_release_recursive>
 801e242:	bf00      	nop
 801e244:	20008fac 	.word	0x20008fac

0801e248 <_Balloc>:
 801e248:	b570      	push	{r4, r5, r6, lr}
 801e24a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801e24c:	4604      	mov	r4, r0
 801e24e:	460d      	mov	r5, r1
 801e250:	b976      	cbnz	r6, 801e270 <_Balloc+0x28>
 801e252:	2010      	movs	r0, #16
 801e254:	f7fc faca 	bl	801a7ec <malloc>
 801e258:	4602      	mov	r2, r0
 801e25a:	6260      	str	r0, [r4, #36]	; 0x24
 801e25c:	b920      	cbnz	r0, 801e268 <_Balloc+0x20>
 801e25e:	4b18      	ldr	r3, [pc, #96]	; (801e2c0 <_Balloc+0x78>)
 801e260:	4818      	ldr	r0, [pc, #96]	; (801e2c4 <_Balloc+0x7c>)
 801e262:	2166      	movs	r1, #102	; 0x66
 801e264:	f7fe fc6c 	bl	801cb40 <__assert_func>
 801e268:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801e26c:	6006      	str	r6, [r0, #0]
 801e26e:	60c6      	str	r6, [r0, #12]
 801e270:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801e272:	68f3      	ldr	r3, [r6, #12]
 801e274:	b183      	cbz	r3, 801e298 <_Balloc+0x50>
 801e276:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e278:	68db      	ldr	r3, [r3, #12]
 801e27a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801e27e:	b9b8      	cbnz	r0, 801e2b0 <_Balloc+0x68>
 801e280:	2101      	movs	r1, #1
 801e282:	fa01 f605 	lsl.w	r6, r1, r5
 801e286:	1d72      	adds	r2, r6, #5
 801e288:	0092      	lsls	r2, r2, #2
 801e28a:	4620      	mov	r0, r4
 801e28c:	f000 fc97 	bl	801ebbe <_calloc_r>
 801e290:	b160      	cbz	r0, 801e2ac <_Balloc+0x64>
 801e292:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801e296:	e00e      	b.n	801e2b6 <_Balloc+0x6e>
 801e298:	2221      	movs	r2, #33	; 0x21
 801e29a:	2104      	movs	r1, #4
 801e29c:	4620      	mov	r0, r4
 801e29e:	f000 fc8e 	bl	801ebbe <_calloc_r>
 801e2a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e2a4:	60f0      	str	r0, [r6, #12]
 801e2a6:	68db      	ldr	r3, [r3, #12]
 801e2a8:	2b00      	cmp	r3, #0
 801e2aa:	d1e4      	bne.n	801e276 <_Balloc+0x2e>
 801e2ac:	2000      	movs	r0, #0
 801e2ae:	bd70      	pop	{r4, r5, r6, pc}
 801e2b0:	6802      	ldr	r2, [r0, #0]
 801e2b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801e2b6:	2300      	movs	r3, #0
 801e2b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801e2bc:	e7f7      	b.n	801e2ae <_Balloc+0x66>
 801e2be:	bf00      	nop
 801e2c0:	080219b9 	.word	0x080219b9
 801e2c4:	08021ac0 	.word	0x08021ac0

0801e2c8 <_Bfree>:
 801e2c8:	b570      	push	{r4, r5, r6, lr}
 801e2ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801e2cc:	4605      	mov	r5, r0
 801e2ce:	460c      	mov	r4, r1
 801e2d0:	b976      	cbnz	r6, 801e2f0 <_Bfree+0x28>
 801e2d2:	2010      	movs	r0, #16
 801e2d4:	f7fc fa8a 	bl	801a7ec <malloc>
 801e2d8:	4602      	mov	r2, r0
 801e2da:	6268      	str	r0, [r5, #36]	; 0x24
 801e2dc:	b920      	cbnz	r0, 801e2e8 <_Bfree+0x20>
 801e2de:	4b09      	ldr	r3, [pc, #36]	; (801e304 <_Bfree+0x3c>)
 801e2e0:	4809      	ldr	r0, [pc, #36]	; (801e308 <_Bfree+0x40>)
 801e2e2:	218a      	movs	r1, #138	; 0x8a
 801e2e4:	f7fe fc2c 	bl	801cb40 <__assert_func>
 801e2e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801e2ec:	6006      	str	r6, [r0, #0]
 801e2ee:	60c6      	str	r6, [r0, #12]
 801e2f0:	b13c      	cbz	r4, 801e302 <_Bfree+0x3a>
 801e2f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801e2f4:	6862      	ldr	r2, [r4, #4]
 801e2f6:	68db      	ldr	r3, [r3, #12]
 801e2f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801e2fc:	6021      	str	r1, [r4, #0]
 801e2fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801e302:	bd70      	pop	{r4, r5, r6, pc}
 801e304:	080219b9 	.word	0x080219b9
 801e308:	08021ac0 	.word	0x08021ac0

0801e30c <__multadd>:
 801e30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e310:	690e      	ldr	r6, [r1, #16]
 801e312:	4607      	mov	r7, r0
 801e314:	4698      	mov	r8, r3
 801e316:	460c      	mov	r4, r1
 801e318:	f101 0014 	add.w	r0, r1, #20
 801e31c:	2300      	movs	r3, #0
 801e31e:	6805      	ldr	r5, [r0, #0]
 801e320:	b2a9      	uxth	r1, r5
 801e322:	fb02 8101 	mla	r1, r2, r1, r8
 801e326:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801e32a:	0c2d      	lsrs	r5, r5, #16
 801e32c:	fb02 c505 	mla	r5, r2, r5, ip
 801e330:	b289      	uxth	r1, r1
 801e332:	3301      	adds	r3, #1
 801e334:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801e338:	429e      	cmp	r6, r3
 801e33a:	f840 1b04 	str.w	r1, [r0], #4
 801e33e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801e342:	dcec      	bgt.n	801e31e <__multadd+0x12>
 801e344:	f1b8 0f00 	cmp.w	r8, #0
 801e348:	d022      	beq.n	801e390 <__multadd+0x84>
 801e34a:	68a3      	ldr	r3, [r4, #8]
 801e34c:	42b3      	cmp	r3, r6
 801e34e:	dc19      	bgt.n	801e384 <__multadd+0x78>
 801e350:	6861      	ldr	r1, [r4, #4]
 801e352:	4638      	mov	r0, r7
 801e354:	3101      	adds	r1, #1
 801e356:	f7ff ff77 	bl	801e248 <_Balloc>
 801e35a:	4605      	mov	r5, r0
 801e35c:	b928      	cbnz	r0, 801e36a <__multadd+0x5e>
 801e35e:	4602      	mov	r2, r0
 801e360:	4b0d      	ldr	r3, [pc, #52]	; (801e398 <__multadd+0x8c>)
 801e362:	480e      	ldr	r0, [pc, #56]	; (801e39c <__multadd+0x90>)
 801e364:	21b5      	movs	r1, #181	; 0xb5
 801e366:	f7fe fbeb 	bl	801cb40 <__assert_func>
 801e36a:	6922      	ldr	r2, [r4, #16]
 801e36c:	3202      	adds	r2, #2
 801e36e:	f104 010c 	add.w	r1, r4, #12
 801e372:	0092      	lsls	r2, r2, #2
 801e374:	300c      	adds	r0, #12
 801e376:	f7fc fa41 	bl	801a7fc <memcpy>
 801e37a:	4621      	mov	r1, r4
 801e37c:	4638      	mov	r0, r7
 801e37e:	f7ff ffa3 	bl	801e2c8 <_Bfree>
 801e382:	462c      	mov	r4, r5
 801e384:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801e388:	3601      	adds	r6, #1
 801e38a:	f8c3 8014 	str.w	r8, [r3, #20]
 801e38e:	6126      	str	r6, [r4, #16]
 801e390:	4620      	mov	r0, r4
 801e392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e396:	bf00      	nop
 801e398:	08021a2f 	.word	0x08021a2f
 801e39c:	08021ac0 	.word	0x08021ac0

0801e3a0 <__s2b>:
 801e3a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e3a4:	460c      	mov	r4, r1
 801e3a6:	4615      	mov	r5, r2
 801e3a8:	461f      	mov	r7, r3
 801e3aa:	2209      	movs	r2, #9
 801e3ac:	3308      	adds	r3, #8
 801e3ae:	4606      	mov	r6, r0
 801e3b0:	fb93 f3f2 	sdiv	r3, r3, r2
 801e3b4:	2100      	movs	r1, #0
 801e3b6:	2201      	movs	r2, #1
 801e3b8:	429a      	cmp	r2, r3
 801e3ba:	db09      	blt.n	801e3d0 <__s2b+0x30>
 801e3bc:	4630      	mov	r0, r6
 801e3be:	f7ff ff43 	bl	801e248 <_Balloc>
 801e3c2:	b940      	cbnz	r0, 801e3d6 <__s2b+0x36>
 801e3c4:	4602      	mov	r2, r0
 801e3c6:	4b19      	ldr	r3, [pc, #100]	; (801e42c <__s2b+0x8c>)
 801e3c8:	4819      	ldr	r0, [pc, #100]	; (801e430 <__s2b+0x90>)
 801e3ca:	21ce      	movs	r1, #206	; 0xce
 801e3cc:	f7fe fbb8 	bl	801cb40 <__assert_func>
 801e3d0:	0052      	lsls	r2, r2, #1
 801e3d2:	3101      	adds	r1, #1
 801e3d4:	e7f0      	b.n	801e3b8 <__s2b+0x18>
 801e3d6:	9b08      	ldr	r3, [sp, #32]
 801e3d8:	6143      	str	r3, [r0, #20]
 801e3da:	2d09      	cmp	r5, #9
 801e3dc:	f04f 0301 	mov.w	r3, #1
 801e3e0:	6103      	str	r3, [r0, #16]
 801e3e2:	dd16      	ble.n	801e412 <__s2b+0x72>
 801e3e4:	f104 0909 	add.w	r9, r4, #9
 801e3e8:	46c8      	mov	r8, r9
 801e3ea:	442c      	add	r4, r5
 801e3ec:	f818 3b01 	ldrb.w	r3, [r8], #1
 801e3f0:	4601      	mov	r1, r0
 801e3f2:	3b30      	subs	r3, #48	; 0x30
 801e3f4:	220a      	movs	r2, #10
 801e3f6:	4630      	mov	r0, r6
 801e3f8:	f7ff ff88 	bl	801e30c <__multadd>
 801e3fc:	45a0      	cmp	r8, r4
 801e3fe:	d1f5      	bne.n	801e3ec <__s2b+0x4c>
 801e400:	f1a5 0408 	sub.w	r4, r5, #8
 801e404:	444c      	add	r4, r9
 801e406:	1b2d      	subs	r5, r5, r4
 801e408:	1963      	adds	r3, r4, r5
 801e40a:	42bb      	cmp	r3, r7
 801e40c:	db04      	blt.n	801e418 <__s2b+0x78>
 801e40e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e412:	340a      	adds	r4, #10
 801e414:	2509      	movs	r5, #9
 801e416:	e7f6      	b.n	801e406 <__s2b+0x66>
 801e418:	f814 3b01 	ldrb.w	r3, [r4], #1
 801e41c:	4601      	mov	r1, r0
 801e41e:	3b30      	subs	r3, #48	; 0x30
 801e420:	220a      	movs	r2, #10
 801e422:	4630      	mov	r0, r6
 801e424:	f7ff ff72 	bl	801e30c <__multadd>
 801e428:	e7ee      	b.n	801e408 <__s2b+0x68>
 801e42a:	bf00      	nop
 801e42c:	08021a2f 	.word	0x08021a2f
 801e430:	08021ac0 	.word	0x08021ac0

0801e434 <__hi0bits>:
 801e434:	0c03      	lsrs	r3, r0, #16
 801e436:	041b      	lsls	r3, r3, #16
 801e438:	b9d3      	cbnz	r3, 801e470 <__hi0bits+0x3c>
 801e43a:	0400      	lsls	r0, r0, #16
 801e43c:	2310      	movs	r3, #16
 801e43e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801e442:	bf04      	itt	eq
 801e444:	0200      	lsleq	r0, r0, #8
 801e446:	3308      	addeq	r3, #8
 801e448:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801e44c:	bf04      	itt	eq
 801e44e:	0100      	lsleq	r0, r0, #4
 801e450:	3304      	addeq	r3, #4
 801e452:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801e456:	bf04      	itt	eq
 801e458:	0080      	lsleq	r0, r0, #2
 801e45a:	3302      	addeq	r3, #2
 801e45c:	2800      	cmp	r0, #0
 801e45e:	db05      	blt.n	801e46c <__hi0bits+0x38>
 801e460:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801e464:	f103 0301 	add.w	r3, r3, #1
 801e468:	bf08      	it	eq
 801e46a:	2320      	moveq	r3, #32
 801e46c:	4618      	mov	r0, r3
 801e46e:	4770      	bx	lr
 801e470:	2300      	movs	r3, #0
 801e472:	e7e4      	b.n	801e43e <__hi0bits+0xa>

0801e474 <__lo0bits>:
 801e474:	6803      	ldr	r3, [r0, #0]
 801e476:	f013 0207 	ands.w	r2, r3, #7
 801e47a:	4601      	mov	r1, r0
 801e47c:	d00b      	beq.n	801e496 <__lo0bits+0x22>
 801e47e:	07da      	lsls	r2, r3, #31
 801e480:	d424      	bmi.n	801e4cc <__lo0bits+0x58>
 801e482:	0798      	lsls	r0, r3, #30
 801e484:	bf49      	itett	mi
 801e486:	085b      	lsrmi	r3, r3, #1
 801e488:	089b      	lsrpl	r3, r3, #2
 801e48a:	2001      	movmi	r0, #1
 801e48c:	600b      	strmi	r3, [r1, #0]
 801e48e:	bf5c      	itt	pl
 801e490:	600b      	strpl	r3, [r1, #0]
 801e492:	2002      	movpl	r0, #2
 801e494:	4770      	bx	lr
 801e496:	b298      	uxth	r0, r3
 801e498:	b9b0      	cbnz	r0, 801e4c8 <__lo0bits+0x54>
 801e49a:	0c1b      	lsrs	r3, r3, #16
 801e49c:	2010      	movs	r0, #16
 801e49e:	f013 0fff 	tst.w	r3, #255	; 0xff
 801e4a2:	bf04      	itt	eq
 801e4a4:	0a1b      	lsreq	r3, r3, #8
 801e4a6:	3008      	addeq	r0, #8
 801e4a8:	071a      	lsls	r2, r3, #28
 801e4aa:	bf04      	itt	eq
 801e4ac:	091b      	lsreq	r3, r3, #4
 801e4ae:	3004      	addeq	r0, #4
 801e4b0:	079a      	lsls	r2, r3, #30
 801e4b2:	bf04      	itt	eq
 801e4b4:	089b      	lsreq	r3, r3, #2
 801e4b6:	3002      	addeq	r0, #2
 801e4b8:	07da      	lsls	r2, r3, #31
 801e4ba:	d403      	bmi.n	801e4c4 <__lo0bits+0x50>
 801e4bc:	085b      	lsrs	r3, r3, #1
 801e4be:	f100 0001 	add.w	r0, r0, #1
 801e4c2:	d005      	beq.n	801e4d0 <__lo0bits+0x5c>
 801e4c4:	600b      	str	r3, [r1, #0]
 801e4c6:	4770      	bx	lr
 801e4c8:	4610      	mov	r0, r2
 801e4ca:	e7e8      	b.n	801e49e <__lo0bits+0x2a>
 801e4cc:	2000      	movs	r0, #0
 801e4ce:	4770      	bx	lr
 801e4d0:	2020      	movs	r0, #32
 801e4d2:	4770      	bx	lr

0801e4d4 <__i2b>:
 801e4d4:	b510      	push	{r4, lr}
 801e4d6:	460c      	mov	r4, r1
 801e4d8:	2101      	movs	r1, #1
 801e4da:	f7ff feb5 	bl	801e248 <_Balloc>
 801e4de:	4602      	mov	r2, r0
 801e4e0:	b928      	cbnz	r0, 801e4ee <__i2b+0x1a>
 801e4e2:	4b05      	ldr	r3, [pc, #20]	; (801e4f8 <__i2b+0x24>)
 801e4e4:	4805      	ldr	r0, [pc, #20]	; (801e4fc <__i2b+0x28>)
 801e4e6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801e4ea:	f7fe fb29 	bl	801cb40 <__assert_func>
 801e4ee:	2301      	movs	r3, #1
 801e4f0:	6144      	str	r4, [r0, #20]
 801e4f2:	6103      	str	r3, [r0, #16]
 801e4f4:	bd10      	pop	{r4, pc}
 801e4f6:	bf00      	nop
 801e4f8:	08021a2f 	.word	0x08021a2f
 801e4fc:	08021ac0 	.word	0x08021ac0

0801e500 <__multiply>:
 801e500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e504:	4614      	mov	r4, r2
 801e506:	690a      	ldr	r2, [r1, #16]
 801e508:	6923      	ldr	r3, [r4, #16]
 801e50a:	429a      	cmp	r2, r3
 801e50c:	bfb8      	it	lt
 801e50e:	460b      	movlt	r3, r1
 801e510:	460d      	mov	r5, r1
 801e512:	bfbc      	itt	lt
 801e514:	4625      	movlt	r5, r4
 801e516:	461c      	movlt	r4, r3
 801e518:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801e51c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801e520:	68ab      	ldr	r3, [r5, #8]
 801e522:	6869      	ldr	r1, [r5, #4]
 801e524:	eb0a 0709 	add.w	r7, sl, r9
 801e528:	42bb      	cmp	r3, r7
 801e52a:	b085      	sub	sp, #20
 801e52c:	bfb8      	it	lt
 801e52e:	3101      	addlt	r1, #1
 801e530:	f7ff fe8a 	bl	801e248 <_Balloc>
 801e534:	b930      	cbnz	r0, 801e544 <__multiply+0x44>
 801e536:	4602      	mov	r2, r0
 801e538:	4b42      	ldr	r3, [pc, #264]	; (801e644 <__multiply+0x144>)
 801e53a:	4843      	ldr	r0, [pc, #268]	; (801e648 <__multiply+0x148>)
 801e53c:	f240 115d 	movw	r1, #349	; 0x15d
 801e540:	f7fe fafe 	bl	801cb40 <__assert_func>
 801e544:	f100 0614 	add.w	r6, r0, #20
 801e548:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801e54c:	4633      	mov	r3, r6
 801e54e:	2200      	movs	r2, #0
 801e550:	4543      	cmp	r3, r8
 801e552:	d31e      	bcc.n	801e592 <__multiply+0x92>
 801e554:	f105 0c14 	add.w	ip, r5, #20
 801e558:	f104 0314 	add.w	r3, r4, #20
 801e55c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801e560:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801e564:	9202      	str	r2, [sp, #8]
 801e566:	ebac 0205 	sub.w	r2, ip, r5
 801e56a:	3a15      	subs	r2, #21
 801e56c:	f022 0203 	bic.w	r2, r2, #3
 801e570:	3204      	adds	r2, #4
 801e572:	f105 0115 	add.w	r1, r5, #21
 801e576:	458c      	cmp	ip, r1
 801e578:	bf38      	it	cc
 801e57a:	2204      	movcc	r2, #4
 801e57c:	9201      	str	r2, [sp, #4]
 801e57e:	9a02      	ldr	r2, [sp, #8]
 801e580:	9303      	str	r3, [sp, #12]
 801e582:	429a      	cmp	r2, r3
 801e584:	d808      	bhi.n	801e598 <__multiply+0x98>
 801e586:	2f00      	cmp	r7, #0
 801e588:	dc55      	bgt.n	801e636 <__multiply+0x136>
 801e58a:	6107      	str	r7, [r0, #16]
 801e58c:	b005      	add	sp, #20
 801e58e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e592:	f843 2b04 	str.w	r2, [r3], #4
 801e596:	e7db      	b.n	801e550 <__multiply+0x50>
 801e598:	f8b3 a000 	ldrh.w	sl, [r3]
 801e59c:	f1ba 0f00 	cmp.w	sl, #0
 801e5a0:	d020      	beq.n	801e5e4 <__multiply+0xe4>
 801e5a2:	f105 0e14 	add.w	lr, r5, #20
 801e5a6:	46b1      	mov	r9, r6
 801e5a8:	2200      	movs	r2, #0
 801e5aa:	f85e 4b04 	ldr.w	r4, [lr], #4
 801e5ae:	f8d9 b000 	ldr.w	fp, [r9]
 801e5b2:	b2a1      	uxth	r1, r4
 801e5b4:	fa1f fb8b 	uxth.w	fp, fp
 801e5b8:	fb0a b101 	mla	r1, sl, r1, fp
 801e5bc:	4411      	add	r1, r2
 801e5be:	f8d9 2000 	ldr.w	r2, [r9]
 801e5c2:	0c24      	lsrs	r4, r4, #16
 801e5c4:	0c12      	lsrs	r2, r2, #16
 801e5c6:	fb0a 2404 	mla	r4, sl, r4, r2
 801e5ca:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801e5ce:	b289      	uxth	r1, r1
 801e5d0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801e5d4:	45f4      	cmp	ip, lr
 801e5d6:	f849 1b04 	str.w	r1, [r9], #4
 801e5da:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801e5de:	d8e4      	bhi.n	801e5aa <__multiply+0xaa>
 801e5e0:	9901      	ldr	r1, [sp, #4]
 801e5e2:	5072      	str	r2, [r6, r1]
 801e5e4:	9a03      	ldr	r2, [sp, #12]
 801e5e6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801e5ea:	3304      	adds	r3, #4
 801e5ec:	f1b9 0f00 	cmp.w	r9, #0
 801e5f0:	d01f      	beq.n	801e632 <__multiply+0x132>
 801e5f2:	6834      	ldr	r4, [r6, #0]
 801e5f4:	f105 0114 	add.w	r1, r5, #20
 801e5f8:	46b6      	mov	lr, r6
 801e5fa:	f04f 0a00 	mov.w	sl, #0
 801e5fe:	880a      	ldrh	r2, [r1, #0]
 801e600:	f8be b002 	ldrh.w	fp, [lr, #2]
 801e604:	fb09 b202 	mla	r2, r9, r2, fp
 801e608:	4492      	add	sl, r2
 801e60a:	b2a4      	uxth	r4, r4
 801e60c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801e610:	f84e 4b04 	str.w	r4, [lr], #4
 801e614:	f851 4b04 	ldr.w	r4, [r1], #4
 801e618:	f8be 2000 	ldrh.w	r2, [lr]
 801e61c:	0c24      	lsrs	r4, r4, #16
 801e61e:	fb09 2404 	mla	r4, r9, r4, r2
 801e622:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801e626:	458c      	cmp	ip, r1
 801e628:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801e62c:	d8e7      	bhi.n	801e5fe <__multiply+0xfe>
 801e62e:	9a01      	ldr	r2, [sp, #4]
 801e630:	50b4      	str	r4, [r6, r2]
 801e632:	3604      	adds	r6, #4
 801e634:	e7a3      	b.n	801e57e <__multiply+0x7e>
 801e636:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801e63a:	2b00      	cmp	r3, #0
 801e63c:	d1a5      	bne.n	801e58a <__multiply+0x8a>
 801e63e:	3f01      	subs	r7, #1
 801e640:	e7a1      	b.n	801e586 <__multiply+0x86>
 801e642:	bf00      	nop
 801e644:	08021a2f 	.word	0x08021a2f
 801e648:	08021ac0 	.word	0x08021ac0

0801e64c <__pow5mult>:
 801e64c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e650:	4615      	mov	r5, r2
 801e652:	f012 0203 	ands.w	r2, r2, #3
 801e656:	4606      	mov	r6, r0
 801e658:	460f      	mov	r7, r1
 801e65a:	d007      	beq.n	801e66c <__pow5mult+0x20>
 801e65c:	4c25      	ldr	r4, [pc, #148]	; (801e6f4 <__pow5mult+0xa8>)
 801e65e:	3a01      	subs	r2, #1
 801e660:	2300      	movs	r3, #0
 801e662:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801e666:	f7ff fe51 	bl	801e30c <__multadd>
 801e66a:	4607      	mov	r7, r0
 801e66c:	10ad      	asrs	r5, r5, #2
 801e66e:	d03d      	beq.n	801e6ec <__pow5mult+0xa0>
 801e670:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801e672:	b97c      	cbnz	r4, 801e694 <__pow5mult+0x48>
 801e674:	2010      	movs	r0, #16
 801e676:	f7fc f8b9 	bl	801a7ec <malloc>
 801e67a:	4602      	mov	r2, r0
 801e67c:	6270      	str	r0, [r6, #36]	; 0x24
 801e67e:	b928      	cbnz	r0, 801e68c <__pow5mult+0x40>
 801e680:	4b1d      	ldr	r3, [pc, #116]	; (801e6f8 <__pow5mult+0xac>)
 801e682:	481e      	ldr	r0, [pc, #120]	; (801e6fc <__pow5mult+0xb0>)
 801e684:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801e688:	f7fe fa5a 	bl	801cb40 <__assert_func>
 801e68c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801e690:	6004      	str	r4, [r0, #0]
 801e692:	60c4      	str	r4, [r0, #12]
 801e694:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801e698:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801e69c:	b94c      	cbnz	r4, 801e6b2 <__pow5mult+0x66>
 801e69e:	f240 2171 	movw	r1, #625	; 0x271
 801e6a2:	4630      	mov	r0, r6
 801e6a4:	f7ff ff16 	bl	801e4d4 <__i2b>
 801e6a8:	2300      	movs	r3, #0
 801e6aa:	f8c8 0008 	str.w	r0, [r8, #8]
 801e6ae:	4604      	mov	r4, r0
 801e6b0:	6003      	str	r3, [r0, #0]
 801e6b2:	f04f 0900 	mov.w	r9, #0
 801e6b6:	07eb      	lsls	r3, r5, #31
 801e6b8:	d50a      	bpl.n	801e6d0 <__pow5mult+0x84>
 801e6ba:	4639      	mov	r1, r7
 801e6bc:	4622      	mov	r2, r4
 801e6be:	4630      	mov	r0, r6
 801e6c0:	f7ff ff1e 	bl	801e500 <__multiply>
 801e6c4:	4639      	mov	r1, r7
 801e6c6:	4680      	mov	r8, r0
 801e6c8:	4630      	mov	r0, r6
 801e6ca:	f7ff fdfd 	bl	801e2c8 <_Bfree>
 801e6ce:	4647      	mov	r7, r8
 801e6d0:	106d      	asrs	r5, r5, #1
 801e6d2:	d00b      	beq.n	801e6ec <__pow5mult+0xa0>
 801e6d4:	6820      	ldr	r0, [r4, #0]
 801e6d6:	b938      	cbnz	r0, 801e6e8 <__pow5mult+0x9c>
 801e6d8:	4622      	mov	r2, r4
 801e6da:	4621      	mov	r1, r4
 801e6dc:	4630      	mov	r0, r6
 801e6de:	f7ff ff0f 	bl	801e500 <__multiply>
 801e6e2:	6020      	str	r0, [r4, #0]
 801e6e4:	f8c0 9000 	str.w	r9, [r0]
 801e6e8:	4604      	mov	r4, r0
 801e6ea:	e7e4      	b.n	801e6b6 <__pow5mult+0x6a>
 801e6ec:	4638      	mov	r0, r7
 801e6ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e6f2:	bf00      	nop
 801e6f4:	08021c10 	.word	0x08021c10
 801e6f8:	080219b9 	.word	0x080219b9
 801e6fc:	08021ac0 	.word	0x08021ac0

0801e700 <__lshift>:
 801e700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e704:	460c      	mov	r4, r1
 801e706:	6849      	ldr	r1, [r1, #4]
 801e708:	6923      	ldr	r3, [r4, #16]
 801e70a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801e70e:	68a3      	ldr	r3, [r4, #8]
 801e710:	4607      	mov	r7, r0
 801e712:	4691      	mov	r9, r2
 801e714:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801e718:	f108 0601 	add.w	r6, r8, #1
 801e71c:	42b3      	cmp	r3, r6
 801e71e:	db0b      	blt.n	801e738 <__lshift+0x38>
 801e720:	4638      	mov	r0, r7
 801e722:	f7ff fd91 	bl	801e248 <_Balloc>
 801e726:	4605      	mov	r5, r0
 801e728:	b948      	cbnz	r0, 801e73e <__lshift+0x3e>
 801e72a:	4602      	mov	r2, r0
 801e72c:	4b28      	ldr	r3, [pc, #160]	; (801e7d0 <__lshift+0xd0>)
 801e72e:	4829      	ldr	r0, [pc, #164]	; (801e7d4 <__lshift+0xd4>)
 801e730:	f240 11d9 	movw	r1, #473	; 0x1d9
 801e734:	f7fe fa04 	bl	801cb40 <__assert_func>
 801e738:	3101      	adds	r1, #1
 801e73a:	005b      	lsls	r3, r3, #1
 801e73c:	e7ee      	b.n	801e71c <__lshift+0x1c>
 801e73e:	2300      	movs	r3, #0
 801e740:	f100 0114 	add.w	r1, r0, #20
 801e744:	f100 0210 	add.w	r2, r0, #16
 801e748:	4618      	mov	r0, r3
 801e74a:	4553      	cmp	r3, sl
 801e74c:	db33      	blt.n	801e7b6 <__lshift+0xb6>
 801e74e:	6920      	ldr	r0, [r4, #16]
 801e750:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801e754:	f104 0314 	add.w	r3, r4, #20
 801e758:	f019 091f 	ands.w	r9, r9, #31
 801e75c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801e760:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801e764:	d02b      	beq.n	801e7be <__lshift+0xbe>
 801e766:	f1c9 0e20 	rsb	lr, r9, #32
 801e76a:	468a      	mov	sl, r1
 801e76c:	2200      	movs	r2, #0
 801e76e:	6818      	ldr	r0, [r3, #0]
 801e770:	fa00 f009 	lsl.w	r0, r0, r9
 801e774:	4302      	orrs	r2, r0
 801e776:	f84a 2b04 	str.w	r2, [sl], #4
 801e77a:	f853 2b04 	ldr.w	r2, [r3], #4
 801e77e:	459c      	cmp	ip, r3
 801e780:	fa22 f20e 	lsr.w	r2, r2, lr
 801e784:	d8f3      	bhi.n	801e76e <__lshift+0x6e>
 801e786:	ebac 0304 	sub.w	r3, ip, r4
 801e78a:	3b15      	subs	r3, #21
 801e78c:	f023 0303 	bic.w	r3, r3, #3
 801e790:	3304      	adds	r3, #4
 801e792:	f104 0015 	add.w	r0, r4, #21
 801e796:	4584      	cmp	ip, r0
 801e798:	bf38      	it	cc
 801e79a:	2304      	movcc	r3, #4
 801e79c:	50ca      	str	r2, [r1, r3]
 801e79e:	b10a      	cbz	r2, 801e7a4 <__lshift+0xa4>
 801e7a0:	f108 0602 	add.w	r6, r8, #2
 801e7a4:	3e01      	subs	r6, #1
 801e7a6:	4638      	mov	r0, r7
 801e7a8:	612e      	str	r6, [r5, #16]
 801e7aa:	4621      	mov	r1, r4
 801e7ac:	f7ff fd8c 	bl	801e2c8 <_Bfree>
 801e7b0:	4628      	mov	r0, r5
 801e7b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e7b6:	f842 0f04 	str.w	r0, [r2, #4]!
 801e7ba:	3301      	adds	r3, #1
 801e7bc:	e7c5      	b.n	801e74a <__lshift+0x4a>
 801e7be:	3904      	subs	r1, #4
 801e7c0:	f853 2b04 	ldr.w	r2, [r3], #4
 801e7c4:	f841 2f04 	str.w	r2, [r1, #4]!
 801e7c8:	459c      	cmp	ip, r3
 801e7ca:	d8f9      	bhi.n	801e7c0 <__lshift+0xc0>
 801e7cc:	e7ea      	b.n	801e7a4 <__lshift+0xa4>
 801e7ce:	bf00      	nop
 801e7d0:	08021a2f 	.word	0x08021a2f
 801e7d4:	08021ac0 	.word	0x08021ac0

0801e7d8 <__mcmp>:
 801e7d8:	b530      	push	{r4, r5, lr}
 801e7da:	6902      	ldr	r2, [r0, #16]
 801e7dc:	690c      	ldr	r4, [r1, #16]
 801e7de:	1b12      	subs	r2, r2, r4
 801e7e0:	d10e      	bne.n	801e800 <__mcmp+0x28>
 801e7e2:	f100 0314 	add.w	r3, r0, #20
 801e7e6:	3114      	adds	r1, #20
 801e7e8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801e7ec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801e7f0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801e7f4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801e7f8:	42a5      	cmp	r5, r4
 801e7fa:	d003      	beq.n	801e804 <__mcmp+0x2c>
 801e7fc:	d305      	bcc.n	801e80a <__mcmp+0x32>
 801e7fe:	2201      	movs	r2, #1
 801e800:	4610      	mov	r0, r2
 801e802:	bd30      	pop	{r4, r5, pc}
 801e804:	4283      	cmp	r3, r0
 801e806:	d3f3      	bcc.n	801e7f0 <__mcmp+0x18>
 801e808:	e7fa      	b.n	801e800 <__mcmp+0x28>
 801e80a:	f04f 32ff 	mov.w	r2, #4294967295
 801e80e:	e7f7      	b.n	801e800 <__mcmp+0x28>

0801e810 <__mdiff>:
 801e810:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e814:	460c      	mov	r4, r1
 801e816:	4606      	mov	r6, r0
 801e818:	4611      	mov	r1, r2
 801e81a:	4620      	mov	r0, r4
 801e81c:	4617      	mov	r7, r2
 801e81e:	f7ff ffdb 	bl	801e7d8 <__mcmp>
 801e822:	1e05      	subs	r5, r0, #0
 801e824:	d110      	bne.n	801e848 <__mdiff+0x38>
 801e826:	4629      	mov	r1, r5
 801e828:	4630      	mov	r0, r6
 801e82a:	f7ff fd0d 	bl	801e248 <_Balloc>
 801e82e:	b930      	cbnz	r0, 801e83e <__mdiff+0x2e>
 801e830:	4b39      	ldr	r3, [pc, #228]	; (801e918 <__mdiff+0x108>)
 801e832:	4602      	mov	r2, r0
 801e834:	f240 2132 	movw	r1, #562	; 0x232
 801e838:	4838      	ldr	r0, [pc, #224]	; (801e91c <__mdiff+0x10c>)
 801e83a:	f7fe f981 	bl	801cb40 <__assert_func>
 801e83e:	2301      	movs	r3, #1
 801e840:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801e844:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e848:	bfa4      	itt	ge
 801e84a:	463b      	movge	r3, r7
 801e84c:	4627      	movge	r7, r4
 801e84e:	4630      	mov	r0, r6
 801e850:	6879      	ldr	r1, [r7, #4]
 801e852:	bfa6      	itte	ge
 801e854:	461c      	movge	r4, r3
 801e856:	2500      	movge	r5, #0
 801e858:	2501      	movlt	r5, #1
 801e85a:	f7ff fcf5 	bl	801e248 <_Balloc>
 801e85e:	b920      	cbnz	r0, 801e86a <__mdiff+0x5a>
 801e860:	4b2d      	ldr	r3, [pc, #180]	; (801e918 <__mdiff+0x108>)
 801e862:	4602      	mov	r2, r0
 801e864:	f44f 7110 	mov.w	r1, #576	; 0x240
 801e868:	e7e6      	b.n	801e838 <__mdiff+0x28>
 801e86a:	693e      	ldr	r6, [r7, #16]
 801e86c:	60c5      	str	r5, [r0, #12]
 801e86e:	6925      	ldr	r5, [r4, #16]
 801e870:	f107 0114 	add.w	r1, r7, #20
 801e874:	f104 0914 	add.w	r9, r4, #20
 801e878:	f100 0e14 	add.w	lr, r0, #20
 801e87c:	f107 0210 	add.w	r2, r7, #16
 801e880:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801e884:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801e888:	46f2      	mov	sl, lr
 801e88a:	2700      	movs	r7, #0
 801e88c:	f859 3b04 	ldr.w	r3, [r9], #4
 801e890:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801e894:	fa1f f883 	uxth.w	r8, r3
 801e898:	fa17 f78b 	uxtah	r7, r7, fp
 801e89c:	0c1b      	lsrs	r3, r3, #16
 801e89e:	eba7 0808 	sub.w	r8, r7, r8
 801e8a2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801e8a6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801e8aa:	fa1f f888 	uxth.w	r8, r8
 801e8ae:	141f      	asrs	r7, r3, #16
 801e8b0:	454d      	cmp	r5, r9
 801e8b2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801e8b6:	f84a 3b04 	str.w	r3, [sl], #4
 801e8ba:	d8e7      	bhi.n	801e88c <__mdiff+0x7c>
 801e8bc:	1b2b      	subs	r3, r5, r4
 801e8be:	3b15      	subs	r3, #21
 801e8c0:	f023 0303 	bic.w	r3, r3, #3
 801e8c4:	3304      	adds	r3, #4
 801e8c6:	3415      	adds	r4, #21
 801e8c8:	42a5      	cmp	r5, r4
 801e8ca:	bf38      	it	cc
 801e8cc:	2304      	movcc	r3, #4
 801e8ce:	4419      	add	r1, r3
 801e8d0:	4473      	add	r3, lr
 801e8d2:	469e      	mov	lr, r3
 801e8d4:	460d      	mov	r5, r1
 801e8d6:	4565      	cmp	r5, ip
 801e8d8:	d30e      	bcc.n	801e8f8 <__mdiff+0xe8>
 801e8da:	f10c 0203 	add.w	r2, ip, #3
 801e8de:	1a52      	subs	r2, r2, r1
 801e8e0:	f022 0203 	bic.w	r2, r2, #3
 801e8e4:	3903      	subs	r1, #3
 801e8e6:	458c      	cmp	ip, r1
 801e8e8:	bf38      	it	cc
 801e8ea:	2200      	movcc	r2, #0
 801e8ec:	441a      	add	r2, r3
 801e8ee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801e8f2:	b17b      	cbz	r3, 801e914 <__mdiff+0x104>
 801e8f4:	6106      	str	r6, [r0, #16]
 801e8f6:	e7a5      	b.n	801e844 <__mdiff+0x34>
 801e8f8:	f855 8b04 	ldr.w	r8, [r5], #4
 801e8fc:	fa17 f488 	uxtah	r4, r7, r8
 801e900:	1422      	asrs	r2, r4, #16
 801e902:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801e906:	b2a4      	uxth	r4, r4
 801e908:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801e90c:	f84e 4b04 	str.w	r4, [lr], #4
 801e910:	1417      	asrs	r7, r2, #16
 801e912:	e7e0      	b.n	801e8d6 <__mdiff+0xc6>
 801e914:	3e01      	subs	r6, #1
 801e916:	e7ea      	b.n	801e8ee <__mdiff+0xde>
 801e918:	08021a2f 	.word	0x08021a2f
 801e91c:	08021ac0 	.word	0x08021ac0

0801e920 <__ulp>:
 801e920:	b082      	sub	sp, #8
 801e922:	ed8d 0b00 	vstr	d0, [sp]
 801e926:	9b01      	ldr	r3, [sp, #4]
 801e928:	4912      	ldr	r1, [pc, #72]	; (801e974 <__ulp+0x54>)
 801e92a:	4019      	ands	r1, r3
 801e92c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801e930:	2900      	cmp	r1, #0
 801e932:	dd05      	ble.n	801e940 <__ulp+0x20>
 801e934:	2200      	movs	r2, #0
 801e936:	460b      	mov	r3, r1
 801e938:	ec43 2b10 	vmov	d0, r2, r3
 801e93c:	b002      	add	sp, #8
 801e93e:	4770      	bx	lr
 801e940:	4249      	negs	r1, r1
 801e942:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801e946:	ea4f 5021 	mov.w	r0, r1, asr #20
 801e94a:	f04f 0200 	mov.w	r2, #0
 801e94e:	f04f 0300 	mov.w	r3, #0
 801e952:	da04      	bge.n	801e95e <__ulp+0x3e>
 801e954:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801e958:	fa41 f300 	asr.w	r3, r1, r0
 801e95c:	e7ec      	b.n	801e938 <__ulp+0x18>
 801e95e:	f1a0 0114 	sub.w	r1, r0, #20
 801e962:	291e      	cmp	r1, #30
 801e964:	bfda      	itte	le
 801e966:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801e96a:	fa20 f101 	lsrle.w	r1, r0, r1
 801e96e:	2101      	movgt	r1, #1
 801e970:	460a      	mov	r2, r1
 801e972:	e7e1      	b.n	801e938 <__ulp+0x18>
 801e974:	7ff00000 	.word	0x7ff00000

0801e978 <__b2d>:
 801e978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e97a:	6905      	ldr	r5, [r0, #16]
 801e97c:	f100 0714 	add.w	r7, r0, #20
 801e980:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801e984:	1f2e      	subs	r6, r5, #4
 801e986:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801e98a:	4620      	mov	r0, r4
 801e98c:	f7ff fd52 	bl	801e434 <__hi0bits>
 801e990:	f1c0 0320 	rsb	r3, r0, #32
 801e994:	280a      	cmp	r0, #10
 801e996:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801ea14 <__b2d+0x9c>
 801e99a:	600b      	str	r3, [r1, #0]
 801e99c:	dc14      	bgt.n	801e9c8 <__b2d+0x50>
 801e99e:	f1c0 0e0b 	rsb	lr, r0, #11
 801e9a2:	fa24 f10e 	lsr.w	r1, r4, lr
 801e9a6:	42b7      	cmp	r7, r6
 801e9a8:	ea41 030c 	orr.w	r3, r1, ip
 801e9ac:	bf34      	ite	cc
 801e9ae:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801e9b2:	2100      	movcs	r1, #0
 801e9b4:	3015      	adds	r0, #21
 801e9b6:	fa04 f000 	lsl.w	r0, r4, r0
 801e9ba:	fa21 f10e 	lsr.w	r1, r1, lr
 801e9be:	ea40 0201 	orr.w	r2, r0, r1
 801e9c2:	ec43 2b10 	vmov	d0, r2, r3
 801e9c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e9c8:	42b7      	cmp	r7, r6
 801e9ca:	bf3a      	itte	cc
 801e9cc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801e9d0:	f1a5 0608 	subcc.w	r6, r5, #8
 801e9d4:	2100      	movcs	r1, #0
 801e9d6:	380b      	subs	r0, #11
 801e9d8:	d017      	beq.n	801ea0a <__b2d+0x92>
 801e9da:	f1c0 0c20 	rsb	ip, r0, #32
 801e9de:	fa04 f500 	lsl.w	r5, r4, r0
 801e9e2:	42be      	cmp	r6, r7
 801e9e4:	fa21 f40c 	lsr.w	r4, r1, ip
 801e9e8:	ea45 0504 	orr.w	r5, r5, r4
 801e9ec:	bf8c      	ite	hi
 801e9ee:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801e9f2:	2400      	movls	r4, #0
 801e9f4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801e9f8:	fa01 f000 	lsl.w	r0, r1, r0
 801e9fc:	fa24 f40c 	lsr.w	r4, r4, ip
 801ea00:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801ea04:	ea40 0204 	orr.w	r2, r0, r4
 801ea08:	e7db      	b.n	801e9c2 <__b2d+0x4a>
 801ea0a:	ea44 030c 	orr.w	r3, r4, ip
 801ea0e:	460a      	mov	r2, r1
 801ea10:	e7d7      	b.n	801e9c2 <__b2d+0x4a>
 801ea12:	bf00      	nop
 801ea14:	3ff00000 	.word	0x3ff00000

0801ea18 <__d2b>:
 801ea18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801ea1c:	4689      	mov	r9, r1
 801ea1e:	2101      	movs	r1, #1
 801ea20:	ec57 6b10 	vmov	r6, r7, d0
 801ea24:	4690      	mov	r8, r2
 801ea26:	f7ff fc0f 	bl	801e248 <_Balloc>
 801ea2a:	4604      	mov	r4, r0
 801ea2c:	b930      	cbnz	r0, 801ea3c <__d2b+0x24>
 801ea2e:	4602      	mov	r2, r0
 801ea30:	4b25      	ldr	r3, [pc, #148]	; (801eac8 <__d2b+0xb0>)
 801ea32:	4826      	ldr	r0, [pc, #152]	; (801eacc <__d2b+0xb4>)
 801ea34:	f240 310a 	movw	r1, #778	; 0x30a
 801ea38:	f7fe f882 	bl	801cb40 <__assert_func>
 801ea3c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801ea40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801ea44:	bb35      	cbnz	r5, 801ea94 <__d2b+0x7c>
 801ea46:	2e00      	cmp	r6, #0
 801ea48:	9301      	str	r3, [sp, #4]
 801ea4a:	d028      	beq.n	801ea9e <__d2b+0x86>
 801ea4c:	4668      	mov	r0, sp
 801ea4e:	9600      	str	r6, [sp, #0]
 801ea50:	f7ff fd10 	bl	801e474 <__lo0bits>
 801ea54:	9900      	ldr	r1, [sp, #0]
 801ea56:	b300      	cbz	r0, 801ea9a <__d2b+0x82>
 801ea58:	9a01      	ldr	r2, [sp, #4]
 801ea5a:	f1c0 0320 	rsb	r3, r0, #32
 801ea5e:	fa02 f303 	lsl.w	r3, r2, r3
 801ea62:	430b      	orrs	r3, r1
 801ea64:	40c2      	lsrs	r2, r0
 801ea66:	6163      	str	r3, [r4, #20]
 801ea68:	9201      	str	r2, [sp, #4]
 801ea6a:	9b01      	ldr	r3, [sp, #4]
 801ea6c:	61a3      	str	r3, [r4, #24]
 801ea6e:	2b00      	cmp	r3, #0
 801ea70:	bf14      	ite	ne
 801ea72:	2202      	movne	r2, #2
 801ea74:	2201      	moveq	r2, #1
 801ea76:	6122      	str	r2, [r4, #16]
 801ea78:	b1d5      	cbz	r5, 801eab0 <__d2b+0x98>
 801ea7a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801ea7e:	4405      	add	r5, r0
 801ea80:	f8c9 5000 	str.w	r5, [r9]
 801ea84:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801ea88:	f8c8 0000 	str.w	r0, [r8]
 801ea8c:	4620      	mov	r0, r4
 801ea8e:	b003      	add	sp, #12
 801ea90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ea94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801ea98:	e7d5      	b.n	801ea46 <__d2b+0x2e>
 801ea9a:	6161      	str	r1, [r4, #20]
 801ea9c:	e7e5      	b.n	801ea6a <__d2b+0x52>
 801ea9e:	a801      	add	r0, sp, #4
 801eaa0:	f7ff fce8 	bl	801e474 <__lo0bits>
 801eaa4:	9b01      	ldr	r3, [sp, #4]
 801eaa6:	6163      	str	r3, [r4, #20]
 801eaa8:	2201      	movs	r2, #1
 801eaaa:	6122      	str	r2, [r4, #16]
 801eaac:	3020      	adds	r0, #32
 801eaae:	e7e3      	b.n	801ea78 <__d2b+0x60>
 801eab0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801eab4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801eab8:	f8c9 0000 	str.w	r0, [r9]
 801eabc:	6918      	ldr	r0, [r3, #16]
 801eabe:	f7ff fcb9 	bl	801e434 <__hi0bits>
 801eac2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801eac6:	e7df      	b.n	801ea88 <__d2b+0x70>
 801eac8:	08021a2f 	.word	0x08021a2f
 801eacc:	08021ac0 	.word	0x08021ac0

0801ead0 <__ratio>:
 801ead0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ead4:	4688      	mov	r8, r1
 801ead6:	4669      	mov	r1, sp
 801ead8:	4681      	mov	r9, r0
 801eada:	f7ff ff4d 	bl	801e978 <__b2d>
 801eade:	a901      	add	r1, sp, #4
 801eae0:	4640      	mov	r0, r8
 801eae2:	ec55 4b10 	vmov	r4, r5, d0
 801eae6:	f7ff ff47 	bl	801e978 <__b2d>
 801eaea:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801eaee:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801eaf2:	eba3 0c02 	sub.w	ip, r3, r2
 801eaf6:	e9dd 3200 	ldrd	r3, r2, [sp]
 801eafa:	1a9b      	subs	r3, r3, r2
 801eafc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801eb00:	ec51 0b10 	vmov	r0, r1, d0
 801eb04:	2b00      	cmp	r3, #0
 801eb06:	bfd6      	itet	le
 801eb08:	460a      	movle	r2, r1
 801eb0a:	462a      	movgt	r2, r5
 801eb0c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801eb10:	468b      	mov	fp, r1
 801eb12:	462f      	mov	r7, r5
 801eb14:	bfd4      	ite	le
 801eb16:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801eb1a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801eb1e:	4620      	mov	r0, r4
 801eb20:	ee10 2a10 	vmov	r2, s0
 801eb24:	465b      	mov	r3, fp
 801eb26:	4639      	mov	r1, r7
 801eb28:	f7e1 fea0 	bl	800086c <__aeabi_ddiv>
 801eb2c:	ec41 0b10 	vmov	d0, r0, r1
 801eb30:	b003      	add	sp, #12
 801eb32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801eb36 <__copybits>:
 801eb36:	3901      	subs	r1, #1
 801eb38:	b570      	push	{r4, r5, r6, lr}
 801eb3a:	1149      	asrs	r1, r1, #5
 801eb3c:	6914      	ldr	r4, [r2, #16]
 801eb3e:	3101      	adds	r1, #1
 801eb40:	f102 0314 	add.w	r3, r2, #20
 801eb44:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801eb48:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801eb4c:	1f05      	subs	r5, r0, #4
 801eb4e:	42a3      	cmp	r3, r4
 801eb50:	d30c      	bcc.n	801eb6c <__copybits+0x36>
 801eb52:	1aa3      	subs	r3, r4, r2
 801eb54:	3b11      	subs	r3, #17
 801eb56:	f023 0303 	bic.w	r3, r3, #3
 801eb5a:	3211      	adds	r2, #17
 801eb5c:	42a2      	cmp	r2, r4
 801eb5e:	bf88      	it	hi
 801eb60:	2300      	movhi	r3, #0
 801eb62:	4418      	add	r0, r3
 801eb64:	2300      	movs	r3, #0
 801eb66:	4288      	cmp	r0, r1
 801eb68:	d305      	bcc.n	801eb76 <__copybits+0x40>
 801eb6a:	bd70      	pop	{r4, r5, r6, pc}
 801eb6c:	f853 6b04 	ldr.w	r6, [r3], #4
 801eb70:	f845 6f04 	str.w	r6, [r5, #4]!
 801eb74:	e7eb      	b.n	801eb4e <__copybits+0x18>
 801eb76:	f840 3b04 	str.w	r3, [r0], #4
 801eb7a:	e7f4      	b.n	801eb66 <__copybits+0x30>

0801eb7c <__any_on>:
 801eb7c:	f100 0214 	add.w	r2, r0, #20
 801eb80:	6900      	ldr	r0, [r0, #16]
 801eb82:	114b      	asrs	r3, r1, #5
 801eb84:	4298      	cmp	r0, r3
 801eb86:	b510      	push	{r4, lr}
 801eb88:	db11      	blt.n	801ebae <__any_on+0x32>
 801eb8a:	dd0a      	ble.n	801eba2 <__any_on+0x26>
 801eb8c:	f011 011f 	ands.w	r1, r1, #31
 801eb90:	d007      	beq.n	801eba2 <__any_on+0x26>
 801eb92:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801eb96:	fa24 f001 	lsr.w	r0, r4, r1
 801eb9a:	fa00 f101 	lsl.w	r1, r0, r1
 801eb9e:	428c      	cmp	r4, r1
 801eba0:	d10b      	bne.n	801ebba <__any_on+0x3e>
 801eba2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801eba6:	4293      	cmp	r3, r2
 801eba8:	d803      	bhi.n	801ebb2 <__any_on+0x36>
 801ebaa:	2000      	movs	r0, #0
 801ebac:	bd10      	pop	{r4, pc}
 801ebae:	4603      	mov	r3, r0
 801ebb0:	e7f7      	b.n	801eba2 <__any_on+0x26>
 801ebb2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801ebb6:	2900      	cmp	r1, #0
 801ebb8:	d0f5      	beq.n	801eba6 <__any_on+0x2a>
 801ebba:	2001      	movs	r0, #1
 801ebbc:	e7f6      	b.n	801ebac <__any_on+0x30>

0801ebbe <_calloc_r>:
 801ebbe:	b513      	push	{r0, r1, r4, lr}
 801ebc0:	434a      	muls	r2, r1
 801ebc2:	4611      	mov	r1, r2
 801ebc4:	9201      	str	r2, [sp, #4]
 801ebc6:	f7fb fe99 	bl	801a8fc <_malloc_r>
 801ebca:	4604      	mov	r4, r0
 801ebcc:	b118      	cbz	r0, 801ebd6 <_calloc_r+0x18>
 801ebce:	9a01      	ldr	r2, [sp, #4]
 801ebd0:	2100      	movs	r1, #0
 801ebd2:	f7fb fe3b 	bl	801a84c <memset>
 801ebd6:	4620      	mov	r0, r4
 801ebd8:	b002      	add	sp, #8
 801ebda:	bd10      	pop	{r4, pc}

0801ebdc <_realloc_r>:
 801ebdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ebde:	4607      	mov	r7, r0
 801ebe0:	4614      	mov	r4, r2
 801ebe2:	460e      	mov	r6, r1
 801ebe4:	b921      	cbnz	r1, 801ebf0 <_realloc_r+0x14>
 801ebe6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801ebea:	4611      	mov	r1, r2
 801ebec:	f7fb be86 	b.w	801a8fc <_malloc_r>
 801ebf0:	b922      	cbnz	r2, 801ebfc <_realloc_r+0x20>
 801ebf2:	f7fb fe33 	bl	801a85c <_free_r>
 801ebf6:	4625      	mov	r5, r4
 801ebf8:	4628      	mov	r0, r5
 801ebfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ebfc:	f000 fe9e 	bl	801f93c <_malloc_usable_size_r>
 801ec00:	42a0      	cmp	r0, r4
 801ec02:	d20f      	bcs.n	801ec24 <_realloc_r+0x48>
 801ec04:	4621      	mov	r1, r4
 801ec06:	4638      	mov	r0, r7
 801ec08:	f7fb fe78 	bl	801a8fc <_malloc_r>
 801ec0c:	4605      	mov	r5, r0
 801ec0e:	2800      	cmp	r0, #0
 801ec10:	d0f2      	beq.n	801ebf8 <_realloc_r+0x1c>
 801ec12:	4631      	mov	r1, r6
 801ec14:	4622      	mov	r2, r4
 801ec16:	f7fb fdf1 	bl	801a7fc <memcpy>
 801ec1a:	4631      	mov	r1, r6
 801ec1c:	4638      	mov	r0, r7
 801ec1e:	f7fb fe1d 	bl	801a85c <_free_r>
 801ec22:	e7e9      	b.n	801ebf8 <_realloc_r+0x1c>
 801ec24:	4635      	mov	r5, r6
 801ec26:	e7e7      	b.n	801ebf8 <_realloc_r+0x1c>

0801ec28 <__ssputs_r>:
 801ec28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ec2c:	688e      	ldr	r6, [r1, #8]
 801ec2e:	429e      	cmp	r6, r3
 801ec30:	4682      	mov	sl, r0
 801ec32:	460c      	mov	r4, r1
 801ec34:	4690      	mov	r8, r2
 801ec36:	461f      	mov	r7, r3
 801ec38:	d838      	bhi.n	801ecac <__ssputs_r+0x84>
 801ec3a:	898a      	ldrh	r2, [r1, #12]
 801ec3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801ec40:	d032      	beq.n	801eca8 <__ssputs_r+0x80>
 801ec42:	6825      	ldr	r5, [r4, #0]
 801ec44:	6909      	ldr	r1, [r1, #16]
 801ec46:	eba5 0901 	sub.w	r9, r5, r1
 801ec4a:	6965      	ldr	r5, [r4, #20]
 801ec4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801ec50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801ec54:	3301      	adds	r3, #1
 801ec56:	444b      	add	r3, r9
 801ec58:	106d      	asrs	r5, r5, #1
 801ec5a:	429d      	cmp	r5, r3
 801ec5c:	bf38      	it	cc
 801ec5e:	461d      	movcc	r5, r3
 801ec60:	0553      	lsls	r3, r2, #21
 801ec62:	d531      	bpl.n	801ecc8 <__ssputs_r+0xa0>
 801ec64:	4629      	mov	r1, r5
 801ec66:	f7fb fe49 	bl	801a8fc <_malloc_r>
 801ec6a:	4606      	mov	r6, r0
 801ec6c:	b950      	cbnz	r0, 801ec84 <__ssputs_r+0x5c>
 801ec6e:	230c      	movs	r3, #12
 801ec70:	f8ca 3000 	str.w	r3, [sl]
 801ec74:	89a3      	ldrh	r3, [r4, #12]
 801ec76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ec7a:	81a3      	strh	r3, [r4, #12]
 801ec7c:	f04f 30ff 	mov.w	r0, #4294967295
 801ec80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ec84:	6921      	ldr	r1, [r4, #16]
 801ec86:	464a      	mov	r2, r9
 801ec88:	f7fb fdb8 	bl	801a7fc <memcpy>
 801ec8c:	89a3      	ldrh	r3, [r4, #12]
 801ec8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801ec92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ec96:	81a3      	strh	r3, [r4, #12]
 801ec98:	6126      	str	r6, [r4, #16]
 801ec9a:	6165      	str	r5, [r4, #20]
 801ec9c:	444e      	add	r6, r9
 801ec9e:	eba5 0509 	sub.w	r5, r5, r9
 801eca2:	6026      	str	r6, [r4, #0]
 801eca4:	60a5      	str	r5, [r4, #8]
 801eca6:	463e      	mov	r6, r7
 801eca8:	42be      	cmp	r6, r7
 801ecaa:	d900      	bls.n	801ecae <__ssputs_r+0x86>
 801ecac:	463e      	mov	r6, r7
 801ecae:	4632      	mov	r2, r6
 801ecb0:	6820      	ldr	r0, [r4, #0]
 801ecb2:	4641      	mov	r1, r8
 801ecb4:	f7fb fdb0 	bl	801a818 <memmove>
 801ecb8:	68a3      	ldr	r3, [r4, #8]
 801ecba:	6822      	ldr	r2, [r4, #0]
 801ecbc:	1b9b      	subs	r3, r3, r6
 801ecbe:	4432      	add	r2, r6
 801ecc0:	60a3      	str	r3, [r4, #8]
 801ecc2:	6022      	str	r2, [r4, #0]
 801ecc4:	2000      	movs	r0, #0
 801ecc6:	e7db      	b.n	801ec80 <__ssputs_r+0x58>
 801ecc8:	462a      	mov	r2, r5
 801ecca:	f7ff ff87 	bl	801ebdc <_realloc_r>
 801ecce:	4606      	mov	r6, r0
 801ecd0:	2800      	cmp	r0, #0
 801ecd2:	d1e1      	bne.n	801ec98 <__ssputs_r+0x70>
 801ecd4:	6921      	ldr	r1, [r4, #16]
 801ecd6:	4650      	mov	r0, sl
 801ecd8:	f7fb fdc0 	bl	801a85c <_free_r>
 801ecdc:	e7c7      	b.n	801ec6e <__ssputs_r+0x46>
	...

0801ece0 <_svfiprintf_r>:
 801ece0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ece4:	4698      	mov	r8, r3
 801ece6:	898b      	ldrh	r3, [r1, #12]
 801ece8:	061b      	lsls	r3, r3, #24
 801ecea:	b09d      	sub	sp, #116	; 0x74
 801ecec:	4607      	mov	r7, r0
 801ecee:	460d      	mov	r5, r1
 801ecf0:	4614      	mov	r4, r2
 801ecf2:	d50e      	bpl.n	801ed12 <_svfiprintf_r+0x32>
 801ecf4:	690b      	ldr	r3, [r1, #16]
 801ecf6:	b963      	cbnz	r3, 801ed12 <_svfiprintf_r+0x32>
 801ecf8:	2140      	movs	r1, #64	; 0x40
 801ecfa:	f7fb fdff 	bl	801a8fc <_malloc_r>
 801ecfe:	6028      	str	r0, [r5, #0]
 801ed00:	6128      	str	r0, [r5, #16]
 801ed02:	b920      	cbnz	r0, 801ed0e <_svfiprintf_r+0x2e>
 801ed04:	230c      	movs	r3, #12
 801ed06:	603b      	str	r3, [r7, #0]
 801ed08:	f04f 30ff 	mov.w	r0, #4294967295
 801ed0c:	e0d1      	b.n	801eeb2 <_svfiprintf_r+0x1d2>
 801ed0e:	2340      	movs	r3, #64	; 0x40
 801ed10:	616b      	str	r3, [r5, #20]
 801ed12:	2300      	movs	r3, #0
 801ed14:	9309      	str	r3, [sp, #36]	; 0x24
 801ed16:	2320      	movs	r3, #32
 801ed18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801ed1c:	f8cd 800c 	str.w	r8, [sp, #12]
 801ed20:	2330      	movs	r3, #48	; 0x30
 801ed22:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801eecc <_svfiprintf_r+0x1ec>
 801ed26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801ed2a:	f04f 0901 	mov.w	r9, #1
 801ed2e:	4623      	mov	r3, r4
 801ed30:	469a      	mov	sl, r3
 801ed32:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ed36:	b10a      	cbz	r2, 801ed3c <_svfiprintf_r+0x5c>
 801ed38:	2a25      	cmp	r2, #37	; 0x25
 801ed3a:	d1f9      	bne.n	801ed30 <_svfiprintf_r+0x50>
 801ed3c:	ebba 0b04 	subs.w	fp, sl, r4
 801ed40:	d00b      	beq.n	801ed5a <_svfiprintf_r+0x7a>
 801ed42:	465b      	mov	r3, fp
 801ed44:	4622      	mov	r2, r4
 801ed46:	4629      	mov	r1, r5
 801ed48:	4638      	mov	r0, r7
 801ed4a:	f7ff ff6d 	bl	801ec28 <__ssputs_r>
 801ed4e:	3001      	adds	r0, #1
 801ed50:	f000 80aa 	beq.w	801eea8 <_svfiprintf_r+0x1c8>
 801ed54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ed56:	445a      	add	r2, fp
 801ed58:	9209      	str	r2, [sp, #36]	; 0x24
 801ed5a:	f89a 3000 	ldrb.w	r3, [sl]
 801ed5e:	2b00      	cmp	r3, #0
 801ed60:	f000 80a2 	beq.w	801eea8 <_svfiprintf_r+0x1c8>
 801ed64:	2300      	movs	r3, #0
 801ed66:	f04f 32ff 	mov.w	r2, #4294967295
 801ed6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ed6e:	f10a 0a01 	add.w	sl, sl, #1
 801ed72:	9304      	str	r3, [sp, #16]
 801ed74:	9307      	str	r3, [sp, #28]
 801ed76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801ed7a:	931a      	str	r3, [sp, #104]	; 0x68
 801ed7c:	4654      	mov	r4, sl
 801ed7e:	2205      	movs	r2, #5
 801ed80:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ed84:	4851      	ldr	r0, [pc, #324]	; (801eecc <_svfiprintf_r+0x1ec>)
 801ed86:	f7e1 fa3b 	bl	8000200 <memchr>
 801ed8a:	9a04      	ldr	r2, [sp, #16]
 801ed8c:	b9d8      	cbnz	r0, 801edc6 <_svfiprintf_r+0xe6>
 801ed8e:	06d0      	lsls	r0, r2, #27
 801ed90:	bf44      	itt	mi
 801ed92:	2320      	movmi	r3, #32
 801ed94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ed98:	0711      	lsls	r1, r2, #28
 801ed9a:	bf44      	itt	mi
 801ed9c:	232b      	movmi	r3, #43	; 0x2b
 801ed9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801eda2:	f89a 3000 	ldrb.w	r3, [sl]
 801eda6:	2b2a      	cmp	r3, #42	; 0x2a
 801eda8:	d015      	beq.n	801edd6 <_svfiprintf_r+0xf6>
 801edaa:	9a07      	ldr	r2, [sp, #28]
 801edac:	4654      	mov	r4, sl
 801edae:	2000      	movs	r0, #0
 801edb0:	f04f 0c0a 	mov.w	ip, #10
 801edb4:	4621      	mov	r1, r4
 801edb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 801edba:	3b30      	subs	r3, #48	; 0x30
 801edbc:	2b09      	cmp	r3, #9
 801edbe:	d94e      	bls.n	801ee5e <_svfiprintf_r+0x17e>
 801edc0:	b1b0      	cbz	r0, 801edf0 <_svfiprintf_r+0x110>
 801edc2:	9207      	str	r2, [sp, #28]
 801edc4:	e014      	b.n	801edf0 <_svfiprintf_r+0x110>
 801edc6:	eba0 0308 	sub.w	r3, r0, r8
 801edca:	fa09 f303 	lsl.w	r3, r9, r3
 801edce:	4313      	orrs	r3, r2
 801edd0:	9304      	str	r3, [sp, #16]
 801edd2:	46a2      	mov	sl, r4
 801edd4:	e7d2      	b.n	801ed7c <_svfiprintf_r+0x9c>
 801edd6:	9b03      	ldr	r3, [sp, #12]
 801edd8:	1d19      	adds	r1, r3, #4
 801edda:	681b      	ldr	r3, [r3, #0]
 801eddc:	9103      	str	r1, [sp, #12]
 801edde:	2b00      	cmp	r3, #0
 801ede0:	bfbb      	ittet	lt
 801ede2:	425b      	neglt	r3, r3
 801ede4:	f042 0202 	orrlt.w	r2, r2, #2
 801ede8:	9307      	strge	r3, [sp, #28]
 801edea:	9307      	strlt	r3, [sp, #28]
 801edec:	bfb8      	it	lt
 801edee:	9204      	strlt	r2, [sp, #16]
 801edf0:	7823      	ldrb	r3, [r4, #0]
 801edf2:	2b2e      	cmp	r3, #46	; 0x2e
 801edf4:	d10c      	bne.n	801ee10 <_svfiprintf_r+0x130>
 801edf6:	7863      	ldrb	r3, [r4, #1]
 801edf8:	2b2a      	cmp	r3, #42	; 0x2a
 801edfa:	d135      	bne.n	801ee68 <_svfiprintf_r+0x188>
 801edfc:	9b03      	ldr	r3, [sp, #12]
 801edfe:	1d1a      	adds	r2, r3, #4
 801ee00:	681b      	ldr	r3, [r3, #0]
 801ee02:	9203      	str	r2, [sp, #12]
 801ee04:	2b00      	cmp	r3, #0
 801ee06:	bfb8      	it	lt
 801ee08:	f04f 33ff 	movlt.w	r3, #4294967295
 801ee0c:	3402      	adds	r4, #2
 801ee0e:	9305      	str	r3, [sp, #20]
 801ee10:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801eedc <_svfiprintf_r+0x1fc>
 801ee14:	7821      	ldrb	r1, [r4, #0]
 801ee16:	2203      	movs	r2, #3
 801ee18:	4650      	mov	r0, sl
 801ee1a:	f7e1 f9f1 	bl	8000200 <memchr>
 801ee1e:	b140      	cbz	r0, 801ee32 <_svfiprintf_r+0x152>
 801ee20:	2340      	movs	r3, #64	; 0x40
 801ee22:	eba0 000a 	sub.w	r0, r0, sl
 801ee26:	fa03 f000 	lsl.w	r0, r3, r0
 801ee2a:	9b04      	ldr	r3, [sp, #16]
 801ee2c:	4303      	orrs	r3, r0
 801ee2e:	3401      	adds	r4, #1
 801ee30:	9304      	str	r3, [sp, #16]
 801ee32:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ee36:	4826      	ldr	r0, [pc, #152]	; (801eed0 <_svfiprintf_r+0x1f0>)
 801ee38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801ee3c:	2206      	movs	r2, #6
 801ee3e:	f7e1 f9df 	bl	8000200 <memchr>
 801ee42:	2800      	cmp	r0, #0
 801ee44:	d038      	beq.n	801eeb8 <_svfiprintf_r+0x1d8>
 801ee46:	4b23      	ldr	r3, [pc, #140]	; (801eed4 <_svfiprintf_r+0x1f4>)
 801ee48:	bb1b      	cbnz	r3, 801ee92 <_svfiprintf_r+0x1b2>
 801ee4a:	9b03      	ldr	r3, [sp, #12]
 801ee4c:	3307      	adds	r3, #7
 801ee4e:	f023 0307 	bic.w	r3, r3, #7
 801ee52:	3308      	adds	r3, #8
 801ee54:	9303      	str	r3, [sp, #12]
 801ee56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ee58:	4433      	add	r3, r6
 801ee5a:	9309      	str	r3, [sp, #36]	; 0x24
 801ee5c:	e767      	b.n	801ed2e <_svfiprintf_r+0x4e>
 801ee5e:	fb0c 3202 	mla	r2, ip, r2, r3
 801ee62:	460c      	mov	r4, r1
 801ee64:	2001      	movs	r0, #1
 801ee66:	e7a5      	b.n	801edb4 <_svfiprintf_r+0xd4>
 801ee68:	2300      	movs	r3, #0
 801ee6a:	3401      	adds	r4, #1
 801ee6c:	9305      	str	r3, [sp, #20]
 801ee6e:	4619      	mov	r1, r3
 801ee70:	f04f 0c0a 	mov.w	ip, #10
 801ee74:	4620      	mov	r0, r4
 801ee76:	f810 2b01 	ldrb.w	r2, [r0], #1
 801ee7a:	3a30      	subs	r2, #48	; 0x30
 801ee7c:	2a09      	cmp	r2, #9
 801ee7e:	d903      	bls.n	801ee88 <_svfiprintf_r+0x1a8>
 801ee80:	2b00      	cmp	r3, #0
 801ee82:	d0c5      	beq.n	801ee10 <_svfiprintf_r+0x130>
 801ee84:	9105      	str	r1, [sp, #20]
 801ee86:	e7c3      	b.n	801ee10 <_svfiprintf_r+0x130>
 801ee88:	fb0c 2101 	mla	r1, ip, r1, r2
 801ee8c:	4604      	mov	r4, r0
 801ee8e:	2301      	movs	r3, #1
 801ee90:	e7f0      	b.n	801ee74 <_svfiprintf_r+0x194>
 801ee92:	ab03      	add	r3, sp, #12
 801ee94:	9300      	str	r3, [sp, #0]
 801ee96:	462a      	mov	r2, r5
 801ee98:	4b0f      	ldr	r3, [pc, #60]	; (801eed8 <_svfiprintf_r+0x1f8>)
 801ee9a:	a904      	add	r1, sp, #16
 801ee9c:	4638      	mov	r0, r7
 801ee9e:	f7fb fe27 	bl	801aaf0 <_printf_float>
 801eea2:	1c42      	adds	r2, r0, #1
 801eea4:	4606      	mov	r6, r0
 801eea6:	d1d6      	bne.n	801ee56 <_svfiprintf_r+0x176>
 801eea8:	89ab      	ldrh	r3, [r5, #12]
 801eeaa:	065b      	lsls	r3, r3, #25
 801eeac:	f53f af2c 	bmi.w	801ed08 <_svfiprintf_r+0x28>
 801eeb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801eeb2:	b01d      	add	sp, #116	; 0x74
 801eeb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801eeb8:	ab03      	add	r3, sp, #12
 801eeba:	9300      	str	r3, [sp, #0]
 801eebc:	462a      	mov	r2, r5
 801eebe:	4b06      	ldr	r3, [pc, #24]	; (801eed8 <_svfiprintf_r+0x1f8>)
 801eec0:	a904      	add	r1, sp, #16
 801eec2:	4638      	mov	r0, r7
 801eec4:	f7fc f8b8 	bl	801b038 <_printf_i>
 801eec8:	e7eb      	b.n	801eea2 <_svfiprintf_r+0x1c2>
 801eeca:	bf00      	nop
 801eecc:	08021c1c 	.word	0x08021c1c
 801eed0:	08021c26 	.word	0x08021c26
 801eed4:	0801aaf1 	.word	0x0801aaf1
 801eed8:	0801ec29 	.word	0x0801ec29
 801eedc:	08021c22 	.word	0x08021c22

0801eee0 <_sungetc_r>:
 801eee0:	b538      	push	{r3, r4, r5, lr}
 801eee2:	1c4b      	adds	r3, r1, #1
 801eee4:	4614      	mov	r4, r2
 801eee6:	d103      	bne.n	801eef0 <_sungetc_r+0x10>
 801eee8:	f04f 35ff 	mov.w	r5, #4294967295
 801eeec:	4628      	mov	r0, r5
 801eeee:	bd38      	pop	{r3, r4, r5, pc}
 801eef0:	8993      	ldrh	r3, [r2, #12]
 801eef2:	f023 0320 	bic.w	r3, r3, #32
 801eef6:	8193      	strh	r3, [r2, #12]
 801eef8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801eefa:	6852      	ldr	r2, [r2, #4]
 801eefc:	b2cd      	uxtb	r5, r1
 801eefe:	b18b      	cbz	r3, 801ef24 <_sungetc_r+0x44>
 801ef00:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801ef02:	4293      	cmp	r3, r2
 801ef04:	dd08      	ble.n	801ef18 <_sungetc_r+0x38>
 801ef06:	6823      	ldr	r3, [r4, #0]
 801ef08:	1e5a      	subs	r2, r3, #1
 801ef0a:	6022      	str	r2, [r4, #0]
 801ef0c:	f803 5c01 	strb.w	r5, [r3, #-1]
 801ef10:	6863      	ldr	r3, [r4, #4]
 801ef12:	3301      	adds	r3, #1
 801ef14:	6063      	str	r3, [r4, #4]
 801ef16:	e7e9      	b.n	801eeec <_sungetc_r+0xc>
 801ef18:	4621      	mov	r1, r4
 801ef1a:	f000 fca5 	bl	801f868 <__submore>
 801ef1e:	2800      	cmp	r0, #0
 801ef20:	d0f1      	beq.n	801ef06 <_sungetc_r+0x26>
 801ef22:	e7e1      	b.n	801eee8 <_sungetc_r+0x8>
 801ef24:	6921      	ldr	r1, [r4, #16]
 801ef26:	6823      	ldr	r3, [r4, #0]
 801ef28:	b151      	cbz	r1, 801ef40 <_sungetc_r+0x60>
 801ef2a:	4299      	cmp	r1, r3
 801ef2c:	d208      	bcs.n	801ef40 <_sungetc_r+0x60>
 801ef2e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801ef32:	42a9      	cmp	r1, r5
 801ef34:	d104      	bne.n	801ef40 <_sungetc_r+0x60>
 801ef36:	3b01      	subs	r3, #1
 801ef38:	3201      	adds	r2, #1
 801ef3a:	6023      	str	r3, [r4, #0]
 801ef3c:	6062      	str	r2, [r4, #4]
 801ef3e:	e7d5      	b.n	801eeec <_sungetc_r+0xc>
 801ef40:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801ef44:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ef48:	6363      	str	r3, [r4, #52]	; 0x34
 801ef4a:	2303      	movs	r3, #3
 801ef4c:	63a3      	str	r3, [r4, #56]	; 0x38
 801ef4e:	4623      	mov	r3, r4
 801ef50:	f803 5f46 	strb.w	r5, [r3, #70]!
 801ef54:	6023      	str	r3, [r4, #0]
 801ef56:	2301      	movs	r3, #1
 801ef58:	e7dc      	b.n	801ef14 <_sungetc_r+0x34>

0801ef5a <__ssrefill_r>:
 801ef5a:	b510      	push	{r4, lr}
 801ef5c:	460c      	mov	r4, r1
 801ef5e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801ef60:	b169      	cbz	r1, 801ef7e <__ssrefill_r+0x24>
 801ef62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ef66:	4299      	cmp	r1, r3
 801ef68:	d001      	beq.n	801ef6e <__ssrefill_r+0x14>
 801ef6a:	f7fb fc77 	bl	801a85c <_free_r>
 801ef6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ef70:	6063      	str	r3, [r4, #4]
 801ef72:	2000      	movs	r0, #0
 801ef74:	6360      	str	r0, [r4, #52]	; 0x34
 801ef76:	b113      	cbz	r3, 801ef7e <__ssrefill_r+0x24>
 801ef78:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801ef7a:	6023      	str	r3, [r4, #0]
 801ef7c:	bd10      	pop	{r4, pc}
 801ef7e:	6923      	ldr	r3, [r4, #16]
 801ef80:	6023      	str	r3, [r4, #0]
 801ef82:	2300      	movs	r3, #0
 801ef84:	6063      	str	r3, [r4, #4]
 801ef86:	89a3      	ldrh	r3, [r4, #12]
 801ef88:	f043 0320 	orr.w	r3, r3, #32
 801ef8c:	81a3      	strh	r3, [r4, #12]
 801ef8e:	f04f 30ff 	mov.w	r0, #4294967295
 801ef92:	e7f3      	b.n	801ef7c <__ssrefill_r+0x22>

0801ef94 <__ssvfiscanf_r>:
 801ef94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ef98:	460c      	mov	r4, r1
 801ef9a:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801ef9e:	2100      	movs	r1, #0
 801efa0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801efa4:	49b2      	ldr	r1, [pc, #712]	; (801f270 <__ssvfiscanf_r+0x2dc>)
 801efa6:	91a0      	str	r1, [sp, #640]	; 0x280
 801efa8:	f10d 0804 	add.w	r8, sp, #4
 801efac:	49b1      	ldr	r1, [pc, #708]	; (801f274 <__ssvfiscanf_r+0x2e0>)
 801efae:	4fb2      	ldr	r7, [pc, #712]	; (801f278 <__ssvfiscanf_r+0x2e4>)
 801efb0:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 801f27c <__ssvfiscanf_r+0x2e8>
 801efb4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801efb8:	4606      	mov	r6, r0
 801efba:	91a1      	str	r1, [sp, #644]	; 0x284
 801efbc:	9300      	str	r3, [sp, #0]
 801efbe:	f892 a000 	ldrb.w	sl, [r2]
 801efc2:	f1ba 0f00 	cmp.w	sl, #0
 801efc6:	f000 8151 	beq.w	801f26c <__ssvfiscanf_r+0x2d8>
 801efca:	f81a 3007 	ldrb.w	r3, [sl, r7]
 801efce:	f013 0308 	ands.w	r3, r3, #8
 801efd2:	f102 0501 	add.w	r5, r2, #1
 801efd6:	d019      	beq.n	801f00c <__ssvfiscanf_r+0x78>
 801efd8:	6863      	ldr	r3, [r4, #4]
 801efda:	2b00      	cmp	r3, #0
 801efdc:	dd0f      	ble.n	801effe <__ssvfiscanf_r+0x6a>
 801efde:	6823      	ldr	r3, [r4, #0]
 801efe0:	781a      	ldrb	r2, [r3, #0]
 801efe2:	5cba      	ldrb	r2, [r7, r2]
 801efe4:	0712      	lsls	r2, r2, #28
 801efe6:	d401      	bmi.n	801efec <__ssvfiscanf_r+0x58>
 801efe8:	462a      	mov	r2, r5
 801efea:	e7e8      	b.n	801efbe <__ssvfiscanf_r+0x2a>
 801efec:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801efee:	3201      	adds	r2, #1
 801eff0:	9245      	str	r2, [sp, #276]	; 0x114
 801eff2:	6862      	ldr	r2, [r4, #4]
 801eff4:	3301      	adds	r3, #1
 801eff6:	3a01      	subs	r2, #1
 801eff8:	6062      	str	r2, [r4, #4]
 801effa:	6023      	str	r3, [r4, #0]
 801effc:	e7ec      	b.n	801efd8 <__ssvfiscanf_r+0x44>
 801effe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801f000:	4621      	mov	r1, r4
 801f002:	4630      	mov	r0, r6
 801f004:	4798      	blx	r3
 801f006:	2800      	cmp	r0, #0
 801f008:	d0e9      	beq.n	801efde <__ssvfiscanf_r+0x4a>
 801f00a:	e7ed      	b.n	801efe8 <__ssvfiscanf_r+0x54>
 801f00c:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 801f010:	f040 8083 	bne.w	801f11a <__ssvfiscanf_r+0x186>
 801f014:	9341      	str	r3, [sp, #260]	; 0x104
 801f016:	9343      	str	r3, [sp, #268]	; 0x10c
 801f018:	7853      	ldrb	r3, [r2, #1]
 801f01a:	2b2a      	cmp	r3, #42	; 0x2a
 801f01c:	bf02      	ittt	eq
 801f01e:	2310      	moveq	r3, #16
 801f020:	1c95      	addeq	r5, r2, #2
 801f022:	9341      	streq	r3, [sp, #260]	; 0x104
 801f024:	220a      	movs	r2, #10
 801f026:	46ab      	mov	fp, r5
 801f028:	f81b 1b01 	ldrb.w	r1, [fp], #1
 801f02c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801f030:	2b09      	cmp	r3, #9
 801f032:	d91d      	bls.n	801f070 <__ssvfiscanf_r+0xdc>
 801f034:	4891      	ldr	r0, [pc, #580]	; (801f27c <__ssvfiscanf_r+0x2e8>)
 801f036:	2203      	movs	r2, #3
 801f038:	f7e1 f8e2 	bl	8000200 <memchr>
 801f03c:	b140      	cbz	r0, 801f050 <__ssvfiscanf_r+0xbc>
 801f03e:	2301      	movs	r3, #1
 801f040:	eba0 0009 	sub.w	r0, r0, r9
 801f044:	fa03 f000 	lsl.w	r0, r3, r0
 801f048:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801f04a:	4318      	orrs	r0, r3
 801f04c:	9041      	str	r0, [sp, #260]	; 0x104
 801f04e:	465d      	mov	r5, fp
 801f050:	f815 3b01 	ldrb.w	r3, [r5], #1
 801f054:	2b78      	cmp	r3, #120	; 0x78
 801f056:	d806      	bhi.n	801f066 <__ssvfiscanf_r+0xd2>
 801f058:	2b57      	cmp	r3, #87	; 0x57
 801f05a:	d810      	bhi.n	801f07e <__ssvfiscanf_r+0xea>
 801f05c:	2b25      	cmp	r3, #37	; 0x25
 801f05e:	d05c      	beq.n	801f11a <__ssvfiscanf_r+0x186>
 801f060:	d856      	bhi.n	801f110 <__ssvfiscanf_r+0x17c>
 801f062:	2b00      	cmp	r3, #0
 801f064:	d074      	beq.n	801f150 <__ssvfiscanf_r+0x1bc>
 801f066:	2303      	movs	r3, #3
 801f068:	9347      	str	r3, [sp, #284]	; 0x11c
 801f06a:	230a      	movs	r3, #10
 801f06c:	9342      	str	r3, [sp, #264]	; 0x108
 801f06e:	e081      	b.n	801f174 <__ssvfiscanf_r+0x1e0>
 801f070:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801f072:	fb02 1303 	mla	r3, r2, r3, r1
 801f076:	3b30      	subs	r3, #48	; 0x30
 801f078:	9343      	str	r3, [sp, #268]	; 0x10c
 801f07a:	465d      	mov	r5, fp
 801f07c:	e7d3      	b.n	801f026 <__ssvfiscanf_r+0x92>
 801f07e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801f082:	2a20      	cmp	r2, #32
 801f084:	d8ef      	bhi.n	801f066 <__ssvfiscanf_r+0xd2>
 801f086:	a101      	add	r1, pc, #4	; (adr r1, 801f08c <__ssvfiscanf_r+0xf8>)
 801f088:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801f08c:	0801f15f 	.word	0x0801f15f
 801f090:	0801f067 	.word	0x0801f067
 801f094:	0801f067 	.word	0x0801f067
 801f098:	0801f1bd 	.word	0x0801f1bd
 801f09c:	0801f067 	.word	0x0801f067
 801f0a0:	0801f067 	.word	0x0801f067
 801f0a4:	0801f067 	.word	0x0801f067
 801f0a8:	0801f067 	.word	0x0801f067
 801f0ac:	0801f067 	.word	0x0801f067
 801f0b0:	0801f067 	.word	0x0801f067
 801f0b4:	0801f067 	.word	0x0801f067
 801f0b8:	0801f1d3 	.word	0x0801f1d3
 801f0bc:	0801f1a9 	.word	0x0801f1a9
 801f0c0:	0801f117 	.word	0x0801f117
 801f0c4:	0801f117 	.word	0x0801f117
 801f0c8:	0801f117 	.word	0x0801f117
 801f0cc:	0801f067 	.word	0x0801f067
 801f0d0:	0801f1ad 	.word	0x0801f1ad
 801f0d4:	0801f067 	.word	0x0801f067
 801f0d8:	0801f067 	.word	0x0801f067
 801f0dc:	0801f067 	.word	0x0801f067
 801f0e0:	0801f067 	.word	0x0801f067
 801f0e4:	0801f1e3 	.word	0x0801f1e3
 801f0e8:	0801f1b5 	.word	0x0801f1b5
 801f0ec:	0801f157 	.word	0x0801f157
 801f0f0:	0801f067 	.word	0x0801f067
 801f0f4:	0801f067 	.word	0x0801f067
 801f0f8:	0801f1df 	.word	0x0801f1df
 801f0fc:	0801f067 	.word	0x0801f067
 801f100:	0801f1a9 	.word	0x0801f1a9
 801f104:	0801f067 	.word	0x0801f067
 801f108:	0801f067 	.word	0x0801f067
 801f10c:	0801f15f 	.word	0x0801f15f
 801f110:	3b45      	subs	r3, #69	; 0x45
 801f112:	2b02      	cmp	r3, #2
 801f114:	d8a7      	bhi.n	801f066 <__ssvfiscanf_r+0xd2>
 801f116:	2305      	movs	r3, #5
 801f118:	e02b      	b.n	801f172 <__ssvfiscanf_r+0x1de>
 801f11a:	6863      	ldr	r3, [r4, #4]
 801f11c:	2b00      	cmp	r3, #0
 801f11e:	dd0d      	ble.n	801f13c <__ssvfiscanf_r+0x1a8>
 801f120:	6823      	ldr	r3, [r4, #0]
 801f122:	781a      	ldrb	r2, [r3, #0]
 801f124:	4552      	cmp	r2, sl
 801f126:	f040 80a1 	bne.w	801f26c <__ssvfiscanf_r+0x2d8>
 801f12a:	3301      	adds	r3, #1
 801f12c:	6862      	ldr	r2, [r4, #4]
 801f12e:	6023      	str	r3, [r4, #0]
 801f130:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801f132:	3a01      	subs	r2, #1
 801f134:	3301      	adds	r3, #1
 801f136:	6062      	str	r2, [r4, #4]
 801f138:	9345      	str	r3, [sp, #276]	; 0x114
 801f13a:	e755      	b.n	801efe8 <__ssvfiscanf_r+0x54>
 801f13c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801f13e:	4621      	mov	r1, r4
 801f140:	4630      	mov	r0, r6
 801f142:	4798      	blx	r3
 801f144:	2800      	cmp	r0, #0
 801f146:	d0eb      	beq.n	801f120 <__ssvfiscanf_r+0x18c>
 801f148:	9844      	ldr	r0, [sp, #272]	; 0x110
 801f14a:	2800      	cmp	r0, #0
 801f14c:	f040 8084 	bne.w	801f258 <__ssvfiscanf_r+0x2c4>
 801f150:	f04f 30ff 	mov.w	r0, #4294967295
 801f154:	e086      	b.n	801f264 <__ssvfiscanf_r+0x2d0>
 801f156:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801f158:	f042 0220 	orr.w	r2, r2, #32
 801f15c:	9241      	str	r2, [sp, #260]	; 0x104
 801f15e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801f160:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801f164:	9241      	str	r2, [sp, #260]	; 0x104
 801f166:	2210      	movs	r2, #16
 801f168:	2b6f      	cmp	r3, #111	; 0x6f
 801f16a:	9242      	str	r2, [sp, #264]	; 0x108
 801f16c:	bf34      	ite	cc
 801f16e:	2303      	movcc	r3, #3
 801f170:	2304      	movcs	r3, #4
 801f172:	9347      	str	r3, [sp, #284]	; 0x11c
 801f174:	6863      	ldr	r3, [r4, #4]
 801f176:	2b00      	cmp	r3, #0
 801f178:	dd41      	ble.n	801f1fe <__ssvfiscanf_r+0x26a>
 801f17a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801f17c:	0659      	lsls	r1, r3, #25
 801f17e:	d404      	bmi.n	801f18a <__ssvfiscanf_r+0x1f6>
 801f180:	6823      	ldr	r3, [r4, #0]
 801f182:	781a      	ldrb	r2, [r3, #0]
 801f184:	5cba      	ldrb	r2, [r7, r2]
 801f186:	0712      	lsls	r2, r2, #28
 801f188:	d440      	bmi.n	801f20c <__ssvfiscanf_r+0x278>
 801f18a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801f18c:	2b02      	cmp	r3, #2
 801f18e:	dc4f      	bgt.n	801f230 <__ssvfiscanf_r+0x29c>
 801f190:	466b      	mov	r3, sp
 801f192:	4622      	mov	r2, r4
 801f194:	a941      	add	r1, sp, #260	; 0x104
 801f196:	4630      	mov	r0, r6
 801f198:	f000 f9ce 	bl	801f538 <_scanf_chars>
 801f19c:	2801      	cmp	r0, #1
 801f19e:	d065      	beq.n	801f26c <__ssvfiscanf_r+0x2d8>
 801f1a0:	2802      	cmp	r0, #2
 801f1a2:	f47f af21 	bne.w	801efe8 <__ssvfiscanf_r+0x54>
 801f1a6:	e7cf      	b.n	801f148 <__ssvfiscanf_r+0x1b4>
 801f1a8:	220a      	movs	r2, #10
 801f1aa:	e7dd      	b.n	801f168 <__ssvfiscanf_r+0x1d4>
 801f1ac:	2300      	movs	r3, #0
 801f1ae:	9342      	str	r3, [sp, #264]	; 0x108
 801f1b0:	2303      	movs	r3, #3
 801f1b2:	e7de      	b.n	801f172 <__ssvfiscanf_r+0x1de>
 801f1b4:	2308      	movs	r3, #8
 801f1b6:	9342      	str	r3, [sp, #264]	; 0x108
 801f1b8:	2304      	movs	r3, #4
 801f1ba:	e7da      	b.n	801f172 <__ssvfiscanf_r+0x1de>
 801f1bc:	4629      	mov	r1, r5
 801f1be:	4640      	mov	r0, r8
 801f1c0:	f000 fb18 	bl	801f7f4 <__sccl>
 801f1c4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801f1c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f1ca:	9341      	str	r3, [sp, #260]	; 0x104
 801f1cc:	4605      	mov	r5, r0
 801f1ce:	2301      	movs	r3, #1
 801f1d0:	e7cf      	b.n	801f172 <__ssvfiscanf_r+0x1de>
 801f1d2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801f1d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f1d8:	9341      	str	r3, [sp, #260]	; 0x104
 801f1da:	2300      	movs	r3, #0
 801f1dc:	e7c9      	b.n	801f172 <__ssvfiscanf_r+0x1de>
 801f1de:	2302      	movs	r3, #2
 801f1e0:	e7c7      	b.n	801f172 <__ssvfiscanf_r+0x1de>
 801f1e2:	9841      	ldr	r0, [sp, #260]	; 0x104
 801f1e4:	06c3      	lsls	r3, r0, #27
 801f1e6:	f53f aeff 	bmi.w	801efe8 <__ssvfiscanf_r+0x54>
 801f1ea:	9b00      	ldr	r3, [sp, #0]
 801f1ec:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801f1ee:	1d19      	adds	r1, r3, #4
 801f1f0:	9100      	str	r1, [sp, #0]
 801f1f2:	681b      	ldr	r3, [r3, #0]
 801f1f4:	07c0      	lsls	r0, r0, #31
 801f1f6:	bf4c      	ite	mi
 801f1f8:	801a      	strhmi	r2, [r3, #0]
 801f1fa:	601a      	strpl	r2, [r3, #0]
 801f1fc:	e6f4      	b.n	801efe8 <__ssvfiscanf_r+0x54>
 801f1fe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801f200:	4621      	mov	r1, r4
 801f202:	4630      	mov	r0, r6
 801f204:	4798      	blx	r3
 801f206:	2800      	cmp	r0, #0
 801f208:	d0b7      	beq.n	801f17a <__ssvfiscanf_r+0x1e6>
 801f20a:	e79d      	b.n	801f148 <__ssvfiscanf_r+0x1b4>
 801f20c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801f20e:	3201      	adds	r2, #1
 801f210:	9245      	str	r2, [sp, #276]	; 0x114
 801f212:	6862      	ldr	r2, [r4, #4]
 801f214:	3a01      	subs	r2, #1
 801f216:	2a00      	cmp	r2, #0
 801f218:	6062      	str	r2, [r4, #4]
 801f21a:	dd02      	ble.n	801f222 <__ssvfiscanf_r+0x28e>
 801f21c:	3301      	adds	r3, #1
 801f21e:	6023      	str	r3, [r4, #0]
 801f220:	e7ae      	b.n	801f180 <__ssvfiscanf_r+0x1ec>
 801f222:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801f224:	4621      	mov	r1, r4
 801f226:	4630      	mov	r0, r6
 801f228:	4798      	blx	r3
 801f22a:	2800      	cmp	r0, #0
 801f22c:	d0a8      	beq.n	801f180 <__ssvfiscanf_r+0x1ec>
 801f22e:	e78b      	b.n	801f148 <__ssvfiscanf_r+0x1b4>
 801f230:	2b04      	cmp	r3, #4
 801f232:	dc06      	bgt.n	801f242 <__ssvfiscanf_r+0x2ae>
 801f234:	466b      	mov	r3, sp
 801f236:	4622      	mov	r2, r4
 801f238:	a941      	add	r1, sp, #260	; 0x104
 801f23a:	4630      	mov	r0, r6
 801f23c:	f000 f9d4 	bl	801f5e8 <_scanf_i>
 801f240:	e7ac      	b.n	801f19c <__ssvfiscanf_r+0x208>
 801f242:	4b0f      	ldr	r3, [pc, #60]	; (801f280 <__ssvfiscanf_r+0x2ec>)
 801f244:	2b00      	cmp	r3, #0
 801f246:	f43f aecf 	beq.w	801efe8 <__ssvfiscanf_r+0x54>
 801f24a:	466b      	mov	r3, sp
 801f24c:	4622      	mov	r2, r4
 801f24e:	a941      	add	r1, sp, #260	; 0x104
 801f250:	4630      	mov	r0, r6
 801f252:	f7fc f817 	bl	801b284 <_scanf_float>
 801f256:	e7a1      	b.n	801f19c <__ssvfiscanf_r+0x208>
 801f258:	89a3      	ldrh	r3, [r4, #12]
 801f25a:	f013 0f40 	tst.w	r3, #64	; 0x40
 801f25e:	bf18      	it	ne
 801f260:	f04f 30ff 	movne.w	r0, #4294967295
 801f264:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801f268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f26c:	9844      	ldr	r0, [sp, #272]	; 0x110
 801f26e:	e7f9      	b.n	801f264 <__ssvfiscanf_r+0x2d0>
 801f270:	0801eee1 	.word	0x0801eee1
 801f274:	0801ef5b 	.word	0x0801ef5b
 801f278:	08021781 	.word	0x08021781
 801f27c:	08021c22 	.word	0x08021c22
 801f280:	0801b285 	.word	0x0801b285

0801f284 <__sfputc_r>:
 801f284:	6893      	ldr	r3, [r2, #8]
 801f286:	3b01      	subs	r3, #1
 801f288:	2b00      	cmp	r3, #0
 801f28a:	b410      	push	{r4}
 801f28c:	6093      	str	r3, [r2, #8]
 801f28e:	da08      	bge.n	801f2a2 <__sfputc_r+0x1e>
 801f290:	6994      	ldr	r4, [r2, #24]
 801f292:	42a3      	cmp	r3, r4
 801f294:	db01      	blt.n	801f29a <__sfputc_r+0x16>
 801f296:	290a      	cmp	r1, #10
 801f298:	d103      	bne.n	801f2a2 <__sfputc_r+0x1e>
 801f29a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f29e:	f7fd bb7d 	b.w	801c99c <__swbuf_r>
 801f2a2:	6813      	ldr	r3, [r2, #0]
 801f2a4:	1c58      	adds	r0, r3, #1
 801f2a6:	6010      	str	r0, [r2, #0]
 801f2a8:	7019      	strb	r1, [r3, #0]
 801f2aa:	4608      	mov	r0, r1
 801f2ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f2b0:	4770      	bx	lr

0801f2b2 <__sfputs_r>:
 801f2b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f2b4:	4606      	mov	r6, r0
 801f2b6:	460f      	mov	r7, r1
 801f2b8:	4614      	mov	r4, r2
 801f2ba:	18d5      	adds	r5, r2, r3
 801f2bc:	42ac      	cmp	r4, r5
 801f2be:	d101      	bne.n	801f2c4 <__sfputs_r+0x12>
 801f2c0:	2000      	movs	r0, #0
 801f2c2:	e007      	b.n	801f2d4 <__sfputs_r+0x22>
 801f2c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f2c8:	463a      	mov	r2, r7
 801f2ca:	4630      	mov	r0, r6
 801f2cc:	f7ff ffda 	bl	801f284 <__sfputc_r>
 801f2d0:	1c43      	adds	r3, r0, #1
 801f2d2:	d1f3      	bne.n	801f2bc <__sfputs_r+0xa>
 801f2d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801f2d8 <_vfiprintf_r>:
 801f2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f2dc:	460d      	mov	r5, r1
 801f2de:	b09d      	sub	sp, #116	; 0x74
 801f2e0:	4614      	mov	r4, r2
 801f2e2:	4698      	mov	r8, r3
 801f2e4:	4606      	mov	r6, r0
 801f2e6:	b118      	cbz	r0, 801f2f0 <_vfiprintf_r+0x18>
 801f2e8:	6983      	ldr	r3, [r0, #24]
 801f2ea:	b90b      	cbnz	r3, 801f2f0 <_vfiprintf_r+0x18>
 801f2ec:	f7fb f9b8 	bl	801a660 <__sinit>
 801f2f0:	4b89      	ldr	r3, [pc, #548]	; (801f518 <_vfiprintf_r+0x240>)
 801f2f2:	429d      	cmp	r5, r3
 801f2f4:	d11b      	bne.n	801f32e <_vfiprintf_r+0x56>
 801f2f6:	6875      	ldr	r5, [r6, #4]
 801f2f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801f2fa:	07d9      	lsls	r1, r3, #31
 801f2fc:	d405      	bmi.n	801f30a <_vfiprintf_r+0x32>
 801f2fe:	89ab      	ldrh	r3, [r5, #12]
 801f300:	059a      	lsls	r2, r3, #22
 801f302:	d402      	bmi.n	801f30a <_vfiprintf_r+0x32>
 801f304:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801f306:	f7fb fa6e 	bl	801a7e6 <__retarget_lock_acquire_recursive>
 801f30a:	89ab      	ldrh	r3, [r5, #12]
 801f30c:	071b      	lsls	r3, r3, #28
 801f30e:	d501      	bpl.n	801f314 <_vfiprintf_r+0x3c>
 801f310:	692b      	ldr	r3, [r5, #16]
 801f312:	b9eb      	cbnz	r3, 801f350 <_vfiprintf_r+0x78>
 801f314:	4629      	mov	r1, r5
 801f316:	4630      	mov	r0, r6
 801f318:	f7fd fba4 	bl	801ca64 <__swsetup_r>
 801f31c:	b1c0      	cbz	r0, 801f350 <_vfiprintf_r+0x78>
 801f31e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801f320:	07dc      	lsls	r4, r3, #31
 801f322:	d50e      	bpl.n	801f342 <_vfiprintf_r+0x6a>
 801f324:	f04f 30ff 	mov.w	r0, #4294967295
 801f328:	b01d      	add	sp, #116	; 0x74
 801f32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f32e:	4b7b      	ldr	r3, [pc, #492]	; (801f51c <_vfiprintf_r+0x244>)
 801f330:	429d      	cmp	r5, r3
 801f332:	d101      	bne.n	801f338 <_vfiprintf_r+0x60>
 801f334:	68b5      	ldr	r5, [r6, #8]
 801f336:	e7df      	b.n	801f2f8 <_vfiprintf_r+0x20>
 801f338:	4b79      	ldr	r3, [pc, #484]	; (801f520 <_vfiprintf_r+0x248>)
 801f33a:	429d      	cmp	r5, r3
 801f33c:	bf08      	it	eq
 801f33e:	68f5      	ldreq	r5, [r6, #12]
 801f340:	e7da      	b.n	801f2f8 <_vfiprintf_r+0x20>
 801f342:	89ab      	ldrh	r3, [r5, #12]
 801f344:	0598      	lsls	r0, r3, #22
 801f346:	d4ed      	bmi.n	801f324 <_vfiprintf_r+0x4c>
 801f348:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801f34a:	f7fb fa4d 	bl	801a7e8 <__retarget_lock_release_recursive>
 801f34e:	e7e9      	b.n	801f324 <_vfiprintf_r+0x4c>
 801f350:	2300      	movs	r3, #0
 801f352:	9309      	str	r3, [sp, #36]	; 0x24
 801f354:	2320      	movs	r3, #32
 801f356:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801f35a:	f8cd 800c 	str.w	r8, [sp, #12]
 801f35e:	2330      	movs	r3, #48	; 0x30
 801f360:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801f524 <_vfiprintf_r+0x24c>
 801f364:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801f368:	f04f 0901 	mov.w	r9, #1
 801f36c:	4623      	mov	r3, r4
 801f36e:	469a      	mov	sl, r3
 801f370:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f374:	b10a      	cbz	r2, 801f37a <_vfiprintf_r+0xa2>
 801f376:	2a25      	cmp	r2, #37	; 0x25
 801f378:	d1f9      	bne.n	801f36e <_vfiprintf_r+0x96>
 801f37a:	ebba 0b04 	subs.w	fp, sl, r4
 801f37e:	d00b      	beq.n	801f398 <_vfiprintf_r+0xc0>
 801f380:	465b      	mov	r3, fp
 801f382:	4622      	mov	r2, r4
 801f384:	4629      	mov	r1, r5
 801f386:	4630      	mov	r0, r6
 801f388:	f7ff ff93 	bl	801f2b2 <__sfputs_r>
 801f38c:	3001      	adds	r0, #1
 801f38e:	f000 80aa 	beq.w	801f4e6 <_vfiprintf_r+0x20e>
 801f392:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801f394:	445a      	add	r2, fp
 801f396:	9209      	str	r2, [sp, #36]	; 0x24
 801f398:	f89a 3000 	ldrb.w	r3, [sl]
 801f39c:	2b00      	cmp	r3, #0
 801f39e:	f000 80a2 	beq.w	801f4e6 <_vfiprintf_r+0x20e>
 801f3a2:	2300      	movs	r3, #0
 801f3a4:	f04f 32ff 	mov.w	r2, #4294967295
 801f3a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f3ac:	f10a 0a01 	add.w	sl, sl, #1
 801f3b0:	9304      	str	r3, [sp, #16]
 801f3b2:	9307      	str	r3, [sp, #28]
 801f3b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801f3b8:	931a      	str	r3, [sp, #104]	; 0x68
 801f3ba:	4654      	mov	r4, sl
 801f3bc:	2205      	movs	r2, #5
 801f3be:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f3c2:	4858      	ldr	r0, [pc, #352]	; (801f524 <_vfiprintf_r+0x24c>)
 801f3c4:	f7e0 ff1c 	bl	8000200 <memchr>
 801f3c8:	9a04      	ldr	r2, [sp, #16]
 801f3ca:	b9d8      	cbnz	r0, 801f404 <_vfiprintf_r+0x12c>
 801f3cc:	06d1      	lsls	r1, r2, #27
 801f3ce:	bf44      	itt	mi
 801f3d0:	2320      	movmi	r3, #32
 801f3d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801f3d6:	0713      	lsls	r3, r2, #28
 801f3d8:	bf44      	itt	mi
 801f3da:	232b      	movmi	r3, #43	; 0x2b
 801f3dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801f3e0:	f89a 3000 	ldrb.w	r3, [sl]
 801f3e4:	2b2a      	cmp	r3, #42	; 0x2a
 801f3e6:	d015      	beq.n	801f414 <_vfiprintf_r+0x13c>
 801f3e8:	9a07      	ldr	r2, [sp, #28]
 801f3ea:	4654      	mov	r4, sl
 801f3ec:	2000      	movs	r0, #0
 801f3ee:	f04f 0c0a 	mov.w	ip, #10
 801f3f2:	4621      	mov	r1, r4
 801f3f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f3f8:	3b30      	subs	r3, #48	; 0x30
 801f3fa:	2b09      	cmp	r3, #9
 801f3fc:	d94e      	bls.n	801f49c <_vfiprintf_r+0x1c4>
 801f3fe:	b1b0      	cbz	r0, 801f42e <_vfiprintf_r+0x156>
 801f400:	9207      	str	r2, [sp, #28]
 801f402:	e014      	b.n	801f42e <_vfiprintf_r+0x156>
 801f404:	eba0 0308 	sub.w	r3, r0, r8
 801f408:	fa09 f303 	lsl.w	r3, r9, r3
 801f40c:	4313      	orrs	r3, r2
 801f40e:	9304      	str	r3, [sp, #16]
 801f410:	46a2      	mov	sl, r4
 801f412:	e7d2      	b.n	801f3ba <_vfiprintf_r+0xe2>
 801f414:	9b03      	ldr	r3, [sp, #12]
 801f416:	1d19      	adds	r1, r3, #4
 801f418:	681b      	ldr	r3, [r3, #0]
 801f41a:	9103      	str	r1, [sp, #12]
 801f41c:	2b00      	cmp	r3, #0
 801f41e:	bfbb      	ittet	lt
 801f420:	425b      	neglt	r3, r3
 801f422:	f042 0202 	orrlt.w	r2, r2, #2
 801f426:	9307      	strge	r3, [sp, #28]
 801f428:	9307      	strlt	r3, [sp, #28]
 801f42a:	bfb8      	it	lt
 801f42c:	9204      	strlt	r2, [sp, #16]
 801f42e:	7823      	ldrb	r3, [r4, #0]
 801f430:	2b2e      	cmp	r3, #46	; 0x2e
 801f432:	d10c      	bne.n	801f44e <_vfiprintf_r+0x176>
 801f434:	7863      	ldrb	r3, [r4, #1]
 801f436:	2b2a      	cmp	r3, #42	; 0x2a
 801f438:	d135      	bne.n	801f4a6 <_vfiprintf_r+0x1ce>
 801f43a:	9b03      	ldr	r3, [sp, #12]
 801f43c:	1d1a      	adds	r2, r3, #4
 801f43e:	681b      	ldr	r3, [r3, #0]
 801f440:	9203      	str	r2, [sp, #12]
 801f442:	2b00      	cmp	r3, #0
 801f444:	bfb8      	it	lt
 801f446:	f04f 33ff 	movlt.w	r3, #4294967295
 801f44a:	3402      	adds	r4, #2
 801f44c:	9305      	str	r3, [sp, #20]
 801f44e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801f534 <_vfiprintf_r+0x25c>
 801f452:	7821      	ldrb	r1, [r4, #0]
 801f454:	2203      	movs	r2, #3
 801f456:	4650      	mov	r0, sl
 801f458:	f7e0 fed2 	bl	8000200 <memchr>
 801f45c:	b140      	cbz	r0, 801f470 <_vfiprintf_r+0x198>
 801f45e:	2340      	movs	r3, #64	; 0x40
 801f460:	eba0 000a 	sub.w	r0, r0, sl
 801f464:	fa03 f000 	lsl.w	r0, r3, r0
 801f468:	9b04      	ldr	r3, [sp, #16]
 801f46a:	4303      	orrs	r3, r0
 801f46c:	3401      	adds	r4, #1
 801f46e:	9304      	str	r3, [sp, #16]
 801f470:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f474:	482c      	ldr	r0, [pc, #176]	; (801f528 <_vfiprintf_r+0x250>)
 801f476:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801f47a:	2206      	movs	r2, #6
 801f47c:	f7e0 fec0 	bl	8000200 <memchr>
 801f480:	2800      	cmp	r0, #0
 801f482:	d03f      	beq.n	801f504 <_vfiprintf_r+0x22c>
 801f484:	4b29      	ldr	r3, [pc, #164]	; (801f52c <_vfiprintf_r+0x254>)
 801f486:	bb1b      	cbnz	r3, 801f4d0 <_vfiprintf_r+0x1f8>
 801f488:	9b03      	ldr	r3, [sp, #12]
 801f48a:	3307      	adds	r3, #7
 801f48c:	f023 0307 	bic.w	r3, r3, #7
 801f490:	3308      	adds	r3, #8
 801f492:	9303      	str	r3, [sp, #12]
 801f494:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f496:	443b      	add	r3, r7
 801f498:	9309      	str	r3, [sp, #36]	; 0x24
 801f49a:	e767      	b.n	801f36c <_vfiprintf_r+0x94>
 801f49c:	fb0c 3202 	mla	r2, ip, r2, r3
 801f4a0:	460c      	mov	r4, r1
 801f4a2:	2001      	movs	r0, #1
 801f4a4:	e7a5      	b.n	801f3f2 <_vfiprintf_r+0x11a>
 801f4a6:	2300      	movs	r3, #0
 801f4a8:	3401      	adds	r4, #1
 801f4aa:	9305      	str	r3, [sp, #20]
 801f4ac:	4619      	mov	r1, r3
 801f4ae:	f04f 0c0a 	mov.w	ip, #10
 801f4b2:	4620      	mov	r0, r4
 801f4b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f4b8:	3a30      	subs	r2, #48	; 0x30
 801f4ba:	2a09      	cmp	r2, #9
 801f4bc:	d903      	bls.n	801f4c6 <_vfiprintf_r+0x1ee>
 801f4be:	2b00      	cmp	r3, #0
 801f4c0:	d0c5      	beq.n	801f44e <_vfiprintf_r+0x176>
 801f4c2:	9105      	str	r1, [sp, #20]
 801f4c4:	e7c3      	b.n	801f44e <_vfiprintf_r+0x176>
 801f4c6:	fb0c 2101 	mla	r1, ip, r1, r2
 801f4ca:	4604      	mov	r4, r0
 801f4cc:	2301      	movs	r3, #1
 801f4ce:	e7f0      	b.n	801f4b2 <_vfiprintf_r+0x1da>
 801f4d0:	ab03      	add	r3, sp, #12
 801f4d2:	9300      	str	r3, [sp, #0]
 801f4d4:	462a      	mov	r2, r5
 801f4d6:	4b16      	ldr	r3, [pc, #88]	; (801f530 <_vfiprintf_r+0x258>)
 801f4d8:	a904      	add	r1, sp, #16
 801f4da:	4630      	mov	r0, r6
 801f4dc:	f7fb fb08 	bl	801aaf0 <_printf_float>
 801f4e0:	4607      	mov	r7, r0
 801f4e2:	1c78      	adds	r0, r7, #1
 801f4e4:	d1d6      	bne.n	801f494 <_vfiprintf_r+0x1bc>
 801f4e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801f4e8:	07d9      	lsls	r1, r3, #31
 801f4ea:	d405      	bmi.n	801f4f8 <_vfiprintf_r+0x220>
 801f4ec:	89ab      	ldrh	r3, [r5, #12]
 801f4ee:	059a      	lsls	r2, r3, #22
 801f4f0:	d402      	bmi.n	801f4f8 <_vfiprintf_r+0x220>
 801f4f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801f4f4:	f7fb f978 	bl	801a7e8 <__retarget_lock_release_recursive>
 801f4f8:	89ab      	ldrh	r3, [r5, #12]
 801f4fa:	065b      	lsls	r3, r3, #25
 801f4fc:	f53f af12 	bmi.w	801f324 <_vfiprintf_r+0x4c>
 801f500:	9809      	ldr	r0, [sp, #36]	; 0x24
 801f502:	e711      	b.n	801f328 <_vfiprintf_r+0x50>
 801f504:	ab03      	add	r3, sp, #12
 801f506:	9300      	str	r3, [sp, #0]
 801f508:	462a      	mov	r2, r5
 801f50a:	4b09      	ldr	r3, [pc, #36]	; (801f530 <_vfiprintf_r+0x258>)
 801f50c:	a904      	add	r1, sp, #16
 801f50e:	4630      	mov	r0, r6
 801f510:	f7fb fd92 	bl	801b038 <_printf_i>
 801f514:	e7e4      	b.n	801f4e0 <_vfiprintf_r+0x208>
 801f516:	bf00      	nop
 801f518:	080218a4 	.word	0x080218a4
 801f51c:	080218c4 	.word	0x080218c4
 801f520:	08021884 	.word	0x08021884
 801f524:	08021c1c 	.word	0x08021c1c
 801f528:	08021c26 	.word	0x08021c26
 801f52c:	0801aaf1 	.word	0x0801aaf1
 801f530:	0801f2b3 	.word	0x0801f2b3
 801f534:	08021c22 	.word	0x08021c22

0801f538 <_scanf_chars>:
 801f538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f53c:	4615      	mov	r5, r2
 801f53e:	688a      	ldr	r2, [r1, #8]
 801f540:	4680      	mov	r8, r0
 801f542:	460c      	mov	r4, r1
 801f544:	b932      	cbnz	r2, 801f554 <_scanf_chars+0x1c>
 801f546:	698a      	ldr	r2, [r1, #24]
 801f548:	2a00      	cmp	r2, #0
 801f54a:	bf0c      	ite	eq
 801f54c:	2201      	moveq	r2, #1
 801f54e:	f04f 32ff 	movne.w	r2, #4294967295
 801f552:	608a      	str	r2, [r1, #8]
 801f554:	6822      	ldr	r2, [r4, #0]
 801f556:	f8df 908c 	ldr.w	r9, [pc, #140]	; 801f5e4 <_scanf_chars+0xac>
 801f55a:	06d1      	lsls	r1, r2, #27
 801f55c:	bf5f      	itttt	pl
 801f55e:	681a      	ldrpl	r2, [r3, #0]
 801f560:	1d11      	addpl	r1, r2, #4
 801f562:	6019      	strpl	r1, [r3, #0]
 801f564:	6816      	ldrpl	r6, [r2, #0]
 801f566:	2700      	movs	r7, #0
 801f568:	69a0      	ldr	r0, [r4, #24]
 801f56a:	b188      	cbz	r0, 801f590 <_scanf_chars+0x58>
 801f56c:	2801      	cmp	r0, #1
 801f56e:	d107      	bne.n	801f580 <_scanf_chars+0x48>
 801f570:	682b      	ldr	r3, [r5, #0]
 801f572:	781a      	ldrb	r2, [r3, #0]
 801f574:	6963      	ldr	r3, [r4, #20]
 801f576:	5c9b      	ldrb	r3, [r3, r2]
 801f578:	b953      	cbnz	r3, 801f590 <_scanf_chars+0x58>
 801f57a:	bb27      	cbnz	r7, 801f5c6 <_scanf_chars+0x8e>
 801f57c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f580:	2802      	cmp	r0, #2
 801f582:	d120      	bne.n	801f5c6 <_scanf_chars+0x8e>
 801f584:	682b      	ldr	r3, [r5, #0]
 801f586:	781b      	ldrb	r3, [r3, #0]
 801f588:	f813 3009 	ldrb.w	r3, [r3, r9]
 801f58c:	071b      	lsls	r3, r3, #28
 801f58e:	d41a      	bmi.n	801f5c6 <_scanf_chars+0x8e>
 801f590:	6823      	ldr	r3, [r4, #0]
 801f592:	06da      	lsls	r2, r3, #27
 801f594:	bf5e      	ittt	pl
 801f596:	682b      	ldrpl	r3, [r5, #0]
 801f598:	781b      	ldrbpl	r3, [r3, #0]
 801f59a:	f806 3b01 	strbpl.w	r3, [r6], #1
 801f59e:	682a      	ldr	r2, [r5, #0]
 801f5a0:	686b      	ldr	r3, [r5, #4]
 801f5a2:	3201      	adds	r2, #1
 801f5a4:	602a      	str	r2, [r5, #0]
 801f5a6:	68a2      	ldr	r2, [r4, #8]
 801f5a8:	3b01      	subs	r3, #1
 801f5aa:	3a01      	subs	r2, #1
 801f5ac:	606b      	str	r3, [r5, #4]
 801f5ae:	3701      	adds	r7, #1
 801f5b0:	60a2      	str	r2, [r4, #8]
 801f5b2:	b142      	cbz	r2, 801f5c6 <_scanf_chars+0x8e>
 801f5b4:	2b00      	cmp	r3, #0
 801f5b6:	dcd7      	bgt.n	801f568 <_scanf_chars+0x30>
 801f5b8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801f5bc:	4629      	mov	r1, r5
 801f5be:	4640      	mov	r0, r8
 801f5c0:	4798      	blx	r3
 801f5c2:	2800      	cmp	r0, #0
 801f5c4:	d0d0      	beq.n	801f568 <_scanf_chars+0x30>
 801f5c6:	6823      	ldr	r3, [r4, #0]
 801f5c8:	f013 0310 	ands.w	r3, r3, #16
 801f5cc:	d105      	bne.n	801f5da <_scanf_chars+0xa2>
 801f5ce:	68e2      	ldr	r2, [r4, #12]
 801f5d0:	3201      	adds	r2, #1
 801f5d2:	60e2      	str	r2, [r4, #12]
 801f5d4:	69a2      	ldr	r2, [r4, #24]
 801f5d6:	b102      	cbz	r2, 801f5da <_scanf_chars+0xa2>
 801f5d8:	7033      	strb	r3, [r6, #0]
 801f5da:	6923      	ldr	r3, [r4, #16]
 801f5dc:	441f      	add	r7, r3
 801f5de:	6127      	str	r7, [r4, #16]
 801f5e0:	2000      	movs	r0, #0
 801f5e2:	e7cb      	b.n	801f57c <_scanf_chars+0x44>
 801f5e4:	08021781 	.word	0x08021781

0801f5e8 <_scanf_i>:
 801f5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f5ec:	4698      	mov	r8, r3
 801f5ee:	4b74      	ldr	r3, [pc, #464]	; (801f7c0 <_scanf_i+0x1d8>)
 801f5f0:	460c      	mov	r4, r1
 801f5f2:	4682      	mov	sl, r0
 801f5f4:	4616      	mov	r6, r2
 801f5f6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801f5fa:	b087      	sub	sp, #28
 801f5fc:	ab03      	add	r3, sp, #12
 801f5fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801f602:	4b70      	ldr	r3, [pc, #448]	; (801f7c4 <_scanf_i+0x1dc>)
 801f604:	69a1      	ldr	r1, [r4, #24]
 801f606:	4a70      	ldr	r2, [pc, #448]	; (801f7c8 <_scanf_i+0x1e0>)
 801f608:	2903      	cmp	r1, #3
 801f60a:	bf18      	it	ne
 801f60c:	461a      	movne	r2, r3
 801f60e:	68a3      	ldr	r3, [r4, #8]
 801f610:	9201      	str	r2, [sp, #4]
 801f612:	1e5a      	subs	r2, r3, #1
 801f614:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801f618:	bf88      	it	hi
 801f61a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801f61e:	4627      	mov	r7, r4
 801f620:	bf82      	ittt	hi
 801f622:	eb03 0905 	addhi.w	r9, r3, r5
 801f626:	f240 135d 	movwhi	r3, #349	; 0x15d
 801f62a:	60a3      	strhi	r3, [r4, #8]
 801f62c:	f857 3b1c 	ldr.w	r3, [r7], #28
 801f630:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801f634:	bf98      	it	ls
 801f636:	f04f 0900 	movls.w	r9, #0
 801f63a:	6023      	str	r3, [r4, #0]
 801f63c:	463d      	mov	r5, r7
 801f63e:	f04f 0b00 	mov.w	fp, #0
 801f642:	6831      	ldr	r1, [r6, #0]
 801f644:	ab03      	add	r3, sp, #12
 801f646:	7809      	ldrb	r1, [r1, #0]
 801f648:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801f64c:	2202      	movs	r2, #2
 801f64e:	f7e0 fdd7 	bl	8000200 <memchr>
 801f652:	b328      	cbz	r0, 801f6a0 <_scanf_i+0xb8>
 801f654:	f1bb 0f01 	cmp.w	fp, #1
 801f658:	d159      	bne.n	801f70e <_scanf_i+0x126>
 801f65a:	6862      	ldr	r2, [r4, #4]
 801f65c:	b92a      	cbnz	r2, 801f66a <_scanf_i+0x82>
 801f65e:	6822      	ldr	r2, [r4, #0]
 801f660:	2308      	movs	r3, #8
 801f662:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801f666:	6063      	str	r3, [r4, #4]
 801f668:	6022      	str	r2, [r4, #0]
 801f66a:	6822      	ldr	r2, [r4, #0]
 801f66c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801f670:	6022      	str	r2, [r4, #0]
 801f672:	68a2      	ldr	r2, [r4, #8]
 801f674:	1e51      	subs	r1, r2, #1
 801f676:	60a1      	str	r1, [r4, #8]
 801f678:	b192      	cbz	r2, 801f6a0 <_scanf_i+0xb8>
 801f67a:	6832      	ldr	r2, [r6, #0]
 801f67c:	1c51      	adds	r1, r2, #1
 801f67e:	6031      	str	r1, [r6, #0]
 801f680:	7812      	ldrb	r2, [r2, #0]
 801f682:	f805 2b01 	strb.w	r2, [r5], #1
 801f686:	6872      	ldr	r2, [r6, #4]
 801f688:	3a01      	subs	r2, #1
 801f68a:	2a00      	cmp	r2, #0
 801f68c:	6072      	str	r2, [r6, #4]
 801f68e:	dc07      	bgt.n	801f6a0 <_scanf_i+0xb8>
 801f690:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801f694:	4631      	mov	r1, r6
 801f696:	4650      	mov	r0, sl
 801f698:	4790      	blx	r2
 801f69a:	2800      	cmp	r0, #0
 801f69c:	f040 8085 	bne.w	801f7aa <_scanf_i+0x1c2>
 801f6a0:	f10b 0b01 	add.w	fp, fp, #1
 801f6a4:	f1bb 0f03 	cmp.w	fp, #3
 801f6a8:	d1cb      	bne.n	801f642 <_scanf_i+0x5a>
 801f6aa:	6863      	ldr	r3, [r4, #4]
 801f6ac:	b90b      	cbnz	r3, 801f6b2 <_scanf_i+0xca>
 801f6ae:	230a      	movs	r3, #10
 801f6b0:	6063      	str	r3, [r4, #4]
 801f6b2:	6863      	ldr	r3, [r4, #4]
 801f6b4:	4945      	ldr	r1, [pc, #276]	; (801f7cc <_scanf_i+0x1e4>)
 801f6b6:	6960      	ldr	r0, [r4, #20]
 801f6b8:	1ac9      	subs	r1, r1, r3
 801f6ba:	f000 f89b 	bl	801f7f4 <__sccl>
 801f6be:	f04f 0b00 	mov.w	fp, #0
 801f6c2:	68a3      	ldr	r3, [r4, #8]
 801f6c4:	6822      	ldr	r2, [r4, #0]
 801f6c6:	2b00      	cmp	r3, #0
 801f6c8:	d03d      	beq.n	801f746 <_scanf_i+0x15e>
 801f6ca:	6831      	ldr	r1, [r6, #0]
 801f6cc:	6960      	ldr	r0, [r4, #20]
 801f6ce:	f891 c000 	ldrb.w	ip, [r1]
 801f6d2:	f810 000c 	ldrb.w	r0, [r0, ip]
 801f6d6:	2800      	cmp	r0, #0
 801f6d8:	d035      	beq.n	801f746 <_scanf_i+0x15e>
 801f6da:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801f6de:	d124      	bne.n	801f72a <_scanf_i+0x142>
 801f6e0:	0510      	lsls	r0, r2, #20
 801f6e2:	d522      	bpl.n	801f72a <_scanf_i+0x142>
 801f6e4:	f10b 0b01 	add.w	fp, fp, #1
 801f6e8:	f1b9 0f00 	cmp.w	r9, #0
 801f6ec:	d003      	beq.n	801f6f6 <_scanf_i+0x10e>
 801f6ee:	3301      	adds	r3, #1
 801f6f0:	f109 39ff 	add.w	r9, r9, #4294967295
 801f6f4:	60a3      	str	r3, [r4, #8]
 801f6f6:	6873      	ldr	r3, [r6, #4]
 801f6f8:	3b01      	subs	r3, #1
 801f6fa:	2b00      	cmp	r3, #0
 801f6fc:	6073      	str	r3, [r6, #4]
 801f6fe:	dd1b      	ble.n	801f738 <_scanf_i+0x150>
 801f700:	6833      	ldr	r3, [r6, #0]
 801f702:	3301      	adds	r3, #1
 801f704:	6033      	str	r3, [r6, #0]
 801f706:	68a3      	ldr	r3, [r4, #8]
 801f708:	3b01      	subs	r3, #1
 801f70a:	60a3      	str	r3, [r4, #8]
 801f70c:	e7d9      	b.n	801f6c2 <_scanf_i+0xda>
 801f70e:	f1bb 0f02 	cmp.w	fp, #2
 801f712:	d1ae      	bne.n	801f672 <_scanf_i+0x8a>
 801f714:	6822      	ldr	r2, [r4, #0]
 801f716:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801f71a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801f71e:	d1bf      	bne.n	801f6a0 <_scanf_i+0xb8>
 801f720:	2310      	movs	r3, #16
 801f722:	6063      	str	r3, [r4, #4]
 801f724:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801f728:	e7a2      	b.n	801f670 <_scanf_i+0x88>
 801f72a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801f72e:	6022      	str	r2, [r4, #0]
 801f730:	780b      	ldrb	r3, [r1, #0]
 801f732:	f805 3b01 	strb.w	r3, [r5], #1
 801f736:	e7de      	b.n	801f6f6 <_scanf_i+0x10e>
 801f738:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801f73c:	4631      	mov	r1, r6
 801f73e:	4650      	mov	r0, sl
 801f740:	4798      	blx	r3
 801f742:	2800      	cmp	r0, #0
 801f744:	d0df      	beq.n	801f706 <_scanf_i+0x11e>
 801f746:	6823      	ldr	r3, [r4, #0]
 801f748:	05d9      	lsls	r1, r3, #23
 801f74a:	d50d      	bpl.n	801f768 <_scanf_i+0x180>
 801f74c:	42bd      	cmp	r5, r7
 801f74e:	d909      	bls.n	801f764 <_scanf_i+0x17c>
 801f750:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801f754:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801f758:	4632      	mov	r2, r6
 801f75a:	4650      	mov	r0, sl
 801f75c:	4798      	blx	r3
 801f75e:	f105 39ff 	add.w	r9, r5, #4294967295
 801f762:	464d      	mov	r5, r9
 801f764:	42bd      	cmp	r5, r7
 801f766:	d028      	beq.n	801f7ba <_scanf_i+0x1d2>
 801f768:	6822      	ldr	r2, [r4, #0]
 801f76a:	f012 0210 	ands.w	r2, r2, #16
 801f76e:	d113      	bne.n	801f798 <_scanf_i+0x1b0>
 801f770:	702a      	strb	r2, [r5, #0]
 801f772:	6863      	ldr	r3, [r4, #4]
 801f774:	9e01      	ldr	r6, [sp, #4]
 801f776:	4639      	mov	r1, r7
 801f778:	4650      	mov	r0, sl
 801f77a:	47b0      	blx	r6
 801f77c:	f8d8 3000 	ldr.w	r3, [r8]
 801f780:	6821      	ldr	r1, [r4, #0]
 801f782:	1d1a      	adds	r2, r3, #4
 801f784:	f8c8 2000 	str.w	r2, [r8]
 801f788:	f011 0f20 	tst.w	r1, #32
 801f78c:	681b      	ldr	r3, [r3, #0]
 801f78e:	d00f      	beq.n	801f7b0 <_scanf_i+0x1c8>
 801f790:	6018      	str	r0, [r3, #0]
 801f792:	68e3      	ldr	r3, [r4, #12]
 801f794:	3301      	adds	r3, #1
 801f796:	60e3      	str	r3, [r4, #12]
 801f798:	1bed      	subs	r5, r5, r7
 801f79a:	44ab      	add	fp, r5
 801f79c:	6925      	ldr	r5, [r4, #16]
 801f79e:	445d      	add	r5, fp
 801f7a0:	6125      	str	r5, [r4, #16]
 801f7a2:	2000      	movs	r0, #0
 801f7a4:	b007      	add	sp, #28
 801f7a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f7aa:	f04f 0b00 	mov.w	fp, #0
 801f7ae:	e7ca      	b.n	801f746 <_scanf_i+0x15e>
 801f7b0:	07ca      	lsls	r2, r1, #31
 801f7b2:	bf4c      	ite	mi
 801f7b4:	8018      	strhmi	r0, [r3, #0]
 801f7b6:	6018      	strpl	r0, [r3, #0]
 801f7b8:	e7eb      	b.n	801f792 <_scanf_i+0x1aa>
 801f7ba:	2001      	movs	r0, #1
 801f7bc:	e7f2      	b.n	801f7a4 <_scanf_i+0x1bc>
 801f7be:	bf00      	nop
 801f7c0:	08021544 	.word	0x08021544
 801f7c4:	0801c911 	.word	0x0801c911
 801f7c8:	0801c801 	.word	0x0801c801
 801f7cc:	08021c46 	.word	0x08021c46

0801f7d0 <_read_r>:
 801f7d0:	b538      	push	{r3, r4, r5, lr}
 801f7d2:	4d07      	ldr	r5, [pc, #28]	; (801f7f0 <_read_r+0x20>)
 801f7d4:	4604      	mov	r4, r0
 801f7d6:	4608      	mov	r0, r1
 801f7d8:	4611      	mov	r1, r2
 801f7da:	2200      	movs	r2, #0
 801f7dc:	602a      	str	r2, [r5, #0]
 801f7de:	461a      	mov	r2, r3
 801f7e0:	f7e3 fd00 	bl	80031e4 <_read>
 801f7e4:	1c43      	adds	r3, r0, #1
 801f7e6:	d102      	bne.n	801f7ee <_read_r+0x1e>
 801f7e8:	682b      	ldr	r3, [r5, #0]
 801f7ea:	b103      	cbz	r3, 801f7ee <_read_r+0x1e>
 801f7ec:	6023      	str	r3, [r4, #0]
 801f7ee:	bd38      	pop	{r3, r4, r5, pc}
 801f7f0:	20008fb4 	.word	0x20008fb4

0801f7f4 <__sccl>:
 801f7f4:	b570      	push	{r4, r5, r6, lr}
 801f7f6:	780b      	ldrb	r3, [r1, #0]
 801f7f8:	4604      	mov	r4, r0
 801f7fa:	2b5e      	cmp	r3, #94	; 0x5e
 801f7fc:	bf0b      	itete	eq
 801f7fe:	784b      	ldrbeq	r3, [r1, #1]
 801f800:	1c48      	addne	r0, r1, #1
 801f802:	1c88      	addeq	r0, r1, #2
 801f804:	2200      	movne	r2, #0
 801f806:	bf08      	it	eq
 801f808:	2201      	moveq	r2, #1
 801f80a:	1e61      	subs	r1, r4, #1
 801f80c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801f810:	f801 2f01 	strb.w	r2, [r1, #1]!
 801f814:	42a9      	cmp	r1, r5
 801f816:	d1fb      	bne.n	801f810 <__sccl+0x1c>
 801f818:	b90b      	cbnz	r3, 801f81e <__sccl+0x2a>
 801f81a:	3801      	subs	r0, #1
 801f81c:	bd70      	pop	{r4, r5, r6, pc}
 801f81e:	f082 0101 	eor.w	r1, r2, #1
 801f822:	54e1      	strb	r1, [r4, r3]
 801f824:	1c42      	adds	r2, r0, #1
 801f826:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 801f82a:	2d2d      	cmp	r5, #45	; 0x2d
 801f82c:	f102 36ff 	add.w	r6, r2, #4294967295
 801f830:	4610      	mov	r0, r2
 801f832:	d006      	beq.n	801f842 <__sccl+0x4e>
 801f834:	2d5d      	cmp	r5, #93	; 0x5d
 801f836:	d0f1      	beq.n	801f81c <__sccl+0x28>
 801f838:	b90d      	cbnz	r5, 801f83e <__sccl+0x4a>
 801f83a:	4630      	mov	r0, r6
 801f83c:	e7ee      	b.n	801f81c <__sccl+0x28>
 801f83e:	462b      	mov	r3, r5
 801f840:	e7ef      	b.n	801f822 <__sccl+0x2e>
 801f842:	7816      	ldrb	r6, [r2, #0]
 801f844:	2e5d      	cmp	r6, #93	; 0x5d
 801f846:	d0fa      	beq.n	801f83e <__sccl+0x4a>
 801f848:	42b3      	cmp	r3, r6
 801f84a:	dcf8      	bgt.n	801f83e <__sccl+0x4a>
 801f84c:	4618      	mov	r0, r3
 801f84e:	3001      	adds	r0, #1
 801f850:	4286      	cmp	r6, r0
 801f852:	5421      	strb	r1, [r4, r0]
 801f854:	dcfb      	bgt.n	801f84e <__sccl+0x5a>
 801f856:	43d8      	mvns	r0, r3
 801f858:	4430      	add	r0, r6
 801f85a:	1c5d      	adds	r5, r3, #1
 801f85c:	42b3      	cmp	r3, r6
 801f85e:	bfa8      	it	ge
 801f860:	2000      	movge	r0, #0
 801f862:	182b      	adds	r3, r5, r0
 801f864:	3202      	adds	r2, #2
 801f866:	e7de      	b.n	801f826 <__sccl+0x32>

0801f868 <__submore>:
 801f868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f86c:	460c      	mov	r4, r1
 801f86e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801f870:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801f874:	4299      	cmp	r1, r3
 801f876:	d11d      	bne.n	801f8b4 <__submore+0x4c>
 801f878:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801f87c:	f7fb f83e 	bl	801a8fc <_malloc_r>
 801f880:	b918      	cbnz	r0, 801f88a <__submore+0x22>
 801f882:	f04f 30ff 	mov.w	r0, #4294967295
 801f886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f88a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801f88e:	63a3      	str	r3, [r4, #56]	; 0x38
 801f890:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801f894:	6360      	str	r0, [r4, #52]	; 0x34
 801f896:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801f89a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801f89e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801f8a2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801f8a6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801f8aa:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801f8ae:	6020      	str	r0, [r4, #0]
 801f8b0:	2000      	movs	r0, #0
 801f8b2:	e7e8      	b.n	801f886 <__submore+0x1e>
 801f8b4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801f8b6:	0077      	lsls	r7, r6, #1
 801f8b8:	463a      	mov	r2, r7
 801f8ba:	f7ff f98f 	bl	801ebdc <_realloc_r>
 801f8be:	4605      	mov	r5, r0
 801f8c0:	2800      	cmp	r0, #0
 801f8c2:	d0de      	beq.n	801f882 <__submore+0x1a>
 801f8c4:	eb00 0806 	add.w	r8, r0, r6
 801f8c8:	4601      	mov	r1, r0
 801f8ca:	4632      	mov	r2, r6
 801f8cc:	4640      	mov	r0, r8
 801f8ce:	f7fa ff95 	bl	801a7fc <memcpy>
 801f8d2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801f8d6:	f8c4 8000 	str.w	r8, [r4]
 801f8da:	e7e9      	b.n	801f8b0 <__submore+0x48>

0801f8dc <__ascii_wctomb>:
 801f8dc:	b149      	cbz	r1, 801f8f2 <__ascii_wctomb+0x16>
 801f8de:	2aff      	cmp	r2, #255	; 0xff
 801f8e0:	bf85      	ittet	hi
 801f8e2:	238a      	movhi	r3, #138	; 0x8a
 801f8e4:	6003      	strhi	r3, [r0, #0]
 801f8e6:	700a      	strbls	r2, [r1, #0]
 801f8e8:	f04f 30ff 	movhi.w	r0, #4294967295
 801f8ec:	bf98      	it	ls
 801f8ee:	2001      	movls	r0, #1
 801f8f0:	4770      	bx	lr
 801f8f2:	4608      	mov	r0, r1
 801f8f4:	4770      	bx	lr
	...

0801f8f8 <_fstat_r>:
 801f8f8:	b538      	push	{r3, r4, r5, lr}
 801f8fa:	4d07      	ldr	r5, [pc, #28]	; (801f918 <_fstat_r+0x20>)
 801f8fc:	2300      	movs	r3, #0
 801f8fe:	4604      	mov	r4, r0
 801f900:	4608      	mov	r0, r1
 801f902:	4611      	mov	r1, r2
 801f904:	602b      	str	r3, [r5, #0]
 801f906:	f7e3 fcb2 	bl	800326e <_fstat>
 801f90a:	1c43      	adds	r3, r0, #1
 801f90c:	d102      	bne.n	801f914 <_fstat_r+0x1c>
 801f90e:	682b      	ldr	r3, [r5, #0]
 801f910:	b103      	cbz	r3, 801f914 <_fstat_r+0x1c>
 801f912:	6023      	str	r3, [r4, #0]
 801f914:	bd38      	pop	{r3, r4, r5, pc}
 801f916:	bf00      	nop
 801f918:	20008fb4 	.word	0x20008fb4

0801f91c <_isatty_r>:
 801f91c:	b538      	push	{r3, r4, r5, lr}
 801f91e:	4d06      	ldr	r5, [pc, #24]	; (801f938 <_isatty_r+0x1c>)
 801f920:	2300      	movs	r3, #0
 801f922:	4604      	mov	r4, r0
 801f924:	4608      	mov	r0, r1
 801f926:	602b      	str	r3, [r5, #0]
 801f928:	f7e3 fcb1 	bl	800328e <_isatty>
 801f92c:	1c43      	adds	r3, r0, #1
 801f92e:	d102      	bne.n	801f936 <_isatty_r+0x1a>
 801f930:	682b      	ldr	r3, [r5, #0]
 801f932:	b103      	cbz	r3, 801f936 <_isatty_r+0x1a>
 801f934:	6023      	str	r3, [r4, #0]
 801f936:	bd38      	pop	{r3, r4, r5, pc}
 801f938:	20008fb4 	.word	0x20008fb4

0801f93c <_malloc_usable_size_r>:
 801f93c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f940:	1f18      	subs	r0, r3, #4
 801f942:	2b00      	cmp	r3, #0
 801f944:	bfbc      	itt	lt
 801f946:	580b      	ldrlt	r3, [r1, r0]
 801f948:	18c0      	addlt	r0, r0, r3
 801f94a:	4770      	bx	lr

0801f94c <_init>:
 801f94c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f94e:	bf00      	nop
 801f950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f952:	bc08      	pop	{r3}
 801f954:	469e      	mov	lr, r3
 801f956:	4770      	bx	lr

0801f958 <_fini>:
 801f958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f95a:	bf00      	nop
 801f95c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f95e:	bc08      	pop	{r3}
 801f960:	469e      	mov	lr, r3
 801f962:	4770      	bx	lr
