###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        84170   # Number of WRITE/WRITEP commands
num_reads_done                 =       442467   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       351646   # Number of read row buffer hits
num_read_cmds                  =       442465   # Number of READ/READP commands
num_writes_done                =        84176   # Number of read requests issued
num_write_row_hits             =        71470   # Number of write row buffer hits
num_act_cmds                   =       103857   # Number of ACT commands
num_pre_cmds                   =       103827   # Number of PRE commands
num_ondemand_pres              =        81270   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9284615   # Cyles of rank active rank.0
rank_active_cycles.1           =      8937157   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       715385   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1062843   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       487739   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3706   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2124   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4231   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3490   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          395   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          225   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          364   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          527   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          980   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22862   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          233   # Write cmd latency (cycles)
write_latency[40-59]           =          419   # Write cmd latency (cycles)
write_latency[60-79]           =          644   # Write cmd latency (cycles)
write_latency[80-99]           =         1243   # Write cmd latency (cycles)
write_latency[100-119]         =         1956   # Write cmd latency (cycles)
write_latency[120-139]         =         3280   # Write cmd latency (cycles)
write_latency[140-159]         =         4819   # Write cmd latency (cycles)
write_latency[160-179]         =         5560   # Write cmd latency (cycles)
write_latency[180-199]         =         5514   # Write cmd latency (cycles)
write_latency[200-]            =        60490   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       207370   # Read request latency (cycles)
read_latency[40-59]            =        64548   # Read request latency (cycles)
read_latency[60-79]            =        60739   # Read request latency (cycles)
read_latency[80-99]            =        22402   # Read request latency (cycles)
read_latency[100-119]          =        16715   # Read request latency (cycles)
read_latency[120-139]          =        13681   # Read request latency (cycles)
read_latency[140-159]          =         7231   # Read request latency (cycles)
read_latency[160-179]          =         5079   # Read request latency (cycles)
read_latency[180-199]          =         4096   # Read request latency (cycles)
read_latency[200-]             =        40604   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.20177e+08   # Write energy
read_energy                    =  1.78402e+09   # Read energy
act_energy                     =  2.84153e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.43385e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.10165e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7936e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.57679e+09   # Active standby energy rank.1
average_read_latency           =      88.8557   # Average read request latency (cycles)
average_interarrival           =      18.9879   # Average request interarrival latency (cycles)
total_energy                   =  1.54169e+10   # Total energy (pJ)
average_power                  =      1541.69   # Average power (mW)
average_bandwidth              =      4.49402   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        83431   # Number of WRITE/WRITEP commands
num_reads_done                 =       438752   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       332907   # Number of read row buffer hits
num_read_cmds                  =       438751   # Number of READ/READP commands
num_writes_done                =        83435   # Number of read requests issued
num_write_row_hits             =        62557   # Number of write row buffer hits
num_act_cmds                   =       127091   # Number of ACT commands
num_pre_cmds                   =       127065   # Number of PRE commands
num_ondemand_pres              =       105920   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9100429   # Cyles of rank active rank.0
rank_active_cycles.1           =      9056089   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       899571   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       943911   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       482927   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3941   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2136   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4272   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3510   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          409   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          215   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          395   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          541   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          976   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22865   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          168   # Write cmd latency (cycles)
write_latency[40-59]           =          247   # Write cmd latency (cycles)
write_latency[60-79]           =          507   # Write cmd latency (cycles)
write_latency[80-99]           =         1047   # Write cmd latency (cycles)
write_latency[100-119]         =         1717   # Write cmd latency (cycles)
write_latency[120-139]         =         2983   # Write cmd latency (cycles)
write_latency[140-159]         =         4122   # Write cmd latency (cycles)
write_latency[160-179]         =         4895   # Write cmd latency (cycles)
write_latency[180-199]         =         5062   # Write cmd latency (cycles)
write_latency[200-]            =        62678   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       199923   # Read request latency (cycles)
read_latency[40-59]            =        59557   # Read request latency (cycles)
read_latency[60-79]            =        68423   # Read request latency (cycles)
read_latency[80-99]            =        22880   # Read request latency (cycles)
read_latency[100-119]          =        17968   # Read request latency (cycles)
read_latency[120-139]          =        14591   # Read request latency (cycles)
read_latency[140-159]          =         7363   # Read request latency (cycles)
read_latency[160-179]          =         5298   # Read request latency (cycles)
read_latency[180-199]          =         4061   # Read request latency (cycles)
read_latency[200-]             =        38687   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.16488e+08   # Write energy
read_energy                    =  1.76904e+09   # Read energy
act_energy                     =  3.47721e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.31794e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.53077e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67867e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.651e+09   # Active standby energy rank.1
average_read_latency           =      87.0806   # Average read request latency (cycles)
average_interarrival           =      19.1499   # Average request interarrival latency (cycles)
total_energy                   =  1.54524e+10   # Total energy (pJ)
average_power                  =      1545.24   # Average power (mW)
average_bandwidth              =        4.456   # Average bandwidth
