<<<<<<< HEAD
# EcoMender Bot â€“ e-Yantra 2024

These files are part of our submission for the **e-Yantra Robotics Competition 2024**, under the theme **EcoMender Bot**.

The project involves Verilog HDL-based design and simulation on an Intel FPGA. Tasks include frequency scaling, PWM generation, and color detection using FSM logic interfaced with a simulated TCS3200 color sensor.

## ðŸ“ Folder Structure

- `src/` â€“ Verilog source files
- `tb/` â€“ Testbenches
- `sim/` â€“ Simulation outputs (ModelSim)
- `waveform/` â€“ Screenshots of simulation waveforms
- `report/` â€“ Project documentation
- `README.md` â€“ This file

## ðŸ›  Tools Used

- Intel Quartus Prime
- ModelSim
- Verilog HDL

## ðŸ“Œ Note

These files are **strictly related to the e-Yantra competition** and follow the structure and format as per submission guidelines.

---
=======
# UART_buffer
>>>>>>> b4a8a971b5151f83e4329f3441a5d429d7b92118
