.include "8clocks.jsim"
.include "nominal.jsim"
.include "stdcell.jsim"

.subckt ctl reset id[31:26] ra2sel bsel alufn[5:0] wdsel[1:0] wr werf

Xctl vdd 0 0 id[31:26] // one read port
+ pcsel ra2sel asel bsel wdsel[1:0] alufn[5:0] xwr werf
+ $memory width=14 nlocations=128 
+ contents=(
	+ 0b00000000000000 // opcode=0b000000
	+ 0b00000000000000 // opcode=0b000001
	+ 0b00000000000000 // opcode=0b000010
	+ 0b00000000000000 // opcode=0b000011
        + 0b00000000000000 // opcode=0b000100
	+ 0b00000000000000 // opcode=0b000101
        + 0b00000000000000 // opcode=0b000110
	+ 0b00000000000000 // opcode=0b000111
	+ 0b00000000000000 // opcode=0b001000
	+ 0b00000000000000 // opcode=0b001001
        + 0b00000000000000 // opcode=0b001010
	+ 0b00000000000000 // opcode=0b001011
        + 0b00000000000000 // opcode=0b001100
	+ 0b00000000000000 // opcode=0b001101
	+ 0b00000000000000 // opcode=0b001110
	+ 0b00000000000000 // opcode=0b001111
        + 0b00000000000000 // opcode=0b010000
	+ 0b00000000000000 // opcode=0b010001
        + 0b00000000000000 // opcode=0b010010
	+ 0b00000000000000 // opcode=0b010011
	+ 0b00000000000000 // opcode=0b010100
	+ 0b00000000000000 // opcode=0b010101
        + 0b00000000000000 // opcode=0b010110
	+ 0b00000000000000 // opcode=0b010111

        + 0b00001000000001 // opcode=0b011000 LD
        + 0b00100000000010 // opcode=0b011001 ST
        + 0b00000000000000 // opcode=0b011010 
        + 0b10000000000001 // opcode=0b011011 JMP
        + 0b00000000000000 // opcode=0b011100 
        + 0b01000000000001 // opcode=0b011101 BEQ
        + 0b01000000000001 // opcode=0b011110 BNE
        + 0b00000000000000 // opcode=0b011111 LDR*

        + 0b00000100000001 // opcode=0b100000 ADD
        + 0b00000100000101 // opcode=0b100001 SUB
        + 0b00000000000000 // opcode=0b100010 MUL*
        + 0b00000000000000 // opcode=0b100011 DIV*
        + 0b00000111001101 // opcode=0b100100 CMPEQ
        + 0b00000111010101 // opcode=0b100101 CMPLT
        + 0b00000111011101 // opcode=0b100110 CMPLE
        + 0b00000000000000 // opcode=0b100111

        + 0b00000101100001 // opcode=0b101000 AND
        + 0b00000101111001 // opcode=0b101001 OR
        + 0b00000001011001 // opcode=0b101010 XOR
        + 0b00000000000000 // opcode=0b101011 
        + 0b00000110000001 // opcode=0b101100 SHL
        + 0b00000110000101 // opcode=0b101101 SHR
        + 0b00000110001101 // opcode=0b101110 SRA
        + 0b00000000000000 // opcode=0b101111 

        + 0b00010100000001 // opcode=0b110000 ADDC
        + 0b00010100000101 // opcode=0b110001 SUBC
        + 0b00000000000000 // opcode=0b110010 MULC*
        + 0b00000000000000 // opcode=0b110011 DIVC*
        + 0b00010111001101 // opcode=0b110100 CMPEQC
        + 0b00010111010101 // opcode=0b110101 CMPLTC
        + 0b00010111011101 // opcode=0b110110 CMPLEC
        + 0b00000000000000 // opcode=0b110111 

        + 0b00010101100001 // opcode=0b111000 ANDC
        + 0b00010101111001 // opcode=0b111001 ORC
        + 0b00010101011001 // opcode=0b111010 XORC
        + 0b00000000000000 // opcode=0b111011
        + 0b00010100000001 // opcode=0b111100 SHLC
        + 0b00010100000101 // opcode=0b111101 SHRC
        + 0b00010100001101 // opcode=0b111110 SRAC
        + 0b00000000000000 // opcode=0b111111      
        + )

Xmuxreset reset xwr 0 wr mux2

.ends