#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov  4 20:15:49 2018
# Process ID: 2583
# Current directory: /home/avin/Documents/embedded_lab3
# Command line: vivado
# Log file: /home/avin/Documents/embedded_lab3/vivado.log
# Journal file: /home/avin/Documents/embedded_lab3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/avin/Documents/embedded_lab3/lab_3.xpr
INFO: [Project 1-313] Project file moved from '/home/user/embedded_lab3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 6143.391 ; gain = 95.961 ; free physical = 4146 ; free virtual = 10445
update_compile_order -fileset sources_1
set_property top echo_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim/xsim.dir/echo_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim/xsim.dir/echo_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov  4 20:51:03 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov  4 20:51:03 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
WARNING: Simulation object /uart_tb/word was not found in the design.
WARNING: Simulation object /uart_tb/rst was not found in the design.
WARNING: Simulation object /uart_tb/clk was not found in the design.
WARNING: Simulation object /uart_tb/en was not found in the design.
WARNING: Simulation object /uart_tb/send was not found in the design.
WARNING: Simulation object /uart_tb/rx was not found in the design.
WARNING: Simulation object /uart_tb/ready was not found in the design.
WARNING: Simulation object /uart_tb/tx was not found in the design.
WARNING: Simulation object /uart_tb/newChar was not found in the design.
WARNING: Simulation object /uart_tb/charSend was not found in the design.
WARNING: Simulation object /uart_tb/charRec was not found in the design.
WARNING: Simulation object /uart_tb/dut/r_x/maj was not found in the design.
WARNING: Simulation object /uart_tb/dut/r_x/count was not found in the design.
WARNING: Simulation object /uart_tb/dut/t_x/count was not found in the design.
WARNING: Simulation object /uart_tb/dut/r_x/curr was not found in the design.
WARNING: Simulation object /uart_tb/dut/t_x/currstate was not found in the design.
WARNING: Simulation object /uart_tb/dut/r_x/d was not found in the design.
WARNING: Simulation object /uart_tb/dut/r_x/inshift was not found in the design.
WARNING: Simulation object /uart_tb/dut/t_x/chars was not found in the design.
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6374.547 ; gain = 62.820 ; free physical = 2871 ; free virtual = 10193
save_wave_config {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6394.422 ; gain = 6.000 ; free physical = 2811 ; free virtual = 10170
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6404.426 ; gain = 8.004 ; free physical = 2770 ; free virtual = 10149
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6420.434 ; gain = 8.004 ; free physical = 2815 ; free virtual = 10165
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6423.434 ; gain = 0.000 ; free physical = 2795 ; free virtual = 10160
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 30
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 6423.434 ; gain = 0.000 ; free physical = 2439 ; free virtual = 10150
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 25
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 28
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Stopped at time : 4 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
run all
Stopped at time : 12 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 20 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 28 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 36 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 44 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 52 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 60 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 68 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 76 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 84 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 92 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 100 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 108 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 116 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 124 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
run all
Stopped at time : 132 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 25
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 25
run all
Stopped at time : 8684 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 28
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 28
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 28
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 28
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6423.434 ; gain = 0.000 ; free physical = 2659 ; free virtual = 10158
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 29
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 30
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 29
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6432.434 ; gain = 8.004 ; free physical = 2793 ; free virtual = 10153
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 30
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 30
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 28
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 28
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 34744000 ps
expected: 101
received: 72
Time: 34744 ns  Iteration: 1  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
Failure: End of testbench
Time: 87872 ns  Iteration: 0  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
$finish called at time : 87872 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 43432000 ps
expected: 101
received: 72
Time: 43432 ns  Iteration: 1  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
Failure: End of testbench
Time: 113940 ns  Iteration: 0  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
$finish called at time : 113940 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 29
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 29
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 28
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 28
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6496.465 ; gain = 8.004 ; free physical = 2105 ; free virtual = 9651
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6504.469 ; gain = 7.977 ; free physical = 2106 ; free virtual = 9639
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6504.469 ; gain = 0.000 ; free physical = 1979 ; free virtual = 9634
save_wave_config {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6506.469 ; gain = 0.000 ; free physical = 2100 ; free virtual = 9636
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 42
save_wave_config {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Stopped at time : 34748 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 42
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 43
run all
Stopped at time : 43436 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 43
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 28
run all
Stopped at time : 52124 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 28
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 28
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 43
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 43
save_wave_config {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 43432000 ps
expected: 101
received: 72
Time: 43432 ns  Iteration: 1  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
Stopped at time : 43436 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
run all
Stopped at time : 86876 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 43
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 43432000 ps
expected: 101
received: 72
Time: 43432 ns  Iteration: 1  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
Stopped at time : 43436 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
add_bp {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} 42
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 43
remove_bps -file {/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd} -line 42
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 43432000 ps
expected: 101
received: 72
Time: 43432 ns  Iteration: 1  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
Failure: End of testbench
Time: 113940 ns  Iteration: 0  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
$finish called at time : 113940 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sources_1/new/echo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 43432000 ps
expected: 101
received: 72
Time: 43432 ns  Iteration: 1  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
Failure: End of testbench
Time: 113940 ns  Iteration: 0  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
$finish called at time : 113940 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Error: Send/Receive MISMATCH at time: 43432000 ps
expected: 101
received: 72
Time: 43432 ns  Iteration: 1  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
Failure: End of testbench
Time: 113940 ns  Iteration: 0  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
$finish called at time : 113940 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" Line 82
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'echo_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj echo_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity echo_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 2c5416204d464916b30b217abbae60d7 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot echo_tb_behav xil_defaultlib.echo_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.echo [echo_default]
Compiling architecture behavioral of entity xil_defaultlib.echo_tb
Built simulation snapshot echo_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/avin/Documents/embedded_lab3/lab_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "echo_tb_behav -key {Behavioral:sim_1:Functional:echo_tb} -tclbatch {echo_tb.tcl} -view {/home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config /home/avin/Documents/embedded_lab3/uart_tb_behav.wcfg
source echo_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5ms
Failure: End of testbench
Time: 174752 ns  Iteration: 0  Process: /echo_tb/line__56  File: /home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd
$finish called at time : 174752 ns : File "/home/avin/Documents/embedded_lab3/lab_3.srcs/sim_1/new/echo_tb.vhd" Line 83
INFO: [USF-XSim-96] XSim completed. Design snapshot 'echo_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov  4 21:40:57 2018...
