vlib work

vlog -timescale 1ns/1ns sequence_detector.v

vsim sequence_detector

log {/*}

add wave {/*}

force {KEY[0]} 0 0, 1 10 -r 20
force {SW[1]} 0 0, 1 15, 0 105, 1 125, 0 145
run 180ns
