Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:47:20 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div11_timing_summary_routed.rpt -pb operator_float_div11_timing_summary_routed.pb -rpx operator_float_div11_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div11
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.305        0.000                      0                   79        0.118        0.000                      0                   79        4.600        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.305        0.000                      0                   79        0.118        0.000                      0                   79        4.600        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 p_Result_16_5_i_i_reg_713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.661ns  (logic 1.402ns (14.511%)  route 8.259ns (85.489%))
  Logic Levels:           16  (LUT3=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X18Y143        FDRE                                         r  p_Result_16_5_i_i_reg_713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  p_Result_16_5_i_i_reg_713_reg[1]/Q
                         net (fo=15, routed)          0.639     1.619    p_Result_16_5_i_i_reg_713[1]
    SLICE_X19Y142        LUT5 (Prop_lut5_I1_O)        0.064     1.683 f  ap_return[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.667     2.350    ap_return[14]_INST_0_i_17_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.170     2.520 r  ap_return[14]_INST_0_i_10/O
                         net (fo=2, routed)           0.457     2.978    ap_return[14]_INST_0_i_10_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     3.031 r  ap_return[14]_INST_0_i_5/O
                         net (fo=11, routed)          0.592     3.623    ap_return[14]_INST_0_i_5_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.053     3.676 r  ap_return[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.463     4.138    ap_return[13]_INST_0_i_4_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I0_O)        0.053     4.191 f  ap_return[13]_INST_0_i_1/O
                         net (fo=8, routed)           0.451     4.642    ap_return[13]_INST_0_i_1_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I5_O)        0.053     4.695 f  ap_return[11]_INST_0_i_7/O
                         net (fo=1, routed)           0.409     5.104    ap_return[11]_INST_0_i_7_n_0
    SLICE_X13Y144        LUT6 (Prop_lut6_I0_O)        0.053     5.157 r  ap_return[11]_INST_0_i_4/O
                         net (fo=6, routed)           0.556     5.713    ap_return[11]_INST_0_i_4_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I0_O)        0.053     5.766 r  ap_return[9]_INST_0_i_6/O
                         net (fo=7, routed)           0.723     6.489    ap_return[9]_INST_0_i_6_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     6.542 f  ap_return[7]_INST_0_i_5/O
                         net (fo=7, routed)           0.505     7.046    ap_return[7]_INST_0_i_5_n_0
    SLICE_X15Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.099 r  ap_return[5]_INST_0_i_13/O
                         net (fo=2, routed)           0.467     7.566    ap_return[5]_INST_0_i_13_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I0_O)        0.053     7.619 r  ap_return[5]_INST_0_i_5/O
                         net (fo=11, routed)          0.457     8.076    ap_return[5]_INST_0_i_5_n_0
    SLICE_X16Y141        LUT3 (Prop_lut3_I0_O)        0.056     8.132 r  ap_return[3]_INST_0_i_11/O
                         net (fo=1, routed)           0.468     8.600    ap_return[3]_INST_0_i_11_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.168     8.768 r  ap_return[3]_INST_0_i_5/O
                         net (fo=8, routed)           0.589     9.357    ap_return[3]_INST_0_i_5_n_0
    SLICE_X14Y140        LUT6 (Prop_lut6_I2_O)        0.053     9.410 r  ap_return[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.578     9.988    ap_return[1]_INST_0_i_4_n_0
    SLICE_X12Y140        LUT6 (Prop_lut6_I5_O)        0.053    10.041 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.239    10.280    ap_return[0]_INST_0_i_1_n_0
    SLICE_X13Y139        LUT6 (Prop_lut6_I2_O)        0.053    10.333 r  p_Repl2_s_reg_118[0]_i_1/O
                         net (fo=1, routed)           0.000    10.333    p_Repl2_s_reg_118[0]_i_1_n_0
    SLICE_X13Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X13Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y139        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_118_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 p_Result_16_5_i_i_reg_713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 1.411ns (14.876%)  route 8.074ns (85.124%))
  Logic Levels:           16  (LUT4=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X18Y143        FDRE                                         r  p_Result_16_5_i_i_reg_713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  p_Result_16_5_i_i_reg_713_reg[1]/Q
                         net (fo=15, routed)          0.639     1.619    p_Result_16_5_i_i_reg_713[1]
    SLICE_X19Y142        LUT5 (Prop_lut5_I1_O)        0.064     1.683 f  ap_return[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.667     2.350    ap_return[14]_INST_0_i_17_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.170     2.520 r  ap_return[14]_INST_0_i_10/O
                         net (fo=2, routed)           0.457     2.978    ap_return[14]_INST_0_i_10_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     3.031 r  ap_return[14]_INST_0_i_5/O
                         net (fo=11, routed)          0.592     3.623    ap_return[14]_INST_0_i_5_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.053     3.676 r  ap_return[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.463     4.138    ap_return[13]_INST_0_i_4_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I0_O)        0.053     4.191 f  ap_return[13]_INST_0_i_1/O
                         net (fo=8, routed)           0.451     4.642    ap_return[13]_INST_0_i_1_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I5_O)        0.053     4.695 f  ap_return[11]_INST_0_i_7/O
                         net (fo=1, routed)           0.409     5.104    ap_return[11]_INST_0_i_7_n_0
    SLICE_X13Y144        LUT6 (Prop_lut6_I0_O)        0.053     5.157 r  ap_return[11]_INST_0_i_4/O
                         net (fo=6, routed)           0.556     5.713    ap_return[11]_INST_0_i_4_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I0_O)        0.053     5.766 r  ap_return[9]_INST_0_i_6/O
                         net (fo=7, routed)           0.723     6.489    ap_return[9]_INST_0_i_6_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     6.542 r  ap_return[7]_INST_0_i_5/O
                         net (fo=7, routed)           0.505     7.046    ap_return[7]_INST_0_i_5_n_0
    SLICE_X15Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.099 f  ap_return[5]_INST_0_i_13/O
                         net (fo=2, routed)           0.457     7.557    ap_return[5]_INST_0_i_13_n_0
    SLICE_X15Y141        LUT6 (Prop_lut6_I0_O)        0.053     7.610 r  ap_return[4]_INST_0_i_3/O
                         net (fo=9, routed)           0.580     8.190    ap_return[4]_INST_0_i_3_n_0
    SLICE_X13Y141        LUT4 (Prop_lut4_I0_O)        0.063     8.253 r  ap_return[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.436     8.689    ap_return[1]_INST_0_i_15_n_0
    SLICE_X13Y140        LUT6 (Prop_lut6_I2_O)        0.170     8.859 r  ap_return[1]_INST_0_i_7/O
                         net (fo=3, routed)           0.584     9.443    ap_return[1]_INST_0_i_7_n_0
    SLICE_X13Y139        LUT6 (Prop_lut6_I0_O)        0.053     9.496 r  ap_return[1]_INST_0_i_2/O
                         net (fo=3, routed)           0.423     9.919    ap_return[1]_INST_0_i_2_n_0
    SLICE_X17Y140        LUT6 (Prop_lut6_I0_O)        0.053     9.972 r  p_Repl2_s_reg_118[1]_i_2/O
                         net (fo=1, routed)           0.131    10.104    p_Repl2_s_reg_118[1]_i_2_n_0
    SLICE_X17Y140        LUT6 (Prop_lut6_I2_O)        0.053    10.157 r  p_Repl2_s_reg_118[1]_i_1/O
                         net (fo=1, routed)           0.000    10.157    p_Repl2_s_reg_118[1]_i_1_n_0
    SLICE_X17Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X17Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y140        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_118_reg[1]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 p_Result_16_5_i_i_reg_713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 1.364ns (14.612%)  route 7.971ns (85.388%))
  Logic Levels:           15  (LUT3=1 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X18Y143        FDRE                                         r  p_Result_16_5_i_i_reg_713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  p_Result_16_5_i_i_reg_713_reg[1]/Q
                         net (fo=15, routed)          0.639     1.619    p_Result_16_5_i_i_reg_713[1]
    SLICE_X19Y142        LUT5 (Prop_lut5_I1_O)        0.064     1.683 f  ap_return[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.667     2.350    ap_return[14]_INST_0_i_17_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.170     2.520 r  ap_return[14]_INST_0_i_10/O
                         net (fo=2, routed)           0.457     2.978    ap_return[14]_INST_0_i_10_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     3.031 r  ap_return[14]_INST_0_i_5/O
                         net (fo=11, routed)          0.624     3.655    ap_return[14]_INST_0_i_5_n_0
    SLICE_X15Y143        LUT5 (Prop_lut5_I0_O)        0.053     3.708 f  ap_return[13]_INST_0_i_19/O
                         net (fo=5, routed)           0.336     4.044    ap_return[13]_INST_0_i_19_n_0
    SLICE_X15Y143        LUT3 (Prop_lut3_I0_O)        0.053     4.097 f  ap_return[13]_INST_0_i_11/O
                         net (fo=4, routed)           0.467     4.564    ap_return[13]_INST_0_i_11_n_0
    SLICE_X15Y144        LUT5 (Prop_lut5_I0_O)        0.053     4.617 r  ap_return[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.441     5.058    ap_return[12]_INST_0_i_2_n_0
    SLICE_X14Y143        LUT4 (Prop_lut4_I0_O)        0.053     5.111 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.599     5.710    ap_return[11]_INST_0_i_2_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I0_O)        0.053     5.763 r  ap_return[9]_INST_0_i_2/O
                         net (fo=7, routed)           0.602     6.365    ap_return[9]_INST_0_i_2_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.053     6.418 r  ap_return[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.613     7.032    grp_lut_div11_chunk_fu_152_ap_return_1[3]
    SLICE_X16Y141        LUT4 (Prop_lut4_I0_O)        0.067     7.099 r  ap_return[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.416     7.514    ap_return[5]_INST_0_i_7_n_0
    SLICE_X15Y141        LUT5 (Prop_lut5_I2_O)        0.172     7.686 r  ap_return[5]_INST_0_i_2/O
                         net (fo=13, routed)          0.495     8.181    ap_return[5]_INST_0_i_2_n_0
    SLICE_X13Y141        LUT6 (Prop_lut6_I0_O)        0.053     8.234 r  ap_return[3]_INST_0_i_8/O
                         net (fo=12, routed)          0.619     8.853    ap_return[3]_INST_0_i_8_n_0
    SLICE_X13Y141        LUT6 (Prop_lut6_I0_O)        0.053     8.906 r  ap_return[3]_INST_0_i_3/O
                         net (fo=4, routed)           0.666     9.572    ap_return[3]_INST_0_i_3_n_0
    SLICE_X20Y140        LUT6 (Prop_lut6_I1_O)        0.053     9.625 r  ap_return[2]_INST_0_i_1/O
                         net (fo=2, routed)           0.329     9.954    ap_return[2]_INST_0_i_1_n_0
    SLICE_X20Y140        LUT6 (Prop_lut6_I0_O)        0.053    10.007 r  p_Repl2_s_reg_118[2]_i_1/O
                         net (fo=1, routed)           0.000    10.007    p_Repl2_s_reg_118[2]_i_1_n_0
    SLICE_X20Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X20Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X20Y140        FDRE (Setup_fdre_C_D)        0.071    10.674    p_Repl2_s_reg_118_reg[2]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 p_Result_16_5_i_i_reg_713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.171ns  (logic 1.364ns (14.873%)  route 7.807ns (85.127%))
  Logic Levels:           15  (LUT3=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X18Y143        FDRE                                         r  p_Result_16_5_i_i_reg_713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  p_Result_16_5_i_i_reg_713_reg[1]/Q
                         net (fo=15, routed)          0.639     1.619    p_Result_16_5_i_i_reg_713[1]
    SLICE_X19Y142        LUT5 (Prop_lut5_I1_O)        0.064     1.683 f  ap_return[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.667     2.350    ap_return[14]_INST_0_i_17_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.170     2.520 r  ap_return[14]_INST_0_i_10/O
                         net (fo=2, routed)           0.457     2.978    ap_return[14]_INST_0_i_10_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     3.031 r  ap_return[14]_INST_0_i_5/O
                         net (fo=11, routed)          0.624     3.655    ap_return[14]_INST_0_i_5_n_0
    SLICE_X15Y143        LUT5 (Prop_lut5_I0_O)        0.053     3.708 f  ap_return[13]_INST_0_i_19/O
                         net (fo=5, routed)           0.336     4.044    ap_return[13]_INST_0_i_19_n_0
    SLICE_X15Y143        LUT3 (Prop_lut3_I0_O)        0.053     4.097 f  ap_return[13]_INST_0_i_11/O
                         net (fo=4, routed)           0.467     4.564    ap_return[13]_INST_0_i_11_n_0
    SLICE_X15Y144        LUT5 (Prop_lut5_I0_O)        0.053     4.617 r  ap_return[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.441     5.058    ap_return[12]_INST_0_i_2_n_0
    SLICE_X14Y143        LUT4 (Prop_lut4_I0_O)        0.053     5.111 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.599     5.710    ap_return[11]_INST_0_i_2_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I0_O)        0.053     5.763 r  ap_return[9]_INST_0_i_2/O
                         net (fo=7, routed)           0.602     6.365    ap_return[9]_INST_0_i_2_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.053     6.418 f  ap_return[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.613     7.032    grp_lut_div11_chunk_fu_152_ap_return_1[3]
    SLICE_X16Y141        LUT4 (Prop_lut4_I0_O)        0.067     7.099 f  ap_return[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.416     7.514    ap_return[5]_INST_0_i_7_n_0
    SLICE_X15Y141        LUT5 (Prop_lut5_I2_O)        0.172     7.686 f  ap_return[5]_INST_0_i_2/O
                         net (fo=13, routed)          0.495     8.181    ap_return[5]_INST_0_i_2_n_0
    SLICE_X13Y141        LUT6 (Prop_lut6_I0_O)        0.053     8.234 f  ap_return[3]_INST_0_i_8/O
                         net (fo=12, routed)          0.619     8.853    ap_return[3]_INST_0_i_8_n_0
    SLICE_X13Y141        LUT6 (Prop_lut6_I0_O)        0.053     8.906 f  ap_return[3]_INST_0_i_3/O
                         net (fo=4, routed)           0.480     9.385    ap_return[3]_INST_0_i_3_n_0
    SLICE_X20Y141        LUT5 (Prop_lut5_I2_O)        0.053     9.438 r  ap_return[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.352     9.790    ap_return[3]_INST_0_i_1_n_0
    SLICE_X21Y141        LUT6 (Prop_lut6_I0_O)        0.053     9.843 r  p_Repl2_s_reg_118[3]_i_1/O
                         net (fo=1, routed)           0.000     9.843    p_Repl2_s_reg_118[3]_i_1_n_0
    SLICE_X21Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X21Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X21Y141        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_118_reg[3]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 p_Result_16_5_i_i_reg_713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 1.322ns (15.227%)  route 7.360ns (84.773%))
  Logic Levels:           14  (LUT3=2 LUT4=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X18Y143        FDRE                                         r  p_Result_16_5_i_i_reg_713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  p_Result_16_5_i_i_reg_713_reg[1]/Q
                         net (fo=15, routed)          0.639     1.619    p_Result_16_5_i_i_reg_713[1]
    SLICE_X19Y142        LUT5 (Prop_lut5_I1_O)        0.064     1.683 f  ap_return[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.667     2.350    ap_return[14]_INST_0_i_17_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.170     2.520 r  ap_return[14]_INST_0_i_10/O
                         net (fo=2, routed)           0.457     2.978    ap_return[14]_INST_0_i_10_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     3.031 r  ap_return[14]_INST_0_i_5/O
                         net (fo=11, routed)          0.624     3.655    ap_return[14]_INST_0_i_5_n_0
    SLICE_X15Y143        LUT5 (Prop_lut5_I0_O)        0.053     3.708 f  ap_return[13]_INST_0_i_19/O
                         net (fo=5, routed)           0.336     4.044    ap_return[13]_INST_0_i_19_n_0
    SLICE_X15Y143        LUT3 (Prop_lut3_I0_O)        0.053     4.097 f  ap_return[13]_INST_0_i_11/O
                         net (fo=4, routed)           0.467     4.564    ap_return[13]_INST_0_i_11_n_0
    SLICE_X15Y144        LUT5 (Prop_lut5_I0_O)        0.053     4.617 r  ap_return[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.441     5.058    ap_return[12]_INST_0_i_2_n_0
    SLICE_X14Y143        LUT4 (Prop_lut4_I0_O)        0.053     5.111 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.599     5.710    ap_return[11]_INST_0_i_2_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I0_O)        0.053     5.763 r  ap_return[9]_INST_0_i_2/O
                         net (fo=7, routed)           0.602     6.365    ap_return[9]_INST_0_i_2_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I1_O)        0.053     6.418 r  ap_return[7]_INST_0_i_1/O
                         net (fo=9, routed)           0.613     7.032    grp_lut_div11_chunk_fu_152_ap_return_1[3]
    SLICE_X16Y141        LUT4 (Prop_lut4_I0_O)        0.067     7.099 r  ap_return[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.416     7.514    ap_return[5]_INST_0_i_7_n_0
    SLICE_X15Y141        LUT5 (Prop_lut5_I2_O)        0.172     7.686 r  ap_return[5]_INST_0_i_2/O
                         net (fo=13, routed)          0.730     8.416    ap_return[5]_INST_0_i_2_n_0
    SLICE_X16Y141        LUT5 (Prop_lut5_I1_O)        0.053     8.469 r  ap_return[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.323     8.792    ap_return[4]_INST_0_i_2_n_0
    SLICE_X16Y139        LUT6 (Prop_lut6_I2_O)        0.053     8.845 r  ap_return[4]_INST_0/O
                         net (fo=1, routed)           0.445     9.290    ap_return[4]
    SLICE_X17Y139        LUT3 (Prop_lut3_I2_O)        0.064     9.354 r  p_Repl2_s_reg_118[4]_i_1/O
                         net (fo=1, routed)           0.000     9.354    p_Repl2_s_reg_118[4]_i_1_n_0
    SLICE_X17Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X17Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[4]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y139        FDRE (Setup_fdre_C_D)        0.063    10.666    p_Repl2_s_reg_118_reg[4]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -9.354    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 p_Result_16_5_i_i_reg_713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 1.301ns (15.535%)  route 7.074ns (84.465%))
  Logic Levels:           14  (LUT3=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X18Y143        FDRE                                         r  p_Result_16_5_i_i_reg_713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  p_Result_16_5_i_i_reg_713_reg[1]/Q
                         net (fo=15, routed)          0.639     1.619    p_Result_16_5_i_i_reg_713[1]
    SLICE_X19Y142        LUT5 (Prop_lut5_I1_O)        0.064     1.683 f  ap_return[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.667     2.350    ap_return[14]_INST_0_i_17_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.170     2.520 r  ap_return[14]_INST_0_i_10/O
                         net (fo=2, routed)           0.457     2.978    ap_return[14]_INST_0_i_10_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     3.031 r  ap_return[14]_INST_0_i_5/O
                         net (fo=11, routed)          0.592     3.623    ap_return[14]_INST_0_i_5_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.053     3.676 r  ap_return[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.463     4.138    ap_return[13]_INST_0_i_4_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I0_O)        0.053     4.191 f  ap_return[13]_INST_0_i_1/O
                         net (fo=8, routed)           0.451     4.642    ap_return[13]_INST_0_i_1_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I5_O)        0.053     4.695 f  ap_return[11]_INST_0_i_7/O
                         net (fo=1, routed)           0.409     5.104    ap_return[11]_INST_0_i_7_n_0
    SLICE_X13Y144        LUT6 (Prop_lut6_I0_O)        0.053     5.157 r  ap_return[11]_INST_0_i_4/O
                         net (fo=6, routed)           0.556     5.713    ap_return[11]_INST_0_i_4_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I0_O)        0.053     5.766 r  ap_return[9]_INST_0_i_6/O
                         net (fo=7, routed)           0.723     6.489    ap_return[9]_INST_0_i_6_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     6.542 r  ap_return[7]_INST_0_i_5/O
                         net (fo=7, routed)           0.505     7.046    ap_return[7]_INST_0_i_5_n_0
    SLICE_X15Y142        LUT5 (Prop_lut5_I3_O)        0.053     7.099 f  ap_return[5]_INST_0_i_13/O
                         net (fo=2, routed)           0.467     7.566    ap_return[5]_INST_0_i_13_n_0
    SLICE_X15Y142        LUT6 (Prop_lut6_I0_O)        0.053     7.619 f  ap_return[5]_INST_0_i_5/O
                         net (fo=11, routed)          0.443     8.062    ap_return[5]_INST_0_i_5_n_0
    SLICE_X15Y141        LUT3 (Prop_lut3_I1_O)        0.056     8.118 f  ap_return[5]_INST_0_i_1/O
                         net (fo=3, routed)           0.265     8.383    ap_return[5]_INST_0_i_1_n_0
    SLICE_X19Y141        LUT6 (Prop_lut6_I0_O)        0.170     8.553 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.438     8.991    ap_return[5]
    SLICE_X20Y142        LUT3 (Prop_lut3_I2_O)        0.056     9.047 r  p_Repl2_s_reg_118[5]_i_1/O
                         net (fo=1, routed)           0.000     9.047    p_Repl2_s_reg_118[5]_i_1_n_0
    SLICE_X20Y142        FDRE                                         r  p_Repl2_s_reg_118_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X20Y142        FDRE                                         r  p_Repl2_s_reg_118_reg[5]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X20Y142        FDRE (Setup_fdre_C_D)        0.092    10.695    p_Repl2_s_reg_118_reg[5]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 p_Result_16_5_i_i_reg_713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 1.125ns (14.812%)  route 6.470ns (85.188%))
  Logic Levels:           13  (LUT3=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X18Y143        FDRE                                         r  p_Result_16_5_i_i_reg_713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  p_Result_16_5_i_i_reg_713_reg[1]/Q
                         net (fo=15, routed)          0.639     1.619    p_Result_16_5_i_i_reg_713[1]
    SLICE_X19Y142        LUT5 (Prop_lut5_I1_O)        0.064     1.683 f  ap_return[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.667     2.350    ap_return[14]_INST_0_i_17_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.170     2.520 r  ap_return[14]_INST_0_i_10/O
                         net (fo=2, routed)           0.457     2.978    ap_return[14]_INST_0_i_10_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     3.031 r  ap_return[14]_INST_0_i_5/O
                         net (fo=11, routed)          0.592     3.623    ap_return[14]_INST_0_i_5_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.053     3.676 r  ap_return[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.463     4.138    ap_return[13]_INST_0_i_4_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I0_O)        0.053     4.191 f  ap_return[13]_INST_0_i_1/O
                         net (fo=8, routed)           0.451     4.642    ap_return[13]_INST_0_i_1_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I5_O)        0.053     4.695 f  ap_return[11]_INST_0_i_7/O
                         net (fo=1, routed)           0.409     5.104    ap_return[11]_INST_0_i_7_n_0
    SLICE_X13Y144        LUT6 (Prop_lut6_I0_O)        0.053     5.157 r  ap_return[11]_INST_0_i_4/O
                         net (fo=6, routed)           0.556     5.713    ap_return[11]_INST_0_i_4_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I0_O)        0.053     5.766 r  ap_return[9]_INST_0_i_6/O
                         net (fo=7, routed)           0.723     6.489    ap_return[9]_INST_0_i_6_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     6.542 r  ap_return[7]_INST_0_i_5/O
                         net (fo=7, routed)           0.514     7.056    ap_return[7]_INST_0_i_5_n_0
    SLICE_X16Y141        LUT3 (Prop_lut3_I1_O)        0.053     7.109 r  ap_return[7]_INST_0_i_2/O
                         net (fo=4, routed)           0.568     7.678    ap_return[7]_INST_0_i_2_n_0
    SLICE_X17Y138        LUT6 (Prop_lut6_I5_O)        0.053     7.731 r  ap_return[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.128     7.859    ap_return[6]_INST_0_i_2_n_0
    SLICE_X17Y138        LUT6 (Prop_lut6_I2_O)        0.053     7.912 r  ap_return[6]_INST_0/O
                         net (fo=1, routed)           0.302     8.214    ap_return[6]
    SLICE_X17Y138        LUT3 (Prop_lut3_I2_O)        0.053     8.267 r  p_Repl2_s_reg_118[6]_i_1/O
                         net (fo=1, routed)           0.000     8.267    p_Repl2_s_reg_118[6]_i_1_n_0
    SLICE_X17Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X17Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[6]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y138        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_118_reg[6]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 p_Result_16_5_i_i_reg_713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.409ns  (logic 1.075ns (14.510%)  route 6.334ns (85.490%))
  Logic Levels:           12  (LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X18Y143        FDRE                                         r  p_Result_16_5_i_i_reg_713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  p_Result_16_5_i_i_reg_713_reg[1]/Q
                         net (fo=15, routed)          0.639     1.619    p_Result_16_5_i_i_reg_713[1]
    SLICE_X19Y142        LUT5 (Prop_lut5_I1_O)        0.064     1.683 f  ap_return[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.667     2.350    ap_return[14]_INST_0_i_17_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.170     2.520 r  ap_return[14]_INST_0_i_10/O
                         net (fo=2, routed)           0.457     2.978    ap_return[14]_INST_0_i_10_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     3.031 r  ap_return[14]_INST_0_i_5/O
                         net (fo=11, routed)          0.592     3.623    ap_return[14]_INST_0_i_5_n_0
    SLICE_X15Y145        LUT6 (Prop_lut6_I5_O)        0.053     3.676 r  ap_return[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.463     4.138    ap_return[13]_INST_0_i_4_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I0_O)        0.053     4.191 f  ap_return[13]_INST_0_i_1/O
                         net (fo=8, routed)           0.451     4.642    ap_return[13]_INST_0_i_1_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I5_O)        0.053     4.695 f  ap_return[11]_INST_0_i_7/O
                         net (fo=1, routed)           0.409     5.104    ap_return[11]_INST_0_i_7_n_0
    SLICE_X13Y144        LUT6 (Prop_lut6_I0_O)        0.053     5.157 r  ap_return[11]_INST_0_i_4/O
                         net (fo=6, routed)           0.556     5.713    ap_return[11]_INST_0_i_4_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I0_O)        0.053     5.766 r  ap_return[9]_INST_0_i_6/O
                         net (fo=7, routed)           0.723     6.489    ap_return[9]_INST_0_i_6_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     6.542 f  ap_return[7]_INST_0_i_5/O
                         net (fo=7, routed)           0.514     7.056    ap_return[7]_INST_0_i_5_n_0
    SLICE_X16Y141        LUT3 (Prop_lut3_I1_O)        0.053     7.109 f  ap_return[7]_INST_0_i_2/O
                         net (fo=4, routed)           0.566     7.676    ap_return[7]_INST_0_i_2_n_0
    SLICE_X17Y138        LUT6 (Prop_lut6_I1_O)        0.053     7.729 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.296     8.025    ap_return[7]
    SLICE_X17Y138        LUT3 (Prop_lut3_I2_O)        0.056     8.081 r  p_Repl2_s_reg_118[7]_i_1/O
                         net (fo=1, routed)           0.000     8.081    p_Repl2_s_reg_118[7]_i_1_n_0
    SLICE_X17Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X17Y138        FDRE                                         r  p_Repl2_s_reg_118_reg[7]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y138        FDRE (Setup_fdre_C_D)        0.063    10.666    p_Repl2_s_reg_118_reg[7]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 p_Result_16_5_i_i_reg_713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 0.966ns (14.627%)  route 5.638ns (85.373%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X18Y143        FDRE                                         r  p_Result_16_5_i_i_reg_713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  p_Result_16_5_i_i_reg_713_reg[1]/Q
                         net (fo=15, routed)          0.639     1.619    p_Result_16_5_i_i_reg_713[1]
    SLICE_X19Y142        LUT5 (Prop_lut5_I1_O)        0.064     1.683 f  ap_return[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.667     2.350    ap_return[14]_INST_0_i_17_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.170     2.520 r  ap_return[14]_INST_0_i_10/O
                         net (fo=2, routed)           0.457     2.978    ap_return[14]_INST_0_i_10_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     3.031 r  ap_return[14]_INST_0_i_5/O
                         net (fo=11, routed)          0.624     3.655    ap_return[14]_INST_0_i_5_n_0
    SLICE_X15Y143        LUT5 (Prop_lut5_I0_O)        0.053     3.708 f  ap_return[13]_INST_0_i_19/O
                         net (fo=5, routed)           0.336     4.044    ap_return[13]_INST_0_i_19_n_0
    SLICE_X15Y143        LUT3 (Prop_lut3_I0_O)        0.053     4.097 f  ap_return[13]_INST_0_i_11/O
                         net (fo=4, routed)           0.467     4.564    ap_return[13]_INST_0_i_11_n_0
    SLICE_X15Y144        LUT5 (Prop_lut5_I0_O)        0.053     4.617 r  ap_return[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.441     5.058    ap_return[12]_INST_0_i_2_n_0
    SLICE_X14Y143        LUT4 (Prop_lut4_I0_O)        0.053     5.111 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.599     5.710    ap_return[11]_INST_0_i_2_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I0_O)        0.053     5.763 r  ap_return[9]_INST_0_i_2/O
                         net (fo=7, routed)           0.814     6.578    ap_return[9]_INST_0_i_2_n_0
    SLICE_X19Y140        LUT5 (Prop_lut5_I0_O)        0.053     6.631 r  ap_return[9]_INST_0_i_1/O
                         net (fo=3, routed)           0.593     7.223    ap_return[9]_INST_0_i_1_n_0
    SLICE_X21Y140        LUT6 (Prop_lut6_I0_O)        0.053     7.276 r  p_Repl2_s_reg_118[9]_i_1/O
                         net (fo=1, routed)           0.000     7.276    p_Repl2_s_reg_118[9]_i_1_n_0
    SLICE_X21Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X21Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[9]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X21Y140        FDRE (Setup_fdre_C_D)        0.034    10.637    p_Repl2_s_reg_118_reg[9]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 p_Result_16_5_i_i_reg_713_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_0_4_i_i_reg_703_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.913ns (14.192%)  route 5.520ns (85.808%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.672     0.672    ap_clk
    SLICE_X18Y143        FDRE                                         r  p_Result_16_5_i_i_reg_713_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y143        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  p_Result_16_5_i_i_reg_713_reg[1]/Q
                         net (fo=15, routed)          0.639     1.619    p_Result_16_5_i_i_reg_713[1]
    SLICE_X19Y142        LUT5 (Prop_lut5_I1_O)        0.064     1.683 f  ap_return[14]_INST_0_i_17/O
                         net (fo=1, routed)           0.667     2.350    ap_return[14]_INST_0_i_17_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I0_O)        0.170     2.520 r  ap_return[14]_INST_0_i_10/O
                         net (fo=2, routed)           0.457     2.978    ap_return[14]_INST_0_i_10_n_0
    SLICE_X16Y142        LUT6 (Prop_lut6_I0_O)        0.053     3.031 r  ap_return[14]_INST_0_i_5/O
                         net (fo=11, routed)          0.624     3.655    ap_return[14]_INST_0_i_5_n_0
    SLICE_X15Y143        LUT5 (Prop_lut5_I0_O)        0.053     3.708 f  ap_return[13]_INST_0_i_19/O
                         net (fo=5, routed)           0.336     4.044    ap_return[13]_INST_0_i_19_n_0
    SLICE_X15Y143        LUT3 (Prop_lut3_I0_O)        0.053     4.097 f  ap_return[13]_INST_0_i_11/O
                         net (fo=4, routed)           0.467     4.564    ap_return[13]_INST_0_i_11_n_0
    SLICE_X15Y144        LUT5 (Prop_lut5_I0_O)        0.053     4.617 r  ap_return[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.441     5.058    ap_return[12]_INST_0_i_2_n_0
    SLICE_X14Y143        LUT4 (Prop_lut4_I0_O)        0.053     5.111 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.599     5.710    ap_return[11]_INST_0_i_2_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I0_O)        0.053     5.763 r  ap_return[9]_INST_0_i_2/O
                         net (fo=7, routed)           0.814     6.578    ap_return[9]_INST_0_i_2_n_0
    SLICE_X19Y140        LUT5 (Prop_lut5_I0_O)        0.053     6.631 r  ap_return[9]_INST_0_i_1/O
                         net (fo=3, routed)           0.474     7.105    ap_return[9]_INST_0_i_1_n_0
    SLICE_X21Y139        FDRE                                         r  q_chunk_V_0_4_i_i_reg_703_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.638    10.638    ap_clk
    SLICE_X21Y139        FDRE                                         r  q_chunk_V_0_4_i_i_reg_703_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X21Y139        FDRE (Setup_fdre_C_D)       -0.034    10.569    q_chunk_V_0_4_i_i_reg_703_reg[1]
  -------------------------------------------------------------------
                         required time                         10.569    
                         arrival time                          -7.105    
  -------------------------------------------------------------------
                         slack                                  3.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 q_chunk_V_0_4_i_i_reg_703_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.297%)  route 0.092ns (41.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X21Y139        FDRE                                         r  q_chunk_V_0_4_i_i_reg_703_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y139        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_0_4_i_i_reg_703_reg[1]/Q
                         net (fo=2, routed)           0.092     0.475    q_chunk_V_0_4_i_i_reg_703[1]
    SLICE_X20Y139        LUT6 (Prop_lut6_I2_O)        0.028     0.503 r  p_Repl2_s_reg_118[19]_i_1/O
                         net (fo=1, routed)           0.000     0.503    p_Repl2_s_reg_118[19]_i_1_n_0
    SLICE_X20Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X20Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y139        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_118_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.165%)  route 0.119ns (44.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X22Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y141        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_118_reg[11]/Q
                         net (fo=2, routed)           0.119     0.520    p_Repl2_s_reg_118[11]
    SLICE_X22Y141        LUT6 (Prop_lut6_I3_O)        0.028     0.548 r  p_Repl2_s_reg_118[11]_i_1/O
                         net (fo=1, routed)           0.000     0.548    p_Repl2_s_reg_118[11]_i_1_n_0
    SLICE_X22Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X22Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[11]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y141        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_118_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.165%)  route 0.119ns (44.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X20Y145        FDRE                                         r  p_Repl2_s_reg_118_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y145        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_118_reg[12]/Q
                         net (fo=2, routed)           0.119     0.520    p_Repl2_s_reg_118[12]
    SLICE_X20Y145        LUT6 (Prop_lut6_I3_O)        0.028     0.548 r  p_Repl2_s_reg_118[12]_i_1/O
                         net (fo=1, routed)           0.000     0.548    p_Repl2_s_reg_118[12]_i_1_n_0
    SLICE_X20Y145        FDRE                                         r  p_Repl2_s_reg_118_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X20Y145        FDRE                                         r  p_Repl2_s_reg_118_reg[12]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y145        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_118_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X21Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y140        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_118_reg[22]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_118[22]
    SLICE_X21Y140        LUT6 (Prop_lut6_I5_O)        0.028     0.551 r  p_Repl2_s_reg_118[22]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_118[22]_i_1_n_0
    SLICE_X21Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X21Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[22]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y140        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_118_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X21Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y141        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_118_reg[3]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_118[3]
    SLICE_X21Y141        LUT6 (Prop_lut6_I3_O)        0.028     0.551 r  p_Repl2_s_reg_118[3]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_118[3]_i_1_n_0
    SLICE_X21Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X21Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X21Y141        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_118_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X17Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y140        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_118_reg[1]/Q
                         net (fo=2, routed)           0.140     0.523    p_Repl2_s_reg_118[1]
    SLICE_X17Y140        LUT6 (Prop_lut6_I5_O)        0.028     0.551 r  p_Repl2_s_reg_118[1]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_118[1]_i_1_n_0
    SLICE_X17Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X17Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y140        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_118_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.643%)  route 0.141ns (52.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X13Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_118_reg[0]/Q
                         net (fo=2, routed)           0.141     0.524    p_Repl2_s_reg_118[0]
    SLICE_X13Y139        LUT6 (Prop_lut6_I5_O)        0.028     0.552 r  p_Repl2_s_reg_118[0]_i_1/O
                         net (fo=1, routed)           0.000     0.552    p_Repl2_s_reg_118[0]_i_1_n_0
    SLICE_X13Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X13Y139        FDRE                                         r  p_Repl2_s_reg_118_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y139        FDRE (Hold_fdre_C_D)         0.061     0.359    p_Repl2_s_reg_118_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.397%)  route 0.150ns (50.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X22Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y140        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_118_reg[8]/Q
                         net (fo=2, routed)           0.150     0.551    p_Repl2_s_reg_118[8]
    SLICE_X22Y140        LUT6 (Prop_lut6_I3_O)        0.028     0.579 r  p_Repl2_s_reg_118[8]_i_1/O
                         net (fo=1, routed)           0.000     0.579    p_Repl2_s_reg_118[8]_i_1_n_0
    SLICE_X22Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X22Y140        FDRE                                         r  p_Repl2_s_reg_118_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y140        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_118_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.623%)  route 0.141ns (52.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X15Y146        FDRE                                         r  p_Repl2_s_reg_118_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y146        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_118_reg[15]/Q
                         net (fo=2, routed)           0.141     0.524    p_Repl2_s_reg_118[15]
    SLICE_X15Y146        LUT6 (Prop_lut6_I1_O)        0.028     0.552 r  p_Repl2_s_reg_118[15]_i_1/O
                         net (fo=1, routed)           0.000     0.552    p_Repl2_s_reg_118[15]_i_1_n_0
    SLICE_X15Y146        FDRE                                         r  p_Repl2_s_reg_118_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X15Y146        FDRE                                         r  p_Repl2_s_reg_118_reg[15]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y146        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_118_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_118_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_118_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.283     0.283    ap_clk
    SLICE_X22Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y141        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_118_reg[10]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_118[10]
    SLICE_X22Y141        LUT6 (Prop_lut6_I3_O)        0.028     0.580 r  p_Repl2_s_reg_118[10]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_118[10]_i_1_n_0
    SLICE_X22Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=61, unset)           0.298     0.298    ap_clk
    SLICE_X22Y141        FDRE                                         r  p_Repl2_s_reg_118_reg[10]/C
                         clock pessimism              0.000     0.298    
    SLICE_X22Y141        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_118_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X21Y147  p_Repl2_1_reg_693_reg[4]/C
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X21Y147  p_Repl2_1_reg_693_reg[5]/C
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X21Y147  p_Repl2_1_reg_693_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X17Y139  p_Repl2_s_reg_118_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X20Y142  p_Repl2_s_reg_118_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X17Y138  p_Repl2_s_reg_118_reg[7]/C
Min Period        n/a     FDSE/C   n/a            0.750         10.000      9.250      SLICE_X21Y147  p_Repl2_1_reg_693_reg[2]/C
Min Period        n/a     FDSE/C   n/a            0.700         10.000      9.300      SLICE_X21Y144  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X17Y142  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDSE/C   n/a            0.700         10.000      9.300      SLICE_X21Y147  p_Repl2_1_reg_693_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X21Y147  p_Repl2_1_reg_693_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X21Y147  p_Repl2_1_reg_693_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X21Y147  p_Repl2_1_reg_693_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X17Y139  p_Repl2_s_reg_118_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X20Y142  p_Repl2_s_reg_118_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X17Y138  p_Repl2_s_reg_118_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X21Y147  p_Repl2_1_reg_693_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X21Y147  p_Repl2_1_reg_693_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X21Y147  p_Repl2_1_reg_693_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         5.000       4.600      SLICE_X21Y147  p_Repl2_1_reg_693_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X21Y144  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y142  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X21Y147  p_Repl2_1_reg_693_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X21Y147  p_Repl2_1_reg_693_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X21Y147  p_Repl2_1_reg_693_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X21Y147  p_Repl2_1_reg_693_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X21Y147  p_Repl2_1_reg_693_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y145  p_Repl2_2_reg_679_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X20Y145  p_Repl2_s_reg_118_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X17Y145  p_Repl2_s_reg_118_reg[13]/C



