{
  "module_name": "transaction.json",
  "hash_id": "d06d04306ae6566320b2dda9d56be53e2fdca984acc0a9579c59af88b5b44f6b",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/s390/cf_z16/transaction.json",
  "human_readable_source": "[\n  {\n    \"BriefDescription\": \"Transaction count\",\n    \"MetricName\": \"transaction\",\n    \"MetricExpr\": \"TX_C_TEND + TX_NC_TEND + TX_NC_TABORT + TX_C_TABORT_SPECIAL + TX_C_TABORT_NO_SPECIAL\"\n  },\n  {\n    \"BriefDescription\": \"Cycles per Instruction\",\n    \"MetricName\": \"cpi\",\n    \"MetricExpr\": \"CPU_CYCLES / INSTRUCTIONS\"\n  },\n  {\n    \"BriefDescription\": \"Problem State Instruction Ratio\",\n    \"MetricName\": \"prbstate\",\n    \"MetricExpr\": \"(PROBLEM_STATE_INSTRUCTIONS / INSTRUCTIONS) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Level One Miss per 100 Instructions\",\n    \"MetricName\": \"l1mp\",\n    \"MetricExpr\": \"((L1I_DIR_WRITES + L1D_DIR_WRITES) / INSTRUCTIONS) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Percentage sourced from Level 2 cache\",\n    \"MetricName\": \"l2p\",\n    \"MetricExpr\": \"((DCW_REQ + DCW_REQ_IV + ICW_REQ + ICW_REQ_IV) / (L1I_DIR_WRITES + L1D_DIR_WRITES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Percentage sourced from Level 3 on same chip cache\",\n    \"MetricName\": \"l3p\",\n    \"MetricExpr\": \"((DCW_REQ_CHIP_HIT + DCW_ON_CHIP + DCW_ON_CHIP_IV + DCW_ON_CHIP_CHIP_HIT + ICW_REQ_CHIP_HIT + ICW_ON_CHIP + ICW_ON_CHIP_IV + ICW_ON_CHIP_CHIP_HIT) / (L1I_DIR_WRITES + L1D_DIR_WRITES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Percentage sourced from Level 4 Local cache on same book\",\n    \"MetricName\": \"l4lp\",\n    \"MetricExpr\": \"((DCW_REQ_DRAWER_HIT + DCW_ON_CHIP_DRAWER_HIT + DCW_ON_MODULE + DCW_ON_DRAWER + IDCW_ON_MODULE_IV + IDCW_ON_MODULE_CHIP_HIT + IDCW_ON_MODULE_DRAWER_HIT + IDCW_ON_DRAWER_IV + IDCW_ON_DRAWER_CHIP_HIT + IDCW_ON_DRAWER_DRAWER_HIT + ICW_REQ_DRAWER_HIT + ICW_ON_CHIP_DRAWER_HIT + ICW_ON_MODULE + ICW_ON_DRAWER) / (L1I_DIR_WRITES + L1D_DIR_WRITES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Percentage sourced from Level 4 Remote cache on different book\",\n    \"MetricName\": \"l4rp\",\n    \"MetricExpr\": \"((DCW_OFF_DRAWER + IDCW_OFF_DRAWER_IV + IDCW_OFF_DRAWER_CHIP_HIT + IDCW_OFF_DRAWER_DRAWER_HIT + ICW_OFF_DRAWER) / (L1I_DIR_WRITES + L1D_DIR_WRITES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Percentage sourced from memory\",\n    \"MetricName\": \"memp\",\n    \"MetricExpr\": \"((DCW_ON_CHIP_MEMORY + DCW_ON_MODULE_MEMORY + DCW_ON_DRAWER_MEMORY + DCW_OFF_DRAWER_MEMORY + ICW_ON_CHIP_MEMORY + ICW_ON_MODULE_MEMORY + ICW_ON_DRAWER_MEMORY + ICW_OFF_DRAWER_MEMORY) / (L1I_DIR_WRITES + L1D_DIR_WRITES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Cycles per Instructions from Finite cache/memory\",\n    \"MetricName\": \"finite_cpi\",\n    \"MetricExpr\": \"L1C_TLB2_MISSES / INSTRUCTIONS\"\n  },\n  {\n    \"BriefDescription\": \"Estimated Instruction Complexity CPI infinite Level 1\",\n    \"MetricName\": \"est_cpi\",\n    \"MetricExpr\": \"(CPU_CYCLES / INSTRUCTIONS) - (L1C_TLB2_MISSES / INSTRUCTIONS)\"\n  },\n  {\n    \"BriefDescription\": \"Estimated Sourcing Cycles per Level 1 Miss\",\n    \"MetricName\": \"scpl1m\",\n    \"MetricExpr\": \"L1C_TLB2_MISSES / (L1I_DIR_WRITES + L1D_DIR_WRITES)\"\n  },\n  {\n    \"BriefDescription\": \"Estimated TLB CPU percentage of Total CPU\",\n    \"MetricName\": \"tlb_percent\",\n    \"MetricExpr\": \"((DTLB2_MISSES + ITLB2_MISSES) / CPU_CYCLES) * (L1C_TLB2_MISSES / (L1I_PENALTY_CYCLES + L1D_PENALTY_CYCLES)) * 100\"\n  },\n  {\n    \"BriefDescription\": \"Estimated Cycles per TLB Miss\",\n    \"MetricName\": \"tlb_miss\",\n    \"MetricExpr\": \"((DTLB2_MISSES + ITLB2_MISSES) / (DTLB2_WRITES + ITLB2_WRITES)) * (L1C_TLB2_MISSES / (L1I_PENALTY_CYCLES + L1D_PENALTY_CYCLES))\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}