# RTL-MICROARCHITECTURES
A collection of RTL micro-architectures exploring reduction trees, arbitration, and low-latency digital design in SystemVerilog.
