\hypertarget{classO3CPU_1_1DerivO3CPU}{
\section{クラス DerivO3CPU}
\label{classO3CPU_1_1DerivO3CPU}\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
}
DerivO3CPUに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=6cm]{classO3CPU_1_1DerivO3CPU}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classO3CPU_1_1DerivO3CPU_a53d73a2f804df6a1dcabb22052d09773}{memory\_\-mode}
\item 
def \hyperlink{classO3CPU_1_1DerivO3CPU_afcb2c5440cbf782e304bdb958eadf744}{require\_\-caches}
\item 
def \hyperlink{classO3CPU_1_1DerivO3CPU_aa201537acf29724056129b8efad43371}{support\_\-take\_\-over}
\item 
def \hyperlink{classO3CPU_1_1DerivO3CPU_a97c178b398a7fc7e24932f2058d14381}{addCheckerCpu}
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classO3CPU_1_1DerivO3CPU_ad4f09c6c6f92935f2d917a5b0ba77cb0}{checker}
\end{DoxyCompactItemize}
\subsection*{Static Public 変数}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{classO3CPU_1_1DerivO3CPU_acce15679d830831b0bbe8ebc2a60b2ca}{type} = '\hyperlink{classO3CPU_1_1DerivO3CPU}{DerivO3CPU}'
\item 
string \hyperlink{classO3CPU_1_1DerivO3CPU_a17da7064bc5c518791f0c891eff05fda}{cxx\_\-header} = 'cpu/o3/deriv.hh'
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a179708190406cb8098a70bbdfd73088c}{activity} = Param.Unsigned(0, \char`\"{}Initial count\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a351bb34b2113c3ae4bd2449d92794d5a}{cachePorts} = Param.Unsigned(200, \char`\"{}Cache Ports\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a9ef9ac64d6891064a22ab5d341e691f4}{decodeToFetchDelay} = Param.Cycles(1, \char`\"{}Decode to fetch delay\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a8aaf587e0c65d740c68328f587f36b97}{renameToFetchDelay} = Param.Cycles(1 ,\char`\"{}Rename to fetch delay\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a63165fb771c6aa1ecca842abe393a831}{iewToFetchDelay}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_aad1963f659c6e9595b5d1ff499e843d8}{commitToFetchDelay} = Param.Cycles(1, \char`\"{}Commit to fetch delay\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a0a9358767ec7c9dfef70564672b53522}{fetchWidth} = Param.Unsigned(8, \char`\"{}Fetch width\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a11c5a1df983c0acae9f735e73bb07acf}{fetchBufferSize} = Param.Unsigned(64, \char`\"{}Fetch buffer size in bytes\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a4cd25aa163add4667be26df636d1d72d}{renameToDecodeDelay} = Param.Cycles(1, \char`\"{}Rename to decode delay\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a9876f37ad91dd63a32345b53aafbddc6}{iewToDecodeDelay}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_acaab18e678264ee264642b5be0d91157}{commitToDecodeDelay} = Param.Cycles(1, \char`\"{}Commit to decode delay\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a10e1e587508ee15562df112d1142b851}{fetchToDecodeDelay} = Param.Cycles(1, \char`\"{}Fetch to decode delay\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a52dc575e0588181eb7c3bd1e3d803cfd}{decodeWidth} = Param.Unsigned(8, \char`\"{}Decode width\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a54dd22869ae708c0b6bffab65d4d03c5}{iewToRenameDelay}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a35c9cdaf793827c316dee784cbf39d96}{commitToRenameDelay} = Param.Cycles(1, \char`\"{}Commit to rename delay\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a168896b51e7cc580a9f343e0538ed193}{decodeToRenameDelay} = Param.Cycles(1, \char`\"{}Decode to rename delay\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a6500ae95e23f48433d63280c42925a31}{renameWidth} = Param.Unsigned(8, \char`\"{}Rename width\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_afc77f4f67ebd047a4af56403975f4464}{commitToIEWDelay}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_acdec10386abd09a4724775d533fc65d4}{renameToIEWDelay}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_ab445ea6366a58d7753b058bd794548a8}{issueToExecuteDelay}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_ac7d8d81c4bbae7e104c3802f303ad90a}{dispatchWidth} = Param.Unsigned(8, \char`\"{}Dispatch width\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a1e02adcb8a1e64fc82f4b389844d2f68}{issueWidth} = Param.Unsigned(8, \char`\"{}Issue width\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a35ee0eb859fedb522c629bc7d435b5e4}{wbWidth} = Param.Unsigned(8, \char`\"{}Writeback width\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_ac88ce0b2118b9b2687a490fd150a228b}{wbDepth} = Param.Unsigned(1, \char`\"{}Writeback depth\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a2e5415d0645b0ec485165d188df68775}{fuPool} = Param.FUPool(DefaultFUPool(), \char`\"{}Functional Unit pool\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a724a185702137da4a74c263b1ea63fec}{iewToCommitDelay}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a1c17c9a7d634b03c7c2b7c0ba0ca21b9}{renameToROBDelay} = Param.Cycles(1, \char`\"{}Rename to reorder buffer delay\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a3df421018d58bcd7f02c3965f6b43ac3}{commitWidth} = Param.Unsigned(8, \char`\"{}Commit width\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a822a947e7bb7034547d91ec80d337303}{squashWidth} = Param.Unsigned(8, \char`\"{}Squash width\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a2c19f8ca9c4486b056283762263259bd}{trapLatency} = Param.Cycles(13, \char`\"{}Trap latency\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a900fa0c4fce6b3d76add508093ce4fee}{fetchTrapLatency} = Param.Cycles(1, \char`\"{}Fetch trap latency\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a6fb79a7e84aed7aa969c44543052ac34}{backComSize} = Param.Unsigned(5, \char`\"{}Time buffer size for backwards communication\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a0e528cb0724c691b5eaca85ad02144d8}{forwardComSize} = Param.Unsigned(5, \char`\"{}Time buffer size for forward communication\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_ae14ed73e842c3580d021c73c0e2b5aaf}{LQEntries} = Param.Unsigned(32, \char`\"{}Number of load queue entries\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a910857438278a89a287832cf7087317b}{SQEntries} = Param.Unsigned(32, \char`\"{}Number of store queue entries\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a1b3d69c0417f81ea9f80c896fe699060}{LSQDepCheckShift} = Param.Unsigned(4, \char`\"{}Number of places to shift addr before check\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a3859ad14dd72838e8cd3c5586a575f39}{LSQCheckLoads}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_aa49311e8ec513d42fb69e219d3deb35f}{store\_\-set\_\-clear\_\-period}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_ae8cdf1f1e20a08d0b3200297a9da7d60}{LFSTSize} = Param.Unsigned(1024, \char`\"{}Last fetched store table size\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_aaae81435109fd5abd8db9e1cac852536}{SSITSize} = Param.Unsigned(1024, \char`\"{}Store set ID table size\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_afa45ebeb163c7058a6ba074b27187095}{numRobs} = Param.Unsigned(1, \char`\"{}Number of Reorder Buffers\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a4872233fcf1f251c1065c07bf3d288b4}{numPhysIntRegs} = Param.Unsigned(256, \char`\"{}Number of physical integer registers\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_aa014e3ffbc9e5c2cdee9cd256bcb9a94}{numPhysFloatRegs}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_aae7d8cb15fc97d48c864e92f858edece}{numPhysCCRegs}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a008b4cba2a3f283c5889144437338721}{numIQEntries} = Param.Unsigned(64, \char`\"{}Number of instruction queue entries\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_acb1025bcc322542b7e2fc418cd8d4308}{numROBEntries} = Param.Unsigned(192, \char`\"{}Number of reorder buffer entries\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a49914e72e327c9059bed92c4095a120f}{smtNumFetchingThreads} = Param.Unsigned(1, \char`\"{}SMT Number of Fetching Threads\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a349052a4ccb84410a8e2ae982cdf1bbc}{smtFetchPolicy} = Param.String('SingleThread', \char`\"{}SMT Fetch policy\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_aa002a74d5cf338da61e3e35bfcc19fa0}{smtLSQPolicy} = Param.String('Partitioned', \char`\"{}SMT \hyperlink{classLSQ}{LSQ} Sharing Policy\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a7f52774912af5111096695b4fe368e00}{smtLSQThreshold} = Param.Int(100, \char`\"{}SMT \hyperlink{classLSQ}{LSQ} Threshold Sharing Parameter\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a09ad04b0a2fee606eff57ec604445dbb}{smtIQPolicy} = Param.String('Partitioned', \char`\"{}SMT IQ Sharing Policy\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_ab239c1e3b71d524ffdc9147b9bb85383}{smtIQThreshold} = Param.Int(100, \char`\"{}SMT IQ Threshold Sharing Parameter\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a70c4adeb48862e8ac639815b506c3b3d}{smtROBPolicy} = Param.String('Partitioned', \char`\"{}SMT \hyperlink{classROB}{ROB} Sharing Policy\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_ab9a64d632e45630d1caeb00b91723a9e}{smtROBThreshold} = Param.Int(100, \char`\"{}SMT \hyperlink{classROB}{ROB} Threshold Sharing Parameter\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_aaba9a761fafbefed59136db55af6bd6a}{smtCommitPolicy} = Param.String('RoundRobin', \char`\"{}SMT Commit Policy\char`\"{})
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_ac566dd90d96e45183abc6f54c960ffec}{branchPred}
\item 
tuple \hyperlink{classO3CPU_1_1DerivO3CPU_a0a878d111d7f807d12573f1d0305f7cc}{needsTSO}
\end{DoxyCompactItemize}
\subsection*{Static Private 変数}
\begin{DoxyCompactItemize}
\item 
int \hyperlink{classO3CPU_1_1DerivO3CPU_ae9356ac9392bb55de74ea37bd9d46685}{\_\-defaultNumPhysCCRegs} = 0
\end{DoxyCompactItemize}


\subsection{関数}
\hypertarget{classO3CPU_1_1DerivO3CPU_a97c178b398a7fc7e24932f2058d14381}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!addCheckerCpu@{addCheckerCpu}}
\index{addCheckerCpu@{addCheckerCpu}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{addCheckerCpu}]{\setlength{\rightskip}{0pt plus 5cm}def addCheckerCpu ( {\em self})}}
\label{classO3CPU_1_1DerivO3CPU_a97c178b398a7fc7e24932f2058d14381}



\begin{DoxyCode}
147                            :
148         if buildEnv['TARGET_ISA'] in ['arm']:
149             from ArmTLB import ArmTLB
150 
151             self.checker = O3Checker(workload=self.workload,
152                                      exitOnError=False,
153                                      updateOnError=True,
154                                      warnOnlyOnLoadError=True)
155             self.checker.itb = ArmTLB(size = self.itb.size)
156             self.checker.dtb = ArmTLB(size = self.dtb.size)
157             self.checker.cpu_id = self.cpu_id
158 
159         else:
160             print "ERROR: Checker only supported under ARM ISA!"
161             exit(1)
            exit(1)
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a53d73a2f804df6a1dcabb22052d09773}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!memory\_\-mode@{memory\_\-mode}}
\index{memory\_\-mode@{memory\_\-mode}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{memory\_\-mode}]{\setlength{\rightskip}{0pt plus 5cm}def memory\_\-mode ( {\em cls})}}
\label{classO3CPU_1_1DerivO3CPU_a53d73a2f804df6a1dcabb22052d09773}
\begin{DoxyVerb}Which memory mode does this CPU require?\end{DoxyVerb}
 

\hyperlink{classBaseCPU_1_1BaseCPU_a53d73a2f804df6a1dcabb22052d09773}{BaseCPU}を再定義しています。


\begin{DoxyCode}
42                         :
43         return 'timing'
44 
45     @classmethod
    def require_caches(cls):
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_afcb2c5440cbf782e304bdb958eadf744}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!require\_\-caches@{require\_\-caches}}
\index{require\_\-caches@{require\_\-caches}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{require\_\-caches}]{\setlength{\rightskip}{0pt plus 5cm}def require\_\-caches ( {\em cls})}}
\label{classO3CPU_1_1DerivO3CPU_afcb2c5440cbf782e304bdb958eadf744}
\begin{DoxyVerb}Does the CPU model require caches?

Some CPU models might make assumptions that require them to
have caches.
\end{DoxyVerb}
 

\hyperlink{classBaseCPU_1_1BaseCPU_afcb2c5440cbf782e304bdb958eadf744}{BaseCPU}を再定義しています。


\begin{DoxyCode}
46                            :
47         return True
48 
49     @classmethod
    def support_take_over(cls):
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_aa201537acf29724056129b8efad43371}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!support\_\-take\_\-over@{support\_\-take\_\-over}}
\index{support\_\-take\_\-over@{support\_\-take\_\-over}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{support\_\-take\_\-over}]{\setlength{\rightskip}{0pt plus 5cm}def support\_\-take\_\-over ( {\em cls})}}
\label{classO3CPU_1_1DerivO3CPU_aa201537acf29724056129b8efad43371}
\begin{DoxyVerb}Does the CPU model support CPU takeOverFrom?\end{DoxyVerb}
 

\hyperlink{classBaseCPU_1_1BaseCPU_aa201537acf29724056129b8efad43371}{BaseCPU}を再定義しています。


\begin{DoxyCode}
50                               :
51         return True
52 
    activity = Param.Unsigned(0, "Initial count")
\end{DoxyCode}


\subsection{変数}
\hypertarget{classO3CPU_1_1DerivO3CPU_ae9356ac9392bb55de74ea37bd9d46685}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!\_\-defaultNumPhysCCRegs@{\_\-defaultNumPhysCCRegs}}
\index{\_\-defaultNumPhysCCRegs@{\_\-defaultNumPhysCCRegs}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{\_\-defaultNumPhysCCRegs}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf \_\-defaultNumPhysCCRegs} = 0\hspace{0.3cm}{\ttfamily  \mbox{[}static, private\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_ae9356ac9392bb55de74ea37bd9d46685}
\hypertarget{classO3CPU_1_1DerivO3CPU_a179708190406cb8098a70bbdfd73088c}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!activity@{activity}}
\index{activity@{activity}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{activity}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf activity} = Param.Unsigned(0, \char`\"{}Initial count\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a179708190406cb8098a70bbdfd73088c}
\hypertarget{classO3CPU_1_1DerivO3CPU_a6fb79a7e84aed7aa969c44543052ac34}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!backComSize@{backComSize}}
\index{backComSize@{backComSize}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{backComSize}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf backComSize} = Param.Unsigned(5, \char`\"{}Time buffer size for backwards communication\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a6fb79a7e84aed7aa969c44543052ac34}
\hypertarget{classO3CPU_1_1DerivO3CPU_ac566dd90d96e45183abc6f54c960ffec}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!branchPred@{branchPred}}
\index{branchPred@{branchPred}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{branchPred}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf branchPred}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_ac566dd90d96e45183abc6f54c960ffec}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.BranchPredictor(BranchPredictor(numThreads =
                                                       Parent.numThreads),
                                       "Branch Predictor")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a351bb34b2113c3ae4bd2449d92794d5a}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!cachePorts@{cachePorts}}
\index{cachePorts@{cachePorts}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{cachePorts}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf cachePorts} = Param.Unsigned(200, \char`\"{}Cache Ports\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a351bb34b2113c3ae4bd2449d92794d5a}
\hypertarget{classO3CPU_1_1DerivO3CPU_ad4f09c6c6f92935f2d917a5b0ba77cb0}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!checker@{checker}}
\index{checker@{checker}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{checker}]{\setlength{\rightskip}{0pt plus 5cm}{\bf checker}}}
\label{classO3CPU_1_1DerivO3CPU_ad4f09c6c6f92935f2d917a5b0ba77cb0}
\hypertarget{classO3CPU_1_1DerivO3CPU_acaab18e678264ee264642b5be0d91157}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!commitToDecodeDelay@{commitToDecodeDelay}}
\index{commitToDecodeDelay@{commitToDecodeDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{commitToDecodeDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf commitToDecodeDelay} = Param.Cycles(1, \char`\"{}Commit to decode delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_acaab18e678264ee264642b5be0d91157}
\hypertarget{classO3CPU_1_1DerivO3CPU_aad1963f659c6e9595b5d1ff499e843d8}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!commitToFetchDelay@{commitToFetchDelay}}
\index{commitToFetchDelay@{commitToFetchDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{commitToFetchDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf commitToFetchDelay} = Param.Cycles(1, \char`\"{}Commit to fetch delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_aad1963f659c6e9595b5d1ff499e843d8}
\hypertarget{classO3CPU_1_1DerivO3CPU_afc77f4f67ebd047a4af56403975f4464}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!commitToIEWDelay@{commitToIEWDelay}}
\index{commitToIEWDelay@{commitToIEWDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{commitToIEWDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf commitToIEWDelay}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_afc77f4f67ebd047a4af56403975f4464}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Cycles(1, "Commit to "
               "Issue/Execute/Writeback delay")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a35c9cdaf793827c316dee784cbf39d96}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!commitToRenameDelay@{commitToRenameDelay}}
\index{commitToRenameDelay@{commitToRenameDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{commitToRenameDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf commitToRenameDelay} = Param.Cycles(1, \char`\"{}Commit to rename delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a35c9cdaf793827c316dee784cbf39d96}
\hypertarget{classO3CPU_1_1DerivO3CPU_a3df421018d58bcd7f02c3965f6b43ac3}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!commitWidth@{commitWidth}}
\index{commitWidth@{commitWidth}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{commitWidth}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf commitWidth} = Param.Unsigned(8, \char`\"{}Commit width\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a3df421018d58bcd7f02c3965f6b43ac3}
\hypertarget{classO3CPU_1_1DerivO3CPU_a17da7064bc5c518791f0c891eff05fda}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!cxx\_\-header@{cxx\_\-header}}
\index{cxx\_\-header@{cxx\_\-header}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{cxx\_\-header}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf cxx\_\-header} = 'cpu/o3/deriv.hh'\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a17da7064bc5c518791f0c891eff05fda}


\hyperlink{classBaseCPU_1_1BaseCPU_a17da7064bc5c518791f0c891eff05fda}{BaseCPU}を再定義しています。\hypertarget{classO3CPU_1_1DerivO3CPU_a9ef9ac64d6891064a22ab5d341e691f4}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!decodeToFetchDelay@{decodeToFetchDelay}}
\index{decodeToFetchDelay@{decodeToFetchDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{decodeToFetchDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf decodeToFetchDelay} = Param.Cycles(1, \char`\"{}Decode to fetch delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a9ef9ac64d6891064a22ab5d341e691f4}
\hypertarget{classO3CPU_1_1DerivO3CPU_a168896b51e7cc580a9f343e0538ed193}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!decodeToRenameDelay@{decodeToRenameDelay}}
\index{decodeToRenameDelay@{decodeToRenameDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{decodeToRenameDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf decodeToRenameDelay} = Param.Cycles(1, \char`\"{}Decode to rename delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a168896b51e7cc580a9f343e0538ed193}
\hypertarget{classO3CPU_1_1DerivO3CPU_a52dc575e0588181eb7c3bd1e3d803cfd}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!decodeWidth@{decodeWidth}}
\index{decodeWidth@{decodeWidth}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{decodeWidth}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf decodeWidth} = Param.Unsigned(8, \char`\"{}Decode width\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a52dc575e0588181eb7c3bd1e3d803cfd}
\hypertarget{classO3CPU_1_1DerivO3CPU_ac7d8d81c4bbae7e104c3802f303ad90a}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!dispatchWidth@{dispatchWidth}}
\index{dispatchWidth@{dispatchWidth}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{dispatchWidth}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf dispatchWidth} = Param.Unsigned(8, \char`\"{}Dispatch width\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_ac7d8d81c4bbae7e104c3802f303ad90a}
\hypertarget{classO3CPU_1_1DerivO3CPU_a11c5a1df983c0acae9f735e73bb07acf}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!fetchBufferSize@{fetchBufferSize}}
\index{fetchBufferSize@{fetchBufferSize}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{fetchBufferSize}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf fetchBufferSize} = Param.Unsigned(64, \char`\"{}Fetch buffer size in bytes\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a11c5a1df983c0acae9f735e73bb07acf}
\hypertarget{classO3CPU_1_1DerivO3CPU_a10e1e587508ee15562df112d1142b851}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!fetchToDecodeDelay@{fetchToDecodeDelay}}
\index{fetchToDecodeDelay@{fetchToDecodeDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{fetchToDecodeDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf fetchToDecodeDelay} = Param.Cycles(1, \char`\"{}Fetch to decode delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a10e1e587508ee15562df112d1142b851}
\hypertarget{classO3CPU_1_1DerivO3CPU_a900fa0c4fce6b3d76add508093ce4fee}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!fetchTrapLatency@{fetchTrapLatency}}
\index{fetchTrapLatency@{fetchTrapLatency}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{fetchTrapLatency}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf fetchTrapLatency} = Param.Cycles(1, \char`\"{}Fetch trap latency\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a900fa0c4fce6b3d76add508093ce4fee}
\hypertarget{classO3CPU_1_1DerivO3CPU_a0a9358767ec7c9dfef70564672b53522}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!fetchWidth@{fetchWidth}}
\index{fetchWidth@{fetchWidth}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{fetchWidth}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf fetchWidth} = Param.Unsigned(8, \char`\"{}Fetch width\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a0a9358767ec7c9dfef70564672b53522}
\hypertarget{classO3CPU_1_1DerivO3CPU_a0e528cb0724c691b5eaca85ad02144d8}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!forwardComSize@{forwardComSize}}
\index{forwardComSize@{forwardComSize}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{forwardComSize}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf forwardComSize} = Param.Unsigned(5, \char`\"{}Time buffer size for forward communication\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a0e528cb0724c691b5eaca85ad02144d8}
\hypertarget{classO3CPU_1_1DerivO3CPU_a2e5415d0645b0ec485165d188df68775}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!fuPool@{fuPool}}
\index{fuPool@{fuPool}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{fuPool}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf fuPool} = Param.FUPool(DefaultFUPool(), \char`\"{}Functional Unit pool\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a2e5415d0645b0ec485165d188df68775}
\hypertarget{classO3CPU_1_1DerivO3CPU_a724a185702137da4a74c263b1ea63fec}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!iewToCommitDelay@{iewToCommitDelay}}
\index{iewToCommitDelay@{iewToCommitDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{iewToCommitDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf iewToCommitDelay}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a724a185702137da4a74c263b1ea63fec}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Cycles(1, "Issue/Execute/Writeback to commit "
               "delay")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a9876f37ad91dd63a32345b53aafbddc6}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!iewToDecodeDelay@{iewToDecodeDelay}}
\index{iewToDecodeDelay@{iewToDecodeDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{iewToDecodeDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf iewToDecodeDelay}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a9876f37ad91dd63a32345b53aafbddc6}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Cycles(1, "Issue/Execute/Writeback to decode "
                                    "delay")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a63165fb771c6aa1ecca842abe393a831}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!iewToFetchDelay@{iewToFetchDelay}}
\index{iewToFetchDelay@{iewToFetchDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{iewToFetchDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf iewToFetchDelay}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a63165fb771c6aa1ecca842abe393a831}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Cycles(1, "Issue/Execute/Writeback to fetch "
                                   "delay")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a54dd22869ae708c0b6bffab65d4d03c5}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!iewToRenameDelay@{iewToRenameDelay}}
\index{iewToRenameDelay@{iewToRenameDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{iewToRenameDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf iewToRenameDelay}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a54dd22869ae708c0b6bffab65d4d03c5}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Cycles(1, "Issue/Execute/Writeback to rename "
                                    "delay")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_ab445ea6366a58d7753b058bd794548a8}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!issueToExecuteDelay@{issueToExecuteDelay}}
\index{issueToExecuteDelay@{issueToExecuteDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{issueToExecuteDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf issueToExecuteDelay}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_ab445ea6366a58d7753b058bd794548a8}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Cycles(1, "Issue to execute delay (internal "
              "to the IEW stage)")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a1e02adcb8a1e64fc82f4b389844d2f68}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!issueWidth@{issueWidth}}
\index{issueWidth@{issueWidth}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{issueWidth}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf issueWidth} = Param.Unsigned(8, \char`\"{}Issue width\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a1e02adcb8a1e64fc82f4b389844d2f68}
\hypertarget{classO3CPU_1_1DerivO3CPU_ae8cdf1f1e20a08d0b3200297a9da7d60}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!LFSTSize@{LFSTSize}}
\index{LFSTSize@{LFSTSize}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{LFSTSize}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf LFSTSize} = Param.Unsigned(1024, \char`\"{}Last fetched store table size\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_ae8cdf1f1e20a08d0b3200297a9da7d60}
\hypertarget{classO3CPU_1_1DerivO3CPU_ae14ed73e842c3580d021c73c0e2b5aaf}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!LQEntries@{LQEntries}}
\index{LQEntries@{LQEntries}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{LQEntries}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf LQEntries} = Param.Unsigned(32, \char`\"{}Number of load queue entries\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_ae14ed73e842c3580d021c73c0e2b5aaf}
\hypertarget{classO3CPU_1_1DerivO3CPU_a3859ad14dd72838e8cd3c5586a575f39}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!LSQCheckLoads@{LSQCheckLoads}}
\index{LSQCheckLoads@{LSQCheckLoads}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{LSQCheckLoads}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf LSQCheckLoads}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a3859ad14dd72838e8cd3c5586a575f39}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Bool(True,
        "Should dependency violations be checked for loads & stores or just store
      s")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a1b3d69c0417f81ea9f80c896fe699060}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!LSQDepCheckShift@{LSQDepCheckShift}}
\index{LSQDepCheckShift@{LSQDepCheckShift}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{LSQDepCheckShift}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf LSQDepCheckShift} = Param.Unsigned(4, \char`\"{}Number of places to shift addr before check\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a1b3d69c0417f81ea9f80c896fe699060}
\hypertarget{classO3CPU_1_1DerivO3CPU_a0a878d111d7f807d12573f1d0305f7cc}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!needsTSO@{needsTSO}}
\index{needsTSO@{needsTSO}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{needsTSO}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf needsTSO}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a0a878d111d7f807d12573f1d0305f7cc}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Bool(buildEnv['TARGET_ISA'] == 'x86',
                          "Enable TSO Memory model")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a008b4cba2a3f283c5889144437338721}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!numIQEntries@{numIQEntries}}
\index{numIQEntries@{numIQEntries}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{numIQEntries}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf numIQEntries} = Param.Unsigned(64, \char`\"{}Number of instruction queue entries\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a008b4cba2a3f283c5889144437338721}
\hypertarget{classO3CPU_1_1DerivO3CPU_aae7d8cb15fc97d48c864e92f858edece}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!numPhysCCRegs@{numPhysCCRegs}}
\index{numPhysCCRegs@{numPhysCCRegs}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{numPhysCCRegs}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf numPhysCCRegs}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_aae7d8cb15fc97d48c864e92f858edece}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Unsigned(_defaultNumPhysCCRegs,
                                   "Number of physical cc registers")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_aa014e3ffbc9e5c2cdee9cd256bcb9a94}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!numPhysFloatRegs@{numPhysFloatRegs}}
\index{numPhysFloatRegs@{numPhysFloatRegs}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{numPhysFloatRegs}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf numPhysFloatRegs}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_aa014e3ffbc9e5c2cdee9cd256bcb9a94}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Unsigned(256, "Number of physical floating point "
                                      "registers")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a4872233fcf1f251c1065c07bf3d288b4}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!numPhysIntRegs@{numPhysIntRegs}}
\index{numPhysIntRegs@{numPhysIntRegs}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{numPhysIntRegs}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf numPhysIntRegs} = Param.Unsigned(256, \char`\"{}Number of physical integer registers\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a4872233fcf1f251c1065c07bf3d288b4}
\hypertarget{classO3CPU_1_1DerivO3CPU_acb1025bcc322542b7e2fc418cd8d4308}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!numROBEntries@{numROBEntries}}
\index{numROBEntries@{numROBEntries}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{numROBEntries}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf numROBEntries} = Param.Unsigned(192, \char`\"{}Number of reorder buffer entries\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_acb1025bcc322542b7e2fc418cd8d4308}
\hypertarget{classO3CPU_1_1DerivO3CPU_afa45ebeb163c7058a6ba074b27187095}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!numRobs@{numRobs}}
\index{numRobs@{numRobs}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{numRobs}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf numRobs} = Param.Unsigned(1, \char`\"{}Number of Reorder Buffers\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_afa45ebeb163c7058a6ba074b27187095}
\hypertarget{classO3CPU_1_1DerivO3CPU_a4cd25aa163add4667be26df636d1d72d}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!renameToDecodeDelay@{renameToDecodeDelay}}
\index{renameToDecodeDelay@{renameToDecodeDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{renameToDecodeDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf renameToDecodeDelay} = Param.Cycles(1, \char`\"{}Rename to decode delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a4cd25aa163add4667be26df636d1d72d}
\hypertarget{classO3CPU_1_1DerivO3CPU_a8aaf587e0c65d740c68328f587f36b97}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!renameToFetchDelay@{renameToFetchDelay}}
\index{renameToFetchDelay@{renameToFetchDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{renameToFetchDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf renameToFetchDelay} = Param.Cycles(1 ,\char`\"{}Rename to fetch delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a8aaf587e0c65d740c68328f587f36b97}
\hypertarget{classO3CPU_1_1DerivO3CPU_acdec10386abd09a4724775d533fc65d4}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!renameToIEWDelay@{renameToIEWDelay}}
\index{renameToIEWDelay@{renameToIEWDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{renameToIEWDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf renameToIEWDelay}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_acdec10386abd09a4724775d533fc65d4}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Cycles(2, "Rename to "
               "Issue/Execute/Writeback delay")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a1c17c9a7d634b03c7c2b7c0ba0ca21b9}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!renameToROBDelay@{renameToROBDelay}}
\index{renameToROBDelay@{renameToROBDelay}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{renameToROBDelay}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf renameToROBDelay} = Param.Cycles(1, \char`\"{}Rename to reorder buffer delay\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a1c17c9a7d634b03c7c2b7c0ba0ca21b9}
\hypertarget{classO3CPU_1_1DerivO3CPU_a6500ae95e23f48433d63280c42925a31}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!renameWidth@{renameWidth}}
\index{renameWidth@{renameWidth}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{renameWidth}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf renameWidth} = Param.Unsigned(8, \char`\"{}Rename width\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a6500ae95e23f48433d63280c42925a31}
\hypertarget{classO3CPU_1_1DerivO3CPU_aaba9a761fafbefed59136db55af6bd6a}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!smtCommitPolicy@{smtCommitPolicy}}
\index{smtCommitPolicy@{smtCommitPolicy}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{smtCommitPolicy}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf smtCommitPolicy} = Param.String('RoundRobin', \char`\"{}SMT Commit Policy\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_aaba9a761fafbefed59136db55af6bd6a}
\hypertarget{classO3CPU_1_1DerivO3CPU_a349052a4ccb84410a8e2ae982cdf1bbc}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!smtFetchPolicy@{smtFetchPolicy}}
\index{smtFetchPolicy@{smtFetchPolicy}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{smtFetchPolicy}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf smtFetchPolicy} = Param.String('SingleThread', \char`\"{}SMT Fetch policy\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a349052a4ccb84410a8e2ae982cdf1bbc}
\hypertarget{classO3CPU_1_1DerivO3CPU_a09ad04b0a2fee606eff57ec604445dbb}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!smtIQPolicy@{smtIQPolicy}}
\index{smtIQPolicy@{smtIQPolicy}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{smtIQPolicy}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf smtIQPolicy} = Param.String('Partitioned', \char`\"{}SMT IQ Sharing Policy\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a09ad04b0a2fee606eff57ec604445dbb}
\hypertarget{classO3CPU_1_1DerivO3CPU_ab239c1e3b71d524ffdc9147b9bb85383}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!smtIQThreshold@{smtIQThreshold}}
\index{smtIQThreshold@{smtIQThreshold}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{smtIQThreshold}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf smtIQThreshold} = Param.Int(100, \char`\"{}SMT IQ Threshold Sharing Parameter\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_ab239c1e3b71d524ffdc9147b9bb85383}
\hypertarget{classO3CPU_1_1DerivO3CPU_aa002a74d5cf338da61e3e35bfcc19fa0}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!smtLSQPolicy@{smtLSQPolicy}}
\index{smtLSQPolicy@{smtLSQPolicy}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{smtLSQPolicy}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf smtLSQPolicy} = Param.String('Partitioned', \char`\"{}SMT {\bf LSQ} Sharing Policy\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_aa002a74d5cf338da61e3e35bfcc19fa0}
\hypertarget{classO3CPU_1_1DerivO3CPU_a7f52774912af5111096695b4fe368e00}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!smtLSQThreshold@{smtLSQThreshold}}
\index{smtLSQThreshold@{smtLSQThreshold}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{smtLSQThreshold}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf smtLSQThreshold} = Param.Int(100, \char`\"{}SMT {\bf LSQ} Threshold Sharing Parameter\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a7f52774912af5111096695b4fe368e00}
\hypertarget{classO3CPU_1_1DerivO3CPU_a49914e72e327c9059bed92c4095a120f}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!smtNumFetchingThreads@{smtNumFetchingThreads}}
\index{smtNumFetchingThreads@{smtNumFetchingThreads}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{smtNumFetchingThreads}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf smtNumFetchingThreads} = Param.Unsigned(1, \char`\"{}SMT Number of Fetching Threads\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a49914e72e327c9059bed92c4095a120f}
\hypertarget{classO3CPU_1_1DerivO3CPU_a70c4adeb48862e8ac639815b506c3b3d}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!smtROBPolicy@{smtROBPolicy}}
\index{smtROBPolicy@{smtROBPolicy}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{smtROBPolicy}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf smtROBPolicy} = Param.String('Partitioned', \char`\"{}SMT {\bf ROB} Sharing Policy\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a70c4adeb48862e8ac639815b506c3b3d}
\hypertarget{classO3CPU_1_1DerivO3CPU_ab9a64d632e45630d1caeb00b91723a9e}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!smtROBThreshold@{smtROBThreshold}}
\index{smtROBThreshold@{smtROBThreshold}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{smtROBThreshold}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf smtROBThreshold} = Param.Int(100, \char`\"{}SMT {\bf ROB} Threshold Sharing Parameter\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_ab9a64d632e45630d1caeb00b91723a9e}
\hypertarget{classO3CPU_1_1DerivO3CPU_a910857438278a89a287832cf7087317b}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!SQEntries@{SQEntries}}
\index{SQEntries@{SQEntries}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{SQEntries}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf SQEntries} = Param.Unsigned(32, \char`\"{}Number of store queue entries\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a910857438278a89a287832cf7087317b}
\hypertarget{classO3CPU_1_1DerivO3CPU_a822a947e7bb7034547d91ec80d337303}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!squashWidth@{squashWidth}}
\index{squashWidth@{squashWidth}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{squashWidth}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf squashWidth} = Param.Unsigned(8, \char`\"{}Squash width\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a822a947e7bb7034547d91ec80d337303}
\hypertarget{classO3CPU_1_1DerivO3CPU_aaae81435109fd5abd8db9e1cac852536}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!SSITSize@{SSITSize}}
\index{SSITSize@{SSITSize}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{SSITSize}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf SSITSize} = Param.Unsigned(1024, \char`\"{}Store set ID table size\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_aaae81435109fd5abd8db9e1cac852536}
\hypertarget{classO3CPU_1_1DerivO3CPU_aa49311e8ec513d42fb69e219d3deb35f}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!store\_\-set\_\-clear\_\-period@{store\_\-set\_\-clear\_\-period}}
\index{store\_\-set\_\-clear\_\-period@{store\_\-set\_\-clear\_\-period}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{store\_\-set\_\-clear\_\-period}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf store\_\-set\_\-clear\_\-period}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_aa49311e8ec513d42fb69e219d3deb35f}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.Unsigned(250000,
            "Number of load/store insts before the dep predictor should be invali
      dated")
\end{DoxyCode}
\hypertarget{classO3CPU_1_1DerivO3CPU_a2c19f8ca9c4486b056283762263259bd}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!trapLatency@{trapLatency}}
\index{trapLatency@{trapLatency}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{trapLatency}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf trapLatency} = Param.Cycles(13, \char`\"{}Trap latency\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a2c19f8ca9c4486b056283762263259bd}
\hypertarget{classO3CPU_1_1DerivO3CPU_acce15679d830831b0bbe8ebc2a60b2ca}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!type@{type}}
\index{type@{type}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{type}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf type} = '{\bf DerivO3CPU}'\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_acce15679d830831b0bbe8ebc2a60b2ca}


\hyperlink{classBaseCPU_1_1BaseCPU_acce15679d830831b0bbe8ebc2a60b2ca}{BaseCPU}を再定義しています。\hypertarget{classO3CPU_1_1DerivO3CPU_ac88ce0b2118b9b2687a490fd150a228b}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!wbDepth@{wbDepth}}
\index{wbDepth@{wbDepth}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{wbDepth}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf wbDepth} = Param.Unsigned(1, \char`\"{}Writeback depth\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_ac88ce0b2118b9b2687a490fd150a228b}
\hypertarget{classO3CPU_1_1DerivO3CPU_a35ee0eb859fedb522c629bc7d435b5e4}{
\index{O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}!wbWidth@{wbWidth}}
\index{wbWidth@{wbWidth}!O3CPU::DerivO3CPU@{O3CPU::DerivO3CPU}}
\subsubsection[{wbWidth}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf wbWidth} = Param.Unsigned(8, \char`\"{}Writeback width\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classO3CPU_1_1DerivO3CPU_a35ee0eb859fedb522c629bc7d435b5e4}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/o3/\hyperlink{O3CPU_8py}{O3CPU.py}\end{DoxyCompactItemize}
