
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3. Printing statistics.

=== top ===

   Number of wires:                 53
   Number of wire bits:            123
   Number of public wires:          15
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $assert                         1
     $dff                           30
     $eq                             2
     $initstate                      1
     $logic_not                      1
     $mux                            7
     $pmux                           2
     $reduce_bool                    1
     delayer                         1

=== delayer ===

   Number of wires:                 24
   Number of wire bits:            123
   Number of public wires:           9
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $dff                            6
     $eq                             1
     $gt                             1
     $logic_not                      1
     $mux                            9
     $reduce_bool                    2
     $sub                            1

=== design hierarchy ===

   top                               1
     delayer                         1

   Number of wires:                 77
   Number of wire bits:            246
   Number of public wires:          24
   Number of public wire bits:      91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 66
     $assert                         1
     $dff                           36
     $eq                             3
     $gt                             1
     $initstate                      1
     $logic_not                      2
     $mux                           16
     $pmux                           2
     $reduce_bool                    3
     $sub                            1

4. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module delayer.
Creating SMT-LIBv2 representation of module top.

End of script. Logfile hash: 0f7107352d, CPU: user 0.01s system 0.01s, MEM: 6.55 MB peak
Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 57% 2x write_smt2 (0 sec), 31% 2x read_ilang (0 sec), ...
