Emile Aarts , Jan Korst, Simulated annealing and Boltzmann machines: a stochastic approach to combinatorial optimization and neural computing, John Wiley & Sons, Inc., New York, NY, 1989
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Vaughn Betz , Jonathan Rose, Effect of the prefabricated routing track distribution on FPGA area-efficiency, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.3, p.445-456, September 1998[doi>10.1109/92.711315]
Melvin A. Breuer, A class of min-cut placement algorithms, Proceedings of the 14th Design Automation Conference, p.284-290, January 1977
Callen, H. B. 1960. Thermodynamics. Willey, New York.
Chih-Liang Eric Cheng, RISA: accurate and efficient placement routability modeling, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.690-695, November 06-10, 1994, San Jose, California, USA
Cohoon, J. P. and Paris, W. 1986. Genetic Placement. Proc. IEEE ICCAD. Washington, DC, United States, 422--425.
Juan de Vicente , Juan Lanchares , Román Hermida, RSR: A New Rectilinear Steiner Minimum Tree Approximation for FPGA Placement and Global Routing, Proceedings of the 24th Conference on EUROMICRO, p.10192, August 25-27, 1998
Juan de Vicente , Juan Lanchares , Román Hermida, Placement Optimization Based on Global Routing Updating for System Partitioning onto Multi-FPGA Mesh Topologies, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.91-100, August 30-September 01, 1999
Juan de Vicente , Juan Lanchares , Román Hermida, Adaptive FPGA Placement by Natural Optimization, Proceedings of the 11th IEEE International Workshop on Rapid System Prototyping (RSP 2000), p.188, June 21-23, 2000
Geman S. and Geman, D. 1984. Stochastic relaxation, Gibbs distribution and the Bayesian restoration in images. IEEE Trans. Patt. Anal. Mac. Int. 6, 6, 721--741.
Bruce Hajek, Cooling schedules for optimal annealing, Mathematics of Operations Research, v.13 n.2, p.311-329, May 1988[doi>10.1287/moor.13.2.311]
Ingber, L. 1989. Very fast simulated re-annealing. Math. Comput. Model. 12, 967--973.
Ingber, L. 1996. Adaptive simulated annealing (ASA): Lesson learned. Control Cybernet. 25, 33--54.
Ihor O Bohachevsky , Mark E Johnson , Myron L Stein, Generalized simulated annealing for function optimization, Technometrics, v.28 n.3, p.209-217, August 1986[doi>10.2307/1269076]
Kirkpatric, S., Gelatt, C. D., and Vecchi, M. P. 1983. Optimization by simulated annealing. Science 220, 671--680.
Kleinhans, J. M., Sigl, G., and Johannes, F. M., and Antreich, K. J.1991. GORDIAN: VLSI placement by quadratic programming and slicing optimization. IEEE Trans. CAD Integ. Circ. Syst. 10, 356--365.
R. H. J. M. Otten , L. P. P. P. van Ginneken, The annealing algorithm, Kluwer, B.V., Deventer, The Netherlands, 1989
Quinn, N. R. and Breuer, M. A. 1979. A force directed component placement procedure for printed circuit boards. IEEE Trans. Circ. Syst. CAS-26, 377--388.
Rose, J., Klebsch, W., and Wolf, J. 1990. Temperature measurement and equilibrium dynamics of simulated annealing placement. IEEE Trans. CAD 9, 253--259.
Rose, J., el Gamal, A., and Sangiovanni-Vincentelli, A. 1993. Architecture of FPGAs. In Proceedings of IEEE, 1013--1029.
Sechen, C. and Sangiovanni-Vincentelli, A. 1984. The TimberWolf placement and routing package. In Proceedings of the Custom Integrated Circuit Conference (Rochester, N.Y.). 522--527.
Shannon, C. E. 1948. A mathematical theory of communication. I & II. Bell Syst. Tech. J., 27, 379--423, 623--656.
Naveed A. Sherwani, Algorithms for VLSI Physcial Design Automation, Kluwer Academic Publishers, Norwell, MA, 1998
Siarry, P., Bergonzi, L., and Dreyfus G. 1987. Thermodynamic optimization of block placement. IEEE Trans. CAD 6, 211--221.
Szu H. and Hartley, R. 1987. Fast simulated annealing. Phys. Lett. A 122, 157--162.
D. F. Wong , H. W. Leong , C. L. Liu, Simulated annealing for VLSI design, Kluwer Academic Publishers, Norwell, MA, 1988
D. F. Wong , C. L. Liu, A new algorithm for floorplan design, Proceedings of the 23rd ACM/IEEE Design Automation Conference, p.101-107, July 1986, Las Vegas, Nevada, USA
