/*
 * Copyright (C) 2015 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

/* This file is generated by GenLP_setting.pl v1.5.7 */

#include <linux/init.h>
#include <linux/module.h>
#include <linux/kernel.h>

const unsigned int AP_DCM_Golden_Setting_tcl_gs_dpidle_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000003,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000007,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x0000000D,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000080,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x0FFF1FFF,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000102,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x0000087F,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00030003, 0x00030003,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00008000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000003, 0x00000001,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x8180811F,/* DCM_CFG */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10332038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1033A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10342038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1034A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x000FFFFF,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11080054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x11190054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000000,/* MJC_HW_DCM_DIS */
	0x12002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14027014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x1502F014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x16000018, 0x00000001, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x18002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_dpidle = AP_DCM_Golden_Setting_tcl_gs_dpidle_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_dpidle_len = 213;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_suspend_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000001,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000007,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x0000000D,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000080,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x0FFF1FFF,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000102,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x0000087F,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00030003, 0x00010001,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00008000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000003, 0x00000001,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x8180811F,/* DCM_CFG */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10330284, 0x000BFF00, 0x00000000,/* MISC_CG_CTRL0 */
	0x1033028C, 0x07E000C0, 0x01000000,/* MISC_CG_CTRL2 */
	0x10332038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x80000000,/* CLKAR */
	0x10338284, 0x000BFF00, 0x00000000,/* MISC_CG_CTRL0 */
	0x1033828C, 0x07E000C0, 0x01000000,/* MISC_CG_CTRL2 */
	0x1033A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10340284, 0x000BFF00, 0x00000000,/* MISC_CG_CTRL0 */
	0x1034028C, 0x07E000C0, 0x01000000,/* MISC_CG_CTRL2 */
	0x10342038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x80000000,/* CLKAR */
	0x10348284, 0x000BFF00, 0x00000000,/* MISC_CG_CTRL0 */
	0x1034828C, 0x07E000C0, 0x01000000,/* MISC_CG_CTRL2 */
	0x1034A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x000FFFFF,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11080054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x11190054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000000,/* MJC_HW_DCM_DIS */
	0x12002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14027014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x1502F014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x16000018, 0x00000001, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x18002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_suspend = AP_DCM_Golden_Setting_tcl_gs_suspend_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_suspend_len = 237;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000003,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000007,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x0000000D,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000080,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x0FFF1FFF,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000102,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x0000087F,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00010001, 0x00010001,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00008000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000001, 0x00000001,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x8180811F,/* DCM_CFG */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10332038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1033A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10342038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1034A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x000FFFFF,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11080054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x11190054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000005,/* MJC_HW_DCM_DIS */
	0x12002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14027014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x1502F014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x16000018, 0x00000001, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x18002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_vp = AP_DCM_Golden_Setting_tcl_gs_vp_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_len = 213;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_topck_name_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x10000074, 0x0000001E, 0x00000000,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000DC, 0x0000FFFF, 0x00000000,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00000000,/* DCM_EN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10C00000, 0x60000000, 0x00000000,/* AUDIO_TOP_CON0 */
	0x12000010, 0xFFFFFFFF, 0x00000000,/* MJC_HW_DCM_DIS */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0000000F, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x170200F4, 0x00000001, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0x00000000,/* VENC_CLK_CG_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_topck_name = AP_DCM_Golden_Setting_tcl_gs_topck_name_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_topck_name_len = 45;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_paging_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000003,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000007,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x0000000D,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000080,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x0FFF1FFF,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000102,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x0000087F,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00010001, 0x00010001,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00008000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000001, 0x00000001,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x8180811F,/* DCM_CFG */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10332038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1033A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10342038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1034A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x000FFFFF,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11080054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x11190054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000008,/* MJC_HW_DCM_DIS */
	0x12002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14027014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x1502F014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x16000018, 0x00000001, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x18002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_paging = AP_DCM_Golden_Setting_tcl_gs_paging_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_paging_len = 213;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_mp3_play_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000003,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000007,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x0000000D,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000080,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x0FFF1FFF,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000102,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x0000087F,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00010001, 0x00010001,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00008000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000001, 0x00000001,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x8180811F,/* DCM_CFG */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10332038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1033A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10342038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1034A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x000FFFFF,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11080054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x11190054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000002,/* MJC_HW_DCM_DIS */
	0x12002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14027014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x1502F014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x16000018, 0x00000001, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x18002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_mp3_play = AP_DCM_Golden_Setting_tcl_gs_mp3_play_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_mp3_play_len = 213;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_pdn_ao_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x10000070, 0x001FFFFF, 0x00000000,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000000,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00000000,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00000000,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000000,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00000000,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000000,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000000,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x00000000,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000F9F, 0x00000000,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000000,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000000,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x00000000,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000000,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x00000000,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x01FF01FF, 0x00000000,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00009F00, 0x00000000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x833F0800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x833E0800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x833E0800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x033E0800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x000001FF, 0x00000000,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x00000000,/* DCM_CFG */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10332038, 0xC4000007, 0x00000000,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x00000000,/* CLKAR */
	0x1033A038, 0xC4000007, 0x00000000,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x00000000,/* CLKAR */
	0x10342038, 0xC4000007, 0x00000000,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x00000000,/* CLKAR */
	0x1034A038, 0xC4000007, 0x00000000,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x00000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x00000000,/* AUDIO_TOP_CON0 */
	0x11010210, 0x0FFFFFFF, 0x00000000,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x00000000,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x00000000,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11010220, 0xFFFFFFFF, 0x00000000,/* PERICFG_PERI_DCM_EMI_EARLY_CTRL */
	0x11010224, 0xFFFFFFFF, 0x00000000,/* PERICFG_PERI_DCM_REG_EARLY_CTRL */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000000,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000000,/* MJC_HW_DCM_DIS */
	0x12002014, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_SET */
	0x12002018, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_CLR */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_SET */
	0x14026018, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_CLR */
	0x14027014, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_SET */
	0x14027018, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_CLR */
	0x15021014, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_SET */
	0x15021018, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_CLR */
	0x1502F014, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_SET */
	0x1502F018, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_CLR */
	0x16000018, 0x00000001, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_SET */
	0x16010018, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_CLR */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_SET */
	0x17010018, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_CLR */
	0x170200F4, 0x00000001, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0x00000000,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_SET */
	0x18001018, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_CLR */
	0x18002014, 0x0000FFF0, 0x00000000,/* SMI_LARB_CON_SET */
	0x18002018, 0x0000FFF0, 0x00000000 /* SMI_LARB_CON_CLR */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_pdn_ao = AP_DCM_Golden_Setting_tcl_gs_pdn_ao_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_pdn_ao_len = 213;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_idle_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000003,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000007,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x0000000D,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000080,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x0FFF1FFF,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000102,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x0000087F,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00010001, 0x00010001,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00008000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000001, 0x00000001,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x8180811F,/* DCM_CFG */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10332038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1033A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10342038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1034A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x000FFFFF,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11080054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x11190054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000001,/* MJC_HW_DCM_DIS */
	0x12002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14027014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x1502F014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x16000018, 0x00000001, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x18002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_idle = AP_DCM_Golden_Setting_tcl_gs_idle_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_idle_len = 213;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_talk_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000003,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000007,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x0000000D,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000080,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x0FFF1FFF,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000102,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x0000087F,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00010001, 0x00010001,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00008000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000001, 0x00000001,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x8180811F,/* DCM_CFG */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10332038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1033A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10342038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1034A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x000FFFFF,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11080054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x11190054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000007,/* MJC_HW_DCM_DIS */
	0x12002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14027014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x1502F014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x16000018, 0x00000001, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x18002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_talk = AP_DCM_Golden_Setting_tcl_gs_talk_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_talk_len = 213;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_connsys_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000003,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000007,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x0000000D,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000080,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x0FFF1FFF,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000102,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x0000087F,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00010001, 0x00010001,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00008000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000001, 0x00000001,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x8180811F,/* DCM_CFG */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10332038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1033A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10342038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1034A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x000FFFFF,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11080054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x11190054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14027014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x1502F014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x16000018, 0x00000001, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x18002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_connsys = AP_DCM_Golden_Setting_tcl_gs_connsys_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_connsys_len = 210;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_dcm_off_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0xFFFFFFFF,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0xFFFFFFFF,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE0,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000013,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180000,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE0,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000000,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00000000,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000002,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000000,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x00000000,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000000,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000000,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000000,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x00000000,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000000,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x00000000,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00030003, 0x00020002,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00000000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x83000800,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x83000800,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x83000800,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x03000800,/* bus_pll_divider_cfg */
	0x10202274, 0x00000003, 0x00000002,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x00000000,/* DCM_CFG */
	0x10230060, 0xFF000000, 0xFF000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0xFF000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000100,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00FFFFFF,/* MMU_DCM_DIS */
	0x10330284, 0x000BFF00, 0x000BFF00,/* MISC_CG_CTRL0 */
	0x1033028C, 0x07E000C0, 0x040000C0,/* MISC_CG_CTRL2 */
	0x10332038, 0xC4000007, 0x04000000,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x00000000,/* CLKAR */
	0x10338284, 0x000BFF00, 0x000BFF00,/* MISC_CG_CTRL0 */
	0x1033828C, 0x07E000C0, 0x040000C0,/* MISC_CG_CTRL2 */
	0x1033A038, 0xC4000007, 0x04000000,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x00000000,/* CLKAR */
	0x10340284, 0x000BFF00, 0x000BFF00,/* MISC_CG_CTRL0 */
	0x1034028C, 0x07E000C0, 0x040000C0,/* MISC_CG_CTRL2 */
	0x10342038, 0xC4000007, 0x04000000,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x00000000,/* CLKAR */
	0x10348284, 0x000BFF00, 0x000BFF00,/* MISC_CG_CTRL0 */
	0x1034828C, 0x07E000C0, 0x040000C0,/* MISC_CG_CTRL2 */
	0x1034A038, 0xC4000007, 0x04000000,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x00000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x00000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x00000000,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FC1FF0,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FC3FF0,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x00000000,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11080054, 0x00000001, 0x00000000,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000001, 0x00000000,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000001, 0x00000000,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00010000, 0x00000000,/* IRTXCFG */
	0x11190054, 0x00000001, 0x00000000,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000001, 0x00000000,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000001, 0x00000000,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x000F0000, 0x000F0000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000000,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0xFFFFFFFF,/* MJC_HW_DCM_DIS */
	0x12002018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0xFFFFFFFF,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x0003FFFF,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0xFFFFFFFF,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x0000003F,/* MMSYS_HW_DCM_DIS3 */
	0x14026018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x14027018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x15021018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x1502F018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x16000018, 0x00000001, 0x00000001,/* VDEC_DCM_CON */
	0x16010018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x17000000, 0x01000000, 0x01000000,/* VENCSYS_CG_CON */
	0x17010018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x170200F4, 0x00000001, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0x00000000,/* VENC_CLK_CG_CTRL */
	0x18001018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x18002018, 0x0000FFF0, 0x0000FFF0 /* SMI_LARB_CON_CLR */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_dcm_off = AP_DCM_Golden_Setting_tcl_gs_dcm_off_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_dcm_off_len = 237;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_datalink_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000003,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000007,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x0000000D,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000080,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x0FFF1FFF,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000102,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x0000087F,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00010001, 0x00010001,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00008000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000001, 0x00000001,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x8180811F,/* DCM_CFG */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10332038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1033A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10342038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1034A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x000FFFFF,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11080054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x11190054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000009,/* MJC_HW_DCM_DIS */
	0x12002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14027014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x1502F014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x16000018, 0x00000001, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x18002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_datalink = AP_DCM_Golden_Setting_tcl_gs_datalink_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_datalink_len = 213;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_vr_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000003,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000007,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x0000000D,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000080,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x0FFF1FFF,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000102,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x0000087F,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00010001, 0x00010001,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00008000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000001, 0x00000001,/* SYNC_DCM */
	0x10210004, 0xFF9FFF9F, 0x8180811F,/* DCM_CFG */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10332038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1033A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10342038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1034A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x000FFFFF,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11080054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x11190054, 0x00000001, 0x00000001,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000001, 0x00000001,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000004,/* MJC_HW_DCM_DIS */
	0x12002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14027014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x1502F014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x16000018, 0x00000001, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x18002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_vr = AP_DCM_Golden_Setting_tcl_gs_vr_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_vr_len = 213;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_flight_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0xFFFFFFFF, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0xFFFFFFFF, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10200108, 0x000001FF, 0x00000003,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000007, 0x00000007,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x0000000D, 0x0000000D,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000080, 0x00000080,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000001, 0x00000001,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000100, 0x00000100,/* CCI_status */
	0x10200668, 0x0FFF1FFF, 0x0FFF1FFF,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000102, 0x00000102,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x0000087F, 0x0000087F,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00010001, 0x00010001,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00008000, 0x00008000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x83000800, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x83000800, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x83000800, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x03000800, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000001, 0x00000001,/* SYNC_DCM */
	0x10230060, 0xFF000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0xFF000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10332038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1033A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10342038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034203C, 0x80000000, 0x80000000,/* CLKAR */
	0x1034A038, 0xC4000007, 0xC0000007,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x80000000, 0x80000000,/* CLKAR */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x000FFFFF, 0x000FFFFF,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x11210700, 0x000F0000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x14027014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x15021014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x1502F014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x16010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
	0x18002014, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_SET */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_flight = AP_DCM_Golden_Setting_tcl_gs_flight_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_flight_len = 183;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_sodi_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000003,/* MJC_HW_DCM_DIS */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_sodi = AP_DCM_Golden_Setting_tcl_gs_sodi_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_sodi_len = 66;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_access_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x0C510018, 0x00000000, 0x00000000,/* CCI_DCM */
	0x0C51001C, 0x00000000, 0x00000000,/* CCI_CACTIVE */
	0x10000070, 0x00000000, 0x00000000,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x00000000, 0x00000000,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x00000000, 0x00000000,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x00000000, 0x00000000,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x00000000, 0x00000000,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00000000, 0x00000000,/* DCM_EN */
	0x10200108, 0x00000000, 0x00000000,/* SYNC_DCM_CONFIG */
	0x10200114, 0x00000000, 0x00000000,/* CCI_ADB400_DCM_CONFIG */
	0x10200118, 0x00000000, 0x00000000,/* bus_fabric_dcm_ctrl */
	0x1020011C, 0x00000000, 0x00000000,/* SYNC_DCM_CLUSTER_CONFIG */
	0x10200648, 0x00000000, 0x00000000,/* L2C_SRAM_CTRL */
	0x10200660, 0x00000000, 0x00000000,/* CCI_status */
	0x10200668, 0x00000000, 0x00000000,/* mcusys_bus_fabric_dcm_ctrl */
	0x1020066C, 0x00000000, 0x00000000,/* mcu_misc_dcm_ctrl */
	0x10200740, 0x00000000, 0x00000000,/* MP_CCI_ADB400_DCM_CONFIG */
	0x10200744, 0x00000000, 0x00000000,/* MP_SYNC_DCM_CONFIG */
	0x1020074C, 0x00000000, 0x00000000,/* MP_SYNC_DCM_CLUSTER_CONFIG */
	0x102007A0, 0x00000000, 0x00000000,/* mp0_pll_divider_cfg */
	0x102007A4, 0x00000000, 0x00000000,/* mp1_pll_divider_cfg */
	0x102007A8, 0x00000000, 0x00000000,/* mp2_pll_divider_cfg */
	0x102007C0, 0x00000000, 0x00000000,/* bus_pll_divider_cfg */
	0x10202274, 0x00000000, 0x00000000,/* SYNC_DCM */
	0x10210004, 0x00000000, 0x00000000,/* DCM_CFG */
	0x10230060, 0x00000000, 0x00000000,/* EMI_CONM */
	0x10230068, 0x00000000, 0x00000000,/* EMI_CONN */
	0x10231008, 0x00000000, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00000000, 0x00000000,/* MMU_DCM_DIS */
	0x10330284, 0x00000000, 0x00000000,/* MISC_CG_CTRL0 */
	0x1033028C, 0x00000000, 0x00000000,/* MISC_CG_CTRL2 */
	0x10332038, 0x00000000, 0x00000000,/* DRAMC_PD_CTRL */
	0x1033203C, 0x00000000, 0x00000000,/* CLKAR */
	0x10338284, 0x00000000, 0x00000000,/* MISC_CG_CTRL0 */
	0x1033828C, 0x00000000, 0x00000000,/* MISC_CG_CTRL2 */
	0x1033A038, 0x00000000, 0x00000000,/* DRAMC_PD_CTRL */
	0x1033A03C, 0x00000000, 0x00000000,/* CLKAR */
	0x10340284, 0x00000000, 0x00000000,/* MISC_CG_CTRL0 */
	0x1034028C, 0x00000000, 0x00000000,/* MISC_CG_CTRL2 */
	0x10342038, 0x00000000, 0x00000000,/* DRAMC_PD_CTRL */
	0x1034203C, 0x00000000, 0x00000000,/* CLKAR */
	0x10348284, 0x00000000, 0x00000000,/* MISC_CG_CTRL0 */
	0x1034828C, 0x00000000, 0x00000000,/* MISC_CG_CTRL2 */
	0x1034A038, 0x00000000, 0x00000000,/* DRAMC_PD_CTRL */
	0x1034A03C, 0x00000000, 0x00000000,/* CLKAR */
	0x10C00000, 0x00000000, 0x00000000,/* AUDIO_TOP_CON0 */
	0x11000E00, 0x00000000, 0x00000000,/* AP_DMA_MD_INT_EN */
	0x11010210, 0x00000000, 0x00000000,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x00000000, 0x00000000,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x00000000, 0x00000000,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0x00000000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11010220, 0x00000000, 0x00000000,/* PERICFG_PERI_DCM_EMI_EARLY_CTRL */
	0x11010224, 0x00000000, 0x00000000,/* PERICFG_PERI_DCM_REG_EARLY_CTRL */
	0x11080054, 0x00000000, 0x00000000,/* I2C0_I2CREG_HW_CG_EN */
	0x11090054, 0x00000000, 0x00000000,/* I2C0_I2CREG_HW_CG_EN */
	0x110D0054, 0x00000000, 0x00000000,/* I2C0_I2CREG_HW_CG_EN */
	0x11120000, 0x00000000, 0x00000000,/* IRTXCFG */
	0x11190054, 0x00000000, 0x00000000,/* I2C0_I2CREG_HW_CG_EN */
	0x111E0054, 0x00000000, 0x00000000,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x111F0054, 0x00000000, 0x00000000,/* I2C2_IMM_I2CREG_HW_CG_EN */
	0x11210700, 0x00000000, 0x00000000,/* RESREG */
	0x11F10480, 0x00000000, 0x00000000,/* DCM_ON */
	0x12000010, 0x00000000, 0x00000000,/* MJC_HW_DCM_DIS */
	0x12002014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x12002018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x13FFE010, 0x00000000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14000120, 0x00000000, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x00000000, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0x00000000, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x00000000, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x14026014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x14026018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x14027014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x14027018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x15021014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x15021018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x1502F014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x1502F018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x16000018, 0x00000000, 0x00000000,/* VDEC_DCM_CON */
	0x16010014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x16010018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x17000000, 0x00000000, 0x00000000,/* VENCSYS_CG_CON */
	0x17010014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x17010018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x170200F4, 0x00000000, 0x00000000,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0x00000000, 0x00000000,/* VENC_CLK_CG_CTRL */
	0x18001014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x18001018, 0x00000000, 0x00000000,/* SMI_LARB_CON_CLR */
	0x18002014, 0x00000000, 0x00000000,/* SMI_LARB_CON_SET */
	0x18002018, 0x00000000, 0x00000000 /* SMI_LARB_CON_CLR */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_access = AP_DCM_Golden_Setting_tcl_gs_access_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_access_len = 270;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_clkon_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x10000070, 0x001FFFFF, 0x00187FE0,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000013,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180000,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE0,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000000,/* INFRA_EMI_DCM_CTRL */
	0x11010210, 0x0FFFFFFF, 0x07FC1FF0,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FC3FF0,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x80208020,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x3FF00000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11120000, 0x00010000, 0x00010000,/* IRTXCFG */
	0x12002018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x13FFE010, 0x80008000, 0x00000000,/* MFG_DCM_CON_0 */
	0x14026018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x14027018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x15021018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x1502F018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x16010018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x17010018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x18001018, 0x0000FFF0, 0x0000FFF0,/* SMI_LARB_CON_CLR */
	0x18002018, 0x0000FFF0, 0x0000FFF0 /* SMI_LARB_CON_CLR */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_clkon = AP_DCM_Golden_Setting_tcl_gs_clkon_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_clkon_len = 60;

const unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_mjc_data[] = {
/*	Address,	Mask,		Golden Setting Value */
	0x10000070, 0x001FFFFF, 0x00187FE1,/* INFRA_BUS_DCM_CTRL */
	0x10000074, 0x0000001F, 0x00000014,/* INFRA_BUS_DCM_CTRL_1 */
	0x100000D0, 0x001F800F, 0x00180001,/* INFRA_MDBUS_DCM_CTRL */
	0x100000D4, 0x001FFFFF, 0x00183DE1,/* INFRA_QAXIBUS_DCM_CTRL */
	0x100000DC, 0x0000FFFF, 0x00000001,/* INFRA_EMI_DCM_CTRL */
	0x100101CC, 0x00003FFF, 0x00003FFF,/* DCM_EN */
	0x10231008, 0x00000100, 0x00000000,/* LPDMA_CONB */
	0x102B0050, 0x00FFFFFF, 0x00000000,/* MMU_DCM_DIS */
	0x10C00000, 0x60000000, 0x60000000,/* AUDIO_TOP_CON0 */
	0x11010210, 0x0FFFFFFF, 0x07FCDFF3,/* PERICFG_PERI_BIU_REG_DCM_CTRL */
	0x11010214, 0x0FFFFFFF, 0x03FCBFF3,/* PERICFG_PERI_BIU_EMI_DCM_CTRL */
	0x11010218, 0x8FFF8FFF, 0x801F801F,/* PERICFG_PERI_BIU_DBC_CTRL */
	0x1101021C, 0xBFF00000, 0x00000000,/* PERICFG_PERI_BIU_STALL_CTRL */
	0x11F10480, 0x00000007, 0x00000007,/* DCM_ON */
	0x12000010, 0xFFFFFFFF, 0x00000006,/* MJC_HW_DCM_DIS */
	0x14000120, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS0 */
	0x14000130, 0x0003FFFF, 0x00000000,/* MMSYS_HW_DCM_DIS1 */
	0x14000150, 0xFFFFFFFF, 0x00000000,/* MMSYS_HW_DCM_DIS2 */
	0x14000160, 0x0000003F, 0x00000000,/* MMSYS_HW_DCM_DIS3 */
	0x17000000, 0x01000000, 0x00000000,/* VENCSYS_CG_CON */
	0x170200F4, 0x00000001, 0x00000001,/* VENC_CLK_DCM_CTRL */
	0x170200FC, 0xFFFFFFFF, 0xFFFFFFFF,/* VENC_CLK_CG_CTRL */
};

const unsigned int *AP_DCM_Golden_Setting_tcl_gs_vp_mjc = AP_DCM_Golden_Setting_tcl_gs_vp_mjc_data;

unsigned int AP_DCM_Golden_Setting_tcl_gs_vp_mjc_len = 66;
