<dec f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h' l='46' type='const unsigned int [16]'/>
<use f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h' l='70' u='r' c='_ZN4llvm9SystemZMC12getRegAsGR32Ej'/>
<use f='llvm/llvm/lib/Target/SystemZ/AsmParser/SystemZAsmParser.cpp' l='461' u='r' c='_ZN12_GLOBAL__N_116SystemZAsmParser9parseGR32ERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/SystemZ/AsmParser/SystemZAsmParser.cpp' l='476' u='r' c='_ZN12_GLOBAL__N_116SystemZAsmParser11parseADDR32ERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<use f='llvm/llvm/lib/Target/SystemZ/AsmParser/SystemZAsmParser.cpp' l='515' u='r' c='_ZN12_GLOBAL__N_116SystemZAsmParser13parseBDAddr32ERN4llvm15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS4_EEEE'/>
<doc f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h' l='40'>// Maps of asm register numbers to LLVM register numbers, with 0 indicating
// an invalid register.  In principle we could use 32-bit and 64-bit register
// classes directly, provided that we relegated the GPR allocation order
// in SystemZRegisterInfo.td to an AltOrder and left the default order
// as %r0-%r15.  It seems better to provide the same interface for
// all classes though.</doc>
<use f='llvm/llvm/lib/Target/SystemZ/Disassembler/SystemZDisassembler.cpp' l='96' u='r' c='_ZL26DecodeGR32BitRegisterClassRN4llvm6MCInstEmmPKv'/>
<use f='llvm/llvm/lib/Target/SystemZ/Disassembler/SystemZDisassembler.cpp' l='387' u='r' c='_ZL27decodeBDAddr32Disp12OperandRN4llvm6MCInstEmmPKv'/>
<use f='llvm/llvm/lib/Target/SystemZ/Disassembler/SystemZDisassembler.cpp' l='393' u='r' c='_ZL27decodeBDAddr32Disp20OperandRN4llvm6MCInstEmmPKv'/>
<def f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.cpp' l='31' type='const unsigned int [16]'/>
