#--------------------------------------------------------------------------------
# Auto-generated by Migen (d42aa6f) & LiteX (bddb1706) on 2021-02-09 16:58:01
#--------------------------------------------------------------------------------
csr_base,ctrl,0x00000000,,
csr_base,identifier_mem,0x00000800,,
csr_base,uart,0x00001800,,
csr_base,timer0,0x00002000,,
csr_base,ddrphy,0x00002800,,
csr_base,sdram,0x00003000,,
csr_base,pcie_phy,0x00003800,,
csr_base,pcie_msi,0x00004000,,
csr_base,pcie_dma0,0x00004800,,
csr_base,leds,0x00005000,,
csr_base,xadc,0x00005800,,
csr_base,bsREPL,0x00006000,,
csr_register,ctrl_reset,0x00000000,1,rw
csr_register,ctrl_scratch,0x00000004,1,rw
csr_register,ctrl_bus_errors,0x00000008,1,ro
csr_register,uart_rxtx,0x00001800,1,rw
csr_register,uart_txfull,0x00001804,1,ro
csr_register,uart_rxempty,0x00001808,1,ro
csr_register,uart_ev_status,0x0000180c,1,ro
csr_register,uart_ev_pending,0x00001810,1,ro
csr_register,uart_ev_enable,0x00001814,1,rw
csr_register,uart_txempty,0x00001818,1,ro
csr_register,uart_rxfull,0x0000181c,1,ro
csr_register,uart_xover_rxtx,0x00001820,1,rw
csr_register,uart_xover_txfull,0x00001824,1,ro
csr_register,uart_xover_rxempty,0x00001828,1,ro
csr_register,uart_xover_ev_status,0x0000182c,1,ro
csr_register,uart_xover_ev_pending,0x00001830,1,ro
csr_register,uart_xover_ev_enable,0x00001834,1,rw
csr_register,uart_xover_txempty,0x00001838,1,ro
csr_register,uart_xover_rxfull,0x0000183c,1,ro
csr_register,timer0_load,0x00002000,1,rw
csr_register,timer0_reload,0x00002004,1,rw
csr_register,timer0_en,0x00002008,1,rw
csr_register,timer0_update_value,0x0000200c,1,rw
csr_register,timer0_value,0x00002010,1,ro
csr_register,timer0_ev_status,0x00002014,1,ro
csr_register,timer0_ev_pending,0x00002018,1,ro
csr_register,timer0_ev_enable,0x0000201c,1,rw
csr_register,ddrphy_rst,0x00002800,1,rw
csr_register,ddrphy_half_sys8x_taps,0x00002804,1,rw
csr_register,ddrphy_wlevel_en,0x00002808,1,rw
csr_register,ddrphy_wlevel_strobe,0x0000280c,1,rw
csr_register,ddrphy_dly_sel,0x00002810,1,rw
csr_register,ddrphy_rdly_dq_rst,0x00002814,1,rw
csr_register,ddrphy_rdly_dq_inc,0x00002818,1,rw
csr_register,ddrphy_rdly_dq_bitslip_rst,0x0000281c,1,rw
csr_register,ddrphy_rdly_dq_bitslip,0x00002820,1,rw
csr_register,ddrphy_wdly_dq_bitslip_rst,0x00002824,1,rw
csr_register,ddrphy_wdly_dq_bitslip,0x00002828,1,rw
csr_register,ddrphy_rdphase,0x0000282c,1,rw
csr_register,ddrphy_wrphase,0x00002830,1,rw
csr_register,sdram_dfii_control,0x00003000,1,rw
csr_register,sdram_dfii_pi0_command,0x00003004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0x00003008,1,rw
csr_register,sdram_dfii_pi0_address,0x0000300c,1,rw
csr_register,sdram_dfii_pi0_baddress,0x00003010,1,rw
csr_register,sdram_dfii_pi0_wrdata,0x00003014,1,rw
csr_register,sdram_dfii_pi0_rddata,0x00003018,1,ro
csr_register,sdram_dfii_pi1_command,0x0000301c,1,rw
csr_register,sdram_dfii_pi1_command_issue,0x00003020,1,rw
csr_register,sdram_dfii_pi1_address,0x00003024,1,rw
csr_register,sdram_dfii_pi1_baddress,0x00003028,1,rw
csr_register,sdram_dfii_pi1_wrdata,0x0000302c,1,rw
csr_register,sdram_dfii_pi1_rddata,0x00003030,1,ro
csr_register,sdram_dfii_pi2_command,0x00003034,1,rw
csr_register,sdram_dfii_pi2_command_issue,0x00003038,1,rw
csr_register,sdram_dfii_pi2_address,0x0000303c,1,rw
csr_register,sdram_dfii_pi2_baddress,0x00003040,1,rw
csr_register,sdram_dfii_pi2_wrdata,0x00003044,1,rw
csr_register,sdram_dfii_pi2_rddata,0x00003048,1,ro
csr_register,sdram_dfii_pi3_command,0x0000304c,1,rw
csr_register,sdram_dfii_pi3_command_issue,0x00003050,1,rw
csr_register,sdram_dfii_pi3_address,0x00003054,1,rw
csr_register,sdram_dfii_pi3_baddress,0x00003058,1,rw
csr_register,sdram_dfii_pi3_wrdata,0x0000305c,1,rw
csr_register,sdram_dfii_pi3_rddata,0x00003060,1,ro
csr_register,pcie_phy_link_status,0x00003800,1,ro
csr_register,pcie_phy_msi_enable,0x00003804,1,ro
csr_register,pcie_phy_msix_enable,0x00003808,1,ro
csr_register,pcie_phy_bus_master_enable,0x0000380c,1,ro
csr_register,pcie_phy_max_request_size,0x00003810,1,ro
csr_register,pcie_phy_max_payload_size,0x00003814,1,ro
csr_register,pcie_msi_enable,0x00004000,1,rw
csr_register,pcie_msi_clear,0x00004004,1,rw
csr_register,pcie_msi_vector,0x00004008,1,ro
csr_register,pcie_dma0_writer_enable,0x00004800,1,rw
csr_register,pcie_dma0_writer_table_value,0x00004804,2,rw
csr_register,pcie_dma0_writer_table_we,0x0000480c,1,rw
csr_register,pcie_dma0_writer_table_loop_prog_n,0x00004810,1,rw
csr_register,pcie_dma0_writer_table_loop_status,0x00004814,1,ro
csr_register,pcie_dma0_writer_table_level,0x00004818,1,ro
csr_register,pcie_dma0_writer_table_flush,0x0000481c,1,rw
csr_register,pcie_dma0_reader_enable,0x00004820,1,rw
csr_register,pcie_dma0_reader_table_value,0x00004824,2,rw
csr_register,pcie_dma0_reader_table_we,0x0000482c,1,rw
csr_register,pcie_dma0_reader_table_loop_prog_n,0x00004830,1,rw
csr_register,pcie_dma0_reader_table_loop_status,0x00004834,1,ro
csr_register,pcie_dma0_reader_table_level,0x00004838,1,ro
csr_register,pcie_dma0_reader_table_flush,0x0000483c,1,rw
csr_register,pcie_dma0_loopback_enable,0x00004840,1,rw
csr_register,pcie_dma0_buffering_reader_fifo_depth,0x00004844,1,rw
csr_register,pcie_dma0_buffering_reader_fifo_level,0x00004848,1,ro
csr_register,pcie_dma0_buffering_writer_fifo_depth,0x0000484c,1,rw
csr_register,pcie_dma0_buffering_writer_fifo_level,0x00004850,1,ro
csr_register,leds_out,0x00005000,1,rw
csr_register,xadc_temperature,0x00005800,1,ro
csr_register,xadc_vccint,0x00005804,1,ro
csr_register,xadc_vccaux,0x00005808,1,ro
csr_register,xadc_vccbram,0x0000580c,1,ro
csr_register,xadc_eoc,0x00005810,1,ro
csr_register,xadc_eos,0x00005814,1,ro
csr_register,bsREPL_reset,0x00006000,1,rw
csr_register,bsREPL_collatz_submit_value_csr,0x00006004,2,rw
csr_register,bsREPL_collatz_submit_trigger_csr,0x0000600c,1,rw
csr_register,bsREPL_collatz_submit_status_csr,0x00006010,1,ro
csr_register,bsREPL_collatz_get_value_csr,0x00006014,2,ro
csr_register,bsREPL_collatz_get_ack_csr,0x0000601c,1,rw
csr_register,bsREPL_collatz_get_status_csr,0x00006020,1,ro
constant,config_clock_frequency,100000000,,
constant,config_cpu_type_none,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_human_name,unknown,,
constant,config_with_build_time,None,,
constant,uart_polling,None,,
constant,config_l2_size,8192,,
constant,dma_channels,1,,
constant,pcie_dma0_reader_interrupt,0,,
constant,pcie_dma0_writer_interrupt,1,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
memory_region,sram,0x01000000,8192,cached
memory_region,main_ram,0x40000000,1073741824,cached
memory_region,csr,0x00000000,65536,io
