WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2514541 heartbeat IPC: 3.977 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 48 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2514542 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2514542 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 16104977 heartbeat IPC: 0.7358 cumulative IPC: 0.7358 (Simulation time: 00 hr 03 min 08 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 13590437 cumulative IPC: 0.7358 (Simulation time: 00 hr 03 min 08 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 13590437 cumulative IPC: 0.7358 (Simulation time: 00 hr 03 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_734B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7358 instructions: 10000001 cycles: 13590437
CPU 0 Branch Prediction Accuracy: 62.06% MPKI: 0.8089 Average ROB Occupancy at Mispredict: 175.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.809
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     125636 HIT:      28934 MISS:      96702
LLC LOAD         ACCESS:      64200 HIT:         16 MISS:      64184
LLC RFO          ACCESS:      27424 HIT:          3 MISS:      27421
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      28893 HIT:      28869 MISS:         24
LLC TRANSLATION  ACCESS:       5119 HIT:         46 MISS:       5073
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 842.9 cycles
cpu0_DTLB TOTAL        ACCESS:    2436629 HIT:    2206875 MISS:     229754
cpu0_DTLB LOAD         ACCESS:    2436629 HIT:    2206875 MISS:     229754
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 31.57 cycles
cpu0_ITLB TOTAL        ACCESS:    1434921 HIT:    1434921 MISS:          0
cpu0_ITLB LOAD         ACCESS:    1434921 HIT:    1434921 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    3761377 HIT:    3414373 MISS:     347004
cpu0_L1D LOAD         ACCESS:    2488213 HIT:    2329418 MISS:     158795
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1170979 HIT:    1036312 MISS:     134667
cpu0_L1D TRANSLATION  ACCESS:     102185 HIT:      48643 MISS:      53542
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 203.1 cycles
cpu0_L1I TOTAL        ACCESS:    1869533 HIT:    1869528 MISS:          5
cpu0_L1I LOAD         ACCESS:    1869533 HIT:    1869528 MISS:          5
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 1461 cycles
cpu0_L2C TOTAL        ACCESS:     230289 HIT:     133539 MISS:      96750
cpu0_L2C LOAD         ACCESS:     114028 HIT:      49828 MISS:      64200
cpu0_L2C RFO          ACCESS:      30895 HIT:       3471 MISS:      27424
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      31844 HIT:      31837 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:      53522 HIT:      48403 MISS:       5119
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 863.4 cycles
cpu0_STLB TOTAL        ACCESS:     171233 HIT:     116403 MISS:      54830
cpu0_STLB LOAD         ACCESS:     171233 HIT:     116403 MISS:      54830
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 146.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      14119
  ROW_BUFFER_MISS:      82560
 AVG DBUS CONGESTED CYCLE: 3.945
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1294
  FULL:      28966
