<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/aarch64_ad.m4</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="aarch64.ad.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="assembler_aarch64.hpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64_ad.m4</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
220   // Make sure we are not going to exceed what ubfxw can do.
221   predicate((exact_log2(n-&gt;in(1)-&gt;in(2)-&gt;get_int() + 1) + (n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; 31)) &lt;= (31 + 1));
222 
223   ins_cost(INSN_COST * 2);
224   format %{ &quot;ubfx $dst, $src, $rshift, $mask&quot; %}
225   ins_encode %{
226     int rshift = $rshift$$constant &amp; 31;
227     intptr_t mask = $mask$$constant;
228     int width = exact_log2(mask+1);
229     __ ubfx(as_Register($dst$$reg),
230             as_Register($src$$reg), rshift, width);
231   %}
232   ins_pipe(ialu_reg_shift);
233 %}
234 
235 define(`UBFIZ_INSN&#39;, `// This pattern is automatically generated from aarch64_ad.m4
236 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
237 
238 // We can use ubfiz when masking by a positive number and then left shifting the result.
239 // We know that the mask is positive because imm$1_bitmask guarantees it.
<span class="line-modified">240 instruct $2$1(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src, immI lshift, imm$1_bitmask mask)</span>
241 %{
<span class="line-modified">242   match(Set dst (LShift$1 (And$1 src mask) lshift));</span>
<span class="line-modified">243   predicate((exact_log2$5(n-&gt;in(1)-&gt;in(2)-&gt;get_$4() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; $3)) &lt;= ($3 + 1));</span>




244 
245   ins_cost(INSN_COST);
<span class="line-modified">246   format %{ &quot;$2 $dst, $src, $lshift, $mask&quot; %}</span>
247   ins_encode %{
<span class="line-modified">248     int lshift = $lshift$$constant &amp; $3;</span>
249     intptr_t mask = $mask$$constant;
<span class="line-modified">250     int width = exact_log2$5(mask+1);</span>
<span class="line-modified">251     __ $2(as_Register($dst$$reg),</span>
252           as_Register($src$$reg), lshift, width);
253   %}
254   ins_pipe(ialu_reg_shift);
255 %}
256 &#39;)
<span class="line-modified">257 UBFIZ_INSN(I, ubfizw, 31, int)</span>
<span class="line-modified">258 UBFIZ_INSN(L, ubfiz,  63, long, _long)</span>


259 
<span class="line-modified">260 // This pattern is automatically generated from aarch64_ad.m4</span>
261 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
262 
<span class="line-modified">263 // If there is a convert I to L block between and AndI and a LShiftL, we can also match ubfiz</span>
<span class="line-modified">264 instruct ubfizIConvI2L(iRegLNoSp dst, iRegIorL2I src, immI lshift, immI_bitmask mask)</span>
265 %{
<span class="line-modified">266   match(Set dst (LShiftL (ConvI2L (AndI src mask)) lshift));</span>
<span class="line-modified">267   predicate((exact_log2(n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_int() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; 63)) &lt;= (63 + 1));</span>
268 
269   ins_cost(INSN_COST);
270   format %{ &quot;ubfiz $dst, $src, $lshift, $mask&quot; %}
271   ins_encode %{
<span class="line-modified">272     int lshift = $lshift$$constant &amp; 63;</span>
273     intptr_t mask = $mask$$constant;
274     int width = exact_log2(mask+1);
275     __ ubfiz(as_Register($dst$$reg),
276              as_Register($src$$reg), lshift, width);
277   %}
278   ins_pipe(ialu_reg_shift);
279 %}

















280 
281 
282 // Rotations dnl
283 define(`EXTRACT_INSN&#39;,`
284 // This pattern is automatically generated from aarch64_ad.m4
285 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
286 instruct extr$3$1(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, immI lshift, immI rshift, rFlagsReg cr)
287 %{
288   match(Set dst ($3$1 (LShift$1 src1 lshift) (URShift$1 src2 rshift)));
289   predicate(0 == (((n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; $2) + (n-&gt;in(2)-&gt;in(2)-&gt;get_int() &amp; $2)) &amp; $2));
290 
291   ins_cost(INSN_COST);
292   format %{ &quot;extr $dst, $src1, $src2, #$rshift&quot; %}
293 
294   ins_encode %{
295     __ $4(as_Register($dst$$reg), as_Register($src1$$reg), as_Register($src2$$reg),
296             $rshift$$constant &amp; $2);
297   %}
298   ins_pipe(ialu_reg_reg_extr);
299 %}
</pre>
</td>
<td>
<hr />
<pre>
220   // Make sure we are not going to exceed what ubfxw can do.
221   predicate((exact_log2(n-&gt;in(1)-&gt;in(2)-&gt;get_int() + 1) + (n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; 31)) &lt;= (31 + 1));
222 
223   ins_cost(INSN_COST * 2);
224   format %{ &quot;ubfx $dst, $src, $rshift, $mask&quot; %}
225   ins_encode %{
226     int rshift = $rshift$$constant &amp; 31;
227     intptr_t mask = $mask$$constant;
228     int width = exact_log2(mask+1);
229     __ ubfx(as_Register($dst$$reg),
230             as_Register($src$$reg), rshift, width);
231   %}
232   ins_pipe(ialu_reg_shift);
233 %}
234 
235 define(`UBFIZ_INSN&#39;, `// This pattern is automatically generated from aarch64_ad.m4
236 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
237 
238 // We can use ubfiz when masking by a positive number and then left shifting the result.
239 // We know that the mask is positive because imm$1_bitmask guarantees it.
<span class="line-modified">240 instruct $3$1$8(iReg$2NoSp dst, iReg$1`&#39;ORL2I($1) src, immI lshift, $7 mask)</span>
241 %{
<span class="line-modified">242   ifelse($8,,</span>
<span class="line-modified">243     match(Set dst (LShift$1 (And$1 src mask) lshift));,</span>
<span class="line-added">244     match(Set dst ($8 (LShift$1 (And$1 src mask) lshift)));)</span>
<span class="line-added">245   ifelse($8,,</span>
<span class="line-added">246     predicate(($6(n-&gt;in(1)-&gt;in(2)-&gt;get_$5() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; $4)) &lt;= ($4 + 1));,</span>
<span class="line-added">247     predicate(($6(n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;get_$5() + 1) + (n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; $4)) &lt;= 31);)</span>
248 
249   ins_cost(INSN_COST);
<span class="line-modified">250   format %{ &quot;$3 $dst, $src, $lshift, $mask&quot; %}</span>
251   ins_encode %{
<span class="line-modified">252     int lshift = $lshift$$constant &amp; $4;</span>
253     intptr_t mask = $mask$$constant;
<span class="line-modified">254     int width = $6(mask+1);</span>
<span class="line-modified">255     __ $3(as_Register($dst$$reg),</span>
256           as_Register($src$$reg), lshift, width);
257   %}
258   ins_pipe(ialu_reg_shift);
259 %}
260 &#39;)
<span class="line-modified">261 UBFIZ_INSN(I, I, ubfizw, 31, int,  exact_log2,      immI_bitmask)</span>
<span class="line-modified">262 UBFIZ_INSN(L, L, ubfiz,  63, long, exact_log2_long, immL_bitmask)</span>
<span class="line-added">263 UBFIZ_INSN(I, L, ubfizw, 31, int,  exact_log2,      immI_bitmask,           ConvI2L)</span>
<span class="line-added">264 UBFIZ_INSN(L, I, ubfiz,  63, long, exact_log2_long, immL_positive_bitmaskI, ConvL2I)</span>
265 
<span class="line-modified">266 define(`BFX1_INSN&#39;, `// This pattern is automatically generated from aarch64_ad.m4</span>
267 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
268 
<span class="line-modified">269 // If there is a convert $1 to $2 block between and And$1 and a LShift$2, we can also match ubfiz</span>
<span class="line-modified">270 instruct ubfiz$1Conv$3$9(iReg$2NoSp dst, iReg$1`&#39;ORL2I($1) src, immI lshift, $8 mask)</span>
271 %{
<span class="line-modified">272   match(Set dst (LShift$2 (Conv$3 (And$1 src mask)) lshift));</span>
<span class="line-modified">273   predicate(($4(n-&gt;in(1)-&gt;in(1)-&gt;in(2)-&gt;$5() + 1) + (n-&gt;in(2)-&gt;get_int() &amp; $6)) &lt;= $7);</span>
274 
275   ins_cost(INSN_COST);
276   format %{ &quot;ubfiz $dst, $src, $lshift, $mask&quot; %}
277   ins_encode %{
<span class="line-modified">278     int lshift = $lshift$$constant &amp; $6;</span>
279     intptr_t mask = $mask$$constant;
280     int width = exact_log2(mask+1);
281     __ ubfiz(as_Register($dst$$reg),
282              as_Register($src$$reg), lshift, width);
283   %}
284   ins_pipe(ialu_reg_shift);
285 %}
<span class="line-added">286 &#39;)dnl</span>
<span class="line-added">287 BFX1_INSN(I, L, I2L, exact_log2,      get_int,  63, (63 + 1), immI_bitmask)</span>
<span class="line-added">288 BFX1_INSN(L, I, L2I, exact_log2_long, get_long, 31, 31,       immL_positive_bitmaskI, x)</span>
<span class="line-added">289 // This pattern is automatically generated from aarch64_ad.m4</span>
<span class="line-added">290 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE</span>
<span class="line-added">291 </span>
<span class="line-added">292 // Can skip int2long conversions after AND with small bitmask</span>
<span class="line-added">293 instruct ubfizIConvI2LAndI(iRegLNoSp dst, iRegI src, immI_bitmask msk)</span>
<span class="line-added">294 %{</span>
<span class="line-added">295   match(Set dst (ConvI2L (AndI src msk)));</span>
<span class="line-added">296   ins_cost(INSN_COST);</span>
<span class="line-added">297   format %{ &quot;ubfiz $dst, $src, 0, exact_log2($msk + 1) &quot; %}</span>
<span class="line-added">298   ins_encode %{</span>
<span class="line-added">299     __ ubfiz(as_Register($dst$$reg), as_Register($src$$reg), 0, exact_log2($msk$$constant + 1));</span>
<span class="line-added">300   %}</span>
<span class="line-added">301   ins_pipe(ialu_reg_shift);</span>
<span class="line-added">302 %}</span>
303 
304 
305 // Rotations dnl
306 define(`EXTRACT_INSN&#39;,`
307 // This pattern is automatically generated from aarch64_ad.m4
308 // DO NOT EDIT ANYTHING IN THIS SECTION OF THE FILE
309 instruct extr$3$1(iReg$1NoSp dst, iReg$1`&#39;ORL2I($1) src1, iReg$1`&#39;ORL2I($1) src2, immI lshift, immI rshift, rFlagsReg cr)
310 %{
311   match(Set dst ($3$1 (LShift$1 src1 lshift) (URShift$1 src2 rshift)));
312   predicate(0 == (((n-&gt;in(1)-&gt;in(2)-&gt;get_int() &amp; $2) + (n-&gt;in(2)-&gt;in(2)-&gt;get_int() &amp; $2)) &amp; $2));
313 
314   ins_cost(INSN_COST);
315   format %{ &quot;extr $dst, $src1, $src2, #$rshift&quot; %}
316 
317   ins_encode %{
318     __ $4(as_Register($dst$$reg), as_Register($src1$$reg), as_Register($src2$$reg),
319             $rshift$$constant &amp; $2);
320   %}
321   ins_pipe(ialu_reg_reg_extr);
322 %}
</pre>
</td>
</tr>
</table>
<center><a href="aarch64.ad.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="assembler_aarch64.hpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>