# Formal Quality Gates (v0.2 DoD)

> ğŸŒ Language / è¨€èª: English | æ—¥æœ¬èª

---

## æ—¥æœ¬èªï¼ˆæ¦‚è¦ï¼‰

v0.2 ã§ CI ã«å°å…¥ã™ã‚‹ãƒ•ã‚©ãƒ¼ãƒãƒ«æ¤œè¨¼ã‚²ãƒ¼ãƒˆã®å®šç¾©ã§ã™ã€‚
- é©åˆæ€§ãƒã‚§ãƒƒã‚¯ï¼ˆãƒˆãƒ¬ãƒ¼ã‚¹ vs ä»•æ§˜ï¼‰
- Alloy 6 ã«ã‚ˆã‚‹è»½é‡æ™‚ç›¸æ¤œè¨¼ã€TLA+ï¼ˆTLC/Apalacheï¼‰ã«ã‚ˆã‚‹æ¤œè¨¼
- SMT ã‚½ãƒ«ãƒã®å†—é•·åŒ–ï¼ˆZ3/cvc5ï¼‰
- å¤±æ•—â†’åä¾‹â†’ãƒ†ã‚¹ãƒˆåŒ–â†’æœ€å°ä¿®æ­£â†’ç·‘åŒ–ã€ã¨ã„ã†ãƒ¯ãƒ¼ã‚¯ãƒ•ãƒ­ãƒ¼

è©³ç´°ã¯è‹±èªã‚»ã‚¯ã‚·ãƒ§ãƒ³ã®å¯¾è±¡/ãƒ¯ãƒ¼ã‚¯ãƒ•ãƒ­ãƒ¼/ã‚¢ãƒ¼ãƒ†ã‚£ãƒ•ã‚¡ã‚¯ãƒˆé …ã‚’å‚ç…§ã—ã¦ãã ã•ã„ã€‚

## English

This document defines v0.2 formal verification gates in CI.

Objectives
- Conformance between runtime traces and formal specs
- Lightweight temporal verification via Alloy 6 (LTL + past)
- TLA+ via TLC/Apalache (SMT/BMC + inductive invariants)
- Redundant SMT solving (Z3/cvc5)

CI Targets (green = pass)
- verify:conformance â€” trace vs spec
- verify:alloy â€” temporal properties
- verify:tla --engine=apalache|tlc â€” model checking
- verify:smt --solver=z3|cvc5 â€” redundancy

Workflow
1) Failing property â†’ counterexample
2) Counterexample â†’ failing test under `tests/`
3) Minimal fix until all gates green

Artifacts
- Trace schema: `observability/trace-schema.yaml`
- Reports: `hermetic-reports/conformance/`

Status
- v0.2: establish stubs in CI and wire engines incrementally

This document defines the formal verification gates that must pass in CI for v0.2.

Objectives
- Conformance checking between runtime traces and formal specs
- Lightweight temporal verification via Alloy 6 (LTL + past operators)
- TLA+ verification via TLC and Apalache (SMT/BMC + inductive invariants)
- Redundant SMT solving with Z3 and cvc5

CI Targets (green = pass)
- verify:conformance â€” trace vs spec conformance
- verify:alloy â€” Alloy 6 temporal properties
- verify:tla --engine=apalache|tlc â€” TLA+ model checking
- verify:smt --solver=z3|cvc5 â€” solver redundancy

Workflow
1) Failing property yields a counterexample
2) Counterexample becomes a failing test under tests/
3) Apply minimal fix until all gates return green

Artifacts
- Trace schema: observability/trace-schema.yaml
- Reports: hermetic-reports/conformance/

Status
- v0.2: Establish gates as stubs in CI; incrementally wire real engines
