Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon May 22 17:31:52 2017
| Host         : DESKTOP-K472J0U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    46 |
| Unused register locations in slices containing registers |   191 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           45 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           23 |
| Yes          | No                    | No                     |              75 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+------------------------------------------------+-----------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                  Enable Signal                 |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+------------------------------------------------+------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  inst_graphic/Pedana3_offset_reg[14]/G0        |                                                |                                               |                1 |              1 |
|  inst_graphic/Pedana3_offset_reg[11]/G0        |                                                |                                               |                1 |              1 |
|  inst_graphic/Pedana2_offset_reg[14]/G0        |                                                |                                               |                1 |              1 |
|  inst_graphic/Pedana2_offset_reg[11]/G0        |                                                |                                               |                1 |              1 |
|  inst_graphic/Pedana1_offset_reg[11]/G0        |                                                |                                               |                1 |              1 |
|  inst_graphic/Pedana1_offset_reg[14]/G0        |                                                |                                               |                1 |              1 |
|  inst_graphic/eqOp                             |                                                | inst_graphic/Pedana1_offset_reg[15]_i_2_n_0   |                1 |              1 |
|  inst_pixelClkGen/inst/clk_out1                |                                                | inst_graphic/inst_vga/h_sync0                 |                1 |              1 |
|  inst_graphic/Pedana3_offset_reg[15]_i_1_n_0   |                                                | inst_graphic/Pedana3_offset_reg[15]_i_2_n_0   |                1 |              1 |
|  inst_pixelClkGen/inst/clk_out1                |                                                | inst_graphic/inst_vga/v_sync0                 |                1 |              1 |
|  inst_graphic/Pedana2_offset_reg[15]_i_1_n_0   |                                                | inst_graphic/Pedana2_offset_reg[15]_i_2_n_0   |                1 |              1 |
|  inst_Wolvie_mov/movement_enable_reg_i_1_n_0   |                                                | enable                                        |                1 |              1 |
|  inst_graphic/brom_addr_reg[16]_i_2_n_0        |                                                | inst_graphic/inst_vga/GreenGoblin_cntV_reg[6] |                1 |              2 |
|  frame_clk_reg_n_0_BUFG                        |                                                | Pedana3_image                                 |                1 |              4 |
|  frame_clk_reg_n_0_BUFG                        | inst_Wolvie_mov/Wolvie_new_image[3]_i_2__0_n_0 | inst_Wolvie_mov/Wolvie_new_image[3]_i_1_n_0   |                1 |              4 |
|  frame_clk_reg_n_0_BUFG                        | inst_Wolvie_att/Wolvie_new_image[3]_i_1__0_n_0 |                                               |                1 |              4 |
|  frame_clk_reg_n_0_BUFG                        | inst_Wolvie_mov/W_dec_mov_disable              |                                               |                2 |              4 |
|  inst_pixelClkGen/inst/clk_out1                |                                                | inst_graphic/inst_vga/green[3]_i_1_n_0        |                2 |              4 |
|  inst_Wolvie_att/E[0]                          |                                                |                                               |                1 |              4 |
|  frame_clk_reg_n_0_BUFG                        |                                                |                                               |                4 |              5 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/BG_section_cnt                    |                                               |                1 |              5 |
|  frame_clk_reg_n_0_BUFG                        | inst_Wolvie_att/W_dec_att_disable              |                                               |                2 |              5 |
|  frame_clk_reg_n_0_BUFG                        | Pedana3_image                                  | Pedana1_image[1]_i_1_n_0                      |                2 |              6 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/Pedana2_cntV0                     | inst_graphic/Pedana2_cntV[6]_i_1_n_0          |                3 |              7 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/Pedana3_cntV0                     | inst_graphic/Pedana3_cntV[6]_i_1_n_0          |                3 |              7 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/Wolvie_cntV0                      | inst_graphic/Wolvie_cntV[6]_i_1_n_0           |                2 |              7 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/GreenGoblin_cntV0                 | inst_graphic/GreenGoblin_cntV[6]_i_1_n_0      |                3 |              7 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/Pedana1_cntV0                     | inst_graphic/Pedana1_cntV[6]_i_1_n_0          |                2 |              7 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/inst_vga/Wolvie_enable            |                                               |                2 |              7 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/inst_vga/GreenGoblin_cntV_reg[6]  |                                               |                4 |              7 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/Pedana1_enable                    |                                               |                2 |              8 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/Pedana2_enable                    |                                               |                5 |              8 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/inst_vga/Pedana3_enable           |                                               |                3 |              8 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/BG_section_cnt                    | inst_graphic/counter_v                        |                2 |              9 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/sel                               | inst_graphic/eqOp0_in                         |                4 |             10 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/counter_v[9]_i_2_n_0              | inst_graphic/counter_v                        |                3 |             10 |
|  inst_pixelClkGen/inst/clk_out1                |                                                | inst_graphic/eqOp0_in                         |                4 |             10 |
|  inst_pixelClkGen/inst/clk_out1                |                                                | inst_graphic/inst_vga/eqOp3_in                |                4 |             10 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/inst_vga/eqOp3_in                 | inst_graphic/inst_vga/v_counter0              |                3 |             10 |
|  inst_pixelClkGen/inst/clk_out1                | inst_graphic/BG_pixel                          | inst_graphic/counter_v                        |                3 |             12 |
|  inst_graphic/Wolvie_offset_reg[16]_i_2_n_0    |                                                |                                               |                6 |             15 |
|  inst_graphic/brom_addr_reg[16]_i_2_n_0        |                                                |                                               |                6 |             15 |
|  inst_graphic/brom_pedana_addr_reg[15]_i_2_n_0 |                                                |                                               |                8 |             16 |
|  inst_pixelClkGen/inst/clk_out1                |                                                | frame_clk                                     |                5 |             17 |
|  frame_clk_reg_n_0_BUFG                        | inst_Wolvie_mov/Wolvie_new_pos0                |                                               |                6 |             19 |
|  inst_pixelClkGen/inst/clk_out1                |                                                |                                               |               14 |             20 |
+------------------------------------------------+------------------------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 2      |                     1 |
| 4      |                     6 |
| 5      |                     3 |
| 6      |                     1 |
| 7      |                     7 |
| 8      |                     3 |
| 9      |                     1 |
| 10     |                     5 |
| 12     |                     1 |
| 15     |                     2 |
| 16+    |                     4 |
+--------+-----------------------+


