

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:28:58 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.354 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       13|       13| 65.000 ns | 65.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_11_6_s_fu_251  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_256  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_261  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_266  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_271  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_276  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_281  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_286  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_291  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_296  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_301  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_306  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_311  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_316  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_321  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_326  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_331  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_V_read = call i176 @_ssdm_op_Read.ap_vld.i176P(i176* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 15 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_s = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 22, i32 32)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 33, i32 43)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 154, i32 164)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 44, i32 54)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 165, i32 175)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_PartSelect.i10.i176.i32.i32(i176 %x_V_read, i32 33, i32 42)" [firmware/myproject.cpp:51]   --->   Operation 21 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i11 %p_Val2_1 to i16" [firmware/myproject.cpp:54]   --->   Operation 22 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i11 %p_Val2_1 to i21" [firmware/myproject.cpp:53]   --->   Operation 23 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_2 = mul i21 %sext_ln1118_27, %sext_ln1118_27" [firmware/myproject.cpp:53]   --->   Operation 24 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_4 = mul i16 %sext_ln703_4, 105" [firmware/myproject.cpp:53]   --->   Operation 25 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.49ns) (grouped into DSP with root node ret_V_23)   --->   "%mul_ln703 = mul i16 %sext_ln703_4, 29" [firmware/myproject.cpp:54]   --->   Operation 26 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_23 = add i16 %mul_ln703, 1024" [firmware/myproject.cpp:54]   --->   Operation 27 'add' 'ret_V_23' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i11 %p_Val2_13 to i16" [firmware/myproject.cpp:53]   --->   Operation 28 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_1, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 29 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.49ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1193 = mul i16 %sext_ln728, -19" [firmware/myproject.cpp:50]   --->   Operation 30 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_28 = add i16 %lhs_V_1, %mul_ln1193" [firmware/myproject.cpp:50]   --->   Operation 31 'add' 'ret_V_28' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_28, i32 5, i32 15)" [firmware/myproject.cpp:50]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %p_Val2_4 to i21" [firmware/myproject.cpp:50]   --->   Operation 33 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i21 %sext_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 34 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %p_Val2_s to i16" [firmware/myproject.cpp:50]   --->   Operation 35 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_7 = mul i16 %sext_ln1118_2, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 36 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_s = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %tmp_8, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 37 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln1192_7 = add i16 %r_V_s, -224" [firmware/myproject.cpp:51]   --->   Operation 38 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln1192_7, i32 5, i32 15)" [firmware/myproject.cpp:51]   --->   Operation 39 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [9/9] (3.56ns)   --->   "%outsin_V_5 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 40 'call' 'outsin_V_5' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_1, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 41 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i15 %shl_ln1118_s to i16" [firmware/myproject.cpp:52]   --->   Operation 42 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_1, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 43 'bitconcatenate' 'shl_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i13 %shl_ln1118_10 to i16" [firmware/myproject.cpp:52]   --->   Operation 44 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.77ns)   --->   "%r_V_33 = add i16 %sext_ln1118_19, %sext_ln1118_18" [firmware/myproject.cpp:52]   --->   Operation 45 'add' 'r_V_33' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_13, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 46 'bitconcatenate' 'shl_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i15 %shl_ln1118_11 to i16" [firmware/myproject.cpp:52]   --->   Operation 47 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_13, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 48 'bitconcatenate' 'shl_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i13 %shl_ln1118_12 to i16" [firmware/myproject.cpp:52]   --->   Operation 49 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.77ns)   --->   "%r_V_34 = add i16 %sext_ln1118_21, %sext_ln1118_20" [firmware/myproject.cpp:52]   --->   Operation 50 'add' 'r_V_34' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i16 %r_V_33 to i17" [firmware/myproject.cpp:52]   --->   Operation 51 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i16 %r_V_34 to i17" [firmware/myproject.cpp:52]   --->   Operation 52 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_36 = sub i17 %sext_ln703_5, %sext_ln703_6" [firmware/myproject.cpp:52]   --->   Operation 53 'sub' 'ret_V_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192_15 = add i17 %ret_V_36, 1024" [firmware/myproject.cpp:52]   --->   Operation 54 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i17 %add_ln1192_15 to i31" [firmware/myproject.cpp:52]   --->   Operation 55 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i31 %sext_ln1118_22, %sext_ln1118_22" [firmware/myproject.cpp:52]   --->   Operation 56 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_3 = mul i21 %mul_ln700_2, 105" [firmware/myproject.cpp:53]   --->   Operation 57 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln1 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %mul_ln700_4, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 58 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i21 %shl_ln1, %mul_ln700_3" [firmware/myproject.cpp:53]   --->   Operation 59 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i16 %sext_ln728, 210" [firmware/myproject.cpp:53]   --->   Operation 60 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %mul_ln728, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 61 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.81ns)   --->   "%ret_V_38 = add i21 %rhs_V_5, %add_ln700" [firmware/myproject.cpp:53]   --->   Operation 62 'add' 'ret_V_38' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %ret_V_38, i32 10, i32 20)" [firmware/myproject.cpp:53]   --->   Operation 63 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_32 = add i16 %r_V_s, -1760" [firmware/myproject.cpp:54]   --->   Operation 64 'add' 'add_ln1192_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i16 %add_ln1192_32, %lhs_V_1" [firmware/myproject.cpp:54]   --->   Operation 65 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln1192_28, i32 5, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 66 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [9/9] (3.56ns)   --->   "%outsin_V_13 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 67 'call' 'outsin_V_13' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i16 %ret_V_23 to i31" [firmware/myproject.cpp:54]   --->   Operation 68 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i31 %sext_ln1118_31, %sext_ln1118_31" [firmware/myproject.cpp:54]   --->   Operation 69 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%mul_ln1192_5 = mul i16 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 70 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i16 %mul_ln1192_5, -544" [firmware/myproject.cpp:54]   --->   Operation 71 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_43, i32 5, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 72 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 73 [9/9] (3.56ns)   --->   "%outsin_V = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 73 'call' 'outsin_V' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i11 %p_Val2_s to i21" [firmware/myproject.cpp:50]   --->   Operation 74 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.49ns) (grouped into DSP with root node ret_V_29)   --->   "%mul_ln1192_1 = mul i21 %mul_ln1192, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 75 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %p_Val2_5, i10 0)" [firmware/myproject.cpp:50]   --->   Operation 76 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_29 = add i21 %lhs_V_2, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 77 'add' 'ret_V_29' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %ret_V_29, i32 10, i32 20)" [firmware/myproject.cpp:50]   --->   Operation 78 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_5, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 79 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %p_Val2_5, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 80 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i14 %shl_ln1118_1 to i16" [firmware/myproject.cpp:50]   --->   Operation 81 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.78ns)   --->   "%sub_ln1192 = sub i16 %sext_ln1192_3, %lhs_V_3" [firmware/myproject.cpp:50]   --->   Operation 82 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_s, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 83 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %p_Val2_s, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 84 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i14 %shl_ln1118_3 to i16" [firmware/myproject.cpp:50]   --->   Operation 85 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.78ns)   --->   "%sub_ln1192_1 = sub i16 %shl_ln1118_2, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 86 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_4 = add i16 %sub_ln1192, %sub_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 87 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_31 = add i16 %add_ln1192_4, 768" [firmware/myproject.cpp:50]   --->   Operation 88 'add' 'ret_V_31' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_31, i32 5, i32 15)" [firmware/myproject.cpp:50]   --->   Operation 89 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln1192_8 = add i16 %lhs_V_3, %mul_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 90 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_13, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 91 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i16 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 92 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_33 = add i16 %sub_ln1192_2, -1600" [firmware/myproject.cpp:51]   --->   Operation 93 'add' 'ret_V_33' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_33, i32 5, i32 15)" [firmware/myproject.cpp:51]   --->   Operation 94 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [8/9] (4.28ns)   --->   "%outsin_V_5 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 95 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i11 %p_Val2_5 to i15" [firmware/myproject.cpp:52]   --->   Operation 96 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.78ns)   --->   "%ret_V_35 = add i16 %mul_ln1192_7, -1152" [firmware/myproject.cpp:52]   --->   Operation 97 'add' 'ret_V_35' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_35, i32 5, i32 15)" [firmware/myproject.cpp:52]   --->   Operation 98 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [9/9] (3.56ns)   --->   "%outsin_V_7 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 99 'call' 'outsin_V_7' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [1/1] (3.09ns)   --->   "%r_V_35 = mul i31 %mul_ln1118, 78" [firmware/myproject.cpp:52]   --->   Operation 100 'mul' 'r_V_35' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %r_V_35, i32 20, i32 30)" [firmware/myproject.cpp:52]   --->   Operation 101 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [9/9] (3.56ns)   --->   "%outsin_V_10 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 102 'call' 'outsin_V_10' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i14 %shl_ln1118_1 to i15" [firmware/myproject.cpp:54]   --->   Operation 103 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.76ns)   --->   "%r_V_38 = sub i15 %sext_ln1118_30, %sext_ln1118_10" [firmware/myproject.cpp:54]   --->   Operation 104 'sub' 'r_V_38' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i10 @_ssdm_op_PartSelect.i10.i15.i32.i32(i15 %r_V_38, i32 5, i32 14)" [firmware/myproject.cpp:54]   --->   Operation 105 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i10 %trunc_ln708_11 to i11" [firmware/myproject.cpp:54]   --->   Operation 106 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [9/9] (3.56ns)   --->   "%outsin_V_22 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 107 'call' 'outsin_V_22' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 108 [8/9] (4.28ns)   --->   "%outsin_V_13 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 108 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 109 [1/1] (3.09ns)   --->   "%r_V_41 = mul i31 %mul_ln1118_4, 146" [firmware/myproject.cpp:54]   --->   Operation 109 'mul' 'r_V_41' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %r_V_41, i32 20, i32 30)" [firmware/myproject.cpp:54]   --->   Operation 110 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [9/9] (3.56ns)   --->   "%outsin_V_24 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 111 'call' 'outsin_V_24' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 112 [8/9] (4.28ns)   --->   "%outsin_V = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 112 'call' 'outsin_V' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [9/9] (3.56ns)   --->   "%outsin_V_17 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 113 'call' 'outsin_V_17' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [9/9] (3.56ns)   --->   "%outsin_V_18 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 114 'call' 'outsin_V_18' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [9/9] (3.56ns)   --->   "%outsin_V_19 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 115 'call' 'outsin_V_19' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 116 [9/9] (3.56ns)   --->   "%outsin_V_20 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 116 'call' 'outsin_V_20' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [7/9] (4.28ns)   --->   "%outsin_V_5 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 117 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [9/9] (3.56ns)   --->   "%outsin_V_6 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 118 'call' 'outsin_V_6' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [8/9] (4.28ns)   --->   "%outsin_V_7 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 119 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [9/9] (3.56ns)   --->   "%outsin_V_8 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 120 'call' 'outsin_V_8' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [1/1] (0.73ns)   --->   "%add_ln703 = add i11 %p_Val2_13, -23" [firmware/myproject.cpp:53]   --->   Operation 121 'add' 'add_ln703' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [9/9] (3.56ns)   --->   "%outsin_V_9 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 122 'call' 'outsin_V_9' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [8/9] (4.28ns)   --->   "%outsin_V_10 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 123 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [1/1] (0.73ns)   --->   "%add_ln703_1 = add i11 %p_Val2_13, %p_Val2_5" [firmware/myproject.cpp:53]   --->   Operation 124 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [9/9] (3.56ns)   --->   "%outsin_V_21 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 125 'call' 'outsin_V_21' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [8/9] (4.28ns)   --->   "%outsin_V_22 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 126 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [7/9] (4.28ns)   --->   "%outsin_V_13 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 127 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [9/9] (3.56ns)   --->   "%outsin_V_23 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 128 'call' 'outsin_V_23' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [8/9] (4.28ns)   --->   "%outsin_V_24 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 129 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.28>
ST_5 : Operation 130 [7/9] (4.28ns)   --->   "%outsin_V = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 130 'call' 'outsin_V' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 131 [8/9] (4.28ns)   --->   "%outsin_V_17 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 131 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 132 [8/9] (4.28ns)   --->   "%outsin_V_18 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 132 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [8/9] (4.28ns)   --->   "%outsin_V_19 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 133 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [8/9] (4.28ns)   --->   "%outsin_V_20 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 134 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [6/9] (4.28ns)   --->   "%outsin_V_5 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 135 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [8/9] (4.28ns)   --->   "%outsin_V_6 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 136 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [7/9] (4.28ns)   --->   "%outsin_V_7 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 137 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 138 [8/9] (4.28ns)   --->   "%outsin_V_8 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 138 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [8/9] (4.28ns)   --->   "%outsin_V_9 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 139 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [7/9] (4.28ns)   --->   "%outsin_V_10 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 140 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [8/9] (4.28ns)   --->   "%outsin_V_21 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 141 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 142 [7/9] (4.28ns)   --->   "%outsin_V_22 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 142 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [6/9] (4.28ns)   --->   "%outsin_V_13 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 143 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 144 [8/9] (4.28ns)   --->   "%outsin_V_23 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 144 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [7/9] (4.28ns)   --->   "%outsin_V_24 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 145 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 146 [6/9] (4.28ns)   --->   "%outsin_V = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 146 'call' 'outsin_V' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 147 [7/9] (4.28ns)   --->   "%outsin_V_17 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 147 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 148 [7/9] (4.28ns)   --->   "%outsin_V_18 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 148 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 149 [7/9] (4.28ns)   --->   "%outsin_V_19 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 149 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 150 [7/9] (4.28ns)   --->   "%outsin_V_20 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 150 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 151 [5/9] (4.28ns)   --->   "%outsin_V_5 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 151 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [7/9] (4.28ns)   --->   "%outsin_V_6 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 152 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [6/9] (4.28ns)   --->   "%outsin_V_7 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 153 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 154 [7/9] (4.28ns)   --->   "%outsin_V_8 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 154 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 155 [7/9] (4.28ns)   --->   "%outsin_V_9 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 155 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [6/9] (4.28ns)   --->   "%outsin_V_10 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 156 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 157 [7/9] (4.28ns)   --->   "%outsin_V_21 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 157 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [6/9] (4.28ns)   --->   "%outsin_V_22 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 158 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [5/9] (4.28ns)   --->   "%outsin_V_13 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 159 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 160 [7/9] (4.28ns)   --->   "%outsin_V_23 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 160 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 161 [6/9] (4.28ns)   --->   "%outsin_V_24 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 161 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 162 [1/1] (0.73ns)   --->   "%add_ln703_2 = add i11 %p_Val2_1, 47" [firmware/myproject.cpp:54]   --->   Operation 162 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [9/9] (3.56ns)   --->   "%outsin_V_16 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 163 'call' 'outsin_V_16' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.28>
ST_7 : Operation 164 [5/9] (4.28ns)   --->   "%outsin_V = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 164 'call' 'outsin_V' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 165 [6/9] (4.28ns)   --->   "%outsin_V_17 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 165 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 166 [6/9] (4.28ns)   --->   "%outsin_V_18 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 166 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 167 [6/9] (4.28ns)   --->   "%outsin_V_19 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 167 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 168 [6/9] (4.28ns)   --->   "%outsin_V_20 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 168 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 169 [4/9] (4.28ns)   --->   "%outsin_V_5 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 169 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 170 [6/9] (4.28ns)   --->   "%outsin_V_6 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 170 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 171 [5/9] (4.28ns)   --->   "%outsin_V_7 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 171 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 172 [6/9] (4.28ns)   --->   "%outsin_V_8 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 172 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 173 [6/9] (4.28ns)   --->   "%outsin_V_9 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 173 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [5/9] (4.28ns)   --->   "%outsin_V_10 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 174 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [6/9] (4.28ns)   --->   "%outsin_V_21 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 175 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 176 [5/9] (4.28ns)   --->   "%outsin_V_22 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 176 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [4/9] (4.28ns)   --->   "%outsin_V_13 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 177 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 178 [6/9] (4.28ns)   --->   "%outsin_V_23 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 178 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 179 [5/9] (4.28ns)   --->   "%outsin_V_24 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 179 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 180 [8/9] (4.28ns)   --->   "%outsin_V_16 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 180 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.28>
ST_8 : Operation 181 [4/9] (4.28ns)   --->   "%outsin_V = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 181 'call' 'outsin_V' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [5/9] (4.28ns)   --->   "%outsin_V_17 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 182 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [5/9] (4.28ns)   --->   "%outsin_V_18 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 183 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [5/9] (4.28ns)   --->   "%outsin_V_19 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 184 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [5/9] (4.28ns)   --->   "%outsin_V_20 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 185 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [3/9] (4.28ns)   --->   "%outsin_V_5 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 186 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [5/9] (4.28ns)   --->   "%outsin_V_6 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 187 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 188 [4/9] (4.28ns)   --->   "%outsin_V_7 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 188 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 189 [5/9] (4.28ns)   --->   "%outsin_V_8 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 189 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 190 [5/9] (4.28ns)   --->   "%outsin_V_9 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 190 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 191 [4/9] (4.28ns)   --->   "%outsin_V_10 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 191 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 192 [5/9] (4.28ns)   --->   "%outsin_V_21 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 192 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 193 [4/9] (4.28ns)   --->   "%outsin_V_22 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 193 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 194 [3/9] (4.28ns)   --->   "%outsin_V_13 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 194 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 195 [5/9] (4.28ns)   --->   "%outsin_V_23 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 195 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 196 [4/9] (4.28ns)   --->   "%outsin_V_24 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 196 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 197 [7/9] (4.28ns)   --->   "%outsin_V_16 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 197 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.28>
ST_9 : Operation 198 [3/9] (4.28ns)   --->   "%outsin_V = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 198 'call' 'outsin_V' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 199 [4/9] (4.28ns)   --->   "%outsin_V_17 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 199 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 200 [4/9] (4.28ns)   --->   "%outsin_V_18 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 200 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 201 [4/9] (4.28ns)   --->   "%outsin_V_19 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 201 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 202 [4/9] (4.28ns)   --->   "%outsin_V_20 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 202 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 203 [2/9] (4.28ns)   --->   "%outsin_V_5 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 203 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 204 [4/9] (4.28ns)   --->   "%outsin_V_6 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 204 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 205 [3/9] (4.28ns)   --->   "%outsin_V_7 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 205 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 206 [4/9] (4.28ns)   --->   "%outsin_V_8 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 206 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 207 [4/9] (4.28ns)   --->   "%outsin_V_9 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 207 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 208 [3/9] (4.28ns)   --->   "%outsin_V_10 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 208 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 209 [4/9] (4.28ns)   --->   "%outsin_V_21 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 209 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 210 [3/9] (4.28ns)   --->   "%outsin_V_22 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 210 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 211 [2/9] (4.28ns)   --->   "%outsin_V_13 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 211 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 212 [4/9] (4.28ns)   --->   "%outsin_V_23 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 212 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 213 [3/9] (4.28ns)   --->   "%outsin_V_24 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 213 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 214 [6/9] (4.28ns)   --->   "%outsin_V_16 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 214 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.28>
ST_10 : Operation 215 [2/9] (4.28ns)   --->   "%outsin_V = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 215 'call' 'outsin_V' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 216 [3/9] (4.28ns)   --->   "%outsin_V_17 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 216 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 217 [3/9] (4.28ns)   --->   "%outsin_V_18 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 217 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 218 [3/9] (4.28ns)   --->   "%outsin_V_19 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 218 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 219 [3/9] (4.28ns)   --->   "%outsin_V_20 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 219 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 220 [1/9] (1.01ns)   --->   "%outsin_V_5 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 220 'call' 'outsin_V_5' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 221 [3/9] (4.28ns)   --->   "%outsin_V_6 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 221 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 222 [2/9] (4.28ns)   --->   "%outsin_V_7 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 222 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 223 [3/9] (4.28ns)   --->   "%outsin_V_8 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 223 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 224 [3/9] (4.28ns)   --->   "%outsin_V_9 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 224 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 225 [2/9] (4.28ns)   --->   "%outsin_V_10 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 225 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 226 [3/9] (4.28ns)   --->   "%outsin_V_21 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 226 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 227 [2/9] (4.28ns)   --->   "%outsin_V_22 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 227 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 228 [1/9] (1.01ns)   --->   "%outsin_V_13 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 228 'call' 'outsin_V_13' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 229 [3/9] (4.28ns)   --->   "%outsin_V_23 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 229 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 230 [2/9] (4.28ns)   --->   "%outsin_V_24 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 230 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 231 [5/9] (4.28ns)   --->   "%outsin_V_16 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 231 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.28>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%lhs_V = sext i11 %p_Val2_s to i12" [firmware/myproject.cpp:50]   --->   Operation 232 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add nsw i12 %lhs_V, -30" [firmware/myproject.cpp:50]   --->   Operation 233 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 234 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = sext i12 %ret_V to i24" [firmware/myproject.cpp:50]   --->   Operation 234 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i24 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 235 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 236 [1/9] (1.01ns)   --->   "%outsin_V = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 236 'call' 'outsin_V' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%r_V_2 = sext i7 %outsin_V to i14" [firmware/myproject.cpp:50]   --->   Operation 237 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_26 = mul i14 %r_V_2, %r_V_2" [firmware/myproject.cpp:50]   --->   Operation 238 'mul' 'r_V_26' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 239 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i14 %r_V_26, -160" [firmware/myproject.cpp:50]   --->   Operation 239 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 240 [2/9] (4.28ns)   --->   "%outsin_V_17 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 240 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 241 [2/9] (4.28ns)   --->   "%outsin_V_18 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 241 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 242 [2/9] (4.28ns)   --->   "%outsin_V_19 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 242 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 243 [2/9] (4.28ns)   --->   "%outsin_V_20 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 243 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 244 [2/9] (4.28ns)   --->   "%outsin_V_6 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 244 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i11 %p_Val2_5 to i14" [firmware/myproject.cpp:52]   --->   Operation 245 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_5, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 246 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i13 %shl_ln1118_6 to i14" [firmware/myproject.cpp:52]   --->   Operation 247 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_29 = sub i14 %sext_ln1118_12, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 248 'sub' 'r_V_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 249 [1/9] (1.01ns)   --->   "%outsin_V_7 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 249 'call' 'outsin_V_7' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i7 %outsin_V_7 to i10" [firmware/myproject.cpp:52]   --->   Operation 250 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %outsin_V_7, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 251 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i9 %shl_ln1118_7 to i10" [firmware/myproject.cpp:52]   --->   Operation 252 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.71ns)   --->   "%r_V_30 = sub i10 %sext_ln1118_14, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 253 'sub' 'r_V_30' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i10 %r_V_30 to i14" [firmware/myproject.cpp:52]   --->   Operation 254 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_13 = add i14 %r_V_29, %sext_ln703_3" [firmware/myproject.cpp:52]   --->   Operation 255 'add' 'ret_V_13' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_s, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 256 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i15 %shl_ln1118_8 to i16" [firmware/myproject.cpp:52]   --->   Operation 257 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.77ns)   --->   "%r_V_31 = add i16 %sext_ln1118_15, %sext_ln1118_2" [firmware/myproject.cpp:52]   --->   Operation 258 'add' 'r_V_31' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [2/9] (4.28ns)   --->   "%outsin_V_8 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 259 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 260 [2/9] (4.28ns)   --->   "%outsin_V_9 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 260 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 261 [1/9] (1.01ns)   --->   "%outsin_V_10 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 261 'call' 'outsin_V_10' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 262 [2/9] (4.28ns)   --->   "%outsin_V_21 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 262 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 263 [1/9] (1.01ns)   --->   "%outsin_V_22 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 263 'call' 'outsin_V_22' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 264 [2/9] (4.28ns)   --->   "%outsin_V_23 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 264 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 265 [1/9] (1.01ns)   --->   "%outsin_V_24 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 265 'call' 'outsin_V_24' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 266 [4/9] (4.28ns)   --->   "%outsin_V_16 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 266 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.28>
ST_12 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1193_1)   --->   "%shl_ln1193 = shl i24 %r_V_1, 2" [firmware/myproject.cpp:50]   --->   Operation 267 'shl' 'shl_ln1193' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln1193_1 = sub i24 0, %shl_ln1193" [firmware/myproject.cpp:50]   --->   Operation 268 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1193 = add i24 %r_V_1, %sub_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 269 'add' 'add_ln1193' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 270 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i24 %add_ln1193, 13312" [firmware/myproject.cpp:50]   --->   Operation 270 'add' 'ret_V_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i24 %ret_V_1 to i36" [firmware/myproject.cpp:50]   --->   Operation 271 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i14 %ret_V_3 to i36" [firmware/myproject.cpp:50]   --->   Operation 272 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i36 %sext_ln700, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 273 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 274 [1/9] (1.01ns)   --->   "%outsin_V_17 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 274 'call' 'outsin_V_17' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i11 %p_Val2_4 to i12" [firmware/myproject.cpp:50]   --->   Operation 275 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i7 %outsin_V_17 to i12" [firmware/myproject.cpp:50]   --->   Operation 276 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_30 = sub i12 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 277 'sub' 'ret_V_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 278 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i12 %ret_V_30, 125" [firmware/myproject.cpp:50]   --->   Operation 278 'add' 'add_ln1192' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i11 %p_Val2_5 to i12" [firmware/myproject.cpp:50]   --->   Operation 279 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/9] (1.01ns)   --->   "%outsin_V_18 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 280 'call' 'outsin_V_18' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 281 [1/9] (1.01ns)   --->   "%outsin_V_19 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 281 'call' 'outsin_V_19' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i7 %outsin_V_19 to i8" [firmware/myproject.cpp:51]   --->   Operation 282 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.70ns)   --->   "%ret_V_8 = add i8 %sext_ln703, -44" [firmware/myproject.cpp:51]   --->   Operation 283 'add' 'ret_V_8' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [1/9] (1.01ns)   --->   "%outsin_V_20 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 284 'call' 'outsin_V_20' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i7 %outsin_V_20 to i8" [firmware/myproject.cpp:51]   --->   Operation 285 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns) (grouped into DSP with root node r_V_4)   --->   "%ret_V_10 = add i8 %sext_ln703_1, -30" [firmware/myproject.cpp:51]   --->   Operation 286 'add' 'ret_V_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %ret_V_8 to i16" [firmware/myproject.cpp:51]   --->   Operation 287 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns) (grouped into DSP with root node r_V_4)   --->   "%sext_ln1118_3 = sext i8 %ret_V_10 to i16" [firmware/myproject.cpp:51]   --->   Operation 288 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i16 %sext_ln1118_3, %sext_ln1116" [firmware/myproject.cpp:51]   --->   Operation 289 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i7 %outsin_V_5 to i11" [firmware/myproject.cpp:51]   --->   Operation 290 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %outsin_V_5, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 291 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i10 %shl_ln to i11" [firmware/myproject.cpp:51]   --->   Operation 292 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.72ns)   --->   "%r_V_27 = add i11 %sext_ln1118_5, %sext_ln1118_4" [firmware/myproject.cpp:51]   --->   Operation 293 'add' 'r_V_27' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i11 %r_V_27 to i12" [firmware/myproject.cpp:51]   --->   Operation 294 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_12 = add i12 %rhs_V_6, -96" [firmware/myproject.cpp:51]   --->   Operation 295 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 296 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192_9 = add i12 %add_ln1192_12, %sext_ln703_2" [firmware/myproject.cpp:51]   --->   Operation 296 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 297 [1/9] (1.01ns)   --->   "%outsin_V_6 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 297 'call' 'outsin_V_6' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %p_Val2_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 298 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i14 %shl_ln1118_4 to i15" [firmware/myproject.cpp:52]   --->   Operation 299 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.76ns)   --->   "%r_V_28 = sub i15 0, %sext_ln1118_7" [firmware/myproject.cpp:52]   --->   Operation 300 'sub' 'r_V_28' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i11 %p_Val2_5 to i16" [firmware/myproject.cpp:52]   --->   Operation 301 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_5, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 302 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i15 %shl_ln1118_5 to i16" [firmware/myproject.cpp:52]   --->   Operation 303 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%r_V_8 = add i16 %sext_ln1118_11, %sext_ln1118_8" [firmware/myproject.cpp:52]   --->   Operation 304 'add' 'r_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 305 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%sext_ln1192_7 = sext i16 %r_V_8 to i26" [firmware/myproject.cpp:52]   --->   Operation 305 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i14 %ret_V_13 to i26" [firmware/myproject.cpp:52]   --->   Operation 306 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%mul_ln1192_3 = mul i26 %sext_ln1192_8, %sext_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 307 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i25 @_ssdm_op_BitConcatenate.i25.i15.i10(i15 %r_V_28, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 308 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i25 %lhs_V_4 to i26" [firmware/myproject.cpp:52]   --->   Operation 309 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_3 = sub i26 %sext_ln1192_9, %mul_ln1192_3" [firmware/myproject.cpp:52]   --->   Operation 310 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %r_V_31, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 311 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_17 = add i26 %rhs_V_2, %sub_ln1192_3" [firmware/myproject.cpp:52]   --->   Operation 312 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i7 %outsin_V_6 to i12" [firmware/myproject.cpp:52]   --->   Operation 313 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %outsin_V_6, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 314 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i11 %shl_ln1118_9 to i12" [firmware/myproject.cpp:52]   --->   Operation 315 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.73ns)   --->   "%r_V_32 = add i12 %sext_ln1118_17, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 316 'add' 'r_V_32' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %r_V_32, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 317 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i22 %rhs_V_3 to i26" [firmware/myproject.cpp:52]   --->   Operation 318 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_18 = add i26 %sext_ln1192_10, %add_ln1192_17" [firmware/myproject.cpp:52]   --->   Operation 319 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 320 [1/9] (1.01ns)   --->   "%outsin_V_8 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 320 'call' 'outsin_V_8' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i7 %outsin_V_8 to i12" [firmware/myproject.cpp:52]   --->   Operation 321 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln1118_13 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %outsin_V_8, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 322 'bitconcatenate' 'shl_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i11 %shl_ln1118_13 to i12" [firmware/myproject.cpp:52]   --->   Operation 323 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.73ns)   --->   "%r_V_36 = add i12 %sext_ln1118_24, %sext_ln1118_23" [firmware/myproject.cpp:52]   --->   Operation 324 'add' 'r_V_36' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %r_V_36, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 325 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i22 %rhs_V_4 to i26" [firmware/myproject.cpp:52]   --->   Operation 326 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i26 %sext_ln1192_11, %add_ln1192_18" [firmware/myproject.cpp:52]   --->   Operation 327 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 328 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_37 = add i26 %add_ln1192_19, -688128" [firmware/myproject.cpp:52]   --->   Operation 328 'add' 'ret_V_37' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i11 @_ssdm_op_PartSelect.i11.i26.i32.i32(i26 %ret_V_37, i32 15, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 329 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/9] (1.01ns)   --->   "%outsin_V_9 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 330 'call' 'outsin_V_9' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i7 %outsin_V_9 to i8" [firmware/myproject.cpp:53]   --->   Operation 331 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%shl_ln1118_14 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %outsin_V_9, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 332 'bitconcatenate' 'shl_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i9 %shl_ln1118_14 to i10" [firmware/myproject.cpp:53]   --->   Operation 333 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i7 %outsin_V_10 to i8" [firmware/myproject.cpp:53]   --->   Operation 334 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln1118_15 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %outsin_V_10, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 335 'bitconcatenate' 'shl_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i9 %shl_ln1118_15 to i10" [firmware/myproject.cpp:53]   --->   Operation 336 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.71ns)   --->   "%add_ln1192_23 = add i10 %sext_ln1118_26, %sext_ln1118_29" [firmware/myproject.cpp:53]   --->   Operation 337 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i10 %add_ln1192_23 to i11" [firmware/myproject.cpp:53]   --->   Operation 338 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.70ns)   --->   "%add_ln1192_24 = add i8 %sext_ln1118_28, %sext_ln1118_25" [firmware/myproject.cpp:53]   --->   Operation 339 'add' 'add_ln1192_24' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i8 %add_ln1192_24 to i9" [firmware/myproject.cpp:53]   --->   Operation 340 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.70ns)   --->   "%add_ln1192_25 = add i9 %sext_ln1192_13, -32" [firmware/myproject.cpp:53]   --->   Operation 341 'add' 'add_ln1192_25' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i9 %add_ln1192_25 to i11" [firmware/myproject.cpp:53]   --->   Operation 342 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.72ns)   --->   "%add_ln1192_21 = add i11 %sext_ln1192_14, %sext_ln1192_12" [firmware/myproject.cpp:53]   --->   Operation 343 'add' 'add_ln1192_21' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i11 %p_Val2_1 to i12" [firmware/myproject.cpp:53]   --->   Operation 344 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.73ns)   --->   "%ret_V_39 = add nsw i12 %rhs_V_6, %lhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 345 'add' 'ret_V_39' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%r_V_17 = sext i7 %outsin_V_6 to i14" [firmware/myproject.cpp:53]   --->   Operation 346 'sext' 'r_V_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.49ns) (grouped into DSP with root node ret_V_40)   --->   "%r_V_37 = mul i14 %r_V_17, %r_V_17" [firmware/myproject.cpp:53]   --->   Operation 347 'mul' 'r_V_37' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %ret_V_39, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 348 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i17 %lhs_V_6 to i18" [firmware/myproject.cpp:53]   --->   Operation 349 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns) (grouped into DSP with root node ret_V_40)   --->   "%rhs_V_7 = sext i14 %r_V_37 to i18" [firmware/myproject.cpp:53]   --->   Operation 350 'sext' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_40 = add nsw i18 %sext_ln728_2, %rhs_V_7" [firmware/myproject.cpp:53]   --->   Operation 351 'add' 'ret_V_40' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 352 [1/9] (1.01ns)   --->   "%outsin_V_21 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 352 'call' 'outsin_V_21' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %outsin_V_21, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 353 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i12 %rhs_V_8 to i18" [firmware/myproject.cpp:53]   --->   Operation 354 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_41 = add i18 %sext_ln728_3, %ret_V_40" [firmware/myproject.cpp:53]   --->   Operation 355 'add' 'ret_V_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 356 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_20 = add i18 %ret_V_41, -3808" [firmware/myproject.cpp:53]   --->   Operation 356 'add' 'ret_V_20' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%r_V_20 = sext i7 %outsin_V_22 to i8" [firmware/myproject.cpp:54]   --->   Operation 357 'sext' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.70ns)   --->   "%r_V_39 = sub i8 0, %r_V_20" [firmware/myproject.cpp:54]   --->   Operation 358 'sub' 'r_V_39' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%r_V_22 = sext i7 %outsin_V_13 to i14" [firmware/myproject.cpp:54]   --->   Operation 359 'sext' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.49ns) (grouped into DSP with root node ret_V_22)   --->   "%r_V_40 = mul i14 %r_V_22, %r_V_22" [firmware/myproject.cpp:54]   --->   Operation 360 'mul' 'r_V_40' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %r_V_39, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 361 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i13 %lhs_V_7 to i14" [firmware/myproject.cpp:54]   --->   Operation 362 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_22 = add i14 %sext_ln728_4, %r_V_40" [firmware/myproject.cpp:54]   --->   Operation 363 'add' 'ret_V_22' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 364 [1/9] (1.01ns)   --->   "%outsin_V_23 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 364 'call' 'outsin_V_23' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i7 %outsin_V_23 to i8" [firmware/myproject.cpp:54]   --->   Operation 365 'sext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i7 %outsin_V_24 to i8" [firmware/myproject.cpp:54]   --->   Operation 366 'sext' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.70ns)   --->   "%ret_V_44 = sub i8 %lhs_V_8, %rhs_V_9" [firmware/myproject.cpp:54]   --->   Operation 367 'sub' 'ret_V_44' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [3/9] (4.28ns)   --->   "%outsin_V_16 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 368 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.28>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i12 %add_ln1192 to i36" [firmware/myproject.cpp:50]   --->   Operation 369 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 370 [1/1] (3.07ns)   --->   "%mul_ln700_1 = mul i36 %mul_ln700, %sext_ln700_2" [firmware/myproject.cpp:50]   --->   Operation 370 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%rhs_V = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %outsin_V_18, i25 0)" [firmware/myproject.cpp:50]   --->   Operation 371 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i32 %rhs_V to i36" [firmware/myproject.cpp:50]   --->   Operation 372 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 373 [1/1] (0.92ns)   --->   "%ret_V_32 = sub i36 %mul_ln700_1, %sext_ln728_1" [firmware/myproject.cpp:50]   --->   Operation 373 'sub' 'ret_V_32' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i11 @_ssdm_op_PartSelect.i11.i36.i32.i32(i36 %ret_V_32, i32 25, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 374 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %r_V_4 to i28" [firmware/myproject.cpp:51]   --->   Operation 375 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i12 %add_ln1192_9 to i28" [firmware/myproject.cpp:51]   --->   Operation 376 'sext' 'sext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 377 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i28 %sext_ln1118_6, %sext_ln1118_32" [firmware/myproject.cpp:51]   --->   Operation 377 'mul' 'r_V_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i11 %add_ln1192_21 to i26" [firmware/myproject.cpp:53]   --->   Operation 378 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i18 %ret_V_20 to i26" [firmware/myproject.cpp:53]   --->   Operation 379 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 380 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln1192_4 = mul i26 %sext_ln1192_16, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 380 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 381 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i26 %mul_ln1192_4, -1015808" [firmware/myproject.cpp:53]   --->   Operation 381 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i11 @_ssdm_op_PartSelect.i11.i26.i32.i32(i26 %ret_V_42, i32 15, i32 25)" [firmware/myproject.cpp:53]   --->   Operation 382 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i8 %ret_V_44 to i9" [firmware/myproject.cpp:54]   --->   Operation 383 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.70ns)   --->   "%ret_V_26 = add i9 %sext_ln703_13, 7" [firmware/myproject.cpp:54]   --->   Operation 384 'add' 'ret_V_26' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i14 %ret_V_22 to i23" [firmware/myproject.cpp:54]   --->   Operation 385 'sext' 'sext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i9 %ret_V_26 to i23" [firmware/myproject.cpp:54]   --->   Operation 386 'sext' 'sext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 387 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_25 = mul i23 %sext_ln1118_33, %sext_ln1118_34" [firmware/myproject.cpp:54]   --->   Operation 387 'mul' 'r_V_25' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 388 [2/9] (4.28ns)   --->   "%outsin_V_16 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 388 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.54>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_4_V), !map !252"   --->   Operation 389 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 390 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_3_V), !map !258"   --->   Operation 390 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_2_V), !map !264"   --->   Operation 391 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_1_V), !map !270"   --->   Operation 392 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_0_V), !map !276"   --->   Operation 393 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %x_V), !map !282"   --->   Operation 394 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 395 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 396 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %y_0_V, i11* %y_1_V, i11* %y_2_V, i11* %y_3_V, i11* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 397 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 398 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 399 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_0_V, i11 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 399 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i28 %r_V_6 to i31" [firmware/myproject.cpp:51]   --->   Operation 400 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i7 %outsin_V_6 to i31" [firmware/myproject.cpp:51]   --->   Operation 401 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 402 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i31 %sext_ln1192_5, %sext_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 402 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 403 [1/1] (0.87ns)   --->   "%ret_V_34 = add i31 %mul_ln1192_2, -29360128" [firmware/myproject.cpp:51]   --->   Operation 403 'add' 'ret_V_34' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i11 @_ssdm_op_PartSelect.i11.i31.i32.i32(i31 %ret_V_34, i32 20, i32 30)" [firmware/myproject.cpp:51]   --->   Operation 404 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 405 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_1_V, i11 %trunc_ln708_6)" [firmware/myproject.cpp:51]   --->   Operation 405 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 406 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_2_V, i11 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 406 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_3_V, i11 %trunc_ln708_10)" [firmware/myproject.cpp:53]   --->   Operation 407 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 408 [1/9] (1.01ns)   --->   "%outsin_V_16 = call fastcc i7 @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 408 'call' 'outsin_V_16' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i23 %r_V_25 to i26" [firmware/myproject.cpp:54]   --->   Operation 409 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i7 %outsin_V_16 to i26" [firmware/myproject.cpp:54]   --->   Operation 410 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 411 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_6 = mul i26 %sext_ln1192_17, %sext_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 411 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 412 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i26 %mul_ln1192_6, -917504" [firmware/myproject.cpp:54]   --->   Operation 412 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i11 @_ssdm_op_PartSelect.i11.i26.i32.i32(i26 %ret_V_45, i32 15, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 413 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_4_V, i11 %trunc_ln708_15)" [firmware/myproject.cpp:54]   --->   Operation 414 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 415 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 415 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000000000000000]
p_Val2_s           (partselect    ) [ 011111111111100]
p_Val2_13          (partselect    ) [ 011110000000000]
p_Val2_1           (partselect    ) [ 011111111111100]
p_Val2_4           (partselect    ) [ 011111111111100]
p_Val2_5           (partselect    ) [ 011111111111100]
tmp_8              (partselect    ) [ 011000000000000]
sext_ln703_4       (sext          ) [ 000000000000000]
sext_ln1118_27     (sext          ) [ 000000000000000]
mul_ln700_2        (mul           ) [ 011000000000000]
mul_ln700_4        (mul           ) [ 011000000000000]
mul_ln703          (mul           ) [ 000000000000000]
ret_V_23           (add           ) [ 011000000000000]
sext_ln728         (sext          ) [ 000000000000000]
lhs_V_1            (bitconcatenate) [ 000000000000000]
mul_ln1193         (mul           ) [ 000000000000000]
ret_V_28           (add           ) [ 000000000000000]
trunc_ln           (partselect    ) [ 010111111111000]
sext_ln1118        (sext          ) [ 000000000000000]
mul_ln1192         (mul           ) [ 010100000000000]
sext_ln1118_2      (sext          ) [ 010111111111000]
mul_ln1192_7       (mul           ) [ 010100000000000]
r_V_s              (bitconcatenate) [ 000000000000000]
add_ln1192_7       (add           ) [ 000000000000000]
trunc_ln708_5      (partselect    ) [ 010111111110000]
shl_ln1118_s       (bitconcatenate) [ 000000000000000]
sext_ln1118_18     (sext          ) [ 000000000000000]
shl_ln1118_10      (bitconcatenate) [ 000000000000000]
sext_ln1118_19     (sext          ) [ 000000000000000]
r_V_33             (add           ) [ 000000000000000]
shl_ln1118_11      (bitconcatenate) [ 000000000000000]
sext_ln1118_20     (sext          ) [ 000000000000000]
shl_ln1118_12      (bitconcatenate) [ 000000000000000]
sext_ln1118_21     (sext          ) [ 000000000000000]
r_V_34             (add           ) [ 000000000000000]
sext_ln703_5       (sext          ) [ 000000000000000]
sext_ln703_6       (sext          ) [ 000000000000000]
ret_V_36           (sub           ) [ 000000000000000]
add_ln1192_15      (add           ) [ 000000000000000]
sext_ln1118_22     (sext          ) [ 000000000000000]
mul_ln1118         (mul           ) [ 010100000000000]
mul_ln700_3        (mul           ) [ 000000000000000]
shl_ln1            (bitconcatenate) [ 000000000000000]
add_ln700          (add           ) [ 000000000000000]
mul_ln728          (mul           ) [ 000000000000000]
rhs_V_5            (bitconcatenate) [ 000000000000000]
ret_V_38           (add           ) [ 000000000000000]
trunc_ln708_s      (partselect    ) [ 010111111111000]
add_ln1192_32      (add           ) [ 000000000000000]
add_ln1192_28      (add           ) [ 000000000000000]
trunc_ln708_12     (partselect    ) [ 010111111110000]
sext_ln1118_31     (sext          ) [ 000000000000000]
mul_ln1118_4       (mul           ) [ 010100000000000]
mul_ln1192_5       (mul           ) [ 000000000000000]
ret_V_43           (add           ) [ 000000000000000]
trunc_ln708_14     (partselect    ) [ 010111111111000]
sext_ln1192        (sext          ) [ 000000000000000]
mul_ln1192_1       (mul           ) [ 000000000000000]
lhs_V_2            (bitconcatenate) [ 000000000000000]
ret_V_29           (add           ) [ 000000000000000]
trunc_ln708_1      (partselect    ) [ 010011111111100]
lhs_V_3            (bitconcatenate) [ 000000000000000]
shl_ln1118_1       (bitconcatenate) [ 000000000000000]
sext_ln1192_3      (sext          ) [ 000000000000000]
sub_ln1192         (sub           ) [ 000000000000000]
shl_ln1118_2       (bitconcatenate) [ 000000000000000]
shl_ln1118_3       (bitconcatenate) [ 000000000000000]
sext_ln1192_4      (sext          ) [ 000000000000000]
sub_ln1192_1       (sub           ) [ 000000000000000]
add_ln1192_4       (add           ) [ 000000000000000]
ret_V_31           (add           ) [ 000000000000000]
trunc_ln708_2      (partselect    ) [ 010011111111100]
add_ln1192_8       (add           ) [ 000000000000000]
rhs_V_1            (bitconcatenate) [ 000000000000000]
sub_ln1192_2       (sub           ) [ 000000000000000]
ret_V_33           (add           ) [ 000000000000000]
trunc_ln708_4      (partselect    ) [ 010011111111100]
sext_ln1118_10     (sext          ) [ 000000000000000]
ret_V_35           (add           ) [ 000000000000000]
trunc_ln708_7      (partselect    ) [ 010011111111000]
r_V_35             (mul           ) [ 000000000000000]
trunc_ln708_8      (partselect    ) [ 010011111111100]
sext_ln1118_30     (sext          ) [ 000000000000000]
r_V_38             (sub           ) [ 000000000000000]
trunc_ln708_11     (partselect    ) [ 000000000000000]
sext_ln708         (sext          ) [ 010011111111000]
r_V_41             (mul           ) [ 000000000000000]
trunc_ln708_13     (partselect    ) [ 010011111111100]
add_ln703          (add           ) [ 010001111111100]
add_ln703_1        (add           ) [ 010001111111100]
add_ln703_2        (add           ) [ 010000011111111]
outsin_V_5         (call          ) [ 010000000001100]
outsin_V_13        (call          ) [ 010000000001100]
lhs_V              (sext          ) [ 000000000000000]
ret_V              (add           ) [ 000000000000000]
r_V                (sext          ) [ 000000000000000]
r_V_1              (mul           ) [ 010000000000100]
outsin_V           (call          ) [ 000000000000000]
r_V_2              (sext          ) [ 000000000000000]
r_V_26             (mul           ) [ 000000000000000]
ret_V_3            (add           ) [ 010000000000100]
sext_ln1118_9      (sext          ) [ 000000000000000]
shl_ln1118_6       (bitconcatenate) [ 000000000000000]
sext_ln1118_12     (sext          ) [ 000000000000000]
r_V_29             (sub           ) [ 000000000000000]
outsin_V_7         (call          ) [ 000000000000000]
sext_ln1118_13     (sext          ) [ 000000000000000]
shl_ln1118_7       (bitconcatenate) [ 000000000000000]
sext_ln1118_14     (sext          ) [ 000000000000000]
r_V_30             (sub           ) [ 000000000000000]
sext_ln703_3       (sext          ) [ 000000000000000]
ret_V_13           (add           ) [ 010000000000100]
shl_ln1118_8       (bitconcatenate) [ 000000000000000]
sext_ln1118_15     (sext          ) [ 000000000000000]
r_V_31             (add           ) [ 010000000000100]
outsin_V_10        (call          ) [ 010000000000100]
outsin_V_22        (call          ) [ 010000000000100]
outsin_V_24        (call          ) [ 010000000000100]
shl_ln1193         (shl           ) [ 000000000000000]
sub_ln1193_1       (sub           ) [ 000000000000000]
add_ln1193         (add           ) [ 000000000000000]
ret_V_1            (add           ) [ 000000000000000]
sext_ln700         (sext          ) [ 000000000000000]
sext_ln700_1       (sext          ) [ 000000000000000]
mul_ln700          (mul           ) [ 010000000000010]
outsin_V_17        (call          ) [ 000000000000000]
sext_ln1192_1      (sext          ) [ 000000000000000]
sext_ln1192_2      (sext          ) [ 000000000000000]
ret_V_30           (sub           ) [ 000000000000000]
add_ln1192         (add           ) [ 010000000000010]
rhs_V_6            (sext          ) [ 000000000000000]
outsin_V_18        (call          ) [ 010000000000010]
outsin_V_19        (call          ) [ 000000000000000]
sext_ln703         (sext          ) [ 000000000000000]
ret_V_8            (add           ) [ 000000000000000]
outsin_V_20        (call          ) [ 000000000000000]
sext_ln703_1       (sext          ) [ 000000000000000]
ret_V_10           (add           ) [ 000000000000000]
sext_ln1116        (sext          ) [ 000000000000000]
sext_ln1118_3      (sext          ) [ 000000000000000]
r_V_4              (mul           ) [ 010000000000010]
sext_ln1118_4      (sext          ) [ 000000000000000]
shl_ln             (bitconcatenate) [ 000000000000000]
sext_ln1118_5      (sext          ) [ 000000000000000]
r_V_27             (add           ) [ 000000000000000]
sext_ln703_2       (sext          ) [ 000000000000000]
add_ln1192_12      (add           ) [ 000000000000000]
add_ln1192_9       (add           ) [ 010000000000010]
outsin_V_6         (call          ) [ 010000000000011]
shl_ln1118_4       (bitconcatenate) [ 000000000000000]
sext_ln1118_7      (sext          ) [ 000000000000000]
r_V_28             (sub           ) [ 000000000000000]
sext_ln1118_8      (sext          ) [ 000000000000000]
shl_ln1118_5       (bitconcatenate) [ 000000000000000]
sext_ln1118_11     (sext          ) [ 000000000000000]
r_V_8              (add           ) [ 000000000000000]
sext_ln1192_7      (sext          ) [ 000000000000000]
sext_ln1192_8      (sext          ) [ 000000000000000]
mul_ln1192_3       (mul           ) [ 000000000000000]
lhs_V_4            (bitconcatenate) [ 000000000000000]
sext_ln1192_9      (sext          ) [ 000000000000000]
sub_ln1192_3       (sub           ) [ 000000000000000]
rhs_V_2            (bitconcatenate) [ 000000000000000]
add_ln1192_17      (add           ) [ 000000000000000]
sext_ln1118_16     (sext          ) [ 000000000000000]
shl_ln1118_9       (bitconcatenate) [ 000000000000000]
sext_ln1118_17     (sext          ) [ 000000000000000]
r_V_32             (add           ) [ 000000000000000]
rhs_V_3            (bitconcatenate) [ 000000000000000]
sext_ln1192_10     (sext          ) [ 000000000000000]
add_ln1192_18      (add           ) [ 000000000000000]
outsin_V_8         (call          ) [ 000000000000000]
sext_ln1118_23     (sext          ) [ 000000000000000]
shl_ln1118_13      (bitconcatenate) [ 000000000000000]
sext_ln1118_24     (sext          ) [ 000000000000000]
r_V_36             (add           ) [ 000000000000000]
rhs_V_4            (bitconcatenate) [ 000000000000000]
sext_ln1192_11     (sext          ) [ 000000000000000]
add_ln1192_19      (add           ) [ 000000000000000]
ret_V_37           (add           ) [ 000000000000000]
trunc_ln708_9      (partselect    ) [ 010000000000011]
outsin_V_9         (call          ) [ 000000000000000]
sext_ln1118_25     (sext          ) [ 000000000000000]
shl_ln1118_14      (bitconcatenate) [ 000000000000000]
sext_ln1118_26     (sext          ) [ 000000000000000]
sext_ln1118_28     (sext          ) [ 000000000000000]
shl_ln1118_15      (bitconcatenate) [ 000000000000000]
sext_ln1118_29     (sext          ) [ 000000000000000]
add_ln1192_23      (add           ) [ 000000000000000]
sext_ln1192_12     (sext          ) [ 000000000000000]
add_ln1192_24      (add           ) [ 000000000000000]
sext_ln1192_13     (sext          ) [ 000000000000000]
add_ln1192_25      (add           ) [ 000000000000000]
sext_ln1192_14     (sext          ) [ 000000000000000]
add_ln1192_21      (add           ) [ 010000000000010]
lhs_V_5            (sext          ) [ 000000000000000]
ret_V_39           (add           ) [ 000000000000000]
r_V_17             (sext          ) [ 000000000000000]
r_V_37             (mul           ) [ 000000000000000]
lhs_V_6            (bitconcatenate) [ 000000000000000]
sext_ln728_2       (sext          ) [ 000000000000000]
rhs_V_7            (sext          ) [ 000000000000000]
ret_V_40           (add           ) [ 000000000000000]
outsin_V_21        (call          ) [ 000000000000000]
rhs_V_8            (bitconcatenate) [ 000000000000000]
sext_ln728_3       (sext          ) [ 000000000000000]
ret_V_41           (add           ) [ 000000000000000]
ret_V_20           (add           ) [ 010000000000010]
r_V_20             (sext          ) [ 000000000000000]
r_V_39             (sub           ) [ 000000000000000]
r_V_22             (sext          ) [ 000000000000000]
r_V_40             (mul           ) [ 000000000000000]
lhs_V_7            (bitconcatenate) [ 000000000000000]
sext_ln728_4       (sext          ) [ 000000000000000]
ret_V_22           (add           ) [ 010000000000010]
outsin_V_23        (call          ) [ 000000000000000]
lhs_V_8            (sext          ) [ 000000000000000]
rhs_V_9            (sext          ) [ 000000000000000]
ret_V_44           (sub           ) [ 010000000000010]
sext_ln700_2       (sext          ) [ 000000000000000]
mul_ln700_1        (mul           ) [ 000000000000000]
rhs_V              (bitconcatenate) [ 000000000000000]
sext_ln728_1       (sext          ) [ 000000000000000]
ret_V_32           (sub           ) [ 000000000000000]
trunc_ln708_3      (partselect    ) [ 010000000000001]
sext_ln1118_6      (sext          ) [ 000000000000000]
sext_ln1118_32     (sext          ) [ 000000000000000]
r_V_6              (mul           ) [ 010000000000001]
sext_ln1192_15     (sext          ) [ 000000000000000]
sext_ln1192_16     (sext          ) [ 000000000000000]
mul_ln1192_4       (mul           ) [ 000000000000000]
ret_V_42           (add           ) [ 000000000000000]
trunc_ln708_10     (partselect    ) [ 010000000000001]
sext_ln703_13      (sext          ) [ 000000000000000]
ret_V_26           (add           ) [ 000000000000000]
sext_ln1118_33     (sext          ) [ 000000000000000]
sext_ln1118_34     (sext          ) [ 000000000000000]
r_V_25             (mul           ) [ 010000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
spectopmodule_ln0  (spectopmodule ) [ 000000000000000]
specinterface_ln0  (specinterface ) [ 000000000000000]
specinterface_ln32 (specinterface ) [ 000000000000000]
specpipeline_ln33  (specpipeline  ) [ 000000000000000]
write_ln50         (write         ) [ 000000000000000]
sext_ln1192_5      (sext          ) [ 000000000000000]
sext_ln1192_6      (sext          ) [ 000000000000000]
mul_ln1192_2       (mul           ) [ 000000000000000]
ret_V_34           (add           ) [ 000000000000000]
trunc_ln708_6      (partselect    ) [ 000000000000000]
write_ln51         (write         ) [ 000000000000000]
write_ln52         (write         ) [ 000000000000000]
write_ln53         (write         ) [ 000000000000000]
outsin_V_16        (call          ) [ 000000000000000]
sext_ln1192_17     (sext          ) [ 000000000000000]
sext_ln1192_18     (sext          ) [ 000000000000000]
mul_ln1192_6       (mul           ) [ 000000000000000]
ret_V_45           (add           ) [ 000000000000000]
trunc_ln708_15     (partselect    ) [ 000000000000000]
write_ln54         (write         ) [ 000000000000000]
ret_ln56           (ret           ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i176P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i176.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i176.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<11, 6>"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i11.i10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i15.i10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i11P"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="x_V_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="176" slack="0"/>
<pin id="212" dir="0" index="1" bw="176" slack="0"/>
<pin id="213" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln50_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="11" slack="0"/>
<pin id="219" dir="0" index="2" bw="11" slack="1"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/14 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln51_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="11" slack="0"/>
<pin id="226" dir="0" index="2" bw="11" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/14 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln52_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="11" slack="0"/>
<pin id="233" dir="0" index="2" bw="11" slack="2"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/14 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln53_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="11" slack="0"/>
<pin id="240" dir="0" index="2" bw="11" slack="1"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/14 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln54_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="11" slack="0"/>
<pin id="247" dir="0" index="2" bw="11" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/14 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_generic_sincos_11_6_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="11" slack="0"/>
<pin id="254" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_5/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_generic_sincos_11_6_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="11" slack="0"/>
<pin id="259" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_13/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_generic_sincos_11_6_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="11" slack="1"/>
<pin id="264" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_generic_sincos_11_6_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_7/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_generic_sincos_11_6_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="0"/>
<pin id="273" dir="0" index="1" bw="11" slack="1"/>
<pin id="274" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_10/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_generic_sincos_11_6_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_22/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_generic_sincos_11_6_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="11" slack="1"/>
<pin id="284" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_24/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_generic_sincos_11_6_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="11" slack="1"/>
<pin id="289" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_17/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_generic_sincos_11_6_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="11" slack="1"/>
<pin id="294" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_18/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_generic_sincos_11_6_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="11" slack="3"/>
<pin id="299" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_19/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_generic_sincos_11_6_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="11" slack="1"/>
<pin id="304" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_20/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_generic_sincos_11_6_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="3"/>
<pin id="309" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_6/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_generic_sincos_11_6_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="11" slack="1"/>
<pin id="314" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_8/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_generic_sincos_11_6_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="11" slack="0"/>
<pin id="319" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_9/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_generic_sincos_11_6_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_21/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_generic_sincos_11_6_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="11" slack="1"/>
<pin id="329" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_23/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_generic_sincos_11_6_s_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="0" index="1" bw="11" slack="0"/>
<pin id="334" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_16/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Val2_s_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="0" index="1" bw="176" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="0" index="3" bw="7" slack="0"/>
<pin id="341" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Val2_13_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="176" slack="0"/>
<pin id="349" dir="0" index="2" bw="7" slack="0"/>
<pin id="350" dir="0" index="3" bw="7" slack="0"/>
<pin id="351" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Val2_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="0"/>
<pin id="358" dir="0" index="1" bw="176" slack="0"/>
<pin id="359" dir="0" index="2" bw="9" slack="0"/>
<pin id="360" dir="0" index="3" bw="9" slack="0"/>
<pin id="361" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Val2_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="0" index="1" bw="176" slack="0"/>
<pin id="369" dir="0" index="2" bw="7" slack="0"/>
<pin id="370" dir="0" index="3" bw="7" slack="0"/>
<pin id="371" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_Val2_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="0" index="1" bw="176" slack="0"/>
<pin id="379" dir="0" index="2" bw="9" slack="0"/>
<pin id="380" dir="0" index="3" bw="9" slack="0"/>
<pin id="381" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_8_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="0" index="1" bw="176" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln703_4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln1118_27_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="11" slack="0"/>
<pin id="402" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_27/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln728_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="1"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="lhs_V_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="0" index="1" bw="11" slack="1"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="0" index="2" bw="4" slack="0"/>
<pin id="418" dir="0" index="3" bw="5" slack="0"/>
<pin id="419" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln1118_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="1"/>
<pin id="425" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln1118_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="1"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="r_V_s_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="10" slack="1"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln1192_7_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="9" slack="0"/>
<pin id="439" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln708_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="0" index="2" bw="4" slack="0"/>
<pin id="446" dir="0" index="3" bw="5" slack="0"/>
<pin id="447" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="shl_ln1118_s_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="15" slack="0"/>
<pin id="455" dir="0" index="1" bw="11" slack="1"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln1118_18_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="15" slack="0"/>
<pin id="462" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln1118_10_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="13" slack="0"/>
<pin id="466" dir="0" index="1" bw="11" slack="1"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_10/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln1118_19_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="13" slack="0"/>
<pin id="473" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="r_V_33_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="13" slack="0"/>
<pin id="477" dir="0" index="1" bw="15" slack="0"/>
<pin id="478" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_33/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln1118_11_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="15" slack="0"/>
<pin id="483" dir="0" index="1" bw="11" slack="1"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_11/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln1118_20_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="15" slack="0"/>
<pin id="490" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="shl_ln1118_12_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="13" slack="0"/>
<pin id="494" dir="0" index="1" bw="11" slack="1"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_12/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sext_ln1118_21_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="13" slack="0"/>
<pin id="501" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="r_V_34_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="13" slack="0"/>
<pin id="505" dir="0" index="1" bw="15" slack="0"/>
<pin id="506" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_34/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sext_ln703_5_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln703_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="0"/>
<pin id="515" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="ret_V_36_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_36/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln1192_15_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="17" slack="0"/>
<pin id="525" dir="0" index="1" bw="12" slack="0"/>
<pin id="526" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_15/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln1118_22_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="17" slack="0"/>
<pin id="531" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_22/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="shl_ln1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="21" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="1"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="rhs_V_5_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="21" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="ret_V_38_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="21" slack="0"/>
<pin id="549" dir="0" index="1" bw="21" slack="0"/>
<pin id="550" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="trunc_ln708_s_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="0" index="1" bw="21" slack="0"/>
<pin id="555" dir="0" index="2" bw="5" slack="0"/>
<pin id="556" dir="0" index="3" bw="6" slack="0"/>
<pin id="557" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln1192_32_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="12" slack="0"/>
<pin id="565" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_32/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln1192_28_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln708_12_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="11" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="0"/>
<pin id="577" dir="0" index="2" bw="4" slack="0"/>
<pin id="578" dir="0" index="3" bw="5" slack="0"/>
<pin id="579" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln1118_31_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="1"/>
<pin id="587" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_31/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln708_14_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="11" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="0" index="2" bw="4" slack="0"/>
<pin id="592" dir="0" index="3" bw="5" slack="0"/>
<pin id="593" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln1192_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="11" slack="2"/>
<pin id="599" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="lhs_V_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="21" slack="0"/>
<pin id="602" dir="0" index="1" bw="11" slack="2"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="trunc_ln708_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="11" slack="0"/>
<pin id="609" dir="0" index="1" bw="21" slack="0"/>
<pin id="610" dir="0" index="2" bw="5" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="lhs_V_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="0" index="1" bw="11" slack="2"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="shl_ln1118_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="14" slack="0"/>
<pin id="625" dir="0" index="1" bw="11" slack="2"/>
<pin id="626" dir="0" index="2" bw="1" slack="0"/>
<pin id="627" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln1192_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="14" slack="0"/>
<pin id="632" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sub_ln1192_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="14" slack="0"/>
<pin id="636" dir="0" index="1" bw="16" slack="0"/>
<pin id="637" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="shl_ln1118_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="0" index="1" bw="11" slack="2"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="shl_ln1118_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="14" slack="0"/>
<pin id="649" dir="0" index="1" bw="11" slack="2"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="sext_ln1192_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="14" slack="0"/>
<pin id="656" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sub_ln1192_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="0"/>
<pin id="660" dir="0" index="1" bw="14" slack="0"/>
<pin id="661" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln1192_4_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="16" slack="0"/>
<pin id="666" dir="0" index="1" bw="16" slack="0"/>
<pin id="667" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="ret_V_31_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="0"/>
<pin id="672" dir="0" index="1" bw="11" slack="0"/>
<pin id="673" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="trunc_ln708_2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="11" slack="0"/>
<pin id="678" dir="0" index="1" bw="16" slack="0"/>
<pin id="679" dir="0" index="2" bw="4" slack="0"/>
<pin id="680" dir="0" index="3" bw="5" slack="0"/>
<pin id="681" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln1192_8_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="0"/>
<pin id="688" dir="0" index="1" bw="16" slack="1"/>
<pin id="689" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="rhs_V_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="0"/>
<pin id="693" dir="0" index="1" bw="11" slack="2"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sub_ln1192_2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="0"/>
<pin id="701" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="ret_V_33_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="0" index="1" bw="12" slack="0"/>
<pin id="707" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln708_4_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="11" slack="0"/>
<pin id="712" dir="0" index="1" bw="16" slack="0"/>
<pin id="713" dir="0" index="2" bw="4" slack="0"/>
<pin id="714" dir="0" index="3" bw="5" slack="0"/>
<pin id="715" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sext_ln1118_10_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="2"/>
<pin id="722" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="ret_V_35_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="1"/>
<pin id="725" dir="0" index="1" bw="12" slack="0"/>
<pin id="726" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln708_7_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="11" slack="0"/>
<pin id="730" dir="0" index="1" bw="16" slack="0"/>
<pin id="731" dir="0" index="2" bw="4" slack="0"/>
<pin id="732" dir="0" index="3" bw="5" slack="0"/>
<pin id="733" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="r_V_35_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="31" slack="1"/>
<pin id="741" dir="0" index="1" bw="8" slack="0"/>
<pin id="742" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_35/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="trunc_ln708_8_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="11" slack="0"/>
<pin id="746" dir="0" index="1" bw="31" slack="0"/>
<pin id="747" dir="0" index="2" bw="6" slack="0"/>
<pin id="748" dir="0" index="3" bw="6" slack="0"/>
<pin id="749" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln1118_30_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="14" slack="0"/>
<pin id="756" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_30/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="r_V_38_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="14" slack="0"/>
<pin id="760" dir="0" index="1" bw="11" slack="0"/>
<pin id="761" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_38/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="trunc_ln708_11_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="10" slack="0"/>
<pin id="766" dir="0" index="1" bw="15" slack="0"/>
<pin id="767" dir="0" index="2" bw="4" slack="0"/>
<pin id="768" dir="0" index="3" bw="5" slack="0"/>
<pin id="769" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="sext_ln708_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="10" slack="0"/>
<pin id="776" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="r_V_41_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="31" slack="1"/>
<pin id="781" dir="0" index="1" bw="9" slack="0"/>
<pin id="782" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_41/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="trunc_ln708_13_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="11" slack="0"/>
<pin id="786" dir="0" index="1" bw="31" slack="0"/>
<pin id="787" dir="0" index="2" bw="6" slack="0"/>
<pin id="788" dir="0" index="3" bw="6" slack="0"/>
<pin id="789" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln703_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="11" slack="3"/>
<pin id="796" dir="0" index="1" bw="6" slack="0"/>
<pin id="797" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="add_ln703_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="11" slack="3"/>
<pin id="802" dir="0" index="1" bw="11" slack="3"/>
<pin id="803" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln703_2_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="11" slack="5"/>
<pin id="807" dir="0" index="1" bw="7" slack="0"/>
<pin id="808" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="lhs_V_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="11" slack="10"/>
<pin id="813" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="814" class="1004" name="r_V_2_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="7" slack="0"/>
<pin id="816" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/11 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln1118_9_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="11" slack="10"/>
<pin id="820" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/11 "/>
</bind>
</comp>

<comp id="821" class="1004" name="shl_ln1118_6_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="13" slack="0"/>
<pin id="823" dir="0" index="1" bw="11" slack="10"/>
<pin id="824" dir="0" index="2" bw="1" slack="0"/>
<pin id="825" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/11 "/>
</bind>
</comp>

<comp id="828" class="1004" name="sext_ln1118_12_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="13" slack="0"/>
<pin id="830" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/11 "/>
</bind>
</comp>

<comp id="832" class="1004" name="r_V_29_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="13" slack="0"/>
<pin id="834" dir="0" index="1" bw="11" slack="0"/>
<pin id="835" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_29/11 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln1118_13_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="7" slack="0"/>
<pin id="840" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/11 "/>
</bind>
</comp>

<comp id="842" class="1004" name="shl_ln1118_7_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="9" slack="0"/>
<pin id="844" dir="0" index="1" bw="7" slack="0"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/11 "/>
</bind>
</comp>

<comp id="850" class="1004" name="sext_ln1118_14_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="0"/>
<pin id="852" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/11 "/>
</bind>
</comp>

<comp id="854" class="1004" name="r_V_30_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="9" slack="0"/>
<pin id="856" dir="0" index="1" bw="7" slack="0"/>
<pin id="857" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_30/11 "/>
</bind>
</comp>

<comp id="860" class="1004" name="sext_ln703_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="0"/>
<pin id="862" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/11 "/>
</bind>
</comp>

<comp id="864" class="1004" name="ret_V_13_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="14" slack="0"/>
<pin id="866" dir="0" index="1" bw="10" slack="0"/>
<pin id="867" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/11 "/>
</bind>
</comp>

<comp id="870" class="1004" name="shl_ln1118_8_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="15" slack="0"/>
<pin id="872" dir="0" index="1" bw="11" slack="10"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/11 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sext_ln1118_15_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="15" slack="0"/>
<pin id="879" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/11 "/>
</bind>
</comp>

<comp id="881" class="1004" name="r_V_31_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="15" slack="0"/>
<pin id="883" dir="0" index="1" bw="11" slack="9"/>
<pin id="884" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_31/11 "/>
</bind>
</comp>

<comp id="886" class="1004" name="shl_ln1193_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="24" slack="1"/>
<pin id="888" dir="0" index="1" bw="3" slack="0"/>
<pin id="889" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1193/12 "/>
</bind>
</comp>

<comp id="891" class="1004" name="sub_ln1193_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="24" slack="0"/>
<pin id="894" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/12 "/>
</bind>
</comp>

<comp id="897" class="1004" name="add_ln1193_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="24" slack="1"/>
<pin id="899" dir="0" index="1" bw="24" slack="0"/>
<pin id="900" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1193/12 "/>
</bind>
</comp>

<comp id="902" class="1004" name="ret_V_1_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="24" slack="0"/>
<pin id="904" dir="0" index="1" bw="15" slack="0"/>
<pin id="905" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/12 "/>
</bind>
</comp>

<comp id="908" class="1004" name="sext_ln700_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="24" slack="0"/>
<pin id="910" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/12 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sext_ln700_1_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="14" slack="1"/>
<pin id="914" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/12 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sext_ln1192_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="11" slack="11"/>
<pin id="917" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/12 "/>
</bind>
</comp>

<comp id="918" class="1004" name="sext_ln1192_2_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="7" slack="0"/>
<pin id="920" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/12 "/>
</bind>
</comp>

<comp id="922" class="1004" name="ret_V_30_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="7" slack="0"/>
<pin id="924" dir="0" index="1" bw="11" slack="0"/>
<pin id="925" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_30/12 "/>
</bind>
</comp>

<comp id="928" class="1004" name="add_ln1192_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="12" slack="0"/>
<pin id="930" dir="0" index="1" bw="8" slack="0"/>
<pin id="931" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/12 "/>
</bind>
</comp>

<comp id="934" class="1004" name="rhs_V_6_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="11" slack="11"/>
<pin id="936" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/12 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln703_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="7" slack="0"/>
<pin id="939" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/12 "/>
</bind>
</comp>

<comp id="941" class="1004" name="ret_V_8_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="7" slack="0"/>
<pin id="943" dir="0" index="1" bw="7" slack="0"/>
<pin id="944" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/12 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln703_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="7" slack="0"/>
<pin id="949" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/12 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sext_ln1116_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/12 "/>
</bind>
</comp>

<comp id="955" class="1004" name="sext_ln1118_4_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="7" slack="2"/>
<pin id="957" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/12 "/>
</bind>
</comp>

<comp id="958" class="1004" name="shl_ln_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="10" slack="0"/>
<pin id="960" dir="0" index="1" bw="7" slack="2"/>
<pin id="961" dir="0" index="2" bw="1" slack="0"/>
<pin id="962" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="965" class="1004" name="sext_ln1118_5_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="0"/>
<pin id="967" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/12 "/>
</bind>
</comp>

<comp id="969" class="1004" name="r_V_27_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="10" slack="0"/>
<pin id="971" dir="0" index="1" bw="7" slack="0"/>
<pin id="972" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_27/12 "/>
</bind>
</comp>

<comp id="975" class="1004" name="sext_ln703_2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="11" slack="0"/>
<pin id="977" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/12 "/>
</bind>
</comp>

<comp id="979" class="1004" name="add_ln1192_12_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="11" slack="0"/>
<pin id="981" dir="0" index="1" bw="8" slack="0"/>
<pin id="982" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/12 "/>
</bind>
</comp>

<comp id="985" class="1004" name="add_ln1192_9_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="12" slack="0"/>
<pin id="987" dir="0" index="1" bw="11" slack="0"/>
<pin id="988" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_9/12 "/>
</bind>
</comp>

<comp id="991" class="1004" name="shl_ln1118_4_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="14" slack="0"/>
<pin id="993" dir="0" index="1" bw="11" slack="11"/>
<pin id="994" dir="0" index="2" bw="1" slack="0"/>
<pin id="995" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/12 "/>
</bind>
</comp>

<comp id="998" class="1004" name="sext_ln1118_7_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="14" slack="0"/>
<pin id="1000" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/12 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="r_V_28_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="14" slack="0"/>
<pin id="1005" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_28/12 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="sext_ln1118_8_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="11" slack="11"/>
<pin id="1010" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/12 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="shl_ln1118_5_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="15" slack="0"/>
<pin id="1013" dir="0" index="1" bw="11" slack="11"/>
<pin id="1014" dir="0" index="2" bw="1" slack="0"/>
<pin id="1015" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/12 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln1118_11_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="15" slack="0"/>
<pin id="1020" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/12 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="sext_ln1192_8_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="14" slack="1"/>
<pin id="1024" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/12 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="lhs_V_4_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="25" slack="0"/>
<pin id="1027" dir="0" index="1" bw="15" slack="0"/>
<pin id="1028" dir="0" index="2" bw="1" slack="0"/>
<pin id="1029" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/12 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="sext_ln1192_9_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="25" slack="0"/>
<pin id="1035" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="rhs_V_2_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="26" slack="0"/>
<pin id="1039" dir="0" index="1" bw="16" slack="1"/>
<pin id="1040" dir="0" index="2" bw="1" slack="0"/>
<pin id="1041" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/12 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="add_ln1192_17_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="26" slack="0"/>
<pin id="1046" dir="0" index="1" bw="26" slack="0"/>
<pin id="1047" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/12 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="sext_ln1118_16_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="7" slack="0"/>
<pin id="1051" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/12 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="shl_ln1118_9_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="11" slack="0"/>
<pin id="1055" dir="0" index="1" bw="7" slack="0"/>
<pin id="1056" dir="0" index="2" bw="1" slack="0"/>
<pin id="1057" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_9/12 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="sext_ln1118_17_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="11" slack="0"/>
<pin id="1063" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/12 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="r_V_32_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="11" slack="0"/>
<pin id="1067" dir="0" index="1" bw="7" slack="0"/>
<pin id="1068" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_32/12 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="rhs_V_3_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="22" slack="0"/>
<pin id="1073" dir="0" index="1" bw="12" slack="0"/>
<pin id="1074" dir="0" index="2" bw="1" slack="0"/>
<pin id="1075" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/12 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="sext_ln1192_10_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="22" slack="0"/>
<pin id="1081" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/12 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="add_ln1192_18_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="22" slack="0"/>
<pin id="1085" dir="0" index="1" bw="26" slack="0"/>
<pin id="1086" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/12 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="sext_ln1118_23_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="7" slack="0"/>
<pin id="1091" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/12 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="shl_ln1118_13_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="0"/>
<pin id="1095" dir="0" index="1" bw="7" slack="0"/>
<pin id="1096" dir="0" index="2" bw="1" slack="0"/>
<pin id="1097" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_13/12 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sext_ln1118_24_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="11" slack="0"/>
<pin id="1103" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/12 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="r_V_36_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="11" slack="0"/>
<pin id="1107" dir="0" index="1" bw="7" slack="0"/>
<pin id="1108" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_36/12 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="rhs_V_4_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="22" slack="0"/>
<pin id="1113" dir="0" index="1" bw="12" slack="0"/>
<pin id="1114" dir="0" index="2" bw="1" slack="0"/>
<pin id="1115" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/12 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="sext_ln1192_11_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="22" slack="0"/>
<pin id="1121" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/12 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="add_ln1192_19_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="22" slack="0"/>
<pin id="1125" dir="0" index="1" bw="26" slack="0"/>
<pin id="1126" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/12 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="ret_V_37_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="26" slack="0"/>
<pin id="1131" dir="0" index="1" bw="21" slack="0"/>
<pin id="1132" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/12 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="trunc_ln708_9_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="11" slack="0"/>
<pin id="1137" dir="0" index="1" bw="26" slack="0"/>
<pin id="1138" dir="0" index="2" bw="5" slack="0"/>
<pin id="1139" dir="0" index="3" bw="6" slack="0"/>
<pin id="1140" dir="1" index="4" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/12 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="sext_ln1118_25_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="7" slack="0"/>
<pin id="1147" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_25/12 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="shl_ln1118_14_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="9" slack="0"/>
<pin id="1151" dir="0" index="1" bw="7" slack="0"/>
<pin id="1152" dir="0" index="2" bw="1" slack="0"/>
<pin id="1153" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_14/12 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sext_ln1118_26_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="9" slack="0"/>
<pin id="1159" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_26/12 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="sext_ln1118_28_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="7" slack="1"/>
<pin id="1163" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_28/12 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="shl_ln1118_15_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="9" slack="0"/>
<pin id="1166" dir="0" index="1" bw="7" slack="1"/>
<pin id="1167" dir="0" index="2" bw="1" slack="0"/>
<pin id="1168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_15/12 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="sext_ln1118_29_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="9" slack="0"/>
<pin id="1173" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_29/12 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="add_ln1192_23_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="9" slack="0"/>
<pin id="1177" dir="0" index="1" bw="9" slack="0"/>
<pin id="1178" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_23/12 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="sext_ln1192_12_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="10" slack="0"/>
<pin id="1183" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/12 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="add_ln1192_24_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="7" slack="0"/>
<pin id="1187" dir="0" index="1" bw="7" slack="0"/>
<pin id="1188" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_24/12 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="sext_ln1192_13_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="8" slack="0"/>
<pin id="1193" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/12 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="add_ln1192_25_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="8" slack="0"/>
<pin id="1197" dir="0" index="1" bw="6" slack="0"/>
<pin id="1198" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_25/12 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="sext_ln1192_14_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="9" slack="0"/>
<pin id="1203" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/12 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln1192_21_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="9" slack="0"/>
<pin id="1207" dir="0" index="1" bw="10" slack="0"/>
<pin id="1208" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_21/12 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="lhs_V_5_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="11" slack="11"/>
<pin id="1213" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/12 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="ret_V_39_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="11" slack="0"/>
<pin id="1216" dir="0" index="1" bw="11" slack="0"/>
<pin id="1217" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_39/12 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="r_V_17_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="7" slack="0"/>
<pin id="1222" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_17/12 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="lhs_V_6_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="17" slack="0"/>
<pin id="1226" dir="0" index="1" bw="12" slack="0"/>
<pin id="1227" dir="0" index="2" bw="1" slack="0"/>
<pin id="1228" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/12 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="sext_ln728_2_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="17" slack="0"/>
<pin id="1234" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/12 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="rhs_V_8_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="12" slack="0"/>
<pin id="1238" dir="0" index="1" bw="7" slack="0"/>
<pin id="1239" dir="0" index="2" bw="1" slack="0"/>
<pin id="1240" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/12 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="sext_ln728_3_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="12" slack="0"/>
<pin id="1246" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/12 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="ret_V_41_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="12" slack="0"/>
<pin id="1250" dir="0" index="1" bw="18" slack="0"/>
<pin id="1251" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/12 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="ret_V_20_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="18" slack="0"/>
<pin id="1255" dir="0" index="1" bw="13" slack="0"/>
<pin id="1256" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_20/12 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="r_V_20_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="7" slack="1"/>
<pin id="1261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_20/12 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="r_V_39_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="7" slack="0"/>
<pin id="1265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_39/12 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="r_V_22_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="7" slack="2"/>
<pin id="1270" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_22/12 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="lhs_V_7_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="13" slack="0"/>
<pin id="1273" dir="0" index="1" bw="8" slack="0"/>
<pin id="1274" dir="0" index="2" bw="1" slack="0"/>
<pin id="1275" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/12 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="sext_ln728_4_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="13" slack="0"/>
<pin id="1281" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/12 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="lhs_V_8_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="7" slack="0"/>
<pin id="1285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_8/12 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="rhs_V_9_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="7" slack="1"/>
<pin id="1289" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_9/12 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="ret_V_44_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="7" slack="0"/>
<pin id="1292" dir="0" index="1" bw="7" slack="0"/>
<pin id="1293" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_44/12 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="sext_ln700_2_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="12" slack="1"/>
<pin id="1298" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/13 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="mul_ln700_1_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="36" slack="1"/>
<pin id="1301" dir="0" index="1" bw="12" slack="0"/>
<pin id="1302" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/13 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="rhs_V_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="0"/>
<pin id="1306" dir="0" index="1" bw="7" slack="1"/>
<pin id="1307" dir="0" index="2" bw="1" slack="0"/>
<pin id="1308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/13 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="sext_ln728_1_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="0"/>
<pin id="1313" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/13 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="ret_V_32_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="36" slack="0"/>
<pin id="1317" dir="0" index="1" bw="32" slack="0"/>
<pin id="1318" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_32/13 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="trunc_ln708_3_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="11" slack="0"/>
<pin id="1323" dir="0" index="1" bw="36" slack="0"/>
<pin id="1324" dir="0" index="2" bw="6" slack="0"/>
<pin id="1325" dir="0" index="3" bw="7" slack="0"/>
<pin id="1326" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/13 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="sext_ln1118_6_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="16" slack="1"/>
<pin id="1333" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/13 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="sext_ln1118_32_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="12" slack="1"/>
<pin id="1336" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_32/13 "/>
</bind>
</comp>

<comp id="1337" class="1004" name="sext_ln1192_15_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="11" slack="1"/>
<pin id="1339" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/13 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="sext_ln1192_16_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="18" slack="1"/>
<pin id="1342" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/13 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="trunc_ln708_10_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="11" slack="0"/>
<pin id="1345" dir="0" index="1" bw="26" slack="0"/>
<pin id="1346" dir="0" index="2" bw="5" slack="0"/>
<pin id="1347" dir="0" index="3" bw="6" slack="0"/>
<pin id="1348" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/13 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="sext_ln703_13_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="8" slack="1"/>
<pin id="1354" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_13/13 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="ret_V_26_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="8" slack="0"/>
<pin id="1357" dir="0" index="1" bw="4" slack="0"/>
<pin id="1358" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/13 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="sext_ln1118_33_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="14" slack="1"/>
<pin id="1363" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_33/13 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="sext_ln1118_34_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="9" slack="0"/>
<pin id="1366" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_34/13 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="sext_ln1192_5_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="28" slack="1"/>
<pin id="1370" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/14 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="sext_ln1192_6_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="7" slack="2"/>
<pin id="1373" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/14 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="ret_V_34_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="31" slack="0"/>
<pin id="1376" dir="0" index="1" bw="26" slack="0"/>
<pin id="1377" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/14 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="trunc_ln708_6_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="11" slack="0"/>
<pin id="1381" dir="0" index="1" bw="31" slack="0"/>
<pin id="1382" dir="0" index="2" bw="6" slack="0"/>
<pin id="1383" dir="0" index="3" bw="6" slack="0"/>
<pin id="1384" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/14 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="sext_ln1192_17_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="23" slack="1"/>
<pin id="1392" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/14 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="sext_ln1192_18_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="7" slack="0"/>
<pin id="1395" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/14 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="trunc_ln708_15_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="11" slack="0"/>
<pin id="1399" dir="0" index="1" bw="26" slack="0"/>
<pin id="1400" dir="0" index="2" bw="5" slack="0"/>
<pin id="1401" dir="0" index="3" bw="6" slack="0"/>
<pin id="1402" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_15/14 "/>
</bind>
</comp>

<comp id="1407" class="1007" name="mul_ln700_2_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="11" slack="0"/>
<pin id="1409" dir="0" index="1" bw="11" slack="0"/>
<pin id="1410" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/1 "/>
</bind>
</comp>

<comp id="1413" class="1007" name="mul_ln700_4_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="11" slack="0"/>
<pin id="1415" dir="0" index="1" bw="16" slack="0"/>
<pin id="1416" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_4/1 "/>
</bind>
</comp>

<comp id="1419" class="1007" name="grp_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="11" slack="0"/>
<pin id="1421" dir="0" index="1" bw="16" slack="0"/>
<pin id="1422" dir="0" index="2" bw="16" slack="0"/>
<pin id="1423" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/1 ret_V_23/1 "/>
</bind>
</comp>

<comp id="1427" class="1007" name="grp_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="11" slack="0"/>
<pin id="1429" dir="0" index="1" bw="16" slack="0"/>
<pin id="1430" dir="0" index="2" bw="16" slack="0"/>
<pin id="1431" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193/2 ret_V_28/2 "/>
</bind>
</comp>

<comp id="1436" class="1007" name="mul_ln1192_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="11" slack="0"/>
<pin id="1438" dir="0" index="1" bw="11" slack="0"/>
<pin id="1439" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/2 "/>
</bind>
</comp>

<comp id="1442" class="1007" name="mul_ln1192_7_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="11" slack="0"/>
<pin id="1444" dir="0" index="1" bw="11" slack="0"/>
<pin id="1445" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/2 "/>
</bind>
</comp>

<comp id="1448" class="1007" name="mul_ln1118_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="17" slack="0"/>
<pin id="1450" dir="0" index="1" bw="17" slack="0"/>
<pin id="1451" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="1454" class="1007" name="grp_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="21" slack="1"/>
<pin id="1456" dir="0" index="1" bw="21" slack="0"/>
<pin id="1457" dir="0" index="2" bw="21" slack="0"/>
<pin id="1458" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_3/2 add_ln700/2 "/>
</bind>
</comp>

<comp id="1462" class="1007" name="mul_ln728_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="11" slack="0"/>
<pin id="1464" dir="0" index="1" bw="16" slack="0"/>
<pin id="1465" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/2 "/>
</bind>
</comp>

<comp id="1469" class="1007" name="mul_ln1118_4_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="16" slack="0"/>
<pin id="1471" dir="0" index="1" bw="16" slack="0"/>
<pin id="1472" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/2 "/>
</bind>
</comp>

<comp id="1475" class="1007" name="grp_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="11" slack="0"/>
<pin id="1477" dir="0" index="1" bw="11" slack="0"/>
<pin id="1478" dir="0" index="2" bw="16" slack="0"/>
<pin id="1479" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/2 ret_V_43/2 "/>
</bind>
</comp>

<comp id="1484" class="1007" name="grp_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="21" slack="1"/>
<pin id="1486" dir="0" index="1" bw="11" slack="0"/>
<pin id="1487" dir="0" index="2" bw="21" slack="0"/>
<pin id="1488" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/3 ret_V_29/3 "/>
</bind>
</comp>

<comp id="1492" class="1007" name="grp_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="11" slack="0"/>
<pin id="1494" dir="0" index="1" bw="12" slack="0"/>
<pin id="1495" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/11 r_V/11 r_V_1/11 "/>
</bind>
</comp>

<comp id="1498" class="1007" name="grp_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="7" slack="0"/>
<pin id="1500" dir="0" index="1" bw="7" slack="0"/>
<pin id="1501" dir="0" index="2" bw="14" slack="0"/>
<pin id="1502" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_26/11 ret_V_3/11 "/>
</bind>
</comp>

<comp id="1506" class="1007" name="mul_ln700_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="24" slack="0"/>
<pin id="1508" dir="0" index="1" bw="14" slack="0"/>
<pin id="1509" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/12 "/>
</bind>
</comp>

<comp id="1512" class="1007" name="grp_fu_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="7" slack="0"/>
<pin id="1514" dir="0" index="1" bw="8" slack="0"/>
<pin id="1515" dir="0" index="2" bw="8" slack="0"/>
<pin id="1516" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_10/12 sext_ln1118_3/12 r_V_4/12 "/>
</bind>
</comp>

<comp id="1520" class="1007" name="grp_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="15" slack="0"/>
<pin id="1522" dir="0" index="1" bw="11" slack="0"/>
<pin id="1523" dir="0" index="2" bw="14" slack="0"/>
<pin id="1524" dir="0" index="3" bw="25" slack="0"/>
<pin id="1525" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="r_V_8/12 sext_ln1192_7/12 mul_ln1192_3/12 sub_ln1192_3/12 "/>
</bind>
</comp>

<comp id="1531" class="1007" name="grp_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="7" slack="0"/>
<pin id="1533" dir="0" index="1" bw="7" slack="0"/>
<pin id="1534" dir="0" index="2" bw="17" slack="0"/>
<pin id="1535" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_37/12 rhs_V_7/12 ret_V_40/12 "/>
</bind>
</comp>

<comp id="1540" class="1007" name="grp_fu_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="7" slack="0"/>
<pin id="1542" dir="0" index="1" bw="7" slack="0"/>
<pin id="1543" dir="0" index="2" bw="13" slack="0"/>
<pin id="1544" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_40/12 ret_V_22/12 "/>
</bind>
</comp>

<comp id="1548" class="1007" name="r_V_6_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="16" slack="0"/>
<pin id="1550" dir="0" index="1" bw="12" slack="0"/>
<pin id="1551" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/13 "/>
</bind>
</comp>

<comp id="1554" class="1007" name="grp_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="18" slack="0"/>
<pin id="1556" dir="0" index="1" bw="11" slack="0"/>
<pin id="1557" dir="0" index="2" bw="26" slack="0"/>
<pin id="1558" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_4/13 ret_V_42/13 "/>
</bind>
</comp>

<comp id="1563" class="1007" name="r_V_25_fu_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="14" slack="0"/>
<pin id="1565" dir="0" index="1" bw="9" slack="0"/>
<pin id="1566" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/13 "/>
</bind>
</comp>

<comp id="1569" class="1007" name="mul_ln1192_2_fu_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="28" slack="0"/>
<pin id="1571" dir="0" index="1" bw="7" slack="0"/>
<pin id="1572" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/14 "/>
</bind>
</comp>

<comp id="1576" class="1007" name="grp_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="23" slack="0"/>
<pin id="1578" dir="0" index="1" bw="7" slack="0"/>
<pin id="1579" dir="0" index="2" bw="26" slack="0"/>
<pin id="1580" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_6/14 ret_V_45/14 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="p_Val2_s_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="11" slack="1"/>
<pin id="1587" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1596" class="1005" name="p_Val2_13_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="11" slack="1"/>
<pin id="1598" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="p_Val2_1_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="11" slack="1"/>
<pin id="1608" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="p_Val2_4_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="11" slack="1"/>
<pin id="1619" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="p_Val2_5_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="11" slack="2"/>
<pin id="1625" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="tmp_8_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="10" slack="1"/>
<pin id="1639" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="mul_ln700_2_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="21" slack="1"/>
<pin id="1644" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="mul_ln700_4_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="16" slack="1"/>
<pin id="1649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_4 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="ret_V_23_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="16" slack="1"/>
<pin id="1654" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_23 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="trunc_ln_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="11" slack="1"/>
<pin id="1659" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1662" class="1005" name="mul_ln1192_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="21" slack="1"/>
<pin id="1664" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="sext_ln1118_2_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="16" slack="9"/>
<pin id="1669" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="mul_ln1192_7_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="16" slack="1"/>
<pin id="1674" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="trunc_ln708_5_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="11" slack="1"/>
<pin id="1680" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="mul_ln1118_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="31" slack="1"/>
<pin id="1685" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="trunc_ln708_s_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="11" slack="1"/>
<pin id="1690" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1693" class="1005" name="trunc_ln708_12_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="11" slack="1"/>
<pin id="1695" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="mul_ln1118_4_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="31" slack="1"/>
<pin id="1700" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="trunc_ln708_14_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="11" slack="1"/>
<pin id="1705" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_14 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="trunc_ln708_1_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="11" slack="1"/>
<pin id="1710" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="trunc_ln708_2_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="11" slack="1"/>
<pin id="1715" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="trunc_ln708_4_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="11" slack="1"/>
<pin id="1720" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="trunc_ln708_7_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="11" slack="1"/>
<pin id="1725" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="trunc_ln708_8_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="11" slack="1"/>
<pin id="1730" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="sext_ln708_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="11" slack="1"/>
<pin id="1735" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln708 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="trunc_ln708_13_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="11" slack="1"/>
<pin id="1740" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="add_ln703_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="11" slack="1"/>
<pin id="1745" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="add_ln703_1_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="11" slack="1"/>
<pin id="1750" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="add_ln703_2_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="11" slack="1"/>
<pin id="1755" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="outsin_V_5_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="7" slack="2"/>
<pin id="1760" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="outsin_V_13_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="7" slack="2"/>
<pin id="1766" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_13 "/>
</bind>
</comp>

<comp id="1769" class="1005" name="r_V_1_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="24" slack="1"/>
<pin id="1771" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="ret_V_3_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="14" slack="1"/>
<pin id="1777" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="ret_V_13_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="14" slack="1"/>
<pin id="1782" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_13 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="r_V_31_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="16" slack="1"/>
<pin id="1787" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_31 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="outsin_V_10_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="7" slack="1"/>
<pin id="1792" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_10 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="outsin_V_22_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="7" slack="1"/>
<pin id="1798" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_22 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="outsin_V_24_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="7" slack="1"/>
<pin id="1803" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_24 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="mul_ln700_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="36" slack="1"/>
<pin id="1808" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="add_ln1192_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="12" slack="1"/>
<pin id="1813" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="outsin_V_18_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="7" slack="1"/>
<pin id="1818" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_18 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="r_V_4_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="16" slack="1"/>
<pin id="1823" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="add_ln1192_9_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="12" slack="1"/>
<pin id="1828" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_9 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="outsin_V_6_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="7" slack="2"/>
<pin id="1833" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="trunc_ln708_9_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="11" slack="2"/>
<pin id="1838" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="add_ln1192_21_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="11" slack="1"/>
<pin id="1843" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_21 "/>
</bind>
</comp>

<comp id="1846" class="1005" name="ret_V_20_reg_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="18" slack="1"/>
<pin id="1848" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_20 "/>
</bind>
</comp>

<comp id="1851" class="1005" name="ret_V_22_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="14" slack="1"/>
<pin id="1853" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_22 "/>
</bind>
</comp>

<comp id="1856" class="1005" name="ret_V_44_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="8" slack="1"/>
<pin id="1858" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_44 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="trunc_ln708_3_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="11" slack="1"/>
<pin id="1863" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="r_V_6_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="28" slack="1"/>
<pin id="1868" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="trunc_ln708_10_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="11" slack="1"/>
<pin id="1873" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="r_V_25_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="23" slack="1"/>
<pin id="1878" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="214"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="204" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="204" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="204" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="204" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="204" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="64" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="64" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="64" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="64" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="210" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="16" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="352"><net_src comp="14" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="210" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="362"><net_src comp="14" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="210" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="26" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="372"><net_src comp="14" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="210" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="14" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="210" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="32" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="210" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="20" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="38" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="356" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="356" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="422"><net_src comp="56" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="434"><net_src comp="58" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="60" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="62" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="52" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="56" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="452"><net_src comp="442" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="458"><net_src comp="66" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="68" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="72" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="474"><net_src comp="464" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="460" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="66" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="68" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="481" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="70" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="72" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="502"><net_src comp="492" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="488" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="475" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="503" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="509" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="74" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="78" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="48" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="78" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="48" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="540" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="558"><net_src comp="82" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="84" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="561"><net_src comp="86" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="566"><net_src comp="429" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="88" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="562" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="407" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="580"><net_src comp="52" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="54" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="56" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="584"><net_src comp="574" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="594"><net_src comp="52" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="54" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="596"><net_src comp="56" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="605"><net_src comp="92" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="94" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="82" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="84" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="615"><net_src comp="86" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="621"><net_src comp="46" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="48" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="628"><net_src comp="96" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="98" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="633"><net_src comp="623" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="616" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="46" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="48" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="96" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="98" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="657"><net_src comp="647" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="640" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="634" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="100" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="52" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="54" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="56" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="690"><net_src comp="616" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="696"><net_src comp="46" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="48" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="686" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="691" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="698" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="102" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="716"><net_src comp="52" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="704" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="54" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="719"><net_src comp="56" pin="0"/><net_sink comp="710" pin=3"/></net>

<net id="727"><net_src comp="104" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="52" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="723" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="54" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="56" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="738"><net_src comp="728" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="743"><net_src comp="106" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="108" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="739" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="86" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="110" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="757"><net_src comp="623" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="720" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="770"><net_src comp="112" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="54" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="114" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="777"><net_src comp="764" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="783"><net_src comp="116" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="108" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="779" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="86" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="793"><net_src comp="110" pin="0"/><net_sink comp="784" pin=3"/></net>

<net id="798"><net_src comp="118" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="799"><net_src comp="794" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="804"><net_src comp="800" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="809"><net_src comp="120" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="810"><net_src comp="805" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="817"><net_src comp="261" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="826"><net_src comp="70" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="72" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="831"><net_src comp="821" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="818" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="266" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="126" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="266" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="72" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="853"><net_src comp="842" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="850" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="838" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="863"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="832" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="860" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="66" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="68" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="880"><net_src comp="870" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="890"><net_src comp="128" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="130" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="886" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="891" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="897" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="132" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="911"><net_src comp="902" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="921"><net_src comp="286" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="926"><net_src comp="918" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="915" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="922" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="134" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="940"><net_src comp="296" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="937" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="136" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="301" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="941" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="963"><net_src comp="140" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="98" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="968"><net_src comp="958" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="965" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="955" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="978"><net_src comp="969" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="983"><net_src comp="934" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="142" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="979" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="975" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="996"><net_src comp="96" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="98" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1001"><net_src comp="991" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="144" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="998" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1016"><net_src comp="66" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="68" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1021"><net_src comp="1011" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1030"><net_src comp="146" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="1002" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1032"><net_src comp="94" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1036"><net_src comp="1025" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1042"><net_src comp="148" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1043"><net_src comp="94" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1048"><net_src comp="1037" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="306" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1058"><net_src comp="150" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1059"><net_src comp="306" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1060"><net_src comp="68" pin="0"/><net_sink comp="1053" pin=2"/></net>

<net id="1064"><net_src comp="1053" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1069"><net_src comp="1061" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1049" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1076"><net_src comp="152" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="94" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1082"><net_src comp="1071" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1087"><net_src comp="1079" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="1044" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="311" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1098"><net_src comp="150" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="311" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="68" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1104"><net_src comp="1093" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1109"><net_src comp="1101" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1110"><net_src comp="1089" pin="1"/><net_sink comp="1105" pin=1"/></net>

<net id="1116"><net_src comp="152" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1117"><net_src comp="1105" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1118"><net_src comp="94" pin="0"/><net_sink comp="1111" pin=2"/></net>

<net id="1122"><net_src comp="1111" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1127"><net_src comp="1119" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1083" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="1123" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="154" pin="0"/><net_sink comp="1129" pin=1"/></net>

<net id="1141"><net_src comp="156" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1143"><net_src comp="56" pin="0"/><net_sink comp="1135" pin=2"/></net>

<net id="1144"><net_src comp="158" pin="0"/><net_sink comp="1135" pin=3"/></net>

<net id="1148"><net_src comp="316" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1154"><net_src comp="126" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1155"><net_src comp="316" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1156"><net_src comp="72" pin="0"/><net_sink comp="1149" pin=2"/></net>

<net id="1160"><net_src comp="1149" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1169"><net_src comp="126" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="72" pin="0"/><net_sink comp="1164" pin=2"/></net>

<net id="1174"><net_src comp="1164" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1179"><net_src comp="1157" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="1171" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1184"><net_src comp="1175" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1189"><net_src comp="1161" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1145" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1194"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1199"><net_src comp="1191" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="160" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1204"><net_src comp="1195" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1209"><net_src comp="1201" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="1181" pin="1"/><net_sink comp="1205" pin=1"/></net>

<net id="1218"><net_src comp="934" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1219"><net_src comp="1211" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1223"><net_src comp="306" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1229"><net_src comp="162" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="1214" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1231"><net_src comp="48" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1235"><net_src comp="1224" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1241"><net_src comp="164" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1242"><net_src comp="321" pin="2"/><net_sink comp="1236" pin=1"/></net>

<net id="1243"><net_src comp="48" pin="0"/><net_sink comp="1236" pin=2"/></net>

<net id="1247"><net_src comp="1236" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1252"><net_src comp="1244" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1257"><net_src comp="1248" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="166" pin="0"/><net_sink comp="1253" pin=1"/></net>

<net id="1266"><net_src comp="168" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="1259" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1276"><net_src comp="170" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="1262" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="48" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1282"><net_src comp="1271" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1286"><net_src comp="326" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1294"><net_src comp="1283" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1295"><net_src comp="1287" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1303"><net_src comp="1296" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="1309"><net_src comp="172" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1310"><net_src comp="174" pin="0"/><net_sink comp="1304" pin=2"/></net>

<net id="1314"><net_src comp="1304" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1319"><net_src comp="1299" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="1311" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1327"><net_src comp="176" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1328"><net_src comp="1315" pin="2"/><net_sink comp="1321" pin=1"/></net>

<net id="1329"><net_src comp="158" pin="0"/><net_sink comp="1321" pin=2"/></net>

<net id="1330"><net_src comp="178" pin="0"/><net_sink comp="1321" pin=3"/></net>

<net id="1349"><net_src comp="156" pin="0"/><net_sink comp="1343" pin=0"/></net>

<net id="1350"><net_src comp="56" pin="0"/><net_sink comp="1343" pin=2"/></net>

<net id="1351"><net_src comp="158" pin="0"/><net_sink comp="1343" pin=3"/></net>

<net id="1359"><net_src comp="1352" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="182" pin="0"/><net_sink comp="1355" pin=1"/></net>

<net id="1367"><net_src comp="1355" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1378"><net_src comp="206" pin="0"/><net_sink comp="1374" pin=1"/></net>

<net id="1385"><net_src comp="108" pin="0"/><net_sink comp="1379" pin=0"/></net>

<net id="1386"><net_src comp="1374" pin="2"/><net_sink comp="1379" pin=1"/></net>

<net id="1387"><net_src comp="86" pin="0"/><net_sink comp="1379" pin=2"/></net>

<net id="1388"><net_src comp="110" pin="0"/><net_sink comp="1379" pin=3"/></net>

<net id="1389"><net_src comp="1379" pin="4"/><net_sink comp="223" pin=2"/></net>

<net id="1396"><net_src comp="331" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1403"><net_src comp="156" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1404"><net_src comp="56" pin="0"/><net_sink comp="1397" pin=2"/></net>

<net id="1405"><net_src comp="158" pin="0"/><net_sink comp="1397" pin=3"/></net>

<net id="1406"><net_src comp="1397" pin="4"/><net_sink comp="244" pin=2"/></net>

<net id="1411"><net_src comp="400" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1412"><net_src comp="400" pin="1"/><net_sink comp="1407" pin=1"/></net>

<net id="1417"><net_src comp="396" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="1418"><net_src comp="40" pin="0"/><net_sink comp="1413" pin=1"/></net>

<net id="1424"><net_src comp="396" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1425"><net_src comp="42" pin="0"/><net_sink comp="1419" pin=1"/></net>

<net id="1426"><net_src comp="44" pin="0"/><net_sink comp="1419" pin=2"/></net>

<net id="1432"><net_src comp="404" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1433"><net_src comp="50" pin="0"/><net_sink comp="1427" pin=1"/></net>

<net id="1434"><net_src comp="407" pin="3"/><net_sink comp="1427" pin=2"/></net>

<net id="1435"><net_src comp="1427" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="1440"><net_src comp="423" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1441"><net_src comp="423" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1446"><net_src comp="426" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1447"><net_src comp="426" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="1452"><net_src comp="529" pin="1"/><net_sink comp="1448" pin=0"/></net>

<net id="1453"><net_src comp="529" pin="1"/><net_sink comp="1448" pin=1"/></net>

<net id="1459"><net_src comp="76" pin="0"/><net_sink comp="1454" pin=1"/></net>

<net id="1460"><net_src comp="533" pin="3"/><net_sink comp="1454" pin=2"/></net>

<net id="1461"><net_src comp="1454" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="1466"><net_src comp="404" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1467"><net_src comp="80" pin="0"/><net_sink comp="1462" pin=1"/></net>

<net id="1468"><net_src comp="1462" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="1473"><net_src comp="585" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="585" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="1480"><net_src comp="404" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1481"><net_src comp="404" pin="1"/><net_sink comp="1475" pin=1"/></net>

<net id="1482"><net_src comp="90" pin="0"/><net_sink comp="1475" pin=2"/></net>

<net id="1483"><net_src comp="1475" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="1489"><net_src comp="597" pin="1"/><net_sink comp="1484" pin=1"/></net>

<net id="1490"><net_src comp="600" pin="3"/><net_sink comp="1484" pin=2"/></net>

<net id="1491"><net_src comp="1484" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="1496"><net_src comp="811" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1497"><net_src comp="122" pin="0"/><net_sink comp="1492" pin=1"/></net>

<net id="1503"><net_src comp="814" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1504"><net_src comp="814" pin="1"/><net_sink comp="1498" pin=1"/></net>

<net id="1505"><net_src comp="124" pin="0"/><net_sink comp="1498" pin=2"/></net>

<net id="1510"><net_src comp="908" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="1511"><net_src comp="912" pin="1"/><net_sink comp="1506" pin=1"/></net>

<net id="1517"><net_src comp="947" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1518"><net_src comp="138" pin="0"/><net_sink comp="1512" pin=1"/></net>

<net id="1519"><net_src comp="951" pin="1"/><net_sink comp="1512" pin=2"/></net>

<net id="1526"><net_src comp="1018" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1527"><net_src comp="1008" pin="1"/><net_sink comp="1520" pin=1"/></net>

<net id="1528"><net_src comp="1022" pin="1"/><net_sink comp="1520" pin=2"/></net>

<net id="1529"><net_src comp="1033" pin="1"/><net_sink comp="1520" pin=3"/></net>

<net id="1530"><net_src comp="1520" pin="4"/><net_sink comp="1044" pin=1"/></net>

<net id="1536"><net_src comp="1220" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1537"><net_src comp="1220" pin="1"/><net_sink comp="1531" pin=1"/></net>

<net id="1538"><net_src comp="1232" pin="1"/><net_sink comp="1531" pin=2"/></net>

<net id="1539"><net_src comp="1531" pin="3"/><net_sink comp="1248" pin=1"/></net>

<net id="1545"><net_src comp="1268" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1546"><net_src comp="1268" pin="1"/><net_sink comp="1540" pin=1"/></net>

<net id="1547"><net_src comp="1279" pin="1"/><net_sink comp="1540" pin=2"/></net>

<net id="1552"><net_src comp="1331" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="1553"><net_src comp="1334" pin="1"/><net_sink comp="1548" pin=1"/></net>

<net id="1559"><net_src comp="1340" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="1560"><net_src comp="1337" pin="1"/><net_sink comp="1554" pin=1"/></net>

<net id="1561"><net_src comp="180" pin="0"/><net_sink comp="1554" pin=2"/></net>

<net id="1562"><net_src comp="1554" pin="3"/><net_sink comp="1343" pin=1"/></net>

<net id="1567"><net_src comp="1361" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1568"><net_src comp="1364" pin="1"/><net_sink comp="1563" pin=1"/></net>

<net id="1573"><net_src comp="1368" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1574"><net_src comp="1371" pin="1"/><net_sink comp="1569" pin=1"/></net>

<net id="1575"><net_src comp="1569" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1581"><net_src comp="1390" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1582"><net_src comp="1393" pin="1"/><net_sink comp="1576" pin=1"/></net>

<net id="1583"><net_src comp="208" pin="0"/><net_sink comp="1576" pin=2"/></net>

<net id="1584"><net_src comp="1576" pin="3"/><net_sink comp="1397" pin=1"/></net>

<net id="1588"><net_src comp="336" pin="4"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1590"><net_src comp="1585" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1591"><net_src comp="1585" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1592"><net_src comp="1585" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1593"><net_src comp="1585" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1594"><net_src comp="1585" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1595"><net_src comp="1585" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="1599"><net_src comp="346" pin="4"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1601"><net_src comp="1596" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1602"><net_src comp="1596" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1603"><net_src comp="1596" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1604"><net_src comp="1596" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1605"><net_src comp="1596" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1609"><net_src comp="356" pin="4"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1612"><net_src comp="1606" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="1613"><net_src comp="1606" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1614"><net_src comp="1606" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1615"><net_src comp="1606" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1616"><net_src comp="1606" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1620"><net_src comp="366" pin="4"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1626"><net_src comp="376" pin="4"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1629"><net_src comp="1623" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1630"><net_src comp="1623" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1631"><net_src comp="1623" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1632"><net_src comp="1623" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1633"><net_src comp="1623" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1634"><net_src comp="1623" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1635"><net_src comp="1623" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1636"><net_src comp="1623" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1640"><net_src comp="386" pin="4"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1645"><net_src comp="1407" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1650"><net_src comp="1413" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="1655"><net_src comp="1419" pin="3"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1660"><net_src comp="414" pin="4"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1665"><net_src comp="1436" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1670"><net_src comp="426" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1675"><net_src comp="1442" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1677"><net_src comp="1672" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1681"><net_src comp="442" pin="4"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1686"><net_src comp="1448" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1691"><net_src comp="552" pin="4"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1696"><net_src comp="574" pin="4"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1701"><net_src comp="1469" pin="2"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1706"><net_src comp="588" pin="4"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1711"><net_src comp="607" pin="4"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1716"><net_src comp="676" pin="4"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1721"><net_src comp="710" pin="4"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1726"><net_src comp="728" pin="4"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1731"><net_src comp="744" pin="4"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1736"><net_src comp="774" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1741"><net_src comp="784" pin="4"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1746"><net_src comp="794" pin="2"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1751"><net_src comp="800" pin="2"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1756"><net_src comp="805" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1761"><net_src comp="251" pin="2"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1763"><net_src comp="1758" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1767"><net_src comp="256" pin="2"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1772"><net_src comp="1492" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1773"><net_src comp="1769" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1774"><net_src comp="1769" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1778"><net_src comp="1498" pin="3"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1783"><net_src comp="864" pin="2"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1788"><net_src comp="881" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1793"><net_src comp="271" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1795"><net_src comp="1790" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1799"><net_src comp="276" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1804"><net_src comp="281" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1809"><net_src comp="1506" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1814"><net_src comp="928" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1819"><net_src comp="291" pin="2"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1824"><net_src comp="1512" pin="3"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1829"><net_src comp="985" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1834"><net_src comp="306" pin="2"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1839"><net_src comp="1135" pin="4"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1844"><net_src comp="1205" pin="2"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1849"><net_src comp="1253" pin="2"/><net_sink comp="1846" pin=0"/></net>

<net id="1850"><net_src comp="1846" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1854"><net_src comp="1540" pin="3"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1859"><net_src comp="1290" pin="2"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1864"><net_src comp="1321" pin="4"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1869"><net_src comp="1548" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1874"><net_src comp="1343" pin="4"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1879"><net_src comp="1563" pin="2"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="1390" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {14 }
	Port: y_1_V | {14 }
	Port: y_2_V | {14 }
	Port: y_3_V | {14 }
	Port: y_4_V | {14 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln703_4 : 1
		sext_ln1118_27 : 1
		mul_ln700_2 : 2
		mul_ln700_4 : 2
		mul_ln703 : 2
		ret_V_23 : 3
	State 2
		mul_ln1193 : 1
		ret_V_28 : 2
		trunc_ln : 3
		mul_ln1192 : 1
		mul_ln1192_7 : 1
		add_ln1192_7 : 1
		trunc_ln708_5 : 2
		outsin_V_5 : 3
		sext_ln1118_18 : 1
		sext_ln1118_19 : 1
		r_V_33 : 2
		sext_ln1118_20 : 1
		sext_ln1118_21 : 1
		r_V_34 : 2
		sext_ln703_5 : 3
		sext_ln703_6 : 3
		ret_V_36 : 4
		add_ln1192_15 : 5
		sext_ln1118_22 : 6
		mul_ln1118 : 7
		add_ln700 : 1
		mul_ln728 : 1
		rhs_V_5 : 2
		ret_V_38 : 3
		trunc_ln708_s : 4
		add_ln1192_32 : 1
		add_ln1192_28 : 2
		trunc_ln708_12 : 3
		outsin_V_13 : 4
		mul_ln1118_4 : 1
		mul_ln1192_5 : 1
		ret_V_43 : 2
		trunc_ln708_14 : 3
	State 3
		mul_ln1192_1 : 1
		ret_V_29 : 2
		trunc_ln708_1 : 3
		sext_ln1192_3 : 1
		sub_ln1192 : 2
		sext_ln1192_4 : 1
		sub_ln1192_1 : 2
		add_ln1192_4 : 3
		ret_V_31 : 4
		trunc_ln708_2 : 5
		add_ln1192_8 : 1
		sub_ln1192_2 : 2
		ret_V_33 : 3
		trunc_ln708_4 : 4
		trunc_ln708_7 : 1
		outsin_V_7 : 2
		trunc_ln708_8 : 1
		sext_ln1118_30 : 1
		r_V_38 : 2
		trunc_ln708_11 : 3
		sext_ln708 : 4
		outsin_V_22 : 5
		trunc_ln708_13 : 1
	State 4
		outsin_V_9 : 1
		outsin_V_21 : 1
	State 5
	State 6
		outsin_V_16 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		ret_V : 1
		r_V : 2
		r_V_1 : 3
		r_V_2 : 1
		r_V_26 : 2
		ret_V_3 : 3
		sext_ln1118_12 : 1
		r_V_29 : 2
		sext_ln1118_13 : 1
		shl_ln1118_7 : 1
		sext_ln1118_14 : 2
		r_V_30 : 3
		sext_ln703_3 : 4
		ret_V_13 : 5
		sext_ln1118_15 : 1
		r_V_31 : 2
	State 12
		add_ln1193 : 1
		ret_V_1 : 2
		sext_ln700 : 3
		mul_ln700 : 4
		sext_ln1192_2 : 1
		ret_V_30 : 2
		add_ln1192 : 3
		sext_ln703 : 1
		ret_V_8 : 2
		sext_ln703_1 : 1
		ret_V_10 : 2
		sext_ln1116 : 3
		sext_ln1118_3 : 3
		r_V_4 : 4
		sext_ln1118_5 : 1
		r_V_27 : 2
		sext_ln703_2 : 3
		add_ln1192_12 : 1
		add_ln1192_9 : 4
		sext_ln1118_7 : 1
		r_V_28 : 2
		sext_ln1118_11 : 1
		r_V_8 : 2
		sext_ln1192_7 : 3
		mul_ln1192_3 : 4
		lhs_V_4 : 3
		sext_ln1192_9 : 4
		sub_ln1192_3 : 5
		add_ln1192_17 : 6
		sext_ln1118_16 : 1
		shl_ln1118_9 : 1
		sext_ln1118_17 : 2
		r_V_32 : 3
		rhs_V_3 : 4
		sext_ln1192_10 : 5
		add_ln1192_18 : 7
		sext_ln1118_23 : 1
		shl_ln1118_13 : 1
		sext_ln1118_24 : 2
		r_V_36 : 3
		rhs_V_4 : 4
		sext_ln1192_11 : 5
		add_ln1192_19 : 8
		ret_V_37 : 9
		trunc_ln708_9 : 10
		sext_ln1118_25 : 1
		shl_ln1118_14 : 1
		sext_ln1118_26 : 2
		sext_ln1118_29 : 1
		add_ln1192_23 : 3
		sext_ln1192_12 : 4
		add_ln1192_24 : 2
		sext_ln1192_13 : 3
		add_ln1192_25 : 4
		sext_ln1192_14 : 5
		add_ln1192_21 : 6
		ret_V_39 : 1
		r_V_17 : 1
		r_V_37 : 2
		lhs_V_6 : 2
		sext_ln728_2 : 3
		rhs_V_7 : 3
		ret_V_40 : 4
		rhs_V_8 : 1
		sext_ln728_3 : 2
		ret_V_41 : 5
		ret_V_20 : 6
		r_V_39 : 1
		r_V_40 : 1
		lhs_V_7 : 2
		sext_ln728_4 : 3
		ret_V_22 : 4
		lhs_V_8 : 1
		ret_V_44 : 2
	State 13
		mul_ln700_1 : 1
		sext_ln728_1 : 1
		ret_V_32 : 2
		trunc_ln708_3 : 3
		r_V_6 : 1
		mul_ln1192_4 : 1
		ret_V_42 : 2
		trunc_ln708_10 : 3
		ret_V_26 : 1
		sext_ln1118_34 : 2
		r_V_25 : 3
	State 14
		mul_ln1192_2 : 1
		ret_V_34 : 2
		trunc_ln708_6 : 3
		write_ln51 : 4
		sext_ln1192_18 : 1
		mul_ln1192_6 : 2
		ret_V_45 : 3
		trunc_ln708_15 : 4
		write_ln54 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          | grp_generic_sincos_11_6_s_fu_251 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_256 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_261 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_266 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_271 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_276 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_281 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_286 |    2    |   170   |   1661  |
|   call   | grp_generic_sincos_11_6_s_fu_291 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_296 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_301 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_306 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_311 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_316 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_321 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_326 |    2    |   170   |   1661  |
|          | grp_generic_sincos_11_6_s_fu_331 |    2    |   170   |   1661  |
|----------|----------------------------------|---------|---------|---------|
|          |        add_ln1192_7_fu_436       |    0    |    0    |    23   |
|          |           r_V_33_fu_475          |    0    |    0    |    22   |
|          |           r_V_34_fu_503          |    0    |    0    |    22   |
|          |       add_ln1192_15_fu_523       |    0    |    0    |    16   |
|          |          ret_V_38_fu_547         |    0    |    0    |    28   |
|          |       add_ln1192_32_fu_562       |    0    |    0    |    16   |
|          |       add_ln1192_28_fu_568       |    0    |    0    |    16   |
|          |        add_ln1192_4_fu_664       |    0    |    0    |    16   |
|          |          ret_V_31_fu_670         |    0    |    0    |    16   |
|          |        add_ln1192_8_fu_686       |    0    |    0    |    23   |
|          |          ret_V_33_fu_704         |    0    |    0    |    16   |
|          |          ret_V_35_fu_723         |    0    |    0    |    23   |
|          |         add_ln703_fu_794         |    0    |    0    |    18   |
|          |        add_ln703_1_fu_800        |    0    |    0    |    18   |
|          |        add_ln703_2_fu_805        |    0    |    0    |    18   |
|          |          ret_V_13_fu_864         |    0    |    0    |    16   |
|          |           r_V_31_fu_881          |    0    |    0    |    22   |
|          |         add_ln1193_fu_897        |    0    |    0    |    16   |
|          |          ret_V_1_fu_902          |    0    |    0    |    16   |
|    add   |         add_ln1192_fu_928        |    0    |    0    |    16   |
|          |          ret_V_8_fu_941          |    0    |    0    |    15   |
|          |           r_V_27_fu_969          |    0    |    0    |    17   |
|          |       add_ln1192_12_fu_979       |    0    |    0    |    16   |
|          |        add_ln1192_9_fu_985       |    0    |    0    |    16   |
|          |       add_ln1192_17_fu_1044      |    0    |    0    |    16   |
|          |          r_V_32_fu_1065          |    0    |    0    |    18   |
|          |       add_ln1192_18_fu_1083      |    0    |    0    |    16   |
|          |          r_V_36_fu_1105          |    0    |    0    |    18   |
|          |       add_ln1192_19_fu_1123      |    0    |    0    |    16   |
|          |         ret_V_37_fu_1129         |    0    |    0    |    16   |
|          |       add_ln1192_23_fu_1175      |    0    |    0    |    16   |
|          |       add_ln1192_24_fu_1185      |    0    |    0    |    15   |
|          |       add_ln1192_25_fu_1195      |    0    |    0    |    15   |
|          |       add_ln1192_21_fu_1205      |    0    |    0    |    17   |
|          |         ret_V_39_fu_1214         |    0    |    0    |    18   |
|          |         ret_V_41_fu_1248         |    0    |    0    |    16   |
|          |         ret_V_20_fu_1253         |    0    |    0    |    16   |
|          |         ret_V_26_fu_1355         |    0    |    0    |    15   |
|          |         ret_V_34_fu_1374         |    0    |    0    |    38   |
|----------|----------------------------------|---------|---------|---------|
|          |          ret_V_36_fu_517         |    0    |    0    |    16   |
|          |         sub_ln1192_fu_634        |    0    |    0    |    23   |
|          |        sub_ln1192_1_fu_658       |    0    |    0    |    23   |
|          |        sub_ln1192_2_fu_698       |    0    |    0    |    16   |
|          |           r_V_38_fu_758          |    0    |    0    |    21   |
|          |           r_V_29_fu_832          |    0    |    0    |    16   |
|    sub   |           r_V_30_fu_854          |    0    |    0    |    16   |
|          |        sub_ln1193_1_fu_891       |    0    |    0    |    31   |
|          |          ret_V_30_fu_922         |    0    |    0    |    16   |
|          |          r_V_28_fu_1002          |    0    |    0    |    21   |
|          |          r_V_39_fu_1262          |    0    |    0    |    15   |
|          |         ret_V_44_fu_1290         |    0    |    0    |    15   |
|          |         ret_V_32_fu_1315         |    0    |    0    |    43   |
|----------|----------------------------------|---------|---------|---------|
|          |           r_V_35_fu_739          |    2    |    0    |    25   |
|          |           r_V_41_fu_779          |    2    |    0    |    25   |
|          |        mul_ln700_1_fu_1299       |    2    |    0    |    24   |
|          |        mul_ln700_2_fu_1407       |    1    |    0    |    0    |
|          |        mul_ln700_4_fu_1413       |    1    |    0    |    0    |
|          |        mul_ln1192_fu_1436        |    1    |    0    |    0    |
|    mul   |       mul_ln1192_7_fu_1442       |    1    |    0    |    0    |
|          |        mul_ln1118_fu_1448        |    1    |    0    |    0    |
|          |         mul_ln728_fu_1462        |    1    |    0    |    0    |
|          |       mul_ln1118_4_fu_1469       |    1    |    0    |    0    |
|          |         mul_ln700_fu_1506        |    1    |    0    |    0    |
|          |           r_V_6_fu_1548          |    1    |    0    |    0    |
|          |          r_V_25_fu_1563          |    1    |    0    |    0    |
|          |       mul_ln1192_2_fu_1569       |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1419           |    1    |    0    |    0    |
|          |            grp_fu_1427           |    1    |    0    |    0    |
|          |            grp_fu_1454           |    1    |    0    |    0    |
|          |            grp_fu_1475           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1484           |    1    |    0    |    0    |
|          |            grp_fu_1498           |    1    |    0    |    0    |
|          |            grp_fu_1531           |    1    |    0    |    0    |
|          |            grp_fu_1540           |    1    |    0    |    0    |
|          |            grp_fu_1554           |    1    |    0    |    0    |
|          |            grp_fu_1576           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  addmul  |            grp_fu_1492           |    1    |    0    |    0    |
|          |            grp_fu_1512           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| addmulsub|            grp_fu_1520           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_210       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln50_write_fu_216     |    0    |    0    |    0    |
|          |      write_ln51_write_fu_223     |    0    |    0    |    0    |
|   write  |      write_ln52_write_fu_230     |    0    |    0    |    0    |
|          |      write_ln53_write_fu_237     |    0    |    0    |    0    |
|          |      write_ln54_write_fu_244     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_Val2_s_fu_336         |    0    |    0    |    0    |
|          |         p_Val2_13_fu_346         |    0    |    0    |    0    |
|          |          p_Val2_1_fu_356         |    0    |    0    |    0    |
|          |          p_Val2_4_fu_366         |    0    |    0    |    0    |
|          |          p_Val2_5_fu_376         |    0    |    0    |    0    |
|          |           tmp_8_fu_386           |    0    |    0    |    0    |
|          |          trunc_ln_fu_414         |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_442       |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_552       |    0    |    0    |    0    |
|          |       trunc_ln708_12_fu_574      |    0    |    0    |    0    |
|          |       trunc_ln708_14_fu_588      |    0    |    0    |    0    |
|partselect|       trunc_ln708_1_fu_607       |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_676       |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_710       |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_728       |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_744       |    0    |    0    |    0    |
|          |       trunc_ln708_11_fu_764      |    0    |    0    |    0    |
|          |       trunc_ln708_13_fu_784      |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_1135      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_1321      |    0    |    0    |    0    |
|          |      trunc_ln708_10_fu_1343      |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_1379      |    0    |    0    |    0    |
|          |      trunc_ln708_15_fu_1397      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sext_ln703_4_fu_396       |    0    |    0    |    0    |
|          |       sext_ln1118_27_fu_400      |    0    |    0    |    0    |
|          |         sext_ln728_fu_404        |    0    |    0    |    0    |
|          |        sext_ln1118_fu_423        |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_426       |    0    |    0    |    0    |
|          |       sext_ln1118_18_fu_460      |    0    |    0    |    0    |
|          |       sext_ln1118_19_fu_471      |    0    |    0    |    0    |
|          |       sext_ln1118_20_fu_488      |    0    |    0    |    0    |
|          |       sext_ln1118_21_fu_499      |    0    |    0    |    0    |
|          |        sext_ln703_5_fu_509       |    0    |    0    |    0    |
|          |        sext_ln703_6_fu_513       |    0    |    0    |    0    |
|          |       sext_ln1118_22_fu_529      |    0    |    0    |    0    |
|          |       sext_ln1118_31_fu_585      |    0    |    0    |    0    |
|          |        sext_ln1192_fu_597        |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_630       |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_654       |    0    |    0    |    0    |
|          |       sext_ln1118_10_fu_720      |    0    |    0    |    0    |
|          |       sext_ln1118_30_fu_754      |    0    |    0    |    0    |
|          |         sext_ln708_fu_774        |    0    |    0    |    0    |
|          |           lhs_V_fu_811           |    0    |    0    |    0    |
|          |           r_V_2_fu_814           |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_818       |    0    |    0    |    0    |
|          |       sext_ln1118_12_fu_828      |    0    |    0    |    0    |
|          |       sext_ln1118_13_fu_838      |    0    |    0    |    0    |
|          |       sext_ln1118_14_fu_850      |    0    |    0    |    0    |
|          |        sext_ln703_3_fu_860       |    0    |    0    |    0    |
|          |       sext_ln1118_15_fu_877      |    0    |    0    |    0    |
|          |         sext_ln700_fu_908        |    0    |    0    |    0    |
|          |        sext_ln700_1_fu_912       |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_915       |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_918       |    0    |    0    |    0    |
|          |          rhs_V_6_fu_934          |    0    |    0    |    0    |
|          |         sext_ln703_fu_937        |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_947       |    0    |    0    |    0    |
|          |        sext_ln1116_fu_951        |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_955       |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_965       |    0    |    0    |    0    |
|          |        sext_ln703_2_fu_975       |    0    |    0    |    0    |
|   sext   |       sext_ln1118_7_fu_998       |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_1008      |    0    |    0    |    0    |
|          |      sext_ln1118_11_fu_1018      |    0    |    0    |    0    |
|          |       sext_ln1192_8_fu_1022      |    0    |    0    |    0    |
|          |       sext_ln1192_9_fu_1033      |    0    |    0    |    0    |
|          |      sext_ln1118_16_fu_1049      |    0    |    0    |    0    |
|          |      sext_ln1118_17_fu_1061      |    0    |    0    |    0    |
|          |      sext_ln1192_10_fu_1079      |    0    |    0    |    0    |
|          |      sext_ln1118_23_fu_1089      |    0    |    0    |    0    |
|          |      sext_ln1118_24_fu_1101      |    0    |    0    |    0    |
|          |      sext_ln1192_11_fu_1119      |    0    |    0    |    0    |
|          |      sext_ln1118_25_fu_1145      |    0    |    0    |    0    |
|          |      sext_ln1118_26_fu_1157      |    0    |    0    |    0    |
|          |      sext_ln1118_28_fu_1161      |    0    |    0    |    0    |
|          |      sext_ln1118_29_fu_1171      |    0    |    0    |    0    |
|          |      sext_ln1192_12_fu_1181      |    0    |    0    |    0    |
|          |      sext_ln1192_13_fu_1191      |    0    |    0    |    0    |
|          |      sext_ln1192_14_fu_1201      |    0    |    0    |    0    |
|          |          lhs_V_5_fu_1211         |    0    |    0    |    0    |
|          |          r_V_17_fu_1220          |    0    |    0    |    0    |
|          |       sext_ln728_2_fu_1232       |    0    |    0    |    0    |
|          |       sext_ln728_3_fu_1244       |    0    |    0    |    0    |
|          |          r_V_20_fu_1259          |    0    |    0    |    0    |
|          |          r_V_22_fu_1268          |    0    |    0    |    0    |
|          |       sext_ln728_4_fu_1279       |    0    |    0    |    0    |
|          |          lhs_V_8_fu_1283         |    0    |    0    |    0    |
|          |          rhs_V_9_fu_1287         |    0    |    0    |    0    |
|          |       sext_ln700_2_fu_1296       |    0    |    0    |    0    |
|          |       sext_ln728_1_fu_1311       |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_1331      |    0    |    0    |    0    |
|          |      sext_ln1118_32_fu_1334      |    0    |    0    |    0    |
|          |      sext_ln1192_15_fu_1337      |    0    |    0    |    0    |
|          |      sext_ln1192_16_fu_1340      |    0    |    0    |    0    |
|          |       sext_ln703_13_fu_1352      |    0    |    0    |    0    |
|          |      sext_ln1118_33_fu_1361      |    0    |    0    |    0    |
|          |      sext_ln1118_34_fu_1364      |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_1368      |    0    |    0    |    0    |
|          |       sext_ln1192_6_fu_1371      |    0    |    0    |    0    |
|          |      sext_ln1192_17_fu_1390      |    0    |    0    |    0    |
|          |      sext_ln1192_18_fu_1393      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          lhs_V_1_fu_407          |    0    |    0    |    0    |
|          |           r_V_s_fu_429           |    0    |    0    |    0    |
|          |        shl_ln1118_s_fu_453       |    0    |    0    |    0    |
|          |       shl_ln1118_10_fu_464       |    0    |    0    |    0    |
|          |       shl_ln1118_11_fu_481       |    0    |    0    |    0    |
|          |       shl_ln1118_12_fu_492       |    0    |    0    |    0    |
|          |          shl_ln1_fu_533          |    0    |    0    |    0    |
|          |          rhs_V_5_fu_540          |    0    |    0    |    0    |
|          |          lhs_V_2_fu_600          |    0    |    0    |    0    |
|          |          lhs_V_3_fu_616          |    0    |    0    |    0    |
|          |        shl_ln1118_1_fu_623       |    0    |    0    |    0    |
|          |        shl_ln1118_2_fu_640       |    0    |    0    |    0    |
|          |        shl_ln1118_3_fu_647       |    0    |    0    |    0    |
|          |          rhs_V_1_fu_691          |    0    |    0    |    0    |
|          |        shl_ln1118_6_fu_821       |    0    |    0    |    0    |
|bitconcatenate|        shl_ln1118_7_fu_842       |    0    |    0    |    0    |
|          |        shl_ln1118_8_fu_870       |    0    |    0    |    0    |
|          |           shl_ln_fu_958          |    0    |    0    |    0    |
|          |        shl_ln1118_4_fu_991       |    0    |    0    |    0    |
|          |       shl_ln1118_5_fu_1011       |    0    |    0    |    0    |
|          |          lhs_V_4_fu_1025         |    0    |    0    |    0    |
|          |          rhs_V_2_fu_1037         |    0    |    0    |    0    |
|          |       shl_ln1118_9_fu_1053       |    0    |    0    |    0    |
|          |          rhs_V_3_fu_1071         |    0    |    0    |    0    |
|          |       shl_ln1118_13_fu_1093      |    0    |    0    |    0    |
|          |          rhs_V_4_fu_1111         |    0    |    0    |    0    |
|          |       shl_ln1118_14_fu_1149      |    0    |    0    |    0    |
|          |       shl_ln1118_15_fu_1164      |    0    |    0    |    0    |
|          |          lhs_V_6_fu_1224         |    0    |    0    |    0    |
|          |          rhs_V_8_fu_1236         |    0    |    0    |    0    |
|          |          lhs_V_7_fu_1271         |    0    |    0    |    0    |
|          |           rhs_V_fu_1304          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |         shl_ln1193_fu_886        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    64   |   2890  |  29290  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_21_reg_1841|   11   |
| add_ln1192_9_reg_1826 |   12   |
|  add_ln1192_reg_1811  |   12   |
|  add_ln703_1_reg_1748 |   11   |
|  add_ln703_2_reg_1753 |   11   |
|   add_ln703_reg_1743  |   11   |
| mul_ln1118_4_reg_1698 |   31   |
|  mul_ln1118_reg_1683  |   31   |
| mul_ln1192_7_reg_1672 |   16   |
|  mul_ln1192_reg_1662  |   21   |
|  mul_ln700_2_reg_1642 |   21   |
|  mul_ln700_4_reg_1647 |   16   |
|   mul_ln700_reg_1806  |   36   |
|  outsin_V_10_reg_1790 |    7   |
|  outsin_V_13_reg_1764 |    7   |
|  outsin_V_18_reg_1816 |    7   |
|  outsin_V_22_reg_1796 |    7   |
|  outsin_V_24_reg_1801 |    7   |
|  outsin_V_5_reg_1758  |    7   |
|  outsin_V_6_reg_1831  |    7   |
|   p_Val2_13_reg_1596  |   11   |
|   p_Val2_1_reg_1606   |   11   |
|   p_Val2_4_reg_1617   |   11   |
|   p_Val2_5_reg_1623   |   11   |
|   p_Val2_s_reg_1585   |   11   |
|     r_V_1_reg_1769    |   24   |
|    r_V_25_reg_1876    |   23   |
|    r_V_31_reg_1785    |   16   |
|     r_V_4_reg_1821    |   16   |
|     r_V_6_reg_1866    |   28   |
|   ret_V_13_reg_1780   |   14   |
|   ret_V_20_reg_1846   |   18   |
|   ret_V_22_reg_1851   |   14   |
|   ret_V_23_reg_1652   |   16   |
|    ret_V_3_reg_1775   |   14   |
|   ret_V_44_reg_1856   |    8   |
| sext_ln1118_2_reg_1667|   16   |
|  sext_ln708_reg_1733  |   11   |
|     tmp_8_reg_1637    |   10   |
|trunc_ln708_10_reg_1871|   11   |
|trunc_ln708_12_reg_1693|   11   |
|trunc_ln708_13_reg_1738|   11   |
|trunc_ln708_14_reg_1703|   11   |
| trunc_ln708_1_reg_1708|   11   |
| trunc_ln708_2_reg_1713|   11   |
| trunc_ln708_3_reg_1861|   11   |
| trunc_ln708_4_reg_1718|   11   |
| trunc_ln708_5_reg_1678|   11   |
| trunc_ln708_7_reg_1723|   11   |
| trunc_ln708_8_reg_1728|   11   |
| trunc_ln708_9_reg_1836|   11   |
| trunc_ln708_s_reg_1688|   11   |
|   trunc_ln_reg_1657   |   11   |
+-----------------------+--------+
|         Total         |   726  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_11_6_s_fu_251 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_256 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_266 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_276 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_11_6_s_fu_316 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_321 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_331 |  p1  |   2  |  11  |   22   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   152  ||  4.221  ||    63   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   64   |    -   |  2890  |  29290 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   63   |
|  Register |    -   |    -   |   726  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   64   |    4   |  3616  |  29353 |
+-----------+--------+--------+--------+--------+
