$date
  Wed Nov 23 17:49:28 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_clockdivider $end
$var reg 1 ! ent_clk $end
$var reg 1 " ent_clk_enable $end
$var reg 1 # sai_clk_output $end
$scope module dut $end
$var reg 1 $ clk_input $end
$var reg 1 % clk_output $end
$var reg 1 & clk_aux $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
0%
0&
#10000000
1!
1$
#20000000
0!
0$
#30000000
1!
1$
#40000000
0!
0$
#50000000
1!
1$
#60000000
0!
0$
#70000000
1!
1$
#80000000
0!
0$
#90000000
1!
1#
1$
1%
1&
#100000000
0!
0$
#110000000
1!
1$
#120000000
0!
0$
#130000000
1!
1$
#140000000
0!
0$
#150000000
1!
1$
#160000000
0!
0$
#170000000
1!
1$
#180000000
0!
0$
#190000000
1!
0#
1$
0%
0&
#200000000
0!
0$
#210000000
1!
1$
#220000000
0!
0$
#230000000
1!
1$
#240000000
0!
0$
#250000000
1!
1$
#260000000
0!
0$
#270000000
1!
1$
#280000000
0!
0$
#290000000
1!
1#
1$
1%
1&
#300000000
0!
0$
#310000000
1!
1$
#320000000
0!
0$
#330000000
1!
1$
#340000000
0!
0$
#350000000
1!
1$
#360000000
0!
0$
#370000000
1!
1$
#380000000
0!
0$
#390000000
1!
0#
1$
0%
0&
#400000000
0!
0$
#410000000
1!
1$
#420000000
0!
0$
#430000000
1!
1$
#440000000
0!
0$
#450000000
1!
1$
#460000000
0!
0$
#470000000
1!
1$
#480000000
0!
0$
#490000000
1!
1#
1$
1%
1&
#500000000
0!
0$
#510000000
1!
1$
#520000000
0!
0$
#530000000
1!
1$
#540000000
0!
0$
#550000000
1!
1$
#560000000
0!
0$
#570000000
1!
1$
#580000000
0!
0$
#590000000
1!
0#
1$
0%
0&
#600000000
0!
0$
#610000000
1!
1$
#620000000
0!
0$
#630000000
1!
1$
#640000000
0!
0$
#650000000
1!
1$
#660000000
0!
0$
#670000000
1!
1$
#680000000
0!
0$
#690000000
1!
1#
1$
1%
1&
#700000000
0!
0$
#710000000
1!
1$
#720000000
0!
0$
#730000000
1!
1$
#740000000
0!
0$
#750000000
1!
1$
#760000000
0!
0$
#770000000
1!
1$
#780000000
0!
0$
#790000000
1!
0#
1$
0%
0&
#800000000
0!
0"
0$
#810000000
