
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.526689                       # Number of seconds simulated
sim_ticks                                2526689118000                       # Number of ticks simulated
final_tick                               2526689118000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 210231                       # Simulator instruction rate (inst/s)
host_op_rate                                   210231                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6001350092                       # Simulator tick rate (ticks/s)
host_mem_usage                                 458476                       # Number of bytes of host memory used
host_seconds                                   421.02                       # Real time elapsed on the host
sim_insts                                    88511420                       # Number of instructions simulated
sim_ops                                      88511420                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        91298624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       183373568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          274676224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     91298624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      91298624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30798144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33630528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1426541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2865212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4291816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        481221                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525477                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           36133699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           72574646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108709941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      36133699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36133699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12189131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1120986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13310117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12189131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          36133699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          72574646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1122582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            122020058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4291816                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     525477                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4291816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   525477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              272411136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2265088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33303168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               274676224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33630528                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  35392                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5098                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          876                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            322682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            278045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            268202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            156217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            227026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            222080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            224775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            210464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            262387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            306001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           272027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           429697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           228526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           308488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           319446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           220361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             62849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            60510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            46393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28784                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2526689038000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4291816                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525477                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3156324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  923855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  147807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     96                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1045198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    292.492316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.677969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.851877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       408889     39.12%     39.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       276666     26.47%     65.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        87702      8.39%     73.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51788      4.95%     78.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40433      3.87%     82.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22452      2.15%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19725      1.89%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15340      1.47%     88.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       122203     11.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1045198                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     135.697389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5829.155774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        31366    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31367                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.589473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.437267                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.125775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         31051     98.99%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           124      0.40%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            21      0.07%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            69      0.22%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            17      0.05%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             3      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             7      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             4      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             4      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             3      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            38      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31367                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  38700017499                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            118507967499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21282120000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9092.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27842.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       107.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.12                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3377763                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  353812                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     524503.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2164848474750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     84371560000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    277465081500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3166944480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              4734699480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1727995500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2583417375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            14893951800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            18305820000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1599685200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1772156880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        165030771360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        165030771360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        211690096380                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        218340176940                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1330317994500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1324484590500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1728427439220                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1735251632535                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           684.069193                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           686.770041                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             3983362                       # Transaction distribution
system.membus.trans_dist::ReadResp            3983048                       # Transaction distribution
system.membus.trans_dist::WriteReq              10481                       # Transaction distribution
system.membus.trans_dist::WriteResp             10481                       # Transaction distribution
system.membus.trans_dist::Writeback            481221                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              863                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             13                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             876                       # Transaction distribution
system.membus.trans_dist::ReadExReq            317461                       # Transaction distribution
system.membus.trans_dist::ReadExResp           317461                       # Transaction distribution
system.membus.trans_dist::BadAddressError          314                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      2854154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      2854154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        35910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6213397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio          628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6249935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9192874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     91298624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     91298624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        47153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    214171712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    214218865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               308353905                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1219                       # Total snoops (count)
system.membus.snoop_fanout::samples           4819737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4819737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4819737                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28436999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9023255998                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              314000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46353555                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        13336533181                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy        26565352668                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.1                       # Layer utilization (%)
system.iocache.tags.replacements                44450                       # number of replacements
system.iocache.tags.tagsinuse                0.323262                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44450                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2475640386000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.323262                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.020204                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.020204                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400250                       # Number of tag accesses
system.iocache.tags.data_accesses              400250                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          210                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              210                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            7                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            7                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          210                       # number of demand (read+write) misses
system.iocache.demand_misses::total               210                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          210                       # number of overall misses
system.iocache.overall_misses::total              210                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     30669100                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     30669100                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     30669100                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     30669100                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     30669100                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     30669100                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          210                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            210                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44263                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44263                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          210                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             210                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          210                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            210                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000158                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000158                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 146043.333333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 146043.333333                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 146043.333333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 146043.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 146043.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 146043.333333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           445                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.888889                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          210                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          210                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          210                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          210                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          210                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     19745604                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     19745604                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2995915659                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2995915659                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     19745604                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     19745604                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     19745604                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     19745604                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999842                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999842                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 94026.685714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 94026.685714                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 67695.129677                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 67695.129677                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 94026.685714                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 94026.685714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 94026.685714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 94026.685714                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                26999067                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22857926                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            605908                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18096722                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10167705                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.185341                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1699594                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              37788                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17527754                       # DTB read hits
system.cpu.dtb.read_misses                      79455                       # DTB read misses
system.cpu.dtb.read_acv                           239                       # DTB read access violations
system.cpu.dtb.read_accesses                  1184700                       # DTB read accesses
system.cpu.dtb.write_hits                     8692790                       # DTB write hits
system.cpu.dtb.write_misses                     13171                       # DTB write misses
system.cpu.dtb.write_acv                          512                       # DTB write access violations
system.cpu.dtb.write_accesses                  416158                       # DTB write accesses
system.cpu.dtb.data_hits                     26220544                       # DTB hits
system.cpu.dtb.data_misses                      92626                       # DTB misses
system.cpu.dtb.data_acv                           751                       # DTB access violations
system.cpu.dtb.data_accesses                  1600858                       # DTB accesses
system.cpu.itb.fetch_hits                     2148686                       # ITB hits
system.cpu.itb.fetch_misses                     26536                       # ITB misses
system.cpu.itb.fetch_acv                          664                       # ITB acv
system.cpu.itb.fetch_accesses                 2175222                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        140227731                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           44659884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      119989117                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    26999067                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11867299                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      84856868                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1787476                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                       1035                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                45857                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        887561                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       404392                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  15646900                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                427166                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                      25                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          131749440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.910737                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.193185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                106974850     81.20%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2730860      2.07%     83.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3524440      2.68%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2015130      1.53%     87.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4897055      3.72%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1207554      0.92%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1899867      1.44%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   858677      0.65%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7641007      5.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            131749440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.192537                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.855673                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 35922371                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              76432238                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14829398                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3747244                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 818188                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               918751                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 76173                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              107396504                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                211170                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 818188                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 37614406                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                39642282                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       24992915                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  16741582                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              11940065                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              104202282                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                166628                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7854658                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 649527                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1165490                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            75092667                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             133842644                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        133640869                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            187546                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              66029750                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9062909                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1971675                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         317008                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  24580064                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             18094570                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9122548                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2484647                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1628100                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   97674836                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2683260                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  95457397                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             86470                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        11304283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5640719                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1700765                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     131749440                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.724537                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.417265                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            90617475     68.78%     68.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            19057889     14.47%     83.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7925602      6.02%     89.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4767965      3.62%     92.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             4595302      3.49%     96.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2305986      1.75%     98.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1395297      1.06%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              709903      0.54%     99.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              374021      0.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       131749440                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  469306     26.36%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      4      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     26.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 782901     43.97%     70.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                528392     29.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8369      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67037961     70.23%     70.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               159897      0.17%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               86074      0.09%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4183      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             18207102     19.07%     89.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8873290      9.30%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            1080521      1.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               95457397                       # Type of FU issued
system.cpu.iq.rate                           0.680731                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1780603                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018653                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          323662030                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         111280738                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     93409808                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              869276                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             417458                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       403636                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               96766821                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  462810                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           835054                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2185987                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3142                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        36428                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       886167                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        20249                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        338518                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 818188                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                32575336                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1021764                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           102289749                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            207492                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              18094570                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9122548                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2175335                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 281859                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                253898                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          36428                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         259959                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       565946                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               825905                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              94643041                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              17637928                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            814355                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1931653                       # number of nop insts executed
system.cpu.iew.exec_refs                     26360822                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 15699950                       # Number of branches executed
system.cpu.iew.exec_stores                    8722894                       # Number of stores executed
system.cpu.iew.exec_rate                     0.674924                       # Inst execution rate
system.cpu.iew.wb_sent                       94040335                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      93813444                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  50356649                       # num instructions producing a value
system.cpu.iew.wb_consumers                  69026743                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.669008                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.729524                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        12064513                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          982495                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            767127                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    129674248                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.694839                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.706333                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     97603581     75.27%     75.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14530560     11.21%     86.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6232947      4.81%     91.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2624269      2.02%     93.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2167392      1.67%     94.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1269333      0.98%     95.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       598642      0.46%     96.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       554807      0.43%     96.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4092717      3.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    129674248                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             90102731                       # Number of instructions committed
system.cpu.commit.committedOps               90102731                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       24144964                       # Number of memory references committed
system.cpu.commit.loads                      15908583                       # Number of loads committed
system.cpu.commit.membars                      389282                       # Number of memory barriers committed
system.cpu.commit.branches                   14803819                       # Number of branches committed
system.cpu.commit.fp_insts                     392917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  87125474                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1397248                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1599678      1.78%      1.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         62572407     69.45%     71.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          152605      0.17%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          84937      0.09%     71.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           4183      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16297865     18.09%     89.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8310538      9.22%     98.80% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       1080518      1.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          90102731                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4092717                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    227448932                       # The number of ROB reads
system.cpu.rob.rob_writes                   206409206                       # The number of ROB writes
system.cpu.timesIdled                          876789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         8478291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                   1123116829                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    88511420                       # Number of Instructions Simulated
system.cpu.committedOps                      88511420                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.584290                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.584290                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.631198                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.631198                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                125594936                       # number of integer regfile reads
system.cpu.int_regfile_writes                70004802                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    183903                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   183661                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2410355                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1136829                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7684                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7684                       # Transaction distribution
system.iobus.trans_dist::WriteReq               54730                       # Transaction distribution
system.iobus.trans_dist::WriteResp              54737                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            7                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        21144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5908                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        35910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  124842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        22712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7596                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3748                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47153                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2884801                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5556000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              223000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15607000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1887000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4471000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398845818                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            25429000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45138445                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements           1426103                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.457465                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14097382                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1426103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.885248                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       81817690500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.457465                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.993081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993081                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32721413                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32721413                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     14135518                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14135518                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      14135518                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14135518                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     14135518                       # number of overall hits
system.cpu.icache.overall_hits::total        14135518                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1511382                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1511382                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1511382                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1511382                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1511382                       # number of overall misses
system.cpu.icache.overall_misses::total       1511382                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  88649836871                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  88649836871                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  88649836871                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  88649836871                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  88649836871                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  88649836871                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15646900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15646900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15646900                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15646900                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15646900                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15646900                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.096593                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.096593                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.096593                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.096593                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.096593                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.096593                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58654.818485                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58654.818485                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58654.818485                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58654.818485                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58654.818485                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58654.818485                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1497                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               119                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.579832                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        83769                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        83769                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        83769                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        83769                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        83769                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        83769                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1427613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1427613                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1427613                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1427613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1427613                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1427613                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  74881520819                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  74881520819                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  74881520819                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  74881520819                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  74881520819                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  74881520819                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.091239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.091239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.091239                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.091239                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.091239                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.091239                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52452.254791                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52452.254791                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52452.254791                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52452.254791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52452.254791                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52452.254791                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2864038                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.972933                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18906594                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2864038                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.601377                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          44196750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.972933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          914                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52116026                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52116026                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     12417935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12417935                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5996138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5996138                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       229697                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       229697                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       280781                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       280781                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      18414073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18414073                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     18414073                       # number of overall hits
system.cpu.dcache.overall_hits::total        18414073                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3730429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3730429                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1942842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1942842                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        27572                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        27572                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           13                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      5673271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5673271                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5673271                       # number of overall misses
system.cpu.dcache.overall_misses::total       5673271                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 216425398484                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 216425398484                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 120344459650                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 120344459650                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   1796129498                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1796129498                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data       168987                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       168987                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 336769858134                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 336769858134                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 336769858134                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 336769858134                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16148364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16148364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7938980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7938980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       257269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       257269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       280794                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       280794                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     24087344                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     24087344                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     24087344                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     24087344                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.231010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.231010                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.244722                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.244722                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.107172                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.107172                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000046                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000046                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.235529                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.235529                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.235529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.235529                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58016.222393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58016.222393                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61942.484077                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61942.484077                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 65143.243073                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 65143.243073                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        12999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        12999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59360.791708                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59360.791708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59360.791708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59360.791708                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1025283                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             85160                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.039490                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       481221                       # number of writebacks
system.cpu.dcache.writebacks::total            481221                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1195498                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1195498                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1633347                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1633347                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         5609                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         5609                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2828845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2828845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2828845                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2828845                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2534931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2534931                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       309495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       309495                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        21963                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        21963                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data           13                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2844426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2844426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2844426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2844426                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 129561948509                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 129561948509                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18077030358                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18077030358                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1273451002                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1273451002                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        52013                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        52013                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 147638978867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 147638978867                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 147638978867                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 147638978867                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1405366000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1405366000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   2025901998                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   2025901998                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   3431267998                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   3431267998                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.156978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.156978                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.038984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.085370                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.085370                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000046                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.118088                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.118088                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.118088                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.118088                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51110.641082                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51110.641082                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58408.149915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58408.149915                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 57981.651049                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57981.651049                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51904.665077                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51904.665077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51904.665077                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51904.665077                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7199                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     236769                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    82359     40.13%     40.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     122      0.06%     40.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2511      1.22%     41.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  120238     58.59%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               205230                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     80822     49.20%     49.20% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      122      0.07%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2511      1.53%     50.80% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    80823     49.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                164278                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2384866268000     94.39%     94.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               151860000      0.01%     94.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1606736000      0.06%     94.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            140060920000      5.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2526685784000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981338                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.672192                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.800458                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         33      8.94%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          7      1.90%     13.01% # number of syscalls executed
system.cpu.kern.syscall::6                         45     12.20%     25.20% # number of syscalls executed
system.cpu.kern.syscall::12                         1      0.27%     25.47% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.27%     25.75% # number of syscalls executed
system.cpu.kern.syscall::17                        18      4.88%     30.62% # number of syscalls executed
system.cpu.kern.syscall::19                        11      2.98%     33.60% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.63%     35.23% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.08%     36.31% # number of syscalls executed
system.cpu.kern.syscall::24                         8      2.17%     38.48% # number of syscalls executed
system.cpu.kern.syscall::33                        12      3.25%     41.73% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.54%     42.28% # number of syscalls executed
system.cpu.kern.syscall::45                        62     16.80%     59.08% # number of syscalls executed
system.cpu.kern.syscall::47                         8      2.17%     61.25% # number of syscalls executed
system.cpu.kern.syscall::48                        10      2.71%     63.96% # number of syscalls executed
system.cpu.kern.syscall::54                        12      3.25%     67.21% # number of syscalls executed
system.cpu.kern.syscall::58                         2      0.54%     67.75% # number of syscalls executed
system.cpu.kern.syscall::59                         7      1.90%     69.65% # number of syscalls executed
system.cpu.kern.syscall::71                        63     17.07%     86.72% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.36%     88.08% # number of syscalls executed
system.cpu.kern.syscall::74                        18      4.88%     92.95% # number of syscalls executed
system.cpu.kern.syscall::87                         2      0.54%     93.50% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.81%     94.31% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.44%     96.75% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.54%     97.29% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.54%     97.83% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.08%     98.92% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.54%     99.46% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    369                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4493      2.10%      2.10% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.13% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.14% # number of callpals executed
system.cpu.kern.callpal::swpipl                196471     91.85%     93.98% # number of callpals executed
system.cpu.kern.callpal::rdps                    5919      2.77%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.75% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rti                     6126      2.86%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  565      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      237      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 213908                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              6758                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1984                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2367                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2047                      
system.cpu.kern.mode_good::user                  1984                      
system.cpu.kern.mode_good::idle                    63                      
system.cpu.kern.mode_switch_good::kernel     0.302900                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026616                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.368530                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       196787722000      7.79%      7.79% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          11686730000      0.46%      8.25% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2318211300000     91.75%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4494                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.062392                       # Number of seconds simulated
sim_ticks                                 62391516000                       # Number of ticks simulated
final_tick                               2589080634000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 601719                       # Simulator instruction rate (inst/s)
host_op_rate                                   601719                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              252395877                       # Simulator tick rate (ticks/s)
host_mem_usage                                 460524                       # Number of bytes of host memory used
host_seconds                                   247.20                       # Real time elapsed on the host
sim_insts                                   148743133                       # Number of instructions simulated
sim_ops                                     148743133                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5629568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         9691456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15321024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5629568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5629568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4456960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1433600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5890560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            87962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           151429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              239391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         69640                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        22400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92040                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           90229704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          155332914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             245562618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      90229704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90229704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        71435353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       22977483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             94412837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        71435353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          90229704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         155332914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       22977483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            339975454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      239391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92040                       # Number of write requests accepted
system.mem_ctrls.readBursts                    239391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               15030976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  290048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5865984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15321024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5890560                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4532                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   377                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8414                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   62391508000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                239391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92040                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     23                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.148042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.337403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.015632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32094     38.57%     38.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24071     28.93%     67.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9405     11.30%     78.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4880      5.86%     84.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3006      3.61%     88.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1877      2.26%     90.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1289      1.55%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1019      1.22%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5565      6.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83206                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.380011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    105.494891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5320     98.28%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           72      1.33%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           15      0.28%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5413                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.932570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.793337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.151285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3820     70.57%     70.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1449     26.77%     97.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            48      0.89%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            11      0.20%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            10      0.18%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            13      0.24%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             8      0.15%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            19      0.35%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            13      0.24%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.09%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             3      0.06%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.02%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5413                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3154165250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7557771500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1174295000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13430.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32180.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       240.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    245.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   169501                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   73809                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.52                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     188248.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    20612189500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2083380000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     39695712250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              3441395160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5089293720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              1877745375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              2776896375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15720018600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19311622200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1872246960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2093558400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        169105862640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        169105862640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        233446599945                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        241885505520                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1348668111750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1341265563000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          1774131980430                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          1781528301855                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           685.237404                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           688.094145                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              203547                       # Transaction distribution
system.membus.trans_dist::ReadResp             203545                       # Transaction distribution
system.membus.trans_dist::WriteReq                999                       # Transaction distribution
system.membus.trans_dist::WriteResp               999                       # Transaction distribution
system.membus.trans_dist::Writeback             69640                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        22400                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        22400                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36885                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36885                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       175937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       175937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       372516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       376442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 597243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1433600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1433600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5629568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5629568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3827                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     14148416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     14152243                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21215411                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               77                       # Total snoops (count)
system.membus.snoop_fanout::samples            331525                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  331525    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              331525                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2960000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1067846499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23092385                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          821873391                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1407841988                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.iocache.tags.replacements                22463                       # number of replacements
system.iocache.tags.tagsinuse               15.998644                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22463                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.998644                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.999915                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999915                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202192                       # Number of tag accesses
system.iocache.tags.data_accesses              202192                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        22400                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        22400                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           64                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               64                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           64                       # number of demand (read+write) misses
system.iocache.demand_misses::total                64                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           64                       # number of overall misses
system.iocache.overall_misses::total               64                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6874959                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6874959                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6874959                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6874959                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6874959                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6874959                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           64                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             64                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        22402                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        22402                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           64                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           64                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000089                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000089                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 107421.234375                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 107421.234375                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 107421.234375                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 107421.234375                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 107421.234375                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 107421.234375                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      22400                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           64                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        22400                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           64                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           64                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3546959                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3546959                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1560270566                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1560270566                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3546959                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3546959                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3546959                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3546959                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999911                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999911                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 55421.234375                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 55421.234375                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69654.935982                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69654.935982                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 55421.234375                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 55421.234375                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 55421.234375                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 55421.234375                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 171                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1433600                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        179                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 9703842                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8060873                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            403984                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7499363                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7022282                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.638380                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  329253                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3023                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     13309958                       # DTB read hits
system.cpu.dtb.read_misses                       9180                       # DTB read misses
system.cpu.dtb.read_acv                            71                       # DTB read access violations
system.cpu.dtb.read_accesses                 12698025                       # DTB read accesses
system.cpu.dtb.write_hits                     4473752                       # DTB write hits
system.cpu.dtb.write_misses                      3123                       # DTB write misses
system.cpu.dtb.write_acv                          221                       # DTB write access violations
system.cpu.dtb.write_accesses                 3999827                       # DTB write accesses
system.cpu.dtb.data_hits                     17783710                       # DTB hits
system.cpu.dtb.data_misses                      12303                       # DTB misses
system.cpu.dtb.data_acv                           292                       # DTB access violations
system.cpu.dtb.data_accesses                 16697852                       # DTB accesses
system.cpu.itb.fetch_hits                     9769609                       # ITB hits
system.cpu.itb.fetch_misses                     12805                       # ITB misses
system.cpu.itb.fetch_acv                          414                       # ITB acv
system.cpu.itb.fetch_accesses                 9782414                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         31146681                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12174648                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       76626089                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     9703842                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7351535                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      17365472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  857020                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 3378                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        630255                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         7462                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10300891                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                170985                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           30609763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.503322                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.100578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15973594     52.18%     52.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   907157      2.96%     55.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1349307      4.41%     59.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2577234      8.42%     67.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1405791      4.59%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   958936      3.13%     75.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1787944      5.84%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1055292      3.45%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4594508     15.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             30609763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.311553                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.460169                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10647334                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6043212                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12391420                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1106201                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 421596                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1148942                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7056                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               74659597                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21151                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 421596                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11173256                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2238885                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1868743                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12904979                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2002304                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               73324995                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                154379                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 938426                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 438792                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 170489                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            59267807                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             104739146                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        104638966                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             91040                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              49042448                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10225359                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             168234                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          16323                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4860816                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             13967994                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4864310                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1853891                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           946445                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   70762932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              139853                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  66421763                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             25064                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10470512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      8073768                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          92625                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      30609763                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.169954                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.999397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9267497     30.28%     30.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3609797     11.79%     42.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5798312     18.94%     61.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4275215     13.97%     74.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3052896      9.97%     84.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2490638      8.14%     93.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1347022      4.40%     97.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              504297      1.65%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              264089      0.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        30609763                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  461595     48.56%     48.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  11930      1.26%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 365916     38.49%     88.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                111125     11.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16733      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              47600138     71.66%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               612685      0.92%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42617      0.06%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                8360      0.01%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             13531266     20.37%     93.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4528351      6.82%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              81613      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               66421763                       # Type of FU issued
system.cpu.iq.rate                           2.132547                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      950566                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014311                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          164152329                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          81243366                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65167877                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              276590                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             136796                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       134078                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               67213252                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  142344                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1807806                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2186967                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8199                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7170                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       676120                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1353                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        126190                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 421596                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1592326                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                140211                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            71010739                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            113812                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              13967994                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4864310                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             111575                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   8008                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                129168                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7170                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         234054                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       204438                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               438492                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              65860206                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              13323031                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            561557                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        107954                       # number of nop insts executed
system.cpu.iew.exec_refs                     17801357                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  7941165                       # Number of branches executed
system.cpu.iew.exec_stores                    4478326                       # Number of stores executed
system.cpu.iew.exec_rate                     2.114518                       # Inst execution rate
system.cpu.iew.wb_sent                       65461789                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      65301955                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43833761                       # num instructions producing a value
system.cpu.iew.wb_consumers                  55490309                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.096594                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.789935                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        10668329                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           47228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            411123                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     29034226                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.077416                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.710663                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10750632     37.03%     37.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8530159     29.38%     66.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1948368      6.71%     73.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1206121      4.15%     77.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       924793      3.19%     80.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       694028      2.39%     82.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       836577      2.88%     85.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1066242      3.67%     89.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3077306     10.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     29034226                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             60316174                       # Number of instructions committed
system.cpu.commit.committedOps               60316174                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       15969217                       # Number of memory references committed
system.cpu.commit.loads                      11781027                       # Number of loads committed
system.cpu.commit.membars                       22323                       # Number of memory barriers committed
system.cpu.commit.branches                    7160170                       # Number of branches committed
system.cpu.commit.fp_insts                     129071                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  59534775                       # Number of committed integer instructions.
system.cpu.commit.function_calls               235427                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       101193      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         43599426     72.28%     72.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          489858      0.81%     73.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          42537      0.07%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           8360      0.01%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11803350     19.57%     92.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        4189837      6.95%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         81613      0.14%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          60316174                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3077306                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     96883309                       # The number of ROB reads
system.cpu.rob.rob_writes                   143551586                       # The number of ROB writes
system.cpu.timesIdled                           50562                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          536918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        49077                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    60231713                       # Number of Instructions Simulated
system.cpu.committedOps                      60231713                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.517114                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.517114                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.933808                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.933808                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 93395991                       # number of integer regfile reads
system.cpu.int_regfile_writes                53157959                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     90280                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    84902                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  324234                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  75292                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1026                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1026                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23397                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23399                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          394                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           84                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3922                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          698                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1107                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1434112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1434112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1437939                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               343000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                63000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              885000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1599000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           201768910                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2923000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22530615                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             87963                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.777383                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10209938                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87963                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            116.070825                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.777383                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20689757                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20689757                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     10205653                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10205653                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10205653                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10205653                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10205653                       # number of overall hits
system.cpu.icache.overall_hits::total        10205653                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        95238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         95238                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        95238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          95238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        95238                       # number of overall misses
system.cpu.icache.overall_misses::total         95238                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5723233882                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5723233882                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5723233882                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5723233882                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5723233882                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5723233882                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10300891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10300891                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10300891                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10300891                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10300891                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10300891                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.009246                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009246                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.009246                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009246                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009246                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009246                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60094.015855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60094.015855                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60094.015855                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60094.015855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60094.015855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60094.015855                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          209                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7263                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7263                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7263                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7263                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7263                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7263                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        87975                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87975                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        87975                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87975                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        87975                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87975                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4782398609                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4782398609                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4782398609                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4782398609                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4782398609                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4782398609                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008541                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008541                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008541                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008541                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54360.882171                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54360.882171                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54360.882171                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54360.882171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54360.882171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54360.882171                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            151425                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.952212                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15097033                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            151425                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.699739                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.952212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          913                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31295755                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31295755                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     11156825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11156825                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3915939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3915939                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        11782                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11782                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        11931                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11931                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      15072764                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15072764                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     15072764                       # number of overall hits
system.cpu.dcache.overall_hits::total        15072764                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       215547                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        215547                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       258577                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       258577                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1561                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1561                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       474124                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         474124                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       474124                       # number of overall misses
system.cpu.dcache.overall_misses::total        474124                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  12845583747                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12845583747                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  17132679569                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17132679569                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    105209750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    105209750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        12999                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        12999                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  29978263316                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29978263316                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  29978263316                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29978263316                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     11372372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11372372                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4174516                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4174516                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        13343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        13343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        11932                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11932                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     15546888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15546888                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     15546888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15546888                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.018954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018954                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.061942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061942                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.116990                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.116990                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000084                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000084                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.030496                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030496                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.030496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030496                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59595.279670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59595.279670                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66257.554110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66257.554110                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 67398.942985                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67398.942985                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        12999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        12999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63228.740405                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63228.740405                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63228.740405                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63228.740405                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       224714                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             22888                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.817983                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    25.125000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        69640                       # number of writebacks
system.cpu.dcache.writebacks::total             69640                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       102002                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       102002                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       221689                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       221689                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          555                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          555                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       323691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       323691                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       323691                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       323691                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       113545                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       113545                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        36888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36888                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1006                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1006                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       150433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       150433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       150433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       150433                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6281401253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6281401253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2351147401                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2351147401                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     62967750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62967750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         4001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         4001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8632548654                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8632548654                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8632548654                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8632548654                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    170418000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    170418000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    160746000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    160746000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    331164000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    331164000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009984                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009984                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008836                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008836                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.075395                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.075395                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009676                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009676                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009676                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009676                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55320.808957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55320.808957                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63737.459363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63737.459363                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 62592.196819                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62592.196819                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57384.673935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57384.673935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57384.673935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57384.673935                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      123                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      14053                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3415     38.98%     38.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.58%     39.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      64      0.73%     40.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5230     59.70%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8760                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3406     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.74%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       64      0.92%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3406     49.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6927                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              58986216000     94.54%     94.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                64152000      0.10%     94.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                56400000      0.09%     94.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3284728000      5.26%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          62391496000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997365                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.651243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.790753                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      3.49%      3.49% # number of syscalls executed
system.cpu.kern.syscall::3                         13     15.12%     18.60% # number of syscalls executed
system.cpu.kern.syscall::4                         16     18.60%     37.21% # number of syscalls executed
system.cpu.kern.syscall::6                          8      9.30%     46.51% # number of syscalls executed
system.cpu.kern.syscall::17                        12     13.95%     60.47% # number of syscalls executed
system.cpu.kern.syscall::19                         3      3.49%     63.95% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.16%     65.12% # number of syscalls executed
system.cpu.kern.syscall::45                         7      8.14%     73.26% # number of syscalls executed
system.cpu.kern.syscall::48                         3      3.49%     76.74% # number of syscalls executed
system.cpu.kern.syscall::59                         3      3.49%     80.23% # number of syscalls executed
system.cpu.kern.syscall::71                         8      9.30%     89.53% # number of syscalls executed
system.cpu.kern.syscall::73                         4      4.65%     94.19% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.16%     95.35% # number of syscalls executed
system.cpu.kern.syscall::256                        2      2.33%     97.67% # number of syscalls executed
system.cpu.kern.syscall::257                        2      2.33%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     86                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   361      3.76%      3.76% # number of callpals executed
system.cpu.kern.callpal::tbi                       29      0.30%      4.07% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7902     82.37%     86.44% # number of callpals executed
system.cpu.kern.callpal::rdps                     361      3.76%     90.20% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     90.23% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     90.26% # number of callpals executed
system.cpu.kern.callpal::rti                      743      7.75%     98.01% # number of callpals executed
system.cpu.kern.callpal::callsys                  182      1.90%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.09%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   9593                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1104                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 676                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 676                      
system.cpu.kern.mode_good::user                   676                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.612319                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.759551                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8855084000     14.19%     14.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          53536412000     85.81%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      361                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.350258                       # Number of seconds simulated
sim_ticks                                350257624000                       # Number of ticks simulated
final_tick                               2939338258000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 415255                       # Simulator instruction rate (inst/s)
host_op_rate                                   415255                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              482050022                       # Simulator tick rate (ticks/s)
host_mem_usage                                 462572                       # Number of bytes of host memory used
host_seconds                                   726.60                       # Real time elapsed on the host
sim_insts                                   301724144                       # Number of instructions simulated
sim_ops                                     301724144                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         5453120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       193527680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          198980800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      5453120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5453120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     83406528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       839680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        84246208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            85205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3023870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3109075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1303227                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1316347                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           15568883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          552529529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             568098412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      15568883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15568883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       238129086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2397321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240526407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       238129086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          15568883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         552529529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2397321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            808624820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3109075                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1316347                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3109075                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1316347                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              195931776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3049024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                83146368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               198980800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84246208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  47641                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17177                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           29                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            189666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            216549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            185561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            185040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            180586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            197881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            182756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            184155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            193288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            194462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           189170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           197813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           189664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           196245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           191677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           186921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             81555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             92199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             72962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             79510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             79500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             89967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            80199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            84740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            80724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            79456                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  350257646000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3109075                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1316347                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1736434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  912293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  323199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   88137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  51162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  75609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  82900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  83094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  86148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  83141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  82717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  79623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  79402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  79247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  78786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       988430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.344874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.514843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.888780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       506166     51.21%     51.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       175845     17.79%     69.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        72293      7.31%     76.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28074      2.84%     79.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22589      2.29%     81.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19398      1.96%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12726      1.29%     84.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12385      1.25%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       138954     14.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       988430                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        78446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.025839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.114430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         78007     99.44%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          379      0.48%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           40      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         78446                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        78446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.561227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.529491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.175164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         59479     75.82%     75.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         18142     23.13%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           764      0.97%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            23      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            10      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-125            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         78446                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  41574719000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             98976606500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15307170000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13580.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32330.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       559.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       237.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    568.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2359643                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1012524                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.94                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      79146.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     6640375250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     11695840000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    331920394250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7166857320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              8836347240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3910487625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4821419625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            27593092800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            31317655200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6020107920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6364338480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        191982925680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        191982925680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        440873627850                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        447792747840                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1376868543750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1370799140250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2054415642945                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2061914574315                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.939401                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           701.490637                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2405208                       # Transaction distribution
system.membus.trans_dist::ReadResp            2405208                       # Transaction distribution
system.membus.trans_dist::WriteReq               2065                       # Transaction distribution
system.membus.trans_dist::WriteResp              2065                       # Transaction distribution
system.membus.trans_dist::Writeback           1303227                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13120                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13120                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              29                       # Transaction distribution
system.membus.trans_dist::ReadExReq            707645                       # Transaction distribution
system.membus.trans_dist::ReadExResp           707645                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       170428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       170428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7351025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      7362607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7559309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5453120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5453120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9565                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    276934208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    276943773                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               283236573                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               52                       # Total snoops (count)
system.membus.snoop_fanout::samples           4425512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 4425512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             4425512                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7856000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14956291749                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13500678                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          799163921                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy        27935220971                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.0                       # Layer utilization (%)
system.iocache.tags.replacements                13154                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13154                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               118418                       # Number of tag accesses
system.iocache.tags.data_accesses              118418                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13120                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13120                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            4                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            4                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           34                       # number of demand (read+write) misses
system.iocache.demand_misses::total                34                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           34                       # number of overall misses
system.iocache.overall_misses::total               34                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3649981                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3649981                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3649981                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3649981                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3649981                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3649981                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13124                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13124                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           34                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              34                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           34                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             34                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000305                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000305                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 107352.382353                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 107352.382353                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 107352.382353                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 107352.382353                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 107352.382353                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 107352.382353                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13120                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13120                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           34                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           34                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1881981                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1881981                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    943558930                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    943558930                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1881981                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1881981                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1881981                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1881981                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999695                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999695                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 55352.382353                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 55352.382353                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 71917.601372                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 71917.601372                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 55352.382353                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 55352.382353                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 55352.382353                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 55352.382353                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   839680                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        104                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                28321337                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27694178                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            141983                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12457971                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9673949                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.652685                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  162790                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2691                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     48405512                       # DTB read hits
system.cpu.dtb.read_misses                    8645246                       # DTB read misses
system.cpu.dtb.read_acv                            48                       # DTB read access violations
system.cpu.dtb.read_accesses                 55875352                       # DTB read accesses
system.cpu.dtb.write_hits                     8414308                       # DTB write hits
system.cpu.dtb.write_misses                    693679                       # DTB write misses
system.cpu.dtb.write_acv                          109                       # DTB write access violations
system.cpu.dtb.write_accesses                 7383820                       # DTB write accesses
system.cpu.dtb.data_hits                     56819820                       # DTB hits
system.cpu.dtb.data_misses                    9338925                       # DTB misses
system.cpu.dtb.data_acv                           157                       # DTB access violations
system.cpu.dtb.data_accesses                 63259172                       # DTB accesses
system.cpu.itb.fetch_hits                    26911259                       # ITB hits
system.cpu.itb.fetch_misses                     27547                       # ITB misses
system.cpu.itb.fetch_acv                          300                       # ITB acv
system.cpu.itb.fetch_accesses                26938806                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        175106073                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           31096907                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      308208955                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    28321337                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9836739                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     140007829                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3304014                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                       3041                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                12596                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1868391                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         3504                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  28021971                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                403212                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          174644275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.764781                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.102799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                126379383     72.36%     72.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   968558      0.55%     72.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4843219      2.77%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1133518      0.65%     76.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7332411      4.20%     80.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   777406      0.45%     80.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1842470      1.05%     82.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1056569      0.60%     82.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 30310741     17.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            174644275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.161738                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.760127                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 22339644                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             111506263                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  31869719                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7281679                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1646970                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               122041                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  5138                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              263730007                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 16852                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1646970                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26396403                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                17657039                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       60980162                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  34953180                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              33010521                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              251551659                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 43697                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                4800698                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               18409805                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1239207                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           211854886                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             343934652                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        191273043                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         152658592                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             133849063                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 78005823                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            9198355                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          37206                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  47881770                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             56203704                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11419066                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1251154                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1853363                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  234546866                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             6625575                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 217902171                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             49751                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        88148984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     46593017                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        6511466                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     174644275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.247691                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.111348                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           106605890     61.04%     61.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23628486     13.53%     74.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10406933      5.96%     80.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7776662      4.45%     84.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7070690      4.05%     89.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6599658      3.78%     92.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3717759      2.13%     94.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4163347      2.38%     97.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4674850      2.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       174644275                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   87170      0.95%      0.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               1419403     15.48%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    19      0.00%     16.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1164      0.01%     16.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              1812944     19.77%     36.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               4510980     49.18%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1087487     11.86%     97.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                252469      2.75%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               570      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              88445134     40.59%     40.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                13438      0.01%     40.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     40.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            39571316     18.16%     58.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp             1826347      0.84%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              310359      0.14%     59.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           11981130      5.50%     65.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             1821658      0.84%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             57318009     26.30%     92.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9127449      4.19%     96.56% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            7486759      3.44%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              217902171                       # Type of FU issued
system.cpu.iq.rate                           1.244401                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     9171636                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.042091                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          387170469                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         151866992                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    104998012                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           232499535                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          177465508                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    100629924                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              106480565                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               120592672                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            89914                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     21787197                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          365                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11233                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      3084977                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4726                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       1490478                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1646970                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                10242099                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6226450                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           243232037                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            101815                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              56203704                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11419066                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            6564073                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 141205                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6139954                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11233                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         114996                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       855359                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               970355                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             216904548                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              57123261                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            997623                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2059596                       # number of nop insts executed
system.cpu.iew.exec_refs                     66232527                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 10050432                       # Number of branches executed
system.cpu.iew.exec_stores                    9109266                       # Number of stores executed
system.cpu.iew.exec_rate                     1.238704                       # Inst execution rate
system.cpu.iew.wb_sent                      215233977                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     205627936                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 119937250                       # num instructions producing a value
system.cpu.iew.wb_consumers                 137762522                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.174305                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.870609                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        69527700                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          114109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            899864                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    164846217                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.939979                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.205042                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    122948086     74.58%     74.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17021149     10.33%     84.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5974887      3.62%     88.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2569209      1.56%     90.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1052593      0.64%     90.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1397141      0.85%     91.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1325286      0.80%     92.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1337243      0.81%     93.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11220623      6.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    164846217                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            154952028                       # Number of instructions committed
system.cpu.commit.committedOps              154952028                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       42750596                       # Number of memory references committed
system.cpu.commit.loads                      34416507                       # Number of loads committed
system.cpu.commit.membars                       50260                       # Number of memory barriers committed
system.cpu.commit.branches                    7116191                       # Number of branches committed
system.cpu.commit.fp_insts                   79047315                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 107188552                       # Number of committed integer instructions.
system.cpu.commit.function_calls               128087                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1971587      1.27%      1.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57480019     37.10%     38.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12797      0.01%     38.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     38.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       31870275     20.57%     58.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp        1823778      1.18%     60.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         297354      0.19%     60.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       9385360      6.06%     66.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        1820596      1.17%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34466767     22.24%     89.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8336735      5.38%     95.17% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       7486759      4.83%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         154952028                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11220623                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    368524126                       # The number of ROB reads
system.cpu.rob.rob_writes                   458758854                       # The number of ROB writes
system.cpu.timesIdled                           41106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          461798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        22743                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   152981011                       # Number of Instructions Simulated
system.cpu.committedOps                     152981011                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.144626                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.144626                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.873648                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.873648                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                185768372                       # number of integer regfile reads
system.cpu.int_regfile_writes                89435270                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 118520720                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 94315314                       # number of floating regfile writes
system.cpu.misc_regfile_reads               155200836                       # number of misc regfile reads
system.cpu.misc_regfile_writes                3118040                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3760                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3760                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15181                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15185                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            4                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11582                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37890                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4654                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9565                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       839952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       839952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   849517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               861000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              350000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5880000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              741000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           118170589                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9517000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13192322                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             85194                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.106647                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27926116                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85194                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            327.794399                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.106647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          56129165                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         56129165                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     27932385                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27932385                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      27932385                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27932385                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     27932385                       # number of overall hits
system.cpu.icache.overall_hits::total        27932385                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        89586                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89586                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        89586                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89586                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        89586                       # number of overall misses
system.cpu.icache.overall_misses::total         89586                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   5637324653                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5637324653                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   5637324653                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5637324653                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   5637324653                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5637324653                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     28021971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28021971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     28021971                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28021971                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     28021971                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28021971                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003197                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62926.402038                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62926.402038                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 62926.402038                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62926.402038                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 62926.402038                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62926.402038                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4363                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4363                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         4363                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4363                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         4363                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4363                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        85223                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        85223                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        85223                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        85223                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        85223                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        85223                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4824239079                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4824239079                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4824239079                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4824239079                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4824239079                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4824239079                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003041                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003041                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 56607.243103                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56607.243103                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 56607.243103                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56607.243103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 56607.243103                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56607.243103                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           3023869                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.999089                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43914803                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3023869                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.522720                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.999089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          905                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         113792882                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        113792882                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     38831350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        38831350                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5025757                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5025757                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        27893                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        27893                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        29697                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        29697                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      43857107                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43857107                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     43857107                       # number of overall hits
system.cpu.dcache.overall_hits::total        43857107                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      8191701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8191701                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      3273845                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3273845                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         4263                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4263                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     11465546                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11465546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     11465546                       # number of overall misses
system.cpu.dcache.overall_misses::total      11465546                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 415188012498                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 415188012498                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 197932936316                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 197932936316                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    308301500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    308301500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 613120948814                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 613120948814                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 613120948814                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 613120948814                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     47023051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47023051                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8299602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8299602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        32156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        32156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        29697                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        29697                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     55322653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55322653                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     55322653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55322653                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.174206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.174206                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.394458                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.394458                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.132572                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.132572                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.207249                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.207249                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.207249                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.207249                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50683.980348                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50683.980348                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60458.859939                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60458.859939                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 72320.314333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72320.314333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53475.076443                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53475.076443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53475.076443                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53475.076443                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4135830                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            335997                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.309128                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1303227                       # number of writebacks
system.cpu.dcache.writebacks::total           1303227                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      5878786                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5878786                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      2566172                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2566172                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          952                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          952                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      8444958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      8444958                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      8444958                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      8444958                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2312915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2312915                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       707673                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       707673                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         3311                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3311                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3020588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3020588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3020588                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3020588                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 132679115251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 132679115251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  41069307787                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41069307787                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    225119000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    225119000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 173748423038                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 173748423038                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 173748423038                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 173748423038                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    748134000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    748134000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    401310000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    401310000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1149444000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1149444000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.049187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049187                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.085266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.085266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.102967                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.102967                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.054599                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.054599                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.054599                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.054599                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57364.457946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57364.457946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58034.300852                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58034.300852                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 67991.241317                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67991.241317                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57521.390881                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57521.390881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57521.390881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57521.390881                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       57                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     762918                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     9624     40.43%     40.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.29%     40.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     358      1.50%     42.22% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13754     57.78%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23805                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      9621     48.91%     48.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.35%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      358      1.82%     51.09% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     9621     48.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 19669                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             342729774000     97.85%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                75996000      0.02%     97.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               326352000      0.09%     97.97% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7125450000      2.03%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         350257572000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999688                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.699506                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.826255                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      2.70%      2.70% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.05%      6.76% # number of syscalls executed
system.cpu.kern.syscall::4                         29     39.19%     45.95% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.05%     50.00% # number of syscalls executed
system.cpu.kern.syscall::17                         5      6.76%     56.76% # number of syscalls executed
system.cpu.kern.syscall::19                         2      2.70%     59.46% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.35%     60.81% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.05%     64.86% # number of syscalls executed
system.cpu.kern.syscall::48                         2      2.70%     67.57% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.35%     68.92% # number of syscalls executed
system.cpu.kern.syscall::59                         2      2.70%     71.62% # number of syscalls executed
system.cpu.kern.syscall::71                        17     22.97%     94.59% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.35%     95.95% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.35%     97.30% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.35%     98.65% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.35%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     74                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   260      1.00%      1.00% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.05%      1.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 20653     79.62%     80.67% # number of callpals executed
system.cpu.kern.callpal::rdps                     860      3.32%     83.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     83.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     84.00% # number of callpals executed
system.cpu.kern.callpal::rti                     2725     10.50%     94.50% # number of callpals executed
system.cpu.kern.callpal::callsys                 1052      4.06%     98.56% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.02%     98.58% # number of callpals executed
system.cpu.kern.callpal::rdunique                 367      1.41%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  25941                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2985                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2638                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2638                      
system.cpu.kern.mode_good::user                  2638                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.883752                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.938289                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        17515142000      5.00%      5.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         332742430000     95.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      260                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.073801                       # Number of seconds simulated
sim_ticks                                 73801204000                       # Number of ticks simulated
final_tick                               3013139462000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1803198                       # Simulator instruction rate (inst/s)
host_op_rate                                  1803198                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              359752605                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463596                       # Number of bytes of host memory used
host_seconds                                   205.14                       # Real time elapsed on the host
sim_insts                                   369915851                       # Number of instructions simulated
sim_ops                                     369915851                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         6160256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13515328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19675584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      6160256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6160256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7227328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1380352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8607680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            96254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           211177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              307431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        112927                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        21568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134495                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           83470942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          183131538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             266602480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      83470942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         83470942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        97929676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       18703652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116633328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        97929676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          83470942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         183131538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       18703652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            383235807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      307431                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134495                       # Number of write requests accepted
system.mem_ctrls.readBursts                    307431                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134495                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               19543936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  131648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8596736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19675584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8607680                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2057                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   179                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           17                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8352                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   73801204000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                307431                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134495                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  213689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     53                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        92648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.749244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.617969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.587991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32947     35.56%     35.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25350     27.36%     62.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8911      9.62%     72.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5171      5.58%     78.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3600      3.89%     82.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2507      2.71%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1783      1.92%     86.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1313      1.42%     88.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11066     11.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        92648                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.053209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.603555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     82.785381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7911     98.58%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           89      1.11%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           16      0.20%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8025                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.738193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.672399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.770864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5625     70.09%     70.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              145      1.81%     71.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1934     24.10%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.18%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      0.52%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.22%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.10%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.12%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.11%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.06%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.05%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.11%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.05%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.02%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.07%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                7      0.09%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                5      0.06%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                3      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                3      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                3      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8025                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4220282500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              9946045000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1526870000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13820.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32570.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       264.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       116.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    266.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   232965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  114095                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.95                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     166999.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    17798714750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2464540000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     53542615000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7458665760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9245018160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4069708500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5044404750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            28667917200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32625099000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6434575200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            6820290720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        196803565920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        196803565920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        469573294005                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        478548109305                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1395976920000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1388104275000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2108984646585                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2117190762855                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           699.929456                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.652901                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              230923                       # Transaction distribution
system.membus.trans_dist::ReadResp             230922                       # Transaction distribution
system.membus.trans_dist::WriteReq               2043                       # Transaction distribution
system.membus.trans_dist::WriteResp              2043                       # Transaction distribution
system.membus.trans_dist::Writeback            112927                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        21568                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        21568                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80068                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80068                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        43199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        43199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       192525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       192525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       535315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       546361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 782085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1380352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1380352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      6160256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      6160256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     20742656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     20750804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28291412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               80                       # Total snoops (count)
system.membus.snoop_fanout::samples            442046                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  442046    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              442046                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7565000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1518012499                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22246395                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          899753366                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1966022729                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.7                       # Layer utilization (%)
system.iocache.tags.replacements                21631                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21631                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               194735                       # Number of tag accesses
system.iocache.tags.data_accesses              194735                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        21568                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        21568                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           63                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               63                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            7                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            7                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           63                       # number of demand (read+write) misses
system.iocache.demand_misses::total                63                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           63                       # number of overall misses
system.iocache.overall_misses::total               63                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      6766960                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6766960                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      6766960                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      6766960                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      6766960                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      6766960                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           63                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             63                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        21575                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        21575                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           63                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              63                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           63                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             63                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000324                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000324                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 107412.063492                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 107412.063492                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 107412.063492                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 107412.063492                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 107412.063492                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 107412.063492                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      21568                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           63                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        21568                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           63                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           63                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3490960                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3490960                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1526863907                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1526863907                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3490960                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3490960                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3490960                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3490960                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999676                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999676                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 55412.063492                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 55412.063492                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70793.022394                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70793.022394                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 55412.063492                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 55412.063492                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 55412.063492                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 55412.063492                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 165                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1380352                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        172                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                13462725                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11962756                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            427998                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8450838                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7024539                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.122396                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  443734                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3309                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     11714450                       # DTB read hits
system.cpu.dtb.read_misses                      12295                       # DTB read misses
system.cpu.dtb.read_acv                            71                       # DTB read access violations
system.cpu.dtb.read_accesses                 10887314                       # DTB read accesses
system.cpu.dtb.write_hits                     3464195                       # DTB write hits
system.cpu.dtb.write_misses                      5591                       # DTB write misses
system.cpu.dtb.write_acv                          198                       # DTB write access violations
system.cpu.dtb.write_accesses                 2676367                       # DTB write accesses
system.cpu.dtb.data_hits                     15178645                       # DTB hits
system.cpu.dtb.data_misses                      17886                       # DTB misses
system.cpu.dtb.data_acv                           269                       # DTB access violations
system.cpu.dtb.data_accesses                 13563681                       # DTB accesses
system.cpu.itb.fetch_hits                     8132395                       # ITB hits
system.cpu.itb.fetch_misses                     18214                       # ITB misses
system.cpu.itb.fetch_acv                          557                       # ITB acv
system.cpu.itb.fetch_accesses                 8150609                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         36852722                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10904186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       95554165                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13462725                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7468273                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23802329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  922652                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         67                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 5329                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       1092442                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         7418                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   8904035                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                106848                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           36273100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.634298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.315733                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 19631865     54.12%     54.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   382718      1.06%     55.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2930858      8.08%     63.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   964222      2.66%     65.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1553153      4.28%     70.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   457372      1.26%     71.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2219004      6.12%     77.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   467695      1.29%     78.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7666213     21.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             36273100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.365312                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.592866                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  9499873                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10937659                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14264753                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1116166                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 454649                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               599390                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  6801                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               93054101                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 20119                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 454649                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 10095962                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3018721                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5513428                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  14680500                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2509840                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               91178435                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 46245                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1329206                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  97622                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 382315                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            65116757                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             116247581                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         98865883                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          17315303                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              54493007                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10623750                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             441927                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21653                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5744736                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             12606509                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3928188                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1412933                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           931220                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   78531117                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              206040                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  74822664                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             65483                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        10398293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6755018                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         135636                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      36273100                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.062759                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.163508                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12629584     34.82%     34.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5672340     15.64%     50.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4421970     12.19%     62.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5266761     14.52%     77.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2159750      5.95%     83.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3663625     10.10%     93.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              846327      2.33%     95.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              430930      1.19%     96.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1181813      3.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        36273100                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  152551     14.96%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     29      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 20360      2.00%     16.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                 17503      1.72%     18.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                20672      2.03%     20.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                529480     51.93%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 177006     17.36%     89.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                102022     10.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            130717      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              50870884     67.99%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               298294      0.40%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4444378      5.94%     74.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              347803      0.46%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            2677452      3.58%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              276425      0.37%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             12163345     16.26%     95.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3500801      4.68%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             112565      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               74822664                       # Type of FU issued
system.cpu.iq.rate                           2.030316                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1019623                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013627                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          156219535                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          71297516                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     58699514                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30783999                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17846740                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14532787                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               60013311                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15698259                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           852321                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1791548                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2025                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         8972                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       587261                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3710                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         58284                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 454649                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2060981                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                272194                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            87973787                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            277099                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              12606509                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3928188                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             161659                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  21580                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                173439                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           8972                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         387712                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       161221                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               548933                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              73636925                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              11731286                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1185739                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       9236630                       # number of nop insts executed
system.cpu.iew.exec_refs                     15202545                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 11471258                       # Number of branches executed
system.cpu.iew.exec_stores                    3471259                       # Number of stores executed
system.cpu.iew.exec_rate                     1.998141                       # Inst execution rate
system.cpu.iew.wb_sent                       73365986                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      73232301                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  43085827                       # num instructions producing a value
system.cpu.iew.wb_consumers                  50136959                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.987161                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.859363                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        11385439                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           70404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            441292                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     34635589                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.209677                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.926372                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     16294385     47.05%     47.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3949262     11.40%     58.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4295162     12.40%     70.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1166914      3.37%     74.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1836332      5.30%     79.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       567451      1.64%     81.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       662012      1.91%     83.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       574079      1.66%     84.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5289992     15.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     34635589                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             76533472                       # Number of instructions committed
system.cpu.commit.committedOps               76533472                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       14155888                       # Number of memory references committed
system.cpu.commit.loads                      10814961                       # Number of loads committed
system.cpu.commit.membars                       34938                       # Number of memory barriers committed
system.cpu.commit.branches                   10550835                       # Number of branches committed
system.cpu.commit.fp_insts                   14200781                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  60126669                       # Number of committed integer instructions.
system.cpu.commit.function_calls               407222                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      8472476     11.07%     11.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         45945725     60.03%     71.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          288753      0.38%     71.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4320354      5.65%     77.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         327687      0.43%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       2676755      3.50%     81.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         196413      0.26%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        10849899     14.18%     95.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3342845      4.37%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        112565      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          76533472                       # Class of committed instruction
system.cpu.commit.bw_lim_events               5289992                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    117194159                       # The number of ROB reads
system.cpu.rob.rob_writes                   177482117                       # The number of ROB writes
system.cpu.timesIdled                           54530                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          579622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        47880                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    68191707                       # Number of Instructions Simulated
system.cpu.committedOps                      68191707                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.540428                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.540428                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.850385                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.850385                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 89680337                       # number of integer regfile reads
system.cpu.int_regfile_writes                45021627                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  15000583                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13528027                       # number of floating regfile writes
system.cpu.misc_regfile_reads                21120252                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 159121                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3542                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3542                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23604                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23611                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            7                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          516                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11044                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        43262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        43262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54306                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          682                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4018                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8148                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1380856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1380856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1389004                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               414000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                57000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              434000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5100000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1560000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           194284262                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9001000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            21701605                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             96254                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.942081                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8804189                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             96254                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             91.468292                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.942081                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999887                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999887                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17904341                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17904341                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      8800387                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8800387                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8800387                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8800387                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8800387                       # number of overall hits
system.cpu.icache.overall_hits::total         8800387                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       103648                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        103648                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       103648                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         103648                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       103648                       # number of overall misses
system.cpu.icache.overall_misses::total        103648                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6222624857                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6222624857                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6222624857                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6222624857                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6222624857                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6222624857                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8904035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8904035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8904035                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8904035                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8904035                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8904035                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011641                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011641                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011641                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011641                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011641                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60036.130528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60036.130528                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60036.130528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60036.130528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60036.130528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60036.130528                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          153                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.562500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7377                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7377                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7377                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7377                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7377                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7377                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        96271                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        96271                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        96271                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        96271                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        96271                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        96271                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5224194634                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5224194634                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5224194634                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5224194634                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5224194634                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5224194634                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010812                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010812                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010812                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010812                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54265.507100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54265.507100                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54265.507100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54265.507100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54265.507100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54265.507100                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            211171                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.951894                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13231370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            211171                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.657136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.951894                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          911                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28517939                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28517939                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     10397163                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10397163                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2810601                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2810601                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        17020                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17020                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        16685                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16685                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13207764                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13207764                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13207764                       # number of overall hits
system.cpu.dcache.overall_hits::total        13207764                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       399347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        399347                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       510580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       510580                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1984                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1984                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       909927                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         909927                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       909927                       # number of overall misses
system.cpu.dcache.overall_misses::total        909927                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  22075060997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22075060997                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  34275969773                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  34275969773                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    136384750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    136384750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        12999                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        12999                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  56351030770                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56351030770                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  56351030770                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56351030770                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     10796510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10796510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3321181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3321181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        19004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        19004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        16686                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16686                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     14117691                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14117691                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     14117691                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14117691                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.036989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036989                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.153734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.153734                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.104399                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.104399                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000060                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000060                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064453                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064453                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.064453                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064453                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55277.893654                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55277.893654                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67131.438311                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67131.438311                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 68742.313508                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68742.313508                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        12999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        12999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 61929.177582                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61929.177582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61929.177582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61929.177582                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       297932                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             21270                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.007146                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       112927                       # number of writebacks
system.cpu.dcache.writebacks::total            112927                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       269541                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       269541                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       430503                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       430503                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          673                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          673                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       700044                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       700044                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       700044                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       700044                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       129806                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       129806                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        80077                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80077                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1311                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1311                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       209883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       209883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       209883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       209883                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7260865253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7260865253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5036509687                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5036509687                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     83235250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     83235250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         4001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         4001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  12297374940                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12297374940                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  12297374940                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12297374940                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    684516000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    684516000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    374772000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    374772000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1059288000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1059288000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012023                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024111                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024111                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.068985                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068985                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000060                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014867                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014867                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014867                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014867                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55936.283785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55936.283785                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62895.833847                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62895.833847                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 63489.893211                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63489.893211                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58591.572162                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58591.572162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58591.572162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58591.572162                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      120                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      19971                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     5628     41.03%     41.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     102      0.74%     41.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      76      0.55%     42.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    7910     57.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13716                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5618     49.22%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      102      0.89%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       76      0.67%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5618     49.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11414                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              68700776000     93.09%     93.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               120134000      0.16%     93.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                64270000      0.09%     93.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4915916000      6.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          73801096000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998223                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.710240                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832167                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         24     17.39%     19.57% # number of syscalls executed
system.cpu.kern.syscall::4                         43     31.16%     50.72% # number of syscalls executed
system.cpu.kern.syscall::6                          7      5.07%     55.80% # number of syscalls executed
system.cpu.kern.syscall::17                         9      6.52%     62.32% # number of syscalls executed
system.cpu.kern.syscall::19                         5      3.62%     65.94% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.72%     66.67% # number of syscalls executed
system.cpu.kern.syscall::45                         7      5.07%     71.74% # number of syscalls executed
system.cpu.kern.syscall::48                         3      2.17%     73.91% # number of syscalls executed
system.cpu.kern.syscall::54                         2      1.45%     75.36% # number of syscalls executed
system.cpu.kern.syscall::59                         3      2.17%     77.54% # number of syscalls executed
system.cpu.kern.syscall::71                        15     10.87%     88.41% # number of syscalls executed
system.cpu.kern.syscall::73                        11      7.97%     96.38% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.72%     97.10% # number of syscalls executed
system.cpu.kern.syscall::256                        2      1.45%     98.55% # number of syscalls executed
system.cpu.kern.syscall::257                        2      1.45%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    138                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   372      2.55%      2.55% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.19%      2.74% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12521     85.84%     88.57% # number of callpals executed
system.cpu.kern.callpal::rdps                     442      3.03%     91.60% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     91.62% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     91.64% # number of callpals executed
system.cpu.kern.callpal::rti                     1017      6.97%     98.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  195      1.34%     99.95% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.05%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  14587                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1389                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 897                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 897                      
system.cpu.kern.mode_good::user                   897                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.645788                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.784777                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        12516832000     16.96%     16.96% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          61284264000     83.04%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      372                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.019539                       # Number of seconds simulated
sim_ticks                                 19539192000                       # Number of ticks simulated
final_tick                               3032678654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7418256                       # Simulator instruction rate (inst/s)
host_op_rate                                  7418254                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              375489564                       # Simulator tick rate (ticks/s)
host_mem_usage                                 463596                       # Number of bytes of host memory used
host_seconds                                    52.04                       # Real time elapsed on the host
sim_insts                                   386020451                       # Number of instructions simulated
sim_ops                                     386020451                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3105920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5458304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8564224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3105920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3105920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3439936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4177216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            48530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            85286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              133816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         53749                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65269                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          158958467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          279351572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             438310039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     158958467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        158958467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       176053135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       37733392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            213786527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       176053135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         158958467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         279351572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       37733392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            652096566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      133817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65269                       # Number of write requests accepted
system.mem_ctrls.readBursts                    133817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65269                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8492032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   72256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4175168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8564288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4177216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    40                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3667                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   19539250000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                133817                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65269                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     18                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    283.016311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.117546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.227932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14532     32.47%     32.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14813     33.10%     65.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4659     10.41%     75.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2340      5.23%     81.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1576      3.52%     84.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          934      2.09%     86.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          678      1.51%     88.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          547      1.22%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4675     10.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44754                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.315010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.630976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3861     96.91%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           92      2.31%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           15      0.38%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            8      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3984                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.374749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.310121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.064458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3579     89.83%     89.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           343      8.61%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            16      0.40%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            12      0.30%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.13%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.08%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             9      0.23%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             7      0.18%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             5      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3984                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2303409250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4791309250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  663440000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17359.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36109.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       434.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       213.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    438.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    213.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    98151                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   55010                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.33                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      98144.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     8212533500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       652340000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     10670821750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7623579600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9418368960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4159691250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5138991000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            29185572000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            33142145400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6652426320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7025052240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        198079542960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        198079542960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        476425342665                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        485338055895                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1401687768000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1393869598500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2123813922795                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2132011754955                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           700.310528                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           703.013698                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               95731                       # Transaction distribution
system.membus.trans_dist::ReadResp              95729                       # Transaction distribution
system.membus.trans_dist::WriteReq               1553                       # Transaction distribution
system.membus.trans_dist::WriteResp              1553                       # Transaction distribution
system.membus.trans_dist::Writeback             53749                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41388                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41388                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        97067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        97067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       224335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       233971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 354109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3105920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3105920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6191                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8898240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8904431                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12747631                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               37                       # Total snoops (count)
system.membus.snoop_fanout::samples            199138                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  199138    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              199138                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6370000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           721292250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11870181                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          453674941                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          795710992                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              4.1                       # Layer utilization (%)
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               104103                       # Number of tag accesses
system.iocache.tags.data_accesses              104103                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           18                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           18                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3327983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3327983                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3327983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3327983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3327983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3327983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11538                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11538                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.001560                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.001560                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 107354.290323                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 107354.290323                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 107354.290323                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 107354.290323                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 107354.290323                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 107354.290323                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           31                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           31                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           31                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1715983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1715983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    828384376                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    828384376                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1715983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1715983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1715983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1715983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.998440                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.998440                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 55354.290323                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 55354.290323                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 71908.365972                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 71908.365972                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 55354.290323                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 55354.290323                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 55354.290323                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 55354.290323                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 2255414                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1631967                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50706                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1597272                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1274137                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.769570                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  238511                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1782                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      3182735                       # DTB read hits
system.cpu.dtb.read_misses                       8734                       # DTB read misses
system.cpu.dtb.read_acv                            44                       # DTB read access violations
system.cpu.dtb.read_accesses                  2691701                       # DTB read accesses
system.cpu.dtb.write_hits                     1827196                       # DTB write hits
system.cpu.dtb.write_misses                      4373                       # DTB write misses
system.cpu.dtb.write_acv                          106                       # DTB write access violations
system.cpu.dtb.write_accesses                 1397985                       # DTB write accesses
system.cpu.dtb.data_hits                      5009931                       # DTB hits
system.cpu.dtb.data_misses                      13107                       # DTB misses
system.cpu.dtb.data_acv                           150                       # DTB access violations
system.cpu.dtb.data_accesses                  4089686                       # DTB accesses
system.cpu.itb.fetch_hits                     2170552                       # ITB hits
system.cpu.itb.fetch_misses                     12176                       # ITB misses
system.cpu.itb.fetch_acv                          296                       # ITB acv
system.cpu.itb.fetch_accesses                 2182728                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          9749247                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3616022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       20123803                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2255414                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1512648                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4969043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  140952                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         22                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1900                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        802094                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         3105                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2626467                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 28185                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            9462675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.126651                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.049723                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5808072     61.38%     61.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   188704      1.99%     63.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   237587      2.51%     65.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   430172      4.55%     70.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   679938      7.19%     77.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   187862      1.99%     79.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   332262      3.51%     83.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   267849      2.83%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1330229     14.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9462675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.231342                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.064139                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2972511                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3135530                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2913626                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                374520                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  66488                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               312490                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4072                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               19482655                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 12108                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  66488                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3132181                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  746962                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1472213                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3111940                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                932891                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               19245011                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 68287                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 372378                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  25694                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 279355                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14770815                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              26539466                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18307074                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           8229730                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              12792950                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1977871                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             116002                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          12550                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2010123                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3132098                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1888310                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            420435                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           194472                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   18273274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              125733                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17828257                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              8129                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2264513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1183811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          81209                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       9462675                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.884061                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.098120                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3754330     39.68%     39.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1363612     14.41%     54.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1054804     11.15%     65.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1288679     13.62%     78.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              689079      7.28%     86.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              639116      6.75%     92.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              347832      3.68%     96.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              151672      1.60%     98.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              173551      1.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9462675                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13290      2.66%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 19404      3.88%      6.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                  1759      0.35%      6.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  3184      0.64%      7.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               136422     27.30%     34.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  2962      0.59%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 245275     49.08%     84.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 77460     15.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4110      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9132207     51.22%     51.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                36775      0.21%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     51.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1935835     10.86%     62.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              110672      0.62%     62.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              180278      1.01%     63.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1227859      6.89%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               46812      0.26%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3244920     18.20%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1838917     10.31%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              69872      0.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17828257                       # Type of FU issued
system.cpu.iq.rate                           1.828680                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      499756                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028032                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           32547410                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13068005                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11350751                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            13079664                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            7599610                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      6175579                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11606296                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 6717607                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           358644                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       417852                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1607                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4163                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       164309                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3453                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        180835                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  66488                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  485211                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                117360                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            19015792                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             26948                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3132098                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1888310                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              95888                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   7308                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                108384                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4163                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          25032                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        36992                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                62024                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17742508                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3194389                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             85749                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        616785                       # number of nop insts executed
system.cpu.iew.exec_refs                      5026856                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1903197                       # Number of branches executed
system.cpu.iew.exec_stores                    1832467                       # Number of stores executed
system.cpu.iew.exec_rate                     1.819885                       # Inst execution rate
system.cpu.iew.wb_sent                       17555174                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17526330                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  10510088                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14121570                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.797711                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.744258                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2328248                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           44524                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             59124                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      9133381                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.823912                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.735905                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4834462     52.93%     52.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1310897     14.35%     67.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       619034      6.78%     74.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       564292      6.18%     80.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       281344      3.08%     83.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       185118      2.03%     85.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       104685      1.15%     86.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       130823      1.43%     87.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1102726     12.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9133381                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             16658486                       # Number of instructions committed
system.cpu.commit.committedOps               16658486                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        4438247                       # Number of memory references committed
system.cpu.commit.loads                       2714246                       # Number of loads committed
system.cpu.commit.membars                       23253                       # Number of memory barriers committed
system.cpu.commit.branches                    1731450                       # Number of branches committed
system.cpu.commit.fp_insts                    5634079                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  12903921                       # Number of committed integer instructions.
system.cpu.commit.function_calls               201979                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       557995      3.35%      3.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8332953     50.02%     53.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           36489      0.22%     53.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1785034     10.72%     64.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          97454      0.59%     64.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         142624      0.86%     65.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1138410      6.83%     72.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          35072      0.21%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2737499     16.43%     89.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1725085     10.36%     99.58% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         69871      0.42%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16658486                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1102726                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     26973438                       # The number of ROB reads
system.cpu.rob.rob_writes                    38303612                       # The number of ROB writes
system.cpu.timesIdled                           26318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          286572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        20349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    16104600                       # Number of Instructions Simulated
system.cpu.committedOps                      16104600                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.605370                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.605370                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.651881                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.651881                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17738398                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8922597                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   7470917                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5045592                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 9356430                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  59820                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3295                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3295                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13055                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13073                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9634                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          572                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6191                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   743719                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               177000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              364000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5145000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103780540                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.5                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8081000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11584819                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu.icache.tags.replacements             48530                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.984947                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2573853                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             48530                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.036328                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.984947                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5301470                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5301470                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      2574257                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2574257                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2574257                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2574257                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2574257                       # number of overall hits
system.cpu.icache.overall_hits::total         2574257                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        52210                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         52210                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        52210                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          52210                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        52210                       # number of overall misses
system.cpu.icache.overall_misses::total         52210                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3146959690                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3146959690                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3146959690                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3146959690                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3146959690                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3146959690                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2626467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2626467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2626467                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2626467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2626467                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2626467                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019878                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019878                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019878                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019878                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019878                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019878                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60275.037158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60275.037158                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60275.037158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60275.037158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60275.037158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60275.037158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          395                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.214286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3673                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3673                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3673                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3673                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3673                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3673                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        48537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        48537                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        48537                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        48537                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        48537                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        48537                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2644922059                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2644922059                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2644922059                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2644922059                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2644922059                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2644922059                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.018480                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018480                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.018480                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018480                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.018480                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018480                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54492.903538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54492.903538                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54492.903538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54492.903538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54492.903538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54492.903538                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             85284                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.994946                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3961757                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             85284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.453696                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.994946                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          913                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8849668                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8849668                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2467288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2467288                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1471700                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1471700                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10493                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10493                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         9830                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9830                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3938988                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3938988                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3938988                       # number of overall hits
system.cpu.dcache.overall_hits::total         3938988                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       181555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        181555                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       240321                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       240321                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1004                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1004                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       421876                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         421876                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       421876                       # number of overall misses
system.cpu.dcache.overall_misses::total        421876                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10809968748                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10809968748                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16792066635                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16792066635                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     67524750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     67524750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  27602035383                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27602035383                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  27602035383                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27602035383                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2648843                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2648843                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1712021                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1712021                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        11497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         9830                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9830                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4360864                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4360864                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4360864                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4360864                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.068541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.068541                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.140373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.140373                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.087327                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.087327                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.096741                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.096741                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.096741                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.096741                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59541.013731                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59541.013731                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69873.488522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69873.488522                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 67255.727092                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67255.727092                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65426.891748                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65426.891748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65426.891748                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65426.891748                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       304434                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27394                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.113163                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        53749                       # number of writebacks
system.cpu.dcache.writebacks::total             53749                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       138289                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       138289                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       198927                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       198927                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          370                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          370                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       337216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       337216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       337216                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       337216                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        43266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        43266                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        41394                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41394                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          634                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          634                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        84660                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        84660                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        84660                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        84660                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2679849501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2679849501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2854426967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2854426967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     39841750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     39841750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5534276468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5534276468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5534276468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5534276468                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    655146000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    655146000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    298962000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    298962000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    954108000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    954108000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016334                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016334                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.024178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.055145                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.055145                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019414                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019414                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019414                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019414                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61938.924352                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61938.924352                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68957.505122                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68957.505122                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 62841.876972                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62841.876972                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65370.617387                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65370.617387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65370.617387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65370.617387                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      12406                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3642     43.17%     43.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      69      0.82%     43.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      20      0.24%     44.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4705     55.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8436                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3639     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       69      0.94%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       20      0.27%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3639     49.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7367                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              16367566000     83.77%     83.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                74810000      0.38%     84.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17894000      0.09%     84.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3079030000     15.76%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          19539300000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999176                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.773433                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.873281                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.03%      3.03% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.55%      7.58% # number of syscalls executed
system.cpu.kern.syscall::4                         30     45.45%     53.03% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.55%     57.58% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.58%     65.15% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.03%     68.18% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.52%     69.70% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.55%     74.24% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.03%     77.27% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.52%     78.79% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.03%     81.82% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.12%     93.94% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.52%     95.45% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.52%     96.97% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.52%     98.48% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.52%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     66                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   247      2.73%      2.73% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.14%      2.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7750     85.54%     88.41% # number of callpals executed
system.cpu.kern.callpal::rdps                     176      1.94%     90.35% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     90.38% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     90.40% # number of callpals executed
system.cpu.kern.callpal::rti                      597      6.59%     96.99% # number of callpals executed
system.cpu.kern.callpal::callsys                  131      1.45%     98.43% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.07%     98.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                 135      1.49%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   9060                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               842                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 519                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 520                      
system.cpu.kern.mode_good::user                   519                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.617577                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.763023                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7205336000     36.88%     36.88% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          12301440000     62.96%     99.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             32524000      0.17%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      247                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.276853                       # Number of seconds simulated
sim_ticks                                276852636000                       # Number of ticks simulated
final_tick                               3309531290000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 805890                       # Simulator instruction rate (inst/s)
host_op_rate                                   805890                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              270198119                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465644                       # Number of bytes of host memory used
host_seconds                                  1024.63                       # Real time elapsed on the host
sim_insts                                   825738016                       # Number of instructions simulated
sim_ops                                     825738016                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        17715008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5226816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22941888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     17715008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17715008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2521536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       520192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3041728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           276797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            81669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              358467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         39399                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide         8128                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47527                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           63987139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           18879416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              82866785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      63987139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63987139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9107863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1878949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10986812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9107863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          63987139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          18879416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1879180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             93853598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      358467                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47527                       # Number of write requests accepted
system.mem_ctrls.readBursts                    358467                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47527                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               22726976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  214912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2972800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22941888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3041728                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3358                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1075                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           30                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3889                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  276852636000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                358467                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47527                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  298434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   42949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     20                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       102846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.904051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.826176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.829352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34307     33.36%     33.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31626     30.75%     64.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15977     15.53%     79.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6156      5.99%     85.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3847      3.74%     89.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2111      2.05%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2785      2.71%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1161      1.13%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4876      4.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       102846                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     125.969138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.750760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2190     77.69%     77.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          319     11.32%     89.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           70      2.48%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           58      2.06%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           38      1.35%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           43      1.53%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           17      0.60%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           16      0.57%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      0.71%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           15      0.53%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           15      0.53%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.21%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2819                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.477474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.396272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.311243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2432     86.27%     86.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           339     12.03%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            18      0.64%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             3      0.11%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             3      0.11%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.07%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             8      0.28%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.07%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.07%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.18%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2819                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3507487000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10165780750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1775545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9877.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28627.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        82.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     82.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   262955                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35769                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     681913.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   199420531500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      9244820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     68190346500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8053834320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9765698040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4394453250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5328505875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            30875878800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            34221922800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            6801246000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7177351680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        216162410880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        216162410880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        522442779030                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        516457719180                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1527435015000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1532685067500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2316165617280                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2321798675955                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           699.847240                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           701.549312                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              330247                       # Transaction distribution
system.membus.trans_dist::ReadResp             330246                       # Transaction distribution
system.membus.trans_dist::WriteReq               1011                       # Transaction distribution
system.membus.trans_dist::WriteResp              1011                       # Transaction distribution
system.membus.trans_dist::Writeback             39399                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         8128                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         8128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              30                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28963                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28963                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        16293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        16293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       553636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       553636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       202797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       206151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 776080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       520256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       520256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     17715008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     17715008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4911                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7748352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7753263                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25988527                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               77                       # Total snoops (count)
system.membus.snoop_fanout::samples            406109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  406109    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              406109                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2687000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           786329248                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8552903                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2580232414                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy          762287210                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.iocache.tags.replacements                 8164                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 8164                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                73700                       # Number of tag accesses
system.iocache.tags.data_accesses               73700                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide         8128                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total         8128                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           36                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               36                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           28                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           28                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           36                       # number of demand (read+write) misses
system.iocache.demand_misses::total                36                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           36                       # number of overall misses
system.iocache.overall_misses::total               36                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4086717                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4086717                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4086717                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4086717                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4086717                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4086717                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           36                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             36                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         8156                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         8156                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           36                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              36                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           36                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             36                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.003433                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.003433                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 113519.916667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 113519.916667                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 113519.916667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 113519.916667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 113519.916667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 113519.916667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                       8128                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           36                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         8128                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           36                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           36                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2213217                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2213217                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    592965065                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    592965065                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2213217                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2213217                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2213217                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2213217                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.996567                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.996567                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 61478.250000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 61478.250000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 72953.379060                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 72953.379060                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 61478.250000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 61478.250000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 61478.250000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 61478.250000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  60                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   520192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         67                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                20259556                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19219120                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            546558                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14373347                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12513789                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.062457                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  392995                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3824                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     64438503                       # DTB read hits
system.cpu.dtb.read_misses                      12342                       # DTB read misses
system.cpu.dtb.read_acv                            85                       # DTB read access violations
system.cpu.dtb.read_accesses                 63602732                       # DTB read accesses
system.cpu.dtb.write_hits                    30769529                       # DTB write hits
system.cpu.dtb.write_misses                      2987                       # DTB write misses
system.cpu.dtb.write_acv                          193                       # DTB write access violations
system.cpu.dtb.write_accesses                30215059                       # DTB write accesses
system.cpu.dtb.data_hits                     95208032                       # DTB hits
system.cpu.dtb.data_misses                      15329                       # DTB misses
system.cpu.dtb.data_acv                           278                       # DTB access violations
system.cpu.dtb.data_accesses                 93817791                       # DTB accesses
system.cpu.itb.fetch_hits                    37547451                       # ITB hits
system.cpu.itb.fetch_misses                     18260                       # ITB misses
system.cpu.itb.fetch_acv                          966                       # ITB acv
system.cpu.itb.fetch_accesses                37565711                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        138386817                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           44364437                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      488264900                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20259556                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12906784                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      91382967                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1196726                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        431                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                11431                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        751444                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         5677                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  38323332                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                252803                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          137114758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.560995                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.703679                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 64740164     47.22%     47.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1568930      1.14%     48.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5062560      3.69%     52.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1279871      0.93%     52.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7301388      5.33%     58.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1599288      1.17%     59.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3983307      2.91%     62.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1004597      0.73%     63.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 50574653     36.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            137114758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.146398                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        3.528262                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 39097876                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              31639708                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  54989117                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              10800603                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 587454                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               327249                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 11080                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              484440271                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 34854                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 587454                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 43040464                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3854661                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1878837                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  61758810                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              25994532                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              482330429                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 80804                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               23983185                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  25823                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 133272                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           408991583                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             678043229                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        678029645                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11613                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             392092968                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 16898615                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             184541                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          20160                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  52430191                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             64781794                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            30996976                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           8458043                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3783505                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  455313881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              193860                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 448690428                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            110469                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15690361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11193851                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         130064                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     137114758                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.272372                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.195227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14239576     10.39%     10.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16912426     12.33%     22.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27807179     20.28%     43.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            21807466     15.90%     58.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            15376764     11.21%     70.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            14069730     10.26%     80.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            15034344     10.96%     91.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6258708      4.56%     95.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5608565      4.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       137114758                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5397957     47.16%     47.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 914462      7.99%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2928143     25.58%     80.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2204363     19.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1673      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             333669639     74.37%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             19461657      4.34%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4605      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 796      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             64644120     14.41%     93.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            30790491      6.86%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             117447      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              448690428                       # Type of FU issued
system.cpu.iq.rate                           3.242292                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11444925                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.025507                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1046013000                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         471206372                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    447575420                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               38008                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              19326                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        17802                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              460113728                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   19952                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6948660                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1419485                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1456                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        28108                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       355241                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        13314                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         44450                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 587454                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1824360                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 79901                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           478326960                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            349237                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              64781794                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             30996976                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             157512                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4590                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 74234                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          28108                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         367904                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       253667                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               621571                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             447901490                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              64455857                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            788938                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                      22819219                       # number of nop insts executed
system.cpu.iew.exec_refs                     95230369                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 18074219                       # Number of branches executed
system.cpu.iew.exec_stores                   30774512                       # Number of stores executed
system.cpu.iew.exec_rate                     3.236591                       # Inst execution rate
system.cpu.iew.wb_sent                      447731496                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     447593222                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 308731641                       # num instructions producing a value
system.cpu.iew.wb_consumers                 372534490                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       3.234363                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.828733                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        16397793                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           63796                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            556052                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    134811578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.426167                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.093833                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     25201733     18.69%     18.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26759231     19.85%     38.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     21899217     16.24%     54.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9667991      7.17%     61.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6170403      4.58%     66.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      4579776      3.40%     69.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3495237      2.59%     72.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2530469      1.88%     74.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     34507521     25.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    134811578                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            461887003                       # Number of instructions committed
system.cpu.commit.committedOps              461887003                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       94004044                       # Number of memory references committed
system.cpu.commit.loads                      63362309                       # Number of loads committed
system.cpu.commit.membars                       30127                       # Number of memory barriers committed
system.cpu.commit.branches                   17223215                       # Number of branches committed
system.cpu.commit.fp_insts                      16891                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 439484519                       # Number of committed integer instructions.
system.cpu.commit.function_calls               324424                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass     22171111      4.80%      4.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        326192086     70.62%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        19364894      4.19%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4560      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            796      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        63392436     13.72%     93.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       30643673      6.63%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        117447      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         461887003                       # Class of committed instruction
system.cpu.commit.bw_lim_events              34507521                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    578505230                       # The number of ROB reads
system.cpu.rob.rob_writes                   958876303                       # The number of ROB writes
system.cpu.timesIdled                          181900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1272059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        39501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   439717565                       # Number of Instructions Simulated
system.cpu.committedOps                     439717565                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.314718                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.314718                       # CPI: Total CPI of All Threads
system.cpu.ipc                               3.177453                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.177453                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                660865951                       # number of integer regfile reads
system.cpu.int_regfile_writes               399113400                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     11175                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    10036                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  172627                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  93592                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                  701                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 701                       # Transaction distribution
system.iobus.trans_dist::WriteReq                9111                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9139                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           28                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           92                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          812                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        16328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   19680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          406                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4911                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       520480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   525391                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               741000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                69000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              520000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            73297185                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2341000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             8203097                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements            276776                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.978234                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            38030662                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            276776                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            137.405924                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.978234                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          418                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          76923503                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         76923503                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     38032137                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        38032137                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      38032137                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         38032137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     38032137                       # number of overall hits
system.cpu.icache.overall_hits::total        38032137                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       291195                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        291195                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       291195                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         291195                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       291195                       # number of overall misses
system.cpu.icache.overall_misses::total        291195                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  16503864648                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16503864648                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  16503864648                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16503864648                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  16503864648                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16503864648                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     38323332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     38323332                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     38323332                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     38323332                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     38323332                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     38323332                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007598                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007598                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007598                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007598                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007598                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007598                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56676.332519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56676.332519                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56676.332519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56676.332519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56676.332519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56676.332519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        14356                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        14356                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        14356                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        14356                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        14356                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        14356                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       276839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       276839                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       276839                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       276839                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       276839                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       276839                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  13931854335                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13931854335                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  13931854335                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13931854335                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  13931854335                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13931854335                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.007224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007224                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.007224                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007224                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.007224                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007224                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50324.753142                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50324.753142                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50324.753142                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50324.753142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50324.753142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50324.753142                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             81664                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.997660                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            87734925                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             81664                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1074.340285                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.997660                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          912                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         176247591                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        176247591                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     57279607                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57279607                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     30421897                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       30421897                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        15232                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        15232                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        15216                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        15216                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      87701504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         87701504                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     87701504                       # number of overall hits
system.cpu.dcache.overall_hits::total        87701504                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       146809                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        146809                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       202456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       202456                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1743                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1743                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       349265                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         349265                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       349265                       # number of overall misses
system.cpu.dcache.overall_misses::total        349265                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   8892336238                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8892336238                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12677800906                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12677800906                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    119641999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    119641999                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        12999                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        12999                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  21570137144                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  21570137144                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  21570137144                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  21570137144                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     57426416                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     57426416                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     30624353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     30624353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        16975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        16975                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        15217                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        15217                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     88050769                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     88050769                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     88050769                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     88050769                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002556                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002556                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006611                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.102680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.102680                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000066                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000066                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003967                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003967                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003967                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003967                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60570.784066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60570.784066                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62620.030555                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62620.030555                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 68641.422260                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68641.422260                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        12999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        12999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 61758.656447                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61758.656447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61758.656447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61758.656447                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       133528                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             11769                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.345739                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        39399                       # number of writebacks
system.cpu.dcache.writebacks::total             39399                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        95055                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        95055                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       173506                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       173506                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          748                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          748                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       268561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       268561                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       268561                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       268561                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        51754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        51754                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        28950                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28950                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          995                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          995                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        80704                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        80704                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        80704                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        80704                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3136382010                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3136382010                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1750503370                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1750503370                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     61235750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61235750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         4001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         4001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4886885380                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4886885380                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4886885380                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4886885380                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    114870000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    114870000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    171594000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    171594000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    286464000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    286464000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000901                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000945                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.058616                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058616                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000066                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000917                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000917                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000917                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000917                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60601.731460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60601.731460                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60466.437651                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60466.437651                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 61543.467337                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61543.467337                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60553.199098                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60553.199098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60553.199098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60553.199098                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      20403                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4325     34.44%     34.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      43      0.34%     34.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     283      2.25%     37.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    7906     62.96%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                12557                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4315     48.18%     48.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       43      0.48%     48.66% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      283      3.16%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4315     48.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8956                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             271971818000     98.24%     98.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                52552000      0.02%     98.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               238692000      0.09%     98.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              4589456000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         276852518000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997688                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.545788                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.713228                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      1.21%      1.21% # number of syscalls executed
system.cpu.kern.syscall::3                         89     35.89%     37.10% # number of syscalls executed
system.cpu.kern.syscall::4                         89     35.89%     72.98% # number of syscalls executed
system.cpu.kern.syscall::6                         10      4.03%     77.02% # number of syscalls executed
system.cpu.kern.syscall::17                         7      2.82%     79.84% # number of syscalls executed
system.cpu.kern.syscall::19                         3      1.21%     81.05% # number of syscalls executed
system.cpu.kern.syscall::33                         3      1.21%     82.26% # number of syscalls executed
system.cpu.kern.syscall::45                        13      5.24%     87.50% # number of syscalls executed
system.cpu.kern.syscall::48                         3      1.21%     88.71% # number of syscalls executed
system.cpu.kern.syscall::59                         3      1.21%     89.92% # number of syscalls executed
system.cpu.kern.syscall::71                        16      6.45%     96.37% # number of syscalls executed
system.cpu.kern.syscall::73                         4      1.61%     97.98% # number of syscalls executed
system.cpu.kern.syscall::74                         3      1.21%     99.19% # number of syscalls executed
system.cpu.kern.syscall::90                         2      0.81%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    248                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   475      3.39%      3.39% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.18%      3.57% # number of callpals executed
system.cpu.kern.callpal::swpipl                 11077     79.08%     82.65% # number of callpals executed
system.cpu.kern.callpal::rdps                     886      6.33%     88.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.02%     89.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.02%     89.02% # number of callpals executed
system.cpu.kern.callpal::rti                     1154      8.24%     97.26% # number of callpals executed
system.cpu.kern.callpal::callsys                  327      2.33%     99.59% # number of callpals executed
system.cpu.kern.callpal::imb                       57      0.41%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  14007                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1629                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1094                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1094                      
system.cpu.kern.mode_good::user                  1094                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.671578                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.803526                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        12738248000      4.60%      4.60% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         264114270000     95.40%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      475                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.117099                       # Number of seconds simulated
sim_ticks                                117098814000                       # Number of ticks simulated
final_tick                               3426630104000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2529198                       # Simulator instruction rate (inst/s)
host_op_rate                                  2529198                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              316767600                       # Simulator tick rate (ticks/s)
host_mem_usage                                 465644                       # Number of bytes of host memory used
host_seconds                                   369.67                       # Real time elapsed on the host
sim_insts                                   934963302                       # Number of instructions simulated
sim_ops                                     934963302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         3041152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        13742848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16784000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      3041152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3041152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7872512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8577024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            47518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           214732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              262250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        123008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134016                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           25970818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          117361120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             143331938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      25970818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25970818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        67229648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        6016389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73246036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        67229648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          25970818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         117361120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        6016389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            216577975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      262250                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134016                       # Number of write requests accepted
system.mem_ctrls.readBursts                    262250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16712960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8566976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16784000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8577024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1110                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   151                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8563                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  117098814000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                262250                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134016                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  211135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       121154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.653713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.764054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.226021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        49978     41.25%     41.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40344     33.30%     74.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11219      9.26%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5460      4.51%     88.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3591      2.96%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3761      3.10%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2267      1.87%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          704      0.58%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3830      3.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       121154                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.523045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     99.120092                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7761     99.64%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           16      0.21%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7789                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.185646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.112352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.017246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3921     50.34%     50.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3767     48.36%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            51      0.65%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             8      0.10%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.06%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.03%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.04%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             7      0.09%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             7      0.09%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.06%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             4      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7789                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3250143000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8146518000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1305700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12445.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31195.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       142.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    143.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   187408                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86432                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     295505.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    46832623500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3910140000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     66354643500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8482433400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10253008080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4628311875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5594399250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            31849677600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            35284914600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7231317120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7614686880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        223810644720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        223810644720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        559597374315                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        552764046735                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1565101708500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1571095855500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2400701467530                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2406417555765                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           700.601788                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.269926                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              238016                       # Transaction distribution
system.membus.trans_dist::ReadResp             238015                       # Transaction distribution
system.membus.trans_dist::WriteReq               1604                       # Transaction distribution
system.membus.trans_dist::WriteResp              1604                       # Transaction distribution
system.membus.trans_dist::Writeback            123008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27521                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27521                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        95038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        95038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       552476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       562198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 679280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3041152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      3041152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     21615360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     21622144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25367808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               30                       # Total snoops (count)
system.membus.snoop_fanout::samples            396304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  396304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              396304                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6464000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1468433500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11328434                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          444482435                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2004085744                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3005984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3005984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3005984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3005984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3005984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3005984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 107356.571429                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 107356.571429                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 107356.571429                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 107356.571429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 107356.571429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 107356.571429                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1549984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1549984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    777907190                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    777907190                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1549984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1549984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1549984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1549984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 55356.571429                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 55356.571429                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 70667.440952                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 70667.440952                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 55356.571429                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 55356.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 55356.571429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 55356.571429                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                14201335                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13417506                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            595730                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12643110                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12109560                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.779915                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  364157                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2005                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     23139974                       # DTB read hits
system.cpu.dtb.read_misses                      33511                       # DTB read misses
system.cpu.dtb.read_acv                            47                       # DTB read access violations
system.cpu.dtb.read_accesses                 22624778                       # DTB read accesses
system.cpu.dtb.write_hits                    10475060                       # DTB write hits
system.cpu.dtb.write_misses                      2121                       # DTB write misses
system.cpu.dtb.write_acv                          108                       # DTB write access violations
system.cpu.dtb.write_accesses                10028466                       # DTB write accesses
system.cpu.dtb.data_hits                     33615034                       # DTB hits
system.cpu.dtb.data_misses                      35632                       # DTB misses
system.cpu.dtb.data_acv                           155                       # DTB access violations
system.cpu.dtb.data_accesses                 32653244                       # DTB accesses
system.cpu.itb.fetch_hits                    22083380                       # ITB hits
system.cpu.itb.fetch_misses                     14358                       # ITB misses
system.cpu.itb.fetch_acv                          296                       # ITB acv
system.cpu.itb.fetch_accesses                22097738                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         58530255                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           23593084                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      129862425                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    14201335                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12473717                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33043829                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1271546                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        211                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 8908                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        955976                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         3187                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  22564179                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                121732                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       5                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples           58240997                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.229742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.707197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 32412447     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   447038      0.77%     56.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1152629      1.98%     58.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   766327      1.32%     59.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 10134373     17.40%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   838490      1.44%     78.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9770621     16.78%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   295096      0.51%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2423976      4.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             58240997                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.242632                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.218723                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 17392380                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              18285618                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18039205                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3891933                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 631861                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               342084                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  3993                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              125416882                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 11958                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 631861                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19179111                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2170866                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2525976                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  20007683                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              13725500                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              122498783                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                222720                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 323596                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               11862785                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 166525                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            96657406                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             169966979                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        118067653                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          51895425                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              87077413                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9579993                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             240314                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          13215                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  21955042                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24236738                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11075368                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          10162772                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          9671263                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  117201333                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              217460                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 114141742                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6310                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         8165866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5880310                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         168827                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      58240997                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.959818                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.608308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12555195     21.56%     21.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13232668     22.72%     44.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12416018     21.32%     65.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10052939     17.26%     82.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6453063     11.08%     93.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2016958      3.46%     97.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              887604      1.52%     98.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              316861      0.54%     99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              309691      0.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        58240997                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16465      5.33%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     7      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult               191433     61.97%     67.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  3464      1.12%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  52335     16.94%     85.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 45214     14.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6162      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              60741023     53.22%     53.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               279796      0.25%     53.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     53.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             9748929      8.54%     62.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  23      0.00%     62.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               98784      0.09%     62.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            9122384      7.99%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              138116      0.12%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23358151     20.46%     90.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10484199      9.19%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess             164174      0.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              114141742                       # Type of FU issued
system.cpu.iq.rate                           1.950132                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      308918                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002706                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          190502407                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          71395725                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     65410562                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            96337302                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54194583                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     47167302                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               66178194                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                48266304                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           669499                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2142359                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          282                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         5796                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       627300                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3473                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         33035                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 631861                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  965865                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1008109                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           118512279                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             55591                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24236738                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11075368                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             186185                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   6148                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1000791                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           5796                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         743846                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        42095                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               785941                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             113347893                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23177241                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            793849                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1093486                       # number of nop insts executed
system.cpu.iew.exec_refs                     33655408                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12295158                       # Number of branches executed
system.cpu.iew.exec_stores                   10478167                       # Number of stores executed
system.cpu.iew.exec_rate                     1.936569                       # Inst execution rate
system.cpu.iew.wb_sent                      112802022                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     112577864                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  60674521                       # num instructions producing a value
system.cpu.iew.wb_consumers                  65539581                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.923413                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.925769                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         8136666                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           48633                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            614870                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     56888541                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.938606                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.564521                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     28832895     50.68%     50.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      8526133     14.99%     65.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       412900      0.73%     66.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       368145      0.65%     67.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6782352     11.92%     78.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      7563626     13.30%     92.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        86439      0.15%     92.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       166498      0.29%     92.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4149553      7.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     56888541                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            110284450                       # Number of instructions committed
system.cpu.commit.committedOps              110284450                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32542447                       # Number of memory references committed
system.cpu.commit.loads                      22094379                       # Number of loads committed
system.cpu.commit.membars                       24237                       # Number of memory barriers committed
system.cpu.commit.branches                   11934655                       # Number of branches committed
system.cpu.commit.fp_insts                   46868457                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  90293776                       # Number of committed integer instructions.
system.cpu.commit.function_calls               343682                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1065326      0.97%      0.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         57272118     51.93%     52.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          277631      0.25%     53.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     53.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        9745331      8.84%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             21      0.00%     61.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          98634      0.09%     62.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       8955350      8.12%     70.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         137925      0.13%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             1      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        22118616     20.06%     90.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10449323      9.47%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess        164174      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         110284450                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4149553                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    171005950                       # The number of ROB reads
system.cpu.rob.rob_writes                   238195310                       # The number of ROB writes
system.cpu.timesIdled                           26201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          289258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        19152                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   109225286                       # Number of Instructions Simulated
system.cpu.committedOps                     109225286                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.535867                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.535867                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.866134                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.866134                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                111399245                       # number of integer regfile reads
system.cpu.int_regfile_writes                52092485                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  46865719                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 38138243                       # number of floating regfile writes
system.cpu.misc_regfile_reads                67132838                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 101857                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3284                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3284                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12612                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12612                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1696                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4076                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   711520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               364000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              308000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5150000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99142608                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8116000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11065566                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             47517                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.998927                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22512434                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             47517                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            473.776417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.998927                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45175878                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45175878                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     22513187                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22513187                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      22513187                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22513187                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     22513187                       # number of overall hits
system.cpu.icache.overall_hits::total        22513187                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        50992                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         50992                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        50992                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          50992                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        50992                       # number of overall misses
system.cpu.icache.overall_misses::total         50992                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   3100500679                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3100500679                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   3100500679                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3100500679                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   3100500679                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3100500679                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     22564179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22564179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     22564179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22564179                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     22564179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22564179                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002260                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002260                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002260                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002260                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002260                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002260                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60803.668791                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60803.668791                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60803.668791                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60803.668791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60803.668791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60803.668791                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          386                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.888889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3472                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3472                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3472                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3472                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3472                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3472                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        47520                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        47520                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        47520                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        47520                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        47520                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        47520                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2612149064                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2612149064                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2612149064                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2612149064                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2612149064                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2612149064                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54969.466835                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54969.466835                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54969.466835                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54969.466835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54969.466835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54969.466835                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            214730                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.999226                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            32404964                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            214730                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            150.910278                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.999226                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          65989734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         65989734                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     22148122                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22148122                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10230512                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10230512                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10629                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10629                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        10208                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10208                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      32378634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32378634                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32378634                       # number of overall hits
system.cpu.dcache.overall_hits::total        32378634                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       281839                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        281839                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       204934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       204934                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1257                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1257                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       486773                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         486773                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       486773                       # number of overall misses
system.cpu.dcache.overall_misses::total        486773                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  16336632996                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16336632996                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  14220913066                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14220913066                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     89919500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     89919500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  30557546062                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30557546062                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  30557546062                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30557546062                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22429961                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22429961                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10435446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10435446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        11886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        10208                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10208                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32865407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32865407                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32865407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32865407                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012565                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019638                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.105755                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105755                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014811                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014811                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014811                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014811                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57964.415840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57964.415840                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69392.648687                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69392.648687                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 71535.003978                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71535.003978                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62775.762136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62775.762136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62775.762136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62775.762136                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       151781                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             11283                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.452185                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       123008                       # number of writebacks
system.cpu.dcache.writebacks::total            123008                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        95513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        95513                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       177412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177412                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          370                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          370                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       272925                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       272925                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       272925                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       272925                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       186326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       186326                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        27522                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        27522                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          887                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       213848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       213848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       213848                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       213848                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  10117075254                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10117075254                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1857406738                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1857406738                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     58289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     58289000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11974481992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11974481992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11974481992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11974481992                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    654144000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    654144000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    310420000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    310420000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    964564000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    964564000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002637                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.074626                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.074626                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006507                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006507                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54297.710754                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54297.710754                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67488.072742                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67488.072742                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 65714.768884                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65714.768884                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55995.295687                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55995.295687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55995.295687                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55995.295687                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       49                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      23052                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4138     39.99%     39.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      60      0.58%     40.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     120      1.16%     41.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    6029     58.27%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                10347                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4135     48.93%     48.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       60      0.71%     49.64% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      120      1.42%     51.07% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4135     48.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8450                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             113303424000     96.76%     96.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                64422000      0.06%     96.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               103248000      0.09%     96.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3627642000      3.10%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         117098736000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999275                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.685852                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.816662                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.33%      3.33% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.00%      8.33% # number of syscalls executed
system.cpu.kern.syscall::4                         26     43.33%     51.67% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.00%     56.67% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.33%     65.00% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.33%     68.33% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.67%     70.00% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.00%     75.00% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.33%     78.33% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.67%     80.00% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.33%     83.33% # number of syscalls executed
system.cpu.kern.syscall::71                         6     10.00%     93.33% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.67%     95.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.67%     96.67% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.67%     98.33% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.67%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     60                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   241      2.15%      2.15% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.12%      2.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  9357     83.44%     85.71% # number of callpals executed
system.cpu.kern.callpal::rdps                     364      3.25%     88.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     88.97% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     88.99% # number of callpals executed
system.cpu.kern.callpal::rti                      810      7.22%     96.21% # number of callpals executed
system.cpu.kern.callpal::callsys                  267      2.38%     98.59% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.05%     98.64% # number of callpals executed
system.cpu.kern.callpal::rdunique                 151      1.35%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  11214                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1049                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 743                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 744                      
system.cpu.kern.mode_good::user                   743                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.709247                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.829431                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7843932000      6.70%      6.70% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         109221850000     93.27%     99.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             32954000      0.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      241                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.030851                       # Number of seconds simulated
sim_ticks                                 30851132000                       # Number of ticks simulated
final_tick                               3457481236000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               13670447                       # Simulator instruction rate (inst/s)
host_op_rate                                 13670444                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              441947449                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466668                       # Number of bytes of host memory used
host_seconds                                    69.81                       # Real time elapsed on the host
sim_insts                                   954295817                       # Number of instructions simulated
sim_ops                                     954295817                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         7317504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         4077376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11394880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      7317504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7317504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2123264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      1605632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3728896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           114336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            63709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              178045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         33176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        25088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              58264                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          237187537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          132162930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             369350467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     237187537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        237187537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        68822888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       52044508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120867396                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        68822888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         237187537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         132162930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       52044508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            490217863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      178045                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      58264                       # Number of write requests accepted
system.mem_ctrls.readBursts                    178045                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    58264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11285952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  108928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3714560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11394880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3728896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1702                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   224                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3690                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        28                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   30851132000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                178045                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                58264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  129817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     74                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.628763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.082847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   268.815167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27089     42.74%     42.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17570     27.72%     70.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6573     10.37%     80.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3190      5.03%     85.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2264      3.57%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1175      1.85%     91.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          824      1.30%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          696      1.10%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4007      6.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63388                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.117101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.027954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           2116     61.33%     61.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           399     11.57%     72.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           293      8.49%     81.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          210      6.09%     87.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          133      3.86%     91.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          106      3.07%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           59      1.71%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           34      0.99%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           30      0.87%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           10      0.29%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           16      0.46%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           16      0.46%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            5      0.14%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.06%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.12%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            3      0.09%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.09%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.03%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.12%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            4      0.12%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3450                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.823188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.604310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.393059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          3307     95.86%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            50      1.45%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            35      1.01%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            23      0.67%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            16      0.46%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             5      0.14%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             5      0.14%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3450                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2396461000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5702892250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  881715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13589.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32339.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       365.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    369.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   123979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   47010                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     130554.20                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    14060542000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1030120000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     15758505000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8691943680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10522665720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4742628000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5741533875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            32466189600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            36043698600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            7413333840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            7808665680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        225825559440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        225825559440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        570447935640                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        563212401525                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1574093172750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1580440132500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2423680762950                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2429594657340                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           700.996964                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.707430                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              153414                       # Transaction distribution
system.membus.trans_dist::ReadResp             153410                       # Transaction distribution
system.membus.trans_dist::WriteReq               1187                       # Transaction distribution
system.membus.trans_dist::WriteResp              1187                       # Transaction distribution
system.membus.trans_dist::Writeback             33176                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25088                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25088                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25835                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25835                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       228683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       228683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       160618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       165222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 444159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1605632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1605632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      7317504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      7317504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6200640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6204984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15128120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               89                       # Total snoops (count)
system.membus.snoop_fanout::samples            236442                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  236442    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              236442                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3485000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           702558250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25945103                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1068375415                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy          596269735                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.iocache.tags.replacements                25166                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25166                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226678                       # Number of tag accesses
system.iocache.tags.data_accesses              226678                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        25088                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        25088                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide           23                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total           23                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           78                       # number of demand (read+write) misses
system.iocache.demand_misses::total                78                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           78                       # number of overall misses
system.iocache.overall_misses::total               78                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      8386948                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8386948                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      8386948                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      8386948                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      8386948                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      8386948                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25111                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25111                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           78                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              78                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           78                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             78                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000916                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000916                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 107524.974359                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 107524.974359                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 107524.974359                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 107524.974359                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 107524.974359                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 107524.974359                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      25088                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25088                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           78                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           78                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           78                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4330948                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4330948                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   1754952254                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   1754952254                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4330948                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4330948                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4330948                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4330948                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999084                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999084                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 55524.974359                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 55524.974359                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69951.859614                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69951.859614                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 55524.974359                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 55524.974359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 55524.974359                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 55524.974359                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1605632                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                 3603398                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3134763                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            404566                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2681280                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2333665                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.035483                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  123242                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3052                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2439563                       # DTB read hits
system.cpu.dtb.read_misses                       8608                       # DTB read misses
system.cpu.dtb.read_acv                            77                       # DTB read access violations
system.cpu.dtb.read_accesses                  1485518                       # DTB read accesses
system.cpu.dtb.write_hits                     1021643                       # DTB write hits
system.cpu.dtb.write_misses                      2448                       # DTB write misses
system.cpu.dtb.write_acv                          208                       # DTB write access violations
system.cpu.dtb.write_accesses                  358292                       # DTB write accesses
system.cpu.dtb.data_hits                      3461206                       # DTB hits
system.cpu.dtb.data_misses                      11056                       # DTB misses
system.cpu.dtb.data_acv                           285                       # DTB access violations
system.cpu.dtb.data_accesses                  1843810                       # DTB accesses
system.cpu.itb.fetch_hits                     2990401                       # ITB hits
system.cpu.itb.fetch_misses                     13533                       # ITB misses
system.cpu.itb.fetch_acv                          228                       # ITB acv
system.cpu.itb.fetch_accesses                 3003934                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         15363322                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6288572                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       32738904                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3603398                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2456907                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7304263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  861018                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          2                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2365                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        673137                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         9217                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3867700                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                142608                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           14708096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.225910                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.077033                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8418056     57.23%     57.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   539054      3.67%     60.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   697461      4.74%     65.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   960345      6.53%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   701782      4.77%     76.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   106812      0.73%     77.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   728732      4.95%     82.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   236519      1.61%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2319335     15.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14708096                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.234545                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.130978                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5479582                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3002769                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   5500723                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                301979                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 423043                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               246505                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7583                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               31279383                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 20884                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 423043                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5765938                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  952080                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1700602                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   5406121                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                460312                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               30280392                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5490                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  38960                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15383                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 140268                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            25713122                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              46759513                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         46753814                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4226                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16160788                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9552334                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             150060                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          25510                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1318067                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2780875                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1189005                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            273113                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           139164                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   27050933                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              175646                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24049740                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9736                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         7815096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6340438                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         101223                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14708096                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.635136                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.902491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6561257     44.61%     44.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1919498     13.05%     57.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1609570     10.94%     68.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1807611     12.29%     80.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1540314     10.47%     91.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              606270      4.12%     95.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              428700      2.91%     98.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              155545      1.06%     99.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               79331      0.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14708096                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  147774     49.63%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  87975     29.55%     79.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 61985     20.82%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               476      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20377325     84.73%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6448      0.03%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     84.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2118      0.01%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 236      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2538324     10.55%     95.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1034578      4.30%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              90235      0.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24049740                       # Type of FU issued
system.cpu.iq.rate                           1.565400                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      297734                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012380                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           63099036                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          35040205                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     23086277                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               16010                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               8325                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7493                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               24338578                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8420                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            87732                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       715067                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         6752                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         6967                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       200959                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1215                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         36190                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 423043                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  877423                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 67198                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            27303938                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            197286                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2780875                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1189005                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             127968                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   4351                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 61961                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           6967                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         261703                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       216187                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               477890                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              23354285                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2452250                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            695455                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         77359                       # number of nop insts executed
system.cpu.iew.exec_refs                      3477877                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2689810                       # Number of branches executed
system.cpu.iew.exec_stores                    1025627                       # Number of stores executed
system.cpu.iew.exec_rate                     1.520132                       # Inst execution rate
system.cpu.iew.wb_sent                       23218999                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      23093770                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15568389                       # num instructions producing a value
system.cpu.iew.wb_consumers                  21824653                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.503176                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.713340                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         7899727                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           74423                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            412947                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     13485467                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.437443                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.282102                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6949383     51.53%     51.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2827466     20.97%     72.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1137656      8.44%     80.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       710888      5.27%     86.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       338764      2.51%     88.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       312103      2.31%     91.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       154763      1.15%     92.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       130557      0.97%     93.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       923887      6.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13485467                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             19384586                       # Number of instructions committed
system.cpu.commit.committedOps               19384586                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3053854                       # Number of memory references committed
system.cpu.commit.loads                       2065808                       # Number of loads committed
system.cpu.commit.membars                       39414                       # Number of memory barriers committed
system.cpu.commit.branches                    2193165                       # Number of branches committed
system.cpu.commit.fp_insts                       7144                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19156124                       # Number of committed integer instructions.
system.cpu.commit.function_calls                86090                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        52547      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16138279     83.25%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6132      0.03%     83.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     83.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2066      0.01%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            236      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2105222     10.86%     94.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         989870      5.11%     99.53% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         90234      0.47%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19384586                       # Class of committed instruction
system.cpu.commit.bw_lim_events                923887                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     39791040                       # The number of ROB reads
system.cpu.rob.rob_writes                    55812536                       # The number of ROB writes
system.cpu.timesIdled                           64852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          655226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        62244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    19332515                       # Number of Instructions Simulated
system.cpu.committedOps                      19332515                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.794688                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.794688                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.258355                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.258355                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 35300843                       # number of integer regfile reads
system.cpu.int_regfile_writes                19505998                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4092                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3737                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  168409                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  88430                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 1189                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1189                       # Transaction distribution
system.iobus.trans_dist::WriteReq               26252                       # Transaction distribution
system.iobus.trans_dist::WriteResp              26275                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq           23                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4596                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          738                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1404                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4344                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1606256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1606256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1610600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               338000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                81000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               98000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              940000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2028000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           226028305                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.7                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3409000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25250897                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.cpu.icache.tags.replacements            114336                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.996176                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3745504                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            114336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.758746                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.996176                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7849745                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7849745                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      3744856                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3744856                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3744856                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3744856                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3744856                       # number of overall hits
system.cpu.icache.overall_hits::total         3744856                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       122843                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        122843                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       122843                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         122843                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       122843                       # number of overall misses
system.cpu.icache.overall_misses::total        122843                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   7280111406                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7280111406                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   7280111406                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7280111406                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   7280111406                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7280111406                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3867699                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3867699                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3867699                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3867699                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3867699                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3867699                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.031761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031761                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.031761                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031761                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.031761                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031761                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59263.542945                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59263.542945                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59263.542945                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59263.542945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59263.542945                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59263.542945                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          443                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.260870                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         8496                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8496                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         8496                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8496                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         8496                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8496                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       114347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       114347                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       114347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       114347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       114347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       114347                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   6108544334                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6108544334                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   6108544334                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6108544334                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   6108544334                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6108544334                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.029565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.029565                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029565                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.029565                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029565                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53421.115849                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53421.115849                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53421.115849                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53421.115849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53421.115849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53421.115849                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             63696                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.475753                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2995659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             63696                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             47.030567                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.475753                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          911                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6682009                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6682009                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2187676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2187676                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       780309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         780309                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        19569                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        19569                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        18819                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        18819                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2967985                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2967985                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2967985                       # number of overall hits
system.cpu.dcache.overall_hits::total         2967985                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       114562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        114562                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       186533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       186533                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1680                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1680                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       301095                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         301095                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       301095                       # number of overall misses
system.cpu.dcache.overall_misses::total        301095                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   6960696998                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6960696998                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  12115015690                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12115015690                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    108325750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    108325750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        25998                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        25998                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  19075712688                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19075712688                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  19075712688                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19075712688                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2302238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2302238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       966842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       966842                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        21249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        21249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        18821                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        18821                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3269080                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3269080                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3269080                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3269080                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.049761                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049761                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.192930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.192930                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.079063                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079063                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000106                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000106                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.092104                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.092104                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.092104                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.092104                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60759.213334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60759.213334                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64948.377445                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64948.377445                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 64479.613095                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64479.613095                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        12999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        12999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63354.465162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63354.465162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63354.465162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63354.465162                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       118137                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9806                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.047420                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        33176                       # number of writebacks
system.cpu.dcache.writebacks::total             33176                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        77685                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        77685                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       160697                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       160697                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          670                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          670                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       238382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       238382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       238382                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       238382                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        36877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        36877                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25836                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25836                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1010                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1010                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        62713                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        62713                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        62713                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        62713                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2315569502                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2315569502                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1612331631                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1612331631                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     59292500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     59292500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         8002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         8002                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3927901133                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3927901133                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3927901133                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3927901133                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    193884000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    193884000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    187548000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    187548000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    381432000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    381432000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.026722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.047532                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047532                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000106                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019184                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019184                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019184                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019184                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62791.699487                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62791.699487                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62406.395379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62406.395379                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 58705.445545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58705.445545                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62632.964983                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62632.964983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62632.964983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62632.964983                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      156                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      15847                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4093     40.39%     40.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      66      0.65%     41.04% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      32      0.32%     41.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5942     58.64%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                10133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4083     49.41%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       66      0.80%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       32      0.39%     50.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4083     49.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  8264                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              27045126000     87.66%     87.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                84568000      0.27%     87.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                28106000      0.09%     88.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3693476000     11.97%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          30851276000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997557                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.687142                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.815553                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          3      0.46%      0.46% # number of syscalls executed
system.cpu.kern.syscall::3                        302     46.18%     46.64% # number of syscalls executed
system.cpu.kern.syscall::4                        306     46.79%     93.43% # number of syscalls executed
system.cpu.kern.syscall::6                          8      1.22%     94.65% # number of syscalls executed
system.cpu.kern.syscall::17                         5      0.76%     95.41% # number of syscalls executed
system.cpu.kern.syscall::19                         3      0.46%     95.87% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.15%     96.02% # number of syscalls executed
system.cpu.kern.syscall::45                         7      1.07%     97.09% # number of syscalls executed
system.cpu.kern.syscall::48                         3      0.46%     97.55% # number of syscalls executed
system.cpu.kern.syscall::59                         3      0.46%     98.01% # number of syscalls executed
system.cpu.kern.syscall::71                         4      0.61%     98.62% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.15%     98.78% # number of syscalls executed
system.cpu.kern.syscall::90                         4      0.61%     99.39% # number of syscalls executed
system.cpu.kern.syscall::256                        2      0.31%     99.69% # number of syscalls executed
system.cpu.kern.syscall::257                        2      0.31%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    654                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   375      3.22%      3.22% # number of callpals executed
system.cpu.kern.callpal::tbi                       27      0.23%      3.45% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8839     75.81%     79.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     510      4.37%     83.63% # number of callpals executed
system.cpu.kern.callpal::wrusp                      3      0.03%     83.66% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.03%     83.69% # number of callpals executed
system.cpu.kern.callpal::rti                     1196     10.26%     93.94% # number of callpals executed
system.cpu.kern.callpal::callsys                  699      6.00%     99.94% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.06%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  11659                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1571                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1109                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1109                      
system.cpu.kern.mode_good::user                  1109                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.705920                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.827612                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        12405262000     40.21%     40.21% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          18446014000     59.79%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      375                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.564644                       # Number of seconds simulated
sim_ticks                                564644204000                       # Number of ticks simulated
final_tick                               4022125440000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1261631                       # Simulator instruction rate (inst/s)
host_op_rate                                  1261631                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              669761546                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466668                       # Number of bytes of host memory used
host_seconds                                   843.05                       # Real time elapsed on the host
sim_insts                                  1063621120                       # Number of instructions simulated
sim_ops                                    1063621120                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4722560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        60800384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65522944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4722560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4722560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     40299584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41000000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            73790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           950006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1023796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        629681                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             640625                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            8363780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          107679108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116042888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       8363780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8363780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        71371642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1240455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             72612098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        71371642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           8363780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         107679108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1240455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188654985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1023796                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     640625                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1023796                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   640625                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               63476352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2046592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40835584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65522944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41000000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  31978                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2577                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             54029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             69692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             57856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             55205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             55355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             82734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            68852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            61025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            58074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             39677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             72775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            40816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            45590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            42486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            40114                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  564644204000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1023796                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               640625                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  805788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  124057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   47959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  38323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  38763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  40125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     17                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1024846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    101.781411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.852104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   153.752445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       877444     85.62%     85.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        98362      9.60%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15153      1.48%     96.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4023      0.39%     97.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2458      0.24%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1737      0.17%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2121      0.21%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1141      0.11%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        22407      2.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1024846                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.186361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    153.021419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         36444     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           14      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.489132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.449733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.394268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         11331     31.06%     31.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         24885     68.21%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           220      0.60%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            11      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             6      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             7      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::126-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36483                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  19002766500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             37599354000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4959090000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19159.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37909.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       112.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        72.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     72.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   401399                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  203628                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     339243.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    37.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   227457145250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     18854680000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    318331407750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             12560841720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             14401580760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6853633875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              7858005375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            36302565000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            39943456800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9577867680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9778715280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        262705313520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        262705313520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        781388305605                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        773615457855                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1727843700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1734661987500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2837232227400                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2842964517090                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           705.407144                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.832335                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              442977                       # Transaction distribution
system.membus.trans_dist::ReadResp             442977                       # Transaction distribution
system.membus.trans_dist::WriteReq               1969                       # Transaction distribution
system.membus.trans_dist::WriteResp              1969                       # Transaction distribution
system.membus.trans_dist::Writeback            629681                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              16                       # Transaction distribution
system.membus.trans_dist::ReadExReq            583721                       # Transaction distribution
system.membus.trans_dist::ReadExResp           583721                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       147600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       147600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2529725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2539369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2708886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4722560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      4722560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        10084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    101099968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    101110052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               106533028                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               49                       # Total snoops (count)
system.membus.snoop_fanout::samples           1664492                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 1664492    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             1664492                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6791000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6789493000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11259946                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          692528368                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         8945549484                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3122982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3122982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3122982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3122982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3122982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3122982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 107689.034483                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 107689.034483                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 107689.034483                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 107689.034483                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 107689.034483                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 107689.034483                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1614982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1614982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    763168686                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    763168686                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      1614982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      1614982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      1614982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      1614982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 55689.034483                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 55689.034483                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 69733.980811                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 69733.980811                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 55689.034483                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 55689.034483                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 55689.034483                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 55689.034483                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                33341950                       # Number of BP lookups
system.cpu.branchPred.condPredicted          32908384                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             42691                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9681908                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8818879                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.086168                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  148453                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3388                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     45967544                       # DTB read hits
system.cpu.dtb.read_misses                     509051                       # DTB read misses
system.cpu.dtb.read_acv                            48                       # DTB read access violations
system.cpu.dtb.read_accesses                 45313768                       # DTB read accesses
system.cpu.dtb.write_hits                     9364259                       # DTB write hits
system.cpu.dtb.write_misses                   3214744                       # DTB write misses
system.cpu.dtb.write_acv                          117                       # DTB write access violations
system.cpu.dtb.write_accesses                10786827                       # DTB write accesses
system.cpu.dtb.data_hits                     55331803                       # DTB hits
system.cpu.dtb.data_misses                    3723795                       # DTB misses
system.cpu.dtb.data_acv                           165                       # DTB access violations
system.cpu.dtb.data_accesses                 56100595                       # DTB accesses
system.cpu.itb.fetch_hits                    23078876                       # ITB hits
system.cpu.itb.fetch_misses                     32757                       # ITB misses
system.cpu.itb.fetch_acv                          793                       # ITB acv
system.cpu.itb.fetch_accesses                23111633                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        282300556                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           27802157                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      275419483                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    33341950                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8967332                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     249933693                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4070004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        718                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                65173                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles       2052354                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles         3368                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  24193271                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 27614                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       5                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          281892491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.977037                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.454617                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                237641029     84.30%     84.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1324685      0.47%     84.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2229226      0.79%     85.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7809327      2.77%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1683933      0.60%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2162063      0.77%     89.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1223826      0.43%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1227854      0.44%     90.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 26590548      9.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            281892491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.118108                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.975625                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 20813496                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             228851216                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  17592259                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              12605057                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2030463                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                99212                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  4609                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              209248770                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15518                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2030463                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 23787850                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                76345369                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       79049580                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  23394492                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              77284737                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              199855260                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2096                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               37632013                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               22557758                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 983858                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           154128161                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             254596364                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        167980609                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          86613399                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              94215108                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 59913053                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           12139479                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          30677                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  81866303                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             47206312                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13907738                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           3826625                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2583541                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  181184810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             8635910                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 177092663                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20230                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        80457483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     14955428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        8532625                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     281892491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.628228                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.293981                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           189976604     67.39%     67.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            54510861     19.34%     86.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            19959264      7.08%     93.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6915831      2.45%     96.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2245665      0.80%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2917293      1.03%     98.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1574328      0.56%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1440472      0.51%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2352173      0.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       281892491                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   21574      1.78%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     1      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   25      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1034030     85.32%     87.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                156305     12.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               521      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58109348     32.81%     32.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                16686      0.01%     32.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     32.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            25697149     14.51%     47.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  13      0.00%     47.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  86      0.00%     47.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           24122067     13.62%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 252      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             46645498     26.34%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12604728      7.12%     94.41% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            9896315      5.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              177092663                       # Type of FU issued
system.cpu.iq.rate                           0.627320                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1211935                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006844                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          535561271                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         219311332                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    121557461                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           101748711                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           50977354                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     50871988                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              127429400                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                50874677                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           111212                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     29739720                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          314                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10661                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      8364125                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         3773                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         77649                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2030463                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                26741663                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7818307                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           192318899                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             19819                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              47206312                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13907738                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            8582206                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                2775614                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                455431                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10661                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          21459                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1026696                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1048155                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             176865193                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              46584244                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            227470                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2498179                       # number of nop insts executed
system.cpu.iew.exec_refs                     59164694                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8349969                       # Number of branches executed
system.cpu.iew.exec_stores                   12580450                       # Number of stores executed
system.cpu.iew.exec_rate                     0.626514                       # Inst execution rate
system.cpu.iew.wb_sent                      176340670                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     172429449                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 130769501                       # num instructions producing a value
system.cpu.iew.wb_consumers                 157473531                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.610801                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.830422                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        67031728                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          103285                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1043133                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    272112852                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.410586                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.982620                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    201480641     74.04%     74.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     51137491     18.79%     92.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     13279733      4.88%     97.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       978925      0.36%     98.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1069141      0.39%     98.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1053037      0.39%     98.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1617322      0.59%     99.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       126205      0.05%     99.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1370357      0.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    272112852                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            111725704                       # Number of instructions committed
system.cpu.commit.committedOps              111725704                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       23010205                       # Number of memory references committed
system.cpu.commit.loads                      17466592                       # Number of loads committed
system.cpu.commit.membars                       43397                       # Number of memory barriers committed
system.cpu.commit.branches                    4655488                       # Number of branches committed
system.cpu.commit.fp_insts                   50861843                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  58392007                       # Number of committed integer instructions.
system.cpu.commit.function_calls               118353                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      2400921      2.15%      2.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         26547291     23.76%     25.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           15053      0.01%     25.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     25.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       25691798     23.00%     48.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             12      0.00%     48.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     48.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      24117261     21.59%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            250      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        17509989     15.67%     86.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5546740      4.96%     91.14% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       9896315      8.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         111725704                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1370357                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    436784696                       # The number of ROB reads
system.cpu.rob.rob_writes                   367295741                       # The number of ROB writes
system.cpu.timesIdled                           37857                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          408065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        21546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   109325303                       # Number of Instructions Simulated
system.cpu.committedOps                     109325303                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.582207                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.582207                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.387266                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.387266                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                160201489                       # number of integer regfile reads
system.cpu.int_regfile_writes                99650371                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  86528122                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50344817                       # number of floating regfile writes
system.cpu.misc_regfile_reads                57422770                       # number of misc regfile reads
system.cpu.misc_regfile_writes                4087331                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 2882                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2882                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12913                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12913                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         7010                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9644                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   31590                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3505                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10084                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   710732                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1293000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                27000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              329000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4440000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98570614                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7675000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11004054                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             73794                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.436696                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24115878                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             73794                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            326.799984                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.436696                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          48460352                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         48460352                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     24115559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24115559                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      24115559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24115559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     24115559                       # number of overall hits
system.cpu.icache.overall_hits::total        24115559                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        77712                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         77712                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        77712                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          77712                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        77712                       # number of overall misses
system.cpu.icache.overall_misses::total         77712                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4851940863                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4851940863                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4851940863                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4851940863                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4851940863                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4851940863                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     24193271                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24193271                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     24193271                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24193271                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     24193271                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24193271                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003212                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003212                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003212                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003212                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003212                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62434.898896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62434.898896                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 62434.898896                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62434.898896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 62434.898896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62434.898896                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3902                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3902                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3902                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3902                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3902                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3902                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        73810                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73810                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        73810                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73810                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        73810                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73810                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4141884881                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4141884881                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4141884881                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4141884881                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4141884881                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4141884881                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003051                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 56115.497643                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56115.497643                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 56115.497643                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56115.497643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 56115.497643                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56115.497643                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            949988                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.993105                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48841380                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            949988                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.412628                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.993105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         103864598                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        103864598                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     44904790                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44904790                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3887814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3887814                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        24587                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        24587                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        25531                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        25531                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      48792604                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48792604                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     48792604                       # number of overall hits
system.cpu.dcache.overall_hits::total        48792604                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       985640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        985640                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1626209                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1626209                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         2725                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2725                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2611849                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2611849                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2611849                       # number of overall misses
system.cpu.dcache.overall_misses::total       2611849                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  48388056249                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48388056249                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 115399826737                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 115399826737                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    187199250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    187199250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 163787882986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 163787882986                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 163787882986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 163787882986                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     45890430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45890430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5514023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5514023                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        27312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        27312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        25531                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        25531                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     51404453                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51404453                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     51404453                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51404453                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.021478                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021478                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.294922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.294922                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.099773                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.099773                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050810                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050810                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050810                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050810                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49093.032191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49093.032191                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70962.481905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70962.481905                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 68696.972477                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68696.972477                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62709.552882                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62709.552882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62709.552882                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62709.552882                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       748660                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             47766                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.673492                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       629681                       # number of writebacks
system.cpu.dcache.writebacks::total            629681                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       621293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       621293                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1042474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1042474                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          785                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          785                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1663767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1663767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1663767                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1663767                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       364347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       364347                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       583735                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       583735                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1940                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1940                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       948082                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       948082                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       948082                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       948082                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  20262563751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20262563751                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  38030209373                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  38030209373                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    126460250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    126460250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  58292773124                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58292773124                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  58292773124                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58292773124                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    570672000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    570672000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    382776000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    382776000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    953448000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    953448000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.105864                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.105864                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.071031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018444                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018444                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55613.367891                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55613.367891                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65149.784359                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65149.784359                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 65185.695876                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65185.695876                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61484.948690                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61484.948690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61484.948690                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61484.948690                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       54                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    1004981                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     9520     36.96%     36.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      65      0.25%     37.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     578      2.24%     39.46% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15595     60.54%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                25758                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      9517     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       65      0.33%     48.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      578      2.94%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     9517     48.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 19677                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             556691014000     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                69494000      0.01%     98.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               440750000      0.08%     98.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7442960000      1.32%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         564644218000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.610260                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.763918                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.12%      3.12% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.69%      7.81% # number of syscalls executed
system.cpu.kern.syscall::4                         28     43.75%     51.56% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.69%     56.25% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.81%     64.06% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.12%     67.19% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.56%     68.75% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.69%     73.44% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.12%     76.56% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.56%     78.12% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.12%     81.25% # number of syscalls executed
system.cpu.kern.syscall::71                         8     12.50%     93.75% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.56%     95.31% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.56%     96.88% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.56%     98.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     64                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   240      0.89%      0.89% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.05%      0.94% # number of callpals executed
system.cpu.kern.callpal::swpipl                 23025     85.46%     86.40% # number of callpals executed
system.cpu.kern.callpal::rdps                    1292      4.80%     91.20% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     91.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     91.21% # number of callpals executed
system.cpu.kern.callpal::rti                     2090      7.76%     98.97% # number of callpals executed
system.cpu.kern.callpal::callsys                  134      0.50%     99.47% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.02%     99.49% # number of callpals executed
system.cpu.kern.callpal::rdunique                 136      0.50%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  26941                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2330                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2012                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2012                      
system.cpu.kern.mode_good::user                  2012                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.863519                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.926762                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        17409514000      3.08%      3.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         547234704000     96.92%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      240                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002104                       # Number of seconds simulated
sim_ticks                                  2104268000                       # Number of ticks simulated
final_tick                               4024229708000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              167627858                       # Simulator instruction rate (inst/s)
host_op_rate                                167627124                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              331398791                       # Simulator tick rate (ticks/s)
host_mem_usage                                 466668                       # Number of bytes of host memory used
host_seconds                                     6.35                       # Real time elapsed on the host
sim_insts                                  1064369630                       # Number of instructions simulated
sim_ops                                    1064369630                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          632640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1097024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1729664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       632640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        632640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       666816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          666816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             9885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10419                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10419                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          300646115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          521332834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             821978949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     300646115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        300646115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       316887393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316887393                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       316887393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         300646115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         521332834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1138866342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       27025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10419                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1722304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  664960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1729600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               666816                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    114                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    20                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              743                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2104240000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10419                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.729615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.437336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.225643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3935     42.95%     42.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2415     26.36%     69.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          803      8.77%     78.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          396      4.32%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          313      3.42%     85.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          199      2.17%     87.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          142      1.55%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          108      1.18%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          850      9.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9161                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.137931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.463235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     40.490941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             15      2.35%      2.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           366     57.37%     59.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            92     14.42%     74.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            55      8.62%     82.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      5.02%     87.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            13      2.04%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           23      3.61%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      1.25%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      1.72%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.63%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            4      0.63%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            4      0.63%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.63%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.47%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            2      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           638                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.269372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.745559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              552     86.52%     86.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.78%     87.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               67     10.50%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      2.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           638                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    458307500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               962888750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  134555000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17030.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35780.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       818.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       316.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    821.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    316.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19777                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8364                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56196.99                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE       21701250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        70200000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      2010386250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             12596094000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             14435358840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6872868750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              7876435875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            36411858600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            40043819400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            9616145040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            9807667920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        262842624720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        262842624720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        782743967955                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        774953797905                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1727915895000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1734749377500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2838999454065                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2844709082160                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           705.477781                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           706.896596                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               17978                       # Transaction distribution
system.membus.trans_dist::ReadResp              17979                       # Transaction distribution
system.membus.trans_dist::WriteReq                  2                       # Transaction distribution
system.membus.trans_dist::WriteResp                 2                       # Transaction distribution
system.membus.trans_dist::Writeback             10419                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9048                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9048                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        19770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        19770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        44709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  64479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       632640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       632640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1763840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1763856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2396496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples             37447                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                   37447    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total               37447                       # Request fanout histogram
system.membus.reqLayer0.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           120799000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy           92484481                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          158497747                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.5                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu.branchPred.lookups                  193696                       # Number of BP lookups
system.cpu.branchPred.condPredicted            157779                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8383                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               124857                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   84431                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.622160                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   12698                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                336                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      2000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       175857                       # DTB read hits
system.cpu.dtb.read_misses                       2595                       # DTB read misses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_accesses                    59647                       # DTB read accesses
system.cpu.dtb.write_hits                      138366                       # DTB write hits
system.cpu.dtb.write_misses                      1465                       # DTB write misses
system.cpu.dtb.write_acv                           58                       # DTB write access violations
system.cpu.dtb.write_accesses                   26902                       # DTB write accesses
system.cpu.dtb.data_hits                       314223                       # DTB hits
system.cpu.dtb.data_misses                       4060                       # DTB misses
system.cpu.dtb.data_acv                            83                       # DTB access violations
system.cpu.dtb.data_accesses                    86549                       # DTB accesses
system.cpu.itb.fetch_hits                       54068                       # ITB hits
system.cpu.itb.fetch_misses                      1979                       # ITB misses
system.cpu.itb.fetch_acv                           22                       # ITB acv
system.cpu.itb.fetch_accesses                   56047                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          1052134                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             349134                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1157081                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      193696                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              97129                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        558482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   26148                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  298                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         78385                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    152911                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  5261                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             999373                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.157807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.466884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   778790     77.93%     77.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14228      1.42%     79.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28144      2.82%     82.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    17763      1.78%     83.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43458      4.35%     88.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10379      1.04%     89.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    18439      1.85%     91.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8461      0.85%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    79711      7.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               999373                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.184098                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.099747                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   280307                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                527678                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    147150                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 31986                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  12252                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                10012                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   850                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1023037                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2452                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  12252                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   297038                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   88419                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         316093                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    161758                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                123813                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 979013                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1223                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  23862                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   4743                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  61088                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              651352                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1260830                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1257649                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2759                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                509159                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   142187                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              30853                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3377                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    214109                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               182580                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              146863                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             35868                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            24655                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     901187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25305                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    858956                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1243                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          171021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       104518                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          16533                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        999373                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.859495                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.504882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              653090     65.35%     65.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              131101     13.12%     78.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               72221      7.23%     85.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               57425      5.75%     91.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               43127      4.32%     95.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               24605      2.46%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               11249      1.13%     99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4329      0.43%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2226      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          999373                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1306      4.73%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14504     52.55%     57.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 11790     42.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               461      0.05%      0.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                508457     59.19%     59.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  788      0.09%     59.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1224      0.14%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 230      0.03%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               186919     21.76%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              141681     16.49%     97.77% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              19196      2.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 858956                       # Type of FU issued
system.cpu.iq.rate                           0.816394                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       27600                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.032132                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2737528                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1093911                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       823156                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8600                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4350                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4070                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 881603                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4492                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7457                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        39275                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          769                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14077                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         13721                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  12252                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   45781                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 30609                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              946097                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3843                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                182580                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               146863                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              20113                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    959                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 29449                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            769                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4111                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7141                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11252                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                849265                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                179636                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9691                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         19605                       # number of nop insts executed
system.cpu.iew.exec_refs                       319909                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   115009                       # Number of branches executed
system.cpu.iew.exec_stores                     140273                       # Number of stores executed
system.cpu.iew.exec_rate                     0.807183                       # Inst execution rate
system.cpu.iew.wb_sent                         833943                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        827226                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    402220                       # num instructions producing a value
system.cpu.iew.wb_consumers                    536634                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.786236                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.749524                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          173557                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8772                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10266                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       969480                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.787581                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.779273                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       697284     71.92%     71.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124169     12.81%     84.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        48243      4.98%     89.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        22234      2.29%     92.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        23816      2.46%     94.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         8980      0.93%     95.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         6808      0.70%     96.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         8393      0.87%     96.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        29553      3.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       969480                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               763544                       # Number of instructions committed
system.cpu.commit.committedOps                 763544                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         276091                       # Number of memory references committed
system.cpu.commit.loads                        143305                       # Number of loads committed
system.cpu.commit.membars                        4251                       # Number of memory barriers committed
system.cpu.commit.branches                     101227                       # Number of branches committed
system.cpu.commit.fp_insts                       3905                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    733925                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8168                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        15494      2.03%      2.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           445953     58.41%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             763      0.10%     60.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1217      0.16%     60.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            230      0.03%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          147556     19.33%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133135     17.44%     97.49% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         19196      2.51%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            763544                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 29553                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                      1859294                       # The number of ROB reads
system.cpu.rob.rob_writes                     1904431                       # The number of ROB writes
system.cpu.timesIdled                            4935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           52761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      748510                       # Number of Instructions Simulated
system.cpu.committedOps                        748510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.405638                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.405638                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.711421                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.711421                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1135592                       # number of integer regfile reads
system.cpu.int_regfile_writes                  569548                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      2677                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2478                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   25106                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  15092                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                   2                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 4000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements              9884                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.793750                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              180082                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10395                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.323906                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.793750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            315708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           315708                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       142100                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          142100                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        142100                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           142100                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       142100                       # number of overall hits
system.cpu.icache.overall_hits::total          142100                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        10811                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10811                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        10811                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10811                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        10811                       # number of overall misses
system.cpu.icache.overall_misses::total         10811                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    643123230                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    643123230                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    643123230                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    643123230                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    643123230                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    643123230                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       152911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       152911                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       152911                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       152911                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       152911                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       152911                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.070701                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.070701                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.070701                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.070701                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.070701                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.070701                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59487.857737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59487.857737                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59487.857737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59487.857737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59487.857737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59487.857737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          926                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          926                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          926                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          926                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          926                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          926                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         9885                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9885                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         9885                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9885                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         9885                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9885                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    535739519                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    535739519                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    535739519                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    535739519                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    535739519                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    535739519                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.064645                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064645                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.064645                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064645                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.064645                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064645                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54197.219929                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54197.219929                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54197.219929                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54197.219929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54197.219929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54197.219929                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             17141                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              228241                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18165                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.564878                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            599887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           599887                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       131196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          131196                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        61242                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61242                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2303                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2303                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2451                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2451                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        192438                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192438                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       192438                       # number of overall hits
system.cpu.dcache.overall_hits::total          192438                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        24888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24888                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        68901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68901                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          391                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          391                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data        93789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        93789                       # number of overall misses
system.cpu.dcache.overall_misses::total         93789                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1591917499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1591917499                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4799494528                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4799494528                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     26987000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     26987000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        12999                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        12999                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6391412027                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6391412027                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6391412027                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6391412027                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       156084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       156084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       130143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       130143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2452                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2452                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       286227                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       286227                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       286227                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       286227                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.159453                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.159453                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.529425                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.529425                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.145137                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.145137                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000408                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000408                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.327673                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327673                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.327673                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327673                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63963.255344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63963.255344                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69657.835561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69657.835561                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69020.460358                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69020.460358                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        12999                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        12999                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68146.712589                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68146.712589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68146.712589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68146.712589                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        52513                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.491199                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10419                       # number of writebacks
system.cpu.dcache.writebacks::total             10419                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        16993                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16993                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        59853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59853                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          192                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          192                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        76846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        76846                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76846                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         7895                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7895                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9048                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9048                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          199                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          199                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        16943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        16943                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        16943                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16943                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    488893001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    488893001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    615681857                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    615681857                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     12528000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     12528000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data         4001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total         4001                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1104574858                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1104574858                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1104574858                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1104574858                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data       408000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       408000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data       408000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       408000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050582                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.069524                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069524                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.073868                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.073868                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000408                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000408                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.059194                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059194                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.059194                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059194                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61924.382647                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61924.382647                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68046.182250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68046.182250                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 62954.773869                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62954.773869                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total         4001                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 65193.581892                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65193.581892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 65193.581892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65193.581892                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2705                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      569     48.59%     48.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       2      0.17%     48.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     600     51.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1171                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       567     49.91%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        2      0.18%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      567     49.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1136                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1893122000     89.97%     89.97% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 2058000      0.10%     90.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               209094000      9.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           2104274000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996485                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.945000                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.970111                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.88%      5.88% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.76%     17.65% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.76%     29.41% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.88%     35.29% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.88%     41.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3     17.65%     58.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.88%     64.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.88%     70.59% # number of syscalls executed
system.cpu.kern.syscall::71                         4     23.53%     94.12% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     17                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   121      9.02%      9.02% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.45%      9.47% # number of callpals executed
system.cpu.kern.callpal::swpipl                   980     73.08%     82.55% # number of callpals executed
system.cpu.kern.callpal::rdps                       5      0.37%     82.92% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     83.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     83.07% # number of callpals executed
system.cpu.kern.callpal::rti                      189     14.09%     97.17% # number of callpals executed
system.cpu.kern.callpal::callsys                   34      2.54%     99.70% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.30%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1341                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               310                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 185                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 185                      
system.cpu.kern.mode_good::user                   185                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.596774                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.747475                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1360428000     64.65%     64.65% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            743846000     35.35%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      121                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
