

================================================================
== Vivado HLS Report for 'svm_classifier_svm_classifier_entry3'
================================================================
* Date:           Sun Mar 11 20:17:50 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        svm_classifier_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       2|      2|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_sig_38     |    or    |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |in_V_out_blk_n  |   1|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |   1|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | svm_classifier_svm_classifier.entry3 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | svm_classifier_svm_classifier.entry3 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | svm_classifier_svm_classifier.entry3 | return value |
|ap_done          | out |    1| ap_ctrl_hs | svm_classifier_svm_classifier.entry3 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | svm_classifier_svm_classifier.entry3 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | svm_classifier_svm_classifier.entry3 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | svm_classifier_svm_classifier.entry3 | return value |
|in_V             |  in |  256|   ap_none  |                 in_V                 |    pointer   |
|in_V_out_din     | out |  256|   ap_fifo  |               in_V_out               |    pointer   |
|in_V_out_full_n  |  in |    1|   ap_fifo  |               in_V_out               |    pointer   |
|in_V_out_write   | out |    1|   ap_fifo  |               in_V_out               |    pointer   |
+-----------------+-----+-----+------------+--------------------------------------+--------------+

