
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:07 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_22016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fffffc; valaddr_reg:x3; val_offset:66048*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66048*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26fffffe; valaddr_reg:x3; val_offset:66051*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66051*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x4d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x26ffffff; valaddr_reg:x3; val_offset:66054*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66054*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3f800001; valaddr_reg:x3; val_offset:66057*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66057*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3f800003; valaddr_reg:x3; val_offset:66060*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66060*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3f800007; valaddr_reg:x3; val_offset:66063*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66063*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3f999999; valaddr_reg:x3; val_offset:66066*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66066*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:66069*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66069*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:66072*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66072*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:66075*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66075*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:66078*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66078*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:66081*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66081*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:66084*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66084*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:66087*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66087*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:66090*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66090*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:66093*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66093*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:66096*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66096*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:66099*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66099*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x633681 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x481bcb and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee33681; op2val:0x481bcb;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:66102*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66102*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:66105*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66105*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:66108*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66108*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:66111*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66111*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:66114*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66114*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:66117*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66117*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:66120*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66120*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:66123*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66123*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:66126*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66126*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:66129*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66129*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:66132*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66132*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:66135*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66135*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:66138*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66138*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:66141*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66141*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:66144*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66144*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:66147*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66147*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:66150*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66150*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81800000; valaddr_reg:x3; val_offset:66153*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66153*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81800001; valaddr_reg:x3; val_offset:66156*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66156*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81800003; valaddr_reg:x3; val_offset:66159*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66159*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81800007; valaddr_reg:x3; val_offset:66162*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66162*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8180000f; valaddr_reg:x3; val_offset:66165*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66165*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8180001f; valaddr_reg:x3; val_offset:66168*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66168*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8180003f; valaddr_reg:x3; val_offset:66171*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66171*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8180007f; valaddr_reg:x3; val_offset:66174*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66174*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x818000ff; valaddr_reg:x3; val_offset:66177*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66177*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x818001ff; valaddr_reg:x3; val_offset:66180*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66180*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x818003ff; valaddr_reg:x3; val_offset:66183*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66183*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x818007ff; valaddr_reg:x3; val_offset:66186*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66186*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81800fff; valaddr_reg:x3; val_offset:66189*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66189*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81801fff; valaddr_reg:x3; val_offset:66192*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66192*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81803fff; valaddr_reg:x3; val_offset:66195*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66195*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81807fff; valaddr_reg:x3; val_offset:66198*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66198*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8180ffff; valaddr_reg:x3; val_offset:66201*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66201*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8181ffff; valaddr_reg:x3; val_offset:66204*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66204*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8183ffff; valaddr_reg:x3; val_offset:66207*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66207*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x8187ffff; valaddr_reg:x3; val_offset:66210*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66210*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x818fffff; valaddr_reg:x3; val_offset:66213*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66213*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x819fffff; valaddr_reg:x3; val_offset:66216*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66216*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81bfffff; valaddr_reg:x3; val_offset:66219*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66219*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81c00000; valaddr_reg:x3; val_offset:66222*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66222*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81e00000; valaddr_reg:x3; val_offset:66225*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66225*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81f00000; valaddr_reg:x3; val_offset:66228*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66228*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81f80000; valaddr_reg:x3; val_offset:66231*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66231*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fc0000; valaddr_reg:x3; val_offset:66234*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66234*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fe0000; valaddr_reg:x3; val_offset:66237*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66237*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ff0000; valaddr_reg:x3; val_offset:66240*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66240*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ff8000; valaddr_reg:x3; val_offset:66243*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66243*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffc000; valaddr_reg:x3; val_offset:66246*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66246*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffe000; valaddr_reg:x3; val_offset:66249*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66249*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fff000; valaddr_reg:x3; val_offset:66252*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66252*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fff800; valaddr_reg:x3; val_offset:66255*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66255*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffc00; valaddr_reg:x3; val_offset:66258*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66258*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffe00; valaddr_reg:x3; val_offset:66261*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66261*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffff00; valaddr_reg:x3; val_offset:66264*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66264*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffff80; valaddr_reg:x3; val_offset:66267*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66267*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffffc0; valaddr_reg:x3; val_offset:66270*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66270*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffffe0; valaddr_reg:x3; val_offset:66273*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66273*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffff0; valaddr_reg:x3; val_offset:66276*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66276*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffff8; valaddr_reg:x3; val_offset:66279*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66279*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffffc; valaddr_reg:x3; val_offset:66282*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66282*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22095:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81fffffe; valaddr_reg:x3; val_offset:66285*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66285*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x63e600 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x03 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee3e600; op2val:0x80000000;
op3val:0x81ffffff; valaddr_reg:x3; val_offset:66288*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66288*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:66291*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66291*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:66294*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66294*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:66297*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66297*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:66300*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66300*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:66303*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66303*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:66306*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66306*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:66309*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66309*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22104:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:66312*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66312*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22105:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:66315*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66315*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22106:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:66318*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66318*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:66321*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66321*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:66324*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66324*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:66327*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66327*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22110:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:66330*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66330*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:66333*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66333*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:66336*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66336*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85800000; valaddr_reg:x3; val_offset:66339*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66339*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85800001; valaddr_reg:x3; val_offset:66342*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66342*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85800003; valaddr_reg:x3; val_offset:66345*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66345*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85800007; valaddr_reg:x3; val_offset:66348*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66348*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8580000f; valaddr_reg:x3; val_offset:66351*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66351*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22118:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8580001f; valaddr_reg:x3; val_offset:66354*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66354*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22119:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8580003f; valaddr_reg:x3; val_offset:66357*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66357*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22120:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8580007f; valaddr_reg:x3; val_offset:66360*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66360*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x858000ff; valaddr_reg:x3; val_offset:66363*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66363*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x858001ff; valaddr_reg:x3; val_offset:66366*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66366*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x858003ff; valaddr_reg:x3; val_offset:66369*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66369*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x858007ff; valaddr_reg:x3; val_offset:66372*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66372*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85800fff; valaddr_reg:x3; val_offset:66375*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66375*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85801fff; valaddr_reg:x3; val_offset:66378*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66378*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85803fff; valaddr_reg:x3; val_offset:66381*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66381*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85807fff; valaddr_reg:x3; val_offset:66384*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66384*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8580ffff; valaddr_reg:x3; val_offset:66387*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66387*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8581ffff; valaddr_reg:x3; val_offset:66390*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66390*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22131:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8583ffff; valaddr_reg:x3; val_offset:66393*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66393*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22132:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x8587ffff; valaddr_reg:x3; val_offset:66396*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66396*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22133:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x858fffff; valaddr_reg:x3; val_offset:66399*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66399*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22134:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x859fffff; valaddr_reg:x3; val_offset:66402*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66402*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22135:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85bfffff; valaddr_reg:x3; val_offset:66405*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66405*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85c00000; valaddr_reg:x3; val_offset:66408*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66408*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85e00000; valaddr_reg:x3; val_offset:66411*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66411*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85f00000; valaddr_reg:x3; val_offset:66414*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66414*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85f80000; valaddr_reg:x3; val_offset:66417*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66417*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fc0000; valaddr_reg:x3; val_offset:66420*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66420*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85fe0000; valaddr_reg:x3; val_offset:66423*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66423*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85ff0000; valaddr_reg:x3; val_offset:66426*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66426*0 + 3*172*FLEN/8, x4, x1, x2)

inst_22143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x6457fb and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ee457fb; op2val:0x80000000;
op3val:0x85ff8000; valaddr_reg:x3; val_offset:66429*0 + 3*172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 66429*0 + 3*172*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(654311420,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(654311422,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(654311423,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2128819841,32,FLEN)
NAN_BOXED(4725707,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649472,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649473,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649475,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649479,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649487,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649503,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649535,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649599,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649727,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172649983,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172650495,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172651519,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172653567,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172657663,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172665855,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172682239,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172715007,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172780543,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2172911615,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2173173759,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2173698047,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2174746623,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2176843775,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2176843776,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2178940928,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2179989504,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180513792,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180775936,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180907008,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2180972544,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181005312,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181021696,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181029888,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181033984,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181036032,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037056,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037568,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037824,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181037952,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038016,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038048,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038064,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038072,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038076,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038078,32,FLEN)
NAN_BOXED(2128864768,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2181038079,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758336,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758337,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758339,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758343,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758351,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758367,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758399,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758463,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758591,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239758847,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239759359,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239760383,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239762431,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239766527,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239774719,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239791103,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239823871,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2239889407,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2240020479,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2240282623,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2240806911,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2241855487,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2243952639,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2243952640,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2246049792,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2247098368,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2247622656,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2247884800,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248015872,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248081408,32,FLEN)
NAN_BOXED(2128893947,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248114176,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
