// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _maxCut_HH_
#define _maxCut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "maxCut_srem_32ns_cud.h"
#include "maxCut_sdiv_21ns_dEe.h"
#include "maxCut_urem_32ns_eOg.h"
#include "maxCut_mul_mul_8sfYi.h"
#include "maxCut_mul_mul_14g8j.h"
#include "maxCut_matrix.h"
#include "maxCut_currentSolbkb.h"
#include "maxCut_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct maxCut : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<8> > input_stream_TDATA;
    sc_in< sc_logic > input_stream_TVALID;
    sc_out< sc_logic > input_stream_TREADY;
    sc_in< sc_lv<1> > input_stream_TKEEP;
    sc_in< sc_lv<1> > input_stream_TSTRB;
    sc_in< sc_lv<2> > input_stream_TUSER;
    sc_in< sc_lv<1> > input_stream_TLAST;
    sc_in< sc_lv<5> > input_stream_TID;
    sc_in< sc_lv<6> > input_stream_TDEST;
    sc_out< sc_lv<8> > output_stream_TDATA;
    sc_out< sc_logic > output_stream_TVALID;
    sc_in< sc_logic > output_stream_TREADY;
    sc_out< sc_lv<1> > output_stream_TKEEP;
    sc_out< sc_lv<1> > output_stream_TSTRB;
    sc_out< sc_lv<2> > output_stream_TUSER;
    sc_out< sc_lv<1> > output_stream_TLAST;
    sc_out< sc_lv<5> > output_stream_TID;
    sc_out< sc_lv<6> > output_stream_TDEST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    maxCut(sc_module_name name);
    SC_HAS_PROCESS(maxCut);

    ~maxCut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    maxCut_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* maxCut_AXILiteS_s_axi_U;
    maxCut_matrix* matrix_U;
    maxCut_currentSolbkb* currentSolution_U;
    maxCut_srem_32ns_cud<1,36,32,4,32>* maxCut_srem_32ns_cud_U1;
    maxCut_sdiv_21ns_dEe<1,25,21,21,21>* maxCut_sdiv_21ns_dEe_U2;
    maxCut_urem_32ns_eOg<1,36,32,16,16>* maxCut_urem_32ns_eOg_U3;
    maxCut_mul_mul_8sfYi<1,1,8,15,23>* maxCut_mul_mul_8sfYi_U4;
    maxCut_mul_mul_14g8j<1,1,14,11,24>* maxCut_mul_mul_14g8j_U5;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<125> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<8> > input_stream_V_data_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_data_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_data_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_data_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_data_V_0_ack_out;
    sc_signal< sc_lv<8> > input_stream_V_data_V_0_payload_A;
    sc_signal< sc_lv<8> > input_stream_V_data_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_data_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_data_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_data_V_0_sel;
    sc_signal< sc_logic > input_stream_V_data_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_data_V_0_state;
    sc_signal< sc_logic > input_stream_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_stream_V_keep_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_keep_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_keep_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_keep_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_keep_V_0_ack_out;
    sc_signal< sc_lv<1> > input_stream_V_keep_V_0_payload_A;
    sc_signal< sc_lv<1> > input_stream_V_keep_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_keep_V_0_sel;
    sc_signal< sc_logic > input_stream_V_keep_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_keep_V_0_state;
    sc_signal< sc_logic > input_stream_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > input_stream_V_strb_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_strb_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_strb_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_strb_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_strb_V_0_ack_out;
    sc_signal< sc_lv<1> > input_stream_V_strb_V_0_payload_A;
    sc_signal< sc_lv<1> > input_stream_V_strb_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_strb_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_strb_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_strb_V_0_sel;
    sc_signal< sc_logic > input_stream_V_strb_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_strb_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_strb_V_0_state;
    sc_signal< sc_logic > input_stream_V_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<2> > input_stream_V_user_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_user_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_user_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_user_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_user_V_0_ack_out;
    sc_signal< sc_lv<2> > input_stream_V_user_V_0_payload_A;
    sc_signal< sc_lv<2> > input_stream_V_user_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_user_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_user_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_user_V_0_sel;
    sc_signal< sc_logic > input_stream_V_user_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_user_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_user_V_0_state;
    sc_signal< sc_logic > input_stream_V_user_V_0_state_cmp_full;
    sc_signal< sc_lv<5> > input_stream_V_id_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_id_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_id_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_id_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_id_V_0_ack_out;
    sc_signal< sc_lv<5> > input_stream_V_id_V_0_payload_A;
    sc_signal< sc_lv<5> > input_stream_V_id_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_id_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_id_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_id_V_0_sel;
    sc_signal< sc_logic > input_stream_V_id_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_id_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_id_V_0_state;
    sc_signal< sc_logic > input_stream_V_id_V_0_state_cmp_full;
    sc_signal< sc_lv<6> > input_stream_V_dest_V_0_data_out;
    sc_signal< sc_logic > input_stream_V_dest_V_0_vld_in;
    sc_signal< sc_logic > input_stream_V_dest_V_0_vld_out;
    sc_signal< sc_logic > input_stream_V_dest_V_0_ack_in;
    sc_signal< sc_logic > input_stream_V_dest_V_0_ack_out;
    sc_signal< sc_lv<6> > input_stream_V_dest_V_0_payload_A;
    sc_signal< sc_lv<6> > input_stream_V_dest_V_0_payload_B;
    sc_signal< sc_logic > input_stream_V_dest_V_0_sel_rd;
    sc_signal< sc_logic > input_stream_V_dest_V_0_sel_wr;
    sc_signal< sc_logic > input_stream_V_dest_V_0_sel;
    sc_signal< sc_logic > input_stream_V_dest_V_0_load_A;
    sc_signal< sc_logic > input_stream_V_dest_V_0_load_B;
    sc_signal< sc_lv<2> > input_stream_V_dest_V_0_state;
    sc_signal< sc_logic > input_stream_V_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<8> > output_stream_V_data_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_data_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_data_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_data_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_data_V_1_ack_out;
    sc_signal< sc_lv<8> > output_stream_V_data_V_1_payload_A;
    sc_signal< sc_lv<8> > output_stream_V_data_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_data_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_data_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_data_V_1_sel;
    sc_signal< sc_logic > output_stream_V_data_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_data_V_1_state;
    sc_signal< sc_logic > output_stream_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_stream_V_keep_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_keep_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_keep_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_keep_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_keep_V_1_ack_out;
    sc_signal< sc_lv<1> > output_stream_V_keep_V_1_payload_A;
    sc_signal< sc_lv<1> > output_stream_V_keep_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_keep_V_1_sel;
    sc_signal< sc_logic > output_stream_V_keep_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_keep_V_1_state;
    sc_signal< sc_logic > output_stream_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_stream_V_strb_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_strb_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_strb_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_strb_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_strb_V_1_ack_out;
    sc_signal< sc_lv<1> > output_stream_V_strb_V_1_payload_A;
    sc_signal< sc_lv<1> > output_stream_V_strb_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_strb_V_1_sel;
    sc_signal< sc_logic > output_stream_V_strb_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_strb_V_1_state;
    sc_signal< sc_logic > output_stream_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > output_stream_V_user_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_user_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_user_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_user_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_user_V_1_ack_out;
    sc_signal< sc_lv<2> > output_stream_V_user_V_1_payload_A;
    sc_signal< sc_lv<2> > output_stream_V_user_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_user_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_user_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_user_V_1_sel;
    sc_signal< sc_logic > output_stream_V_user_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_user_V_1_state;
    sc_signal< sc_logic > output_stream_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_stream_V_last_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_last_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_last_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_last_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > output_stream_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > output_stream_V_last_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_last_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_last_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_last_V_1_sel;
    sc_signal< sc_logic > output_stream_V_last_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_last_V_1_state;
    sc_signal< sc_logic > output_stream_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<5> > output_stream_V_id_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_id_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_id_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_id_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_id_V_1_ack_out;
    sc_signal< sc_lv<5> > output_stream_V_id_V_1_payload_A;
    sc_signal< sc_lv<5> > output_stream_V_id_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_id_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_id_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_id_V_1_sel;
    sc_signal< sc_logic > output_stream_V_id_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_id_V_1_state;
    sc_signal< sc_logic > output_stream_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<6> > output_stream_V_dest_V_1_data_out;
    sc_signal< sc_logic > output_stream_V_dest_V_1_vld_in;
    sc_signal< sc_logic > output_stream_V_dest_V_1_vld_out;
    sc_signal< sc_logic > output_stream_V_dest_V_1_ack_in;
    sc_signal< sc_logic > output_stream_V_dest_V_1_ack_out;
    sc_signal< sc_lv<6> > output_stream_V_dest_V_1_payload_A;
    sc_signal< sc_lv<6> > output_stream_V_dest_V_1_payload_B;
    sc_signal< sc_logic > output_stream_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > output_stream_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > output_stream_V_dest_V_1_sel;
    sc_signal< sc_logic > output_stream_V_dest_V_1_load_A;
    sc_signal< sc_logic > output_stream_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > output_stream_V_dest_V_1_state;
    sc_signal< sc_logic > output_stream_V_dest_V_1_state_cmp_full;
    sc_signal< sc_lv<32> > reg_V;
    sc_signal< sc_logic > input_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > exitcond2_fu_642_p2;
    sc_signal< sc_logic > output_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state124;
    sc_signal< sc_logic > ap_CS_fsm_state125;
    sc_signal< sc_lv<32> > currentSolution_q0;
    sc_signal< sc_lv<32> > reg_528;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > ap_CS_fsm_state122;
    sc_signal< sc_lv<3> > indvarinc_fu_532_p2;
    sc_signal< sc_lv<3> > indvarinc_reg_1902;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > tmp_1_fu_562_p2;
    sc_signal< sc_lv<7> > tmp_1_reg_1907;
    sc_signal< sc_lv<3> > indvarinc1_fu_568_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<3> > i_V_fu_606_p2;
    sc_signal< sc_lv<3> > i_V_reg_1956;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<7> > tmp_8_fu_636_p2;
    sc_signal< sc_lv<7> > tmp_8_reg_1961;
    sc_signal< sc_lv<1> > exitcond1_fu_600_p2;
    sc_signal< sc_lv<3> > j_V_fu_648_p2;
    sc_signal< sc_lv<3> > j_V_reg_1969;
    sc_signal< bool > ap_block_state5;
    sc_signal< sc_lv<23> > tmp_10_fu_1890_p2;
    sc_signal< sc_lv<23> > tmp_10_reg_1974;
    sc_signal< sc_lv<7> > tmp_11_fu_686_p2;
    sc_signal< sc_lv<7> > tmp_11_reg_1979;
    sc_signal< sc_lv<3> > indvarinc2_fu_724_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > i_V_1_fu_747_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > tmp_14_fu_878_p2;
    sc_signal< sc_lv<1> > tmp_14_reg_2007;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<12> > iterate_V_fu_884_p2;
    sc_signal< sc_lv<12> > iterate_V_reg_2011;
    sc_signal< sc_lv<31> > tmp_43_fu_1026_p2;
    sc_signal< sc_lv<31> > tmp_43_reg_2016;
    sc_signal< sc_lv<1> > tmp_44_fu_1032_p3;
    sc_signal< sc_lv<1> > tmp_44_reg_2022;
    sc_signal< sc_lv<27> > ret_V_4_cast1_fu_1048_p2;
    sc_signal< sc_lv<27> > ret_V_4_cast1_reg_2033;
    sc_signal< sc_lv<29> > ret_V_4_cast9_fu_1054_p2;
    sc_signal< sc_lv<29> > ret_V_4_cast9_reg_2038;
    sc_signal< sc_lv<30> > ret_V_4_cast_fu_1060_p2;
    sc_signal< sc_lv<30> > ret_V_4_cast_reg_2043;
    sc_signal< sc_lv<64> > tmp_18_fu_1072_p1;
    sc_signal< sc_lv<64> > tmp_18_reg_2048;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<7> > tmp_47_fu_1100_p2;
    sc_signal< sc_lv<7> > tmp_47_reg_2053;
    sc_signal< sc_lv<3> > j_V_1_fu_1112_p2;
    sc_signal< sc_lv<3> > j_V_1_reg_2061;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<1> > exitcond8_fu_1106_p2;
    sc_signal< sc_lv<3> > currentSolution_addr_2_reg_2076;
    sc_signal< sc_lv<24> > matrix_q0;
    sc_signal< sc_lv<24> > matrix_load_reg_2081;
    sc_signal< sc_lv<32> > tmp_22_fu_1140_p2;
    sc_signal< sc_lv<32> > tmp_22_reg_2086;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<1> > tmp_55_reg_2091;
    sc_signal< sc_lv<65> > mul_fu_1157_p2;
    sc_signal< sc_lv<65> > mul_reg_2097;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<19> > tmp_57_reg_2102;
    sc_signal< sc_lv<22> > localFieldVal_1_fu_1215_p2;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<32> > tmp_19_fu_1225_p2;
    sc_signal< sc_lv<32> > tmp_19_reg_2112;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<1> > tmp_48_reg_2119;
    sc_signal< sc_lv<65> > mul7_fu_1242_p2;
    sc_signal< sc_lv<65> > mul7_reg_2125;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<32> > deltaEnergy_fu_1293_p3;
    sc_signal< sc_lv<32> > deltaEnergy_reg_2131;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<1> > tmp_20_fu_1300_p2;
    sc_signal< sc_lv<1> > tmp_20_reg_2138;
    sc_signal< sc_lv<32> > temperature_load_1_reg_2142;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<47> > Ny1_fu_1321_p2;
    sc_signal< sc_lv<47> > Ny1_reg_2160;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_lv<32> > x_assign_fu_1327_p1;
    sc_signal< sc_lv<32> > x_assign_reg_2166;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_lv<1> > sel_div_fu_1363_p3;
    sc_signal< sc_lv<1> > sel_div_reg_2172;
    sc_signal< sc_lv<47> > Ny3_fu_1374_p2;
    sc_signal< sc_lv<47> > Ny3_reg_2176;
    sc_signal< sc_lv<1> > sel_div1_fu_1412_p3;
    sc_signal< sc_lv<1> > sel_div1_reg_2182;
    sc_signal< sc_logic > ap_CS_fsm_state79;
    sc_signal< sc_lv<47> > mul1_fu_1423_p2;
    sc_signal< sc_lv<47> > mul1_reg_2186;
    sc_signal< sc_lv<1> > tmp_65_reg_2191;
    sc_signal< sc_lv<11> > tmp_67_reg_2197;
    sc_signal< sc_lv<11> > p_v2_v_fu_1461_p3;
    sc_signal< sc_lv<11> > p_v2_v_reg_2202;
    sc_signal< sc_logic > ap_CS_fsm_state80;
    sc_signal< sc_lv<14> > tmp_43_i_fu_1486_p2;
    sc_signal< sc_logic > ap_CS_fsm_state81;
    sc_signal< sc_lv<32> > ret_V_4_fu_1595_p3;
    sc_signal< sc_lv<24> > tmp_29_cast_fu_1896_p2;
    sc_signal< sc_lv<24> > tmp_29_cast_reg_2221;
    sc_signal< sc_logic > ap_CS_fsm_state116;
    sc_signal< sc_lv<32> > tmp_33_fu_1657_p2;
    sc_signal< sc_lv<32> > tmp_33_reg_2229;
    sc_signal< sc_logic > ap_CS_fsm_state117;
    sc_signal< sc_lv<1> > tmp_80_fu_1649_p3;
    sc_signal< sc_lv<1> > tmp_81_reg_2234;
    sc_signal< sc_lv<65> > mul3_fu_1674_p2;
    sc_signal< sc_lv<65> > mul3_reg_2240;
    sc_signal< sc_logic > ap_CS_fsm_state118;
    sc_signal< sc_lv<16> > tmp_83_reg_2245;
    sc_signal< sc_lv<14> > indvars_iv_next_fu_1770_p2;
    sc_signal< sc_logic > ap_CS_fsm_state120;
    sc_signal< sc_lv<1> > tmp_35_fu_1737_p2;
    sc_signal< sc_lv<1> > or_cond_fu_1764_p2;
    sc_signal< sc_lv<3> > i_V_2_fu_1782_p2;
    sc_signal< sc_lv<3> > i_V_2_reg_2264;
    sc_signal< sc_logic > ap_CS_fsm_state121;
    sc_signal< bool > ap_block_state121;
    sc_signal< sc_lv<1> > exitcond_fu_1776_p2;
    sc_signal< sc_lv<1> > output_last_V_fu_1793_p2;
    sc_signal< sc_lv<1> > output_last_V_reg_2274;
    sc_signal< sc_lv<1> > tmp_85_reg_2279;
    sc_signal< sc_lv<65> > mul4_fu_1811_p2;
    sc_signal< sc_lv<65> > mul4_reg_2285;
    sc_signal< sc_logic > ap_CS_fsm_state123;
    sc_signal< sc_lv<19> > tmp_87_reg_2290;
    sc_signal< sc_lv<8> > fpga_output_V_fu_1882_p3;
    sc_signal< sc_lv<6> > matrix_address0;
    sc_signal< sc_logic > matrix_ce0;
    sc_signal< sc_logic > matrix_we0;
    sc_signal< sc_lv<24> > matrix_d0;
    sc_signal< sc_lv<3> > currentSolution_address0;
    sc_signal< sc_logic > currentSolution_ce0;
    sc_signal< sc_logic > currentSolution_we0;
    sc_signal< sc_lv<32> > currentSolution_d0;
    sc_signal< sc_lv<3> > invdar_reg_369;
    sc_signal< sc_lv<1> > tmp_2_fu_588_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_594_p2;
    sc_signal< sc_lv<3> > invdar1_reg_381;
    sc_signal< sc_lv<3> > t_V_reg_392;
    sc_signal< sc_lv<3> > t_V_1_reg_403;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<3> > invdar2_reg_414;
    sc_signal< sc_lv<1> > tmp_4_fu_735_p2;
    sc_signal< sc_lv<3> > p_s_reg_425;
    sc_signal< sc_lv<1> > exitcond3_fu_741_p2;
    sc_signal< sc_lv<14> > indvars_iv_reg_436;
    sc_signal< sc_lv<12> > p_4_reg_448;
    sc_signal< sc_lv<3> > p_6_reg_459;
    sc_signal< sc_lv<22> > localFieldVal_reg_470;
    sc_signal< sc_lv<14> > prob_reg_482;
    sc_signal< sc_lv<3> > t_V_2_reg_500;
    sc_signal< sc_lv<64> > tmp_27_cast_fu_583_p1;
    sc_signal< sc_lv<64> > tmp_40_cast_fu_716_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_730_p1;
    sc_signal< sc_lv<64> > tmp_13_fu_868_p1;
    sc_signal< sc_lv<64> > tmp_58_cast_fu_1132_p1;
    sc_signal< sc_lv<64> > tmp_21_fu_1118_p1;
    sc_signal< sc_lv<64> > tmp_38_fu_1788_p1;
    sc_signal< sc_lv<32> > ret_V_1_fu_845_p3;
    sc_signal< sc_lv<1> > tmp_keep_V_fu_234;
    sc_signal< sc_lv<1> > tmp_strb_V_fu_238;
    sc_signal< sc_lv<2> > tmp_user_V_fu_242;
    sc_signal< sc_lv<5> > tmp_id_V_fu_246;
    sc_signal< sc_lv<6> > tmp_dest_V_fu_250;
    sc_signal< sc_lv<32> > temperature_fu_254;
    sc_signal< sc_lv<32> > tmp_34_fu_1725_p3;
    sc_signal< sc_logic > ap_CS_fsm_state119;
    sc_signal< sc_lv<24> > tmp_12_cast_cast_fu_720_p1;
    sc_signal< sc_lv<32> > tmp_15_cast_cast_fu_859_p3;
    sc_signal< sc_lv<1> > tmp_25_fu_1623_p2;
    sc_signal< sc_lv<32> > tmp_26_fu_1629_p2;
    sc_signal< sc_lv<6> > tmp_fu_538_p3;
    sc_signal< sc_lv<4> > tmp_9_fu_550_p3;
    sc_signal< sc_lv<7> > p_shl_cast_fu_546_p1;
    sc_signal< sc_lv<7> > p_shl1_cast_fu_558_p1;
    sc_signal< sc_lv<7> > tmp_1_cast_fu_574_p1;
    sc_signal< sc_lv<7> > tmp_5_fu_578_p2;
    sc_signal< sc_lv<6> > tmp_6_fu_612_p3;
    sc_signal< sc_lv<4> > tmp_7_fu_624_p3;
    sc_signal< sc_lv<7> > p_shl2_cast_fu_620_p1;
    sc_signal< sc_lv<7> > p_shl3_cast_fu_632_p1;
    sc_signal< sc_lv<7> > tmp_12_cast_fu_682_p1;
    sc_signal< sc_lv<17> > tmp_44_i_fu_763_p4;
    sc_signal< sc_lv<17> > tmp_i_fu_753_p4;
    sc_signal< sc_lv<17> > tmp_45_i_fu_773_p4;
    sc_signal< sc_lv<17> > tmp_47_i_fu_783_p4;
    sc_signal< sc_lv<17> > tmp2_fu_807_p2;
    sc_signal< sc_lv<17> > tmp1_fu_801_p2;
    sc_signal< sc_lv<17> > ret_V_i_fu_813_p2;
    sc_signal< sc_lv<16> > tmp_23_fu_819_p1;
    sc_signal< sc_lv<31> > tmp_27_fu_823_p3;
    sc_signal< sc_lv<31> > grp_fu_515_p4;
    sc_signal< sc_lv<1> > tmp_30_fu_837_p3;
    sc_signal< sc_lv<31> > tmp_28_fu_831_p2;
    sc_signal< sc_lv<1> > tmp_12_fu_793_p3;
    sc_signal< sc_lv<17> > tmp_44_i1_fu_900_p4;
    sc_signal< sc_lv<17> > tmp_i1_fu_890_p4;
    sc_signal< sc_lv<17> > tmp_45_i1_fu_910_p4;
    sc_signal< sc_lv<17> > tmp_47_i1_fu_920_p4;
    sc_signal< sc_lv<17> > tmp4_fu_936_p2;
    sc_signal< sc_lv<17> > tmp3_fu_930_p2;
    sc_signal< sc_lv<17> > ret_V_i1_fu_942_p2;
    sc_signal< sc_lv<15> > tmp_39_fu_962_p1;
    sc_signal< sc_lv<14> > tmp_40_fu_984_p1;
    sc_signal< sc_lv<12> > tmp_41_fu_1006_p1;
    sc_signal< sc_lv<16> > tmp_36_fu_948_p1;
    sc_signal< sc_lv<31> > tmp_42_fu_1018_p3;
    sc_signal< sc_lv<27> > tmp_31_fu_1010_p3;
    sc_signal< sc_lv<27> > tmp_29_fu_996_p4;
    sc_signal< sc_lv<29> > tmp_24_fu_988_p3;
    sc_signal< sc_lv<29> > tmp_17_fu_974_p4;
    sc_signal< sc_lv<30> > tmp_16_fu_966_p3;
    sc_signal< sc_lv<30> > tmp_15_fu_952_p4;
    sc_signal< sc_lv<32> > grp_fu_1066_p0;
    sc_signal< sc_lv<4> > grp_fu_1066_p1;
    sc_signal< sc_lv<32> > grp_fu_1066_p2;
    sc_signal< sc_lv<4> > tmp_45_fu_1076_p1;
    sc_signal< sc_lv<6> > tmp_46_fu_1088_p1;
    sc_signal< sc_lv<7> > p_shl4_cast_fu_1080_p3;
    sc_signal< sc_lv<7> > p_shl5_cast_fu_1092_p3;
    sc_signal< sc_lv<7> > tmp_21_cast_fu_1123_p1;
    sc_signal< sc_lv<7> > tmp_54_fu_1127_p2;
    sc_signal< sc_lv<24> > tmp_22_fu_1140_p0;
    sc_signal< sc_lv<32> > mul_fu_1157_p0;
    sc_signal< sc_lv<65> > neg_mul_fu_1173_p2;
    sc_signal< sc_lv<19> > tmp_56_fu_1178_p4;
    sc_signal< sc_lv<19> > p_v1_v_fu_1188_p3;
    sc_signal< sc_lv<22> > trunc_fu_1194_p1;
    sc_signal< sc_lv<22> > neg_ti_fu_1198_p2;
    sc_signal< sc_lv<22> > tmp_58_fu_1204_p1;
    sc_signal< sc_lv<22> > tmp_59_fu_1208_p3;
    sc_signal< sc_lv<22> > tmp_19_fu_1225_p1;
    sc_signal< sc_lv<32> > mul7_fu_1242_p0;
    sc_signal< sc_lv<65> > neg_mul8_fu_1248_p2;
    sc_signal< sc_lv<19> > tmp_49_fu_1253_p4;
    sc_signal< sc_lv<19> > tmp_51_fu_1267_p4;
    sc_signal< sc_lv<32> > tmp_50_fu_1263_p1;
    sc_signal< sc_lv<32> > tmp_52_fu_1276_p1;
    sc_signal< sc_lv<32> > tmp_53_fu_1280_p3;
    sc_signal< sc_lv<32> > neg_ti1_fu_1287_p2;
    sc_signal< sc_lv<32> > tmp_61_fu_1308_p0;
    sc_signal< sc_lv<21> > grp_fu_1312_p0;
    sc_signal< sc_lv<21> > grp_fu_1312_p1;
    sc_signal< sc_lv<32> > Ny1_fu_1321_p0;
    sc_signal< sc_lv<21> > grp_fu_1312_p2;
    sc_signal< sc_lv<47> > x_fu_1338_p1;
    sc_signal< sc_lv<1> > slt_fu_1341_p2;
    sc_signal< sc_lv<1> > slt1_fu_1352_p2;
    sc_signal< sc_lv<1> > tmp_63_fu_1331_p3;
    sc_signal< sc_lv<1> > rev_fu_1346_p2;
    sc_signal< sc_lv<1> > rev1_fu_1357_p2;
    sc_signal< sc_lv<32> > Ny3_fu_1374_p0;
    sc_signal< sc_lv<47> > x1_fu_1387_p1;
    sc_signal< sc_lv<1> > slt2_fu_1390_p2;
    sc_signal< sc_lv<1> > slt3_fu_1401_p2;
    sc_signal< sc_lv<1> > tmp_64_fu_1380_p3;
    sc_signal< sc_lv<1> > rev2_fu_1395_p2;
    sc_signal< sc_lv<1> > rev3_fu_1406_p2;
    sc_signal< sc_lv<21> > mul1_fu_1423_p0;
    sc_signal< sc_lv<47> > neg_mul1_fu_1446_p2;
    sc_signal< sc_lv<11> > tmp_66_fu_1451_p4;
    sc_signal< sc_lv<14> > trunc1_fu_1467_p1;
    sc_signal< sc_lv<14> > neg_ti2_fu_1470_p2;
    sc_signal< sc_lv<14> > tmp_68_fu_1476_p1;
    sc_signal< sc_lv<14> > tmp_69_fu_1479_p3;
    sc_signal< sc_lv<16> > tmp_70_fu_1510_p4;
    sc_signal< sc_lv<30> > tmp_71_fu_1535_p4;
    sc_signal< sc_lv<17> > tmp_44_i2_fu_1501_p4;
    sc_signal< sc_lv<17> > tmp_i3_fu_1492_p4;
    sc_signal< sc_lv<17> > tmp_45_i2_fu_1519_p3;
    sc_signal< sc_lv<17> > tmp_47_i2_fu_1526_p4;
    sc_signal< sc_lv<17> > tmp6_fu_1557_p2;
    sc_signal< sc_lv<17> > tmp5_fu_1551_p2;
    sc_signal< sc_lv<17> > ret_V_i2_fu_1563_p2;
    sc_signal< sc_lv<16> > tmp_72_fu_1569_p1;
    sc_signal< sc_lv<31> > tmp_73_fu_1573_p3;
    sc_signal< sc_lv<31> > r_V_2_fu_1544_p3;
    sc_signal< sc_lv<1> > tmp_75_fu_1587_p3;
    sc_signal< sc_lv<31> > tmp_74_fu_1581_p2;
    sc_signal< sc_lv<32> > grp_fu_1609_p0;
    sc_signal< sc_lv<16> > grp_fu_1609_p1;
    sc_signal< sc_lv<16> > grp_fu_1609_p2;
    sc_signal< sc_lv<16> > tmp_76_fu_1619_p1;
    sc_signal< sc_lv<16> > prob_cast_fu_1615_p1;
    sc_signal< sc_lv<24> > mul2_fu_1643_p0;
    sc_signal< sc_lv<50> > mul2_fu_1643_p2;
    sc_signal< sc_lv<32> > tmp_33_fu_1657_p0;
    sc_signal< sc_lv<32> > mul3_fu_1674_p0;
    sc_signal< sc_lv<65> > neg_mul2_fu_1690_p2;
    sc_signal< sc_lv<16> > tmp_82_fu_1695_p4;
    sc_signal< sc_lv<32> > tmp_77_fu_1705_p1;
    sc_signal< sc_lv<32> > tmp_78_fu_1709_p1;
    sc_signal< sc_lv<32> > tmp_79_fu_1712_p3;
    sc_signal< sc_lv<32> > neg_ti3_fu_1719_p2;
    sc_signal< sc_lv<31> > tmp_84_fu_1743_p4;
    sc_signal< sc_lv<1> > icmp_fu_1753_p2;
    sc_signal< sc_lv<1> > tmp_37_fu_1759_p2;
    sc_signal< sc_lv<32> > tmp_85_fu_1799_p1;
    sc_signal< sc_lv<32> > mul4_fu_1811_p1;
    sc_signal< sc_lv<65> > neg_mul3_fu_1847_p2;
    sc_signal< sc_lv<19> > tmp_86_fu_1852_p4;
    sc_signal< sc_lv<19> > p_v_v_fu_1862_p3;
    sc_signal< sc_lv<8> > tmp_88_fu_1868_p1;
    sc_signal< sc_lv<8> > neg_ti4_fu_1872_p2;
    sc_signal< sc_lv<8> > tmp_89_fu_1878_p1;
    sc_signal< sc_lv<15> > tmp_10_fu_1890_p1;
    sc_signal< sc_lv<14> > tmp_29_cast_fu_1896_p0;
    sc_signal< sc_lv<11> > tmp_29_cast_fu_1896_p1;
    sc_signal< sc_logic > grp_fu_1066_ap_start;
    sc_signal< sc_logic > grp_fu_1066_ap_done;
    sc_signal< sc_logic > grp_fu_1312_ap_start;
    sc_signal< sc_logic > grp_fu_1312_ap_done;
    sc_signal< sc_logic > grp_fu_1609_ap_start;
    sc_signal< sc_logic > grp_fu_1609_ap_done;
    sc_signal< sc_lv<125> > ap_NS_fsm;
    sc_signal< sc_lv<50> > mul2_fu_1643_p00;
    sc_signal< sc_lv<24> > tmp_29_cast_fu_1896_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<125> ap_ST_fsm_state1;
    static const sc_lv<125> ap_ST_fsm_state2;
    static const sc_lv<125> ap_ST_fsm_state3;
    static const sc_lv<125> ap_ST_fsm_state4;
    static const sc_lv<125> ap_ST_fsm_state5;
    static const sc_lv<125> ap_ST_fsm_state6;
    static const sc_lv<125> ap_ST_fsm_state7;
    static const sc_lv<125> ap_ST_fsm_state8;
    static const sc_lv<125> ap_ST_fsm_state9;
    static const sc_lv<125> ap_ST_fsm_state10;
    static const sc_lv<125> ap_ST_fsm_state11;
    static const sc_lv<125> ap_ST_fsm_state12;
    static const sc_lv<125> ap_ST_fsm_state13;
    static const sc_lv<125> ap_ST_fsm_state14;
    static const sc_lv<125> ap_ST_fsm_state15;
    static const sc_lv<125> ap_ST_fsm_state16;
    static const sc_lv<125> ap_ST_fsm_state17;
    static const sc_lv<125> ap_ST_fsm_state18;
    static const sc_lv<125> ap_ST_fsm_state19;
    static const sc_lv<125> ap_ST_fsm_state20;
    static const sc_lv<125> ap_ST_fsm_state21;
    static const sc_lv<125> ap_ST_fsm_state22;
    static const sc_lv<125> ap_ST_fsm_state23;
    static const sc_lv<125> ap_ST_fsm_state24;
    static const sc_lv<125> ap_ST_fsm_state25;
    static const sc_lv<125> ap_ST_fsm_state26;
    static const sc_lv<125> ap_ST_fsm_state27;
    static const sc_lv<125> ap_ST_fsm_state28;
    static const sc_lv<125> ap_ST_fsm_state29;
    static const sc_lv<125> ap_ST_fsm_state30;
    static const sc_lv<125> ap_ST_fsm_state31;
    static const sc_lv<125> ap_ST_fsm_state32;
    static const sc_lv<125> ap_ST_fsm_state33;
    static const sc_lv<125> ap_ST_fsm_state34;
    static const sc_lv<125> ap_ST_fsm_state35;
    static const sc_lv<125> ap_ST_fsm_state36;
    static const sc_lv<125> ap_ST_fsm_state37;
    static const sc_lv<125> ap_ST_fsm_state38;
    static const sc_lv<125> ap_ST_fsm_state39;
    static const sc_lv<125> ap_ST_fsm_state40;
    static const sc_lv<125> ap_ST_fsm_state41;
    static const sc_lv<125> ap_ST_fsm_state42;
    static const sc_lv<125> ap_ST_fsm_state43;
    static const sc_lv<125> ap_ST_fsm_state44;
    static const sc_lv<125> ap_ST_fsm_state45;
    static const sc_lv<125> ap_ST_fsm_state46;
    static const sc_lv<125> ap_ST_fsm_state47;
    static const sc_lv<125> ap_ST_fsm_state48;
    static const sc_lv<125> ap_ST_fsm_state49;
    static const sc_lv<125> ap_ST_fsm_state50;
    static const sc_lv<125> ap_ST_fsm_state51;
    static const sc_lv<125> ap_ST_fsm_state52;
    static const sc_lv<125> ap_ST_fsm_state53;
    static const sc_lv<125> ap_ST_fsm_state54;
    static const sc_lv<125> ap_ST_fsm_state55;
    static const sc_lv<125> ap_ST_fsm_state56;
    static const sc_lv<125> ap_ST_fsm_state57;
    static const sc_lv<125> ap_ST_fsm_state58;
    static const sc_lv<125> ap_ST_fsm_state59;
    static const sc_lv<125> ap_ST_fsm_state60;
    static const sc_lv<125> ap_ST_fsm_state61;
    static const sc_lv<125> ap_ST_fsm_state62;
    static const sc_lv<125> ap_ST_fsm_state63;
    static const sc_lv<125> ap_ST_fsm_state64;
    static const sc_lv<125> ap_ST_fsm_state65;
    static const sc_lv<125> ap_ST_fsm_state66;
    static const sc_lv<125> ap_ST_fsm_state67;
    static const sc_lv<125> ap_ST_fsm_state68;
    static const sc_lv<125> ap_ST_fsm_state69;
    static const sc_lv<125> ap_ST_fsm_state70;
    static const sc_lv<125> ap_ST_fsm_state71;
    static const sc_lv<125> ap_ST_fsm_state72;
    static const sc_lv<125> ap_ST_fsm_state73;
    static const sc_lv<125> ap_ST_fsm_state74;
    static const sc_lv<125> ap_ST_fsm_state75;
    static const sc_lv<125> ap_ST_fsm_state76;
    static const sc_lv<125> ap_ST_fsm_state77;
    static const sc_lv<125> ap_ST_fsm_state78;
    static const sc_lv<125> ap_ST_fsm_state79;
    static const sc_lv<125> ap_ST_fsm_state80;
    static const sc_lv<125> ap_ST_fsm_state81;
    static const sc_lv<125> ap_ST_fsm_state82;
    static const sc_lv<125> ap_ST_fsm_state83;
    static const sc_lv<125> ap_ST_fsm_state84;
    static const sc_lv<125> ap_ST_fsm_state85;
    static const sc_lv<125> ap_ST_fsm_state86;
    static const sc_lv<125> ap_ST_fsm_state87;
    static const sc_lv<125> ap_ST_fsm_state88;
    static const sc_lv<125> ap_ST_fsm_state89;
    static const sc_lv<125> ap_ST_fsm_state90;
    static const sc_lv<125> ap_ST_fsm_state91;
    static const sc_lv<125> ap_ST_fsm_state92;
    static const sc_lv<125> ap_ST_fsm_state93;
    static const sc_lv<125> ap_ST_fsm_state94;
    static const sc_lv<125> ap_ST_fsm_state95;
    static const sc_lv<125> ap_ST_fsm_state96;
    static const sc_lv<125> ap_ST_fsm_state97;
    static const sc_lv<125> ap_ST_fsm_state98;
    static const sc_lv<125> ap_ST_fsm_state99;
    static const sc_lv<125> ap_ST_fsm_state100;
    static const sc_lv<125> ap_ST_fsm_state101;
    static const sc_lv<125> ap_ST_fsm_state102;
    static const sc_lv<125> ap_ST_fsm_state103;
    static const sc_lv<125> ap_ST_fsm_state104;
    static const sc_lv<125> ap_ST_fsm_state105;
    static const sc_lv<125> ap_ST_fsm_state106;
    static const sc_lv<125> ap_ST_fsm_state107;
    static const sc_lv<125> ap_ST_fsm_state108;
    static const sc_lv<125> ap_ST_fsm_state109;
    static const sc_lv<125> ap_ST_fsm_state110;
    static const sc_lv<125> ap_ST_fsm_state111;
    static const sc_lv<125> ap_ST_fsm_state112;
    static const sc_lv<125> ap_ST_fsm_state113;
    static const sc_lv<125> ap_ST_fsm_state114;
    static const sc_lv<125> ap_ST_fsm_state115;
    static const sc_lv<125> ap_ST_fsm_state116;
    static const sc_lv<125> ap_ST_fsm_state117;
    static const sc_lv<125> ap_ST_fsm_state118;
    static const sc_lv<125> ap_ST_fsm_state119;
    static const sc_lv<125> ap_ST_fsm_state120;
    static const sc_lv<125> ap_ST_fsm_state121;
    static const sc_lv<125> ap_ST_fsm_state122;
    static const sc_lv<125> ap_ST_fsm_state123;
    static const sc_lv<125> ap_ST_fsm_state124;
    static const sc_lv<125> ap_ST_fsm_state125;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7B;
    static const sc_lv<32> ap_const_lv32_7C;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_79;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_73;
    static const sc_lv<32> ap_const_lv32_74;
    static const sc_lv<32> ap_const_lv32_75;
    static const sc_lv<32> ap_const_lv32_77;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_7A;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<14> ap_const_lv14_4;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<14> ap_const_lv14_2710;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_30D40;
    static const sc_lv<32> ap_const_lv32_76;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_2710;
    static const sc_lv<32> ap_const_lv32_FFFFD8F0;
    static const sc_lv<12> ap_const_lv12_9C4;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<65> ap_const_lv65_1A36E2EB2;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<65> ap_const_lv65_0;
    static const sc_lv<47> ap_const_lv47_2711;
    static const sc_lv<47> ap_const_lv47_7FFFFFFFD8EF;
    static const sc_lv<47> ap_const_lv47_19999999A;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<47> ap_const_lv47_0;
    static const sc_lv<32> ap_const_lv32_7FFF;
    static const sc_lv<50> ap_const_lv50_1A36E2F;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_1869F;
    static const sc_lv<65> ap_const_lv65_14F8B588F;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_FF674270;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<23> ap_const_lv23_2710;
    static const sc_lv<24> ap_const_lv24_3E8;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Ny1_fu_1321_p0();
    void thread_Ny1_fu_1321_p2();
    void thread_Ny3_fu_1374_p0();
    void thread_Ny3_fu_1374_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state116();
    void thread_ap_CS_fsm_state117();
    void thread_ap_CS_fsm_state118();
    void thread_ap_CS_fsm_state119();
    void thread_ap_CS_fsm_state120();
    void thread_ap_CS_fsm_state121();
    void thread_ap_CS_fsm_state122();
    void thread_ap_CS_fsm_state123();
    void thread_ap_CS_fsm_state124();
    void thread_ap_CS_fsm_state125();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state54();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state78();
    void thread_ap_CS_fsm_state79();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state80();
    void thread_ap_CS_fsm_state81();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state121();
    void thread_ap_block_state5();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_currentSolution_address0();
    void thread_currentSolution_ce0();
    void thread_currentSolution_d0();
    void thread_currentSolution_we0();
    void thread_deltaEnergy_fu_1293_p3();
    void thread_exitcond1_fu_600_p2();
    void thread_exitcond2_fu_642_p2();
    void thread_exitcond3_fu_741_p2();
    void thread_exitcond8_fu_1106_p2();
    void thread_exitcond_fu_1776_p2();
    void thread_fpga_output_V_fu_1882_p3();
    void thread_grp_fu_1066_ap_start();
    void thread_grp_fu_1066_p0();
    void thread_grp_fu_1066_p1();
    void thread_grp_fu_1312_ap_start();
    void thread_grp_fu_1312_p0();
    void thread_grp_fu_1312_p1();
    void thread_grp_fu_1609_ap_start();
    void thread_grp_fu_1609_p0();
    void thread_grp_fu_1609_p1();
    void thread_grp_fu_515_p4();
    void thread_i_V_1_fu_747_p2();
    void thread_i_V_2_fu_1782_p2();
    void thread_i_V_fu_606_p2();
    void thread_icmp_fu_1753_p2();
    void thread_indvarinc1_fu_568_p2();
    void thread_indvarinc2_fu_724_p2();
    void thread_indvarinc_fu_532_p2();
    void thread_indvars_iv_next_fu_1770_p2();
    void thread_input_stream_TDATA_blk_n();
    void thread_input_stream_TREADY();
    void thread_input_stream_V_data_V_0_ack_in();
    void thread_input_stream_V_data_V_0_ack_out();
    void thread_input_stream_V_data_V_0_data_out();
    void thread_input_stream_V_data_V_0_load_A();
    void thread_input_stream_V_data_V_0_load_B();
    void thread_input_stream_V_data_V_0_sel();
    void thread_input_stream_V_data_V_0_state_cmp_full();
    void thread_input_stream_V_data_V_0_vld_in();
    void thread_input_stream_V_data_V_0_vld_out();
    void thread_input_stream_V_dest_V_0_ack_in();
    void thread_input_stream_V_dest_V_0_ack_out();
    void thread_input_stream_V_dest_V_0_data_out();
    void thread_input_stream_V_dest_V_0_load_A();
    void thread_input_stream_V_dest_V_0_load_B();
    void thread_input_stream_V_dest_V_0_sel();
    void thread_input_stream_V_dest_V_0_state_cmp_full();
    void thread_input_stream_V_dest_V_0_vld_in();
    void thread_input_stream_V_dest_V_0_vld_out();
    void thread_input_stream_V_id_V_0_ack_in();
    void thread_input_stream_V_id_V_0_ack_out();
    void thread_input_stream_V_id_V_0_data_out();
    void thread_input_stream_V_id_V_0_load_A();
    void thread_input_stream_V_id_V_0_load_B();
    void thread_input_stream_V_id_V_0_sel();
    void thread_input_stream_V_id_V_0_state_cmp_full();
    void thread_input_stream_V_id_V_0_vld_in();
    void thread_input_stream_V_id_V_0_vld_out();
    void thread_input_stream_V_keep_V_0_ack_in();
    void thread_input_stream_V_keep_V_0_ack_out();
    void thread_input_stream_V_keep_V_0_data_out();
    void thread_input_stream_V_keep_V_0_load_A();
    void thread_input_stream_V_keep_V_0_load_B();
    void thread_input_stream_V_keep_V_0_sel();
    void thread_input_stream_V_keep_V_0_state_cmp_full();
    void thread_input_stream_V_keep_V_0_vld_in();
    void thread_input_stream_V_keep_V_0_vld_out();
    void thread_input_stream_V_strb_V_0_ack_in();
    void thread_input_stream_V_strb_V_0_ack_out();
    void thread_input_stream_V_strb_V_0_data_out();
    void thread_input_stream_V_strb_V_0_load_A();
    void thread_input_stream_V_strb_V_0_load_B();
    void thread_input_stream_V_strb_V_0_sel();
    void thread_input_stream_V_strb_V_0_state_cmp_full();
    void thread_input_stream_V_strb_V_0_vld_in();
    void thread_input_stream_V_strb_V_0_vld_out();
    void thread_input_stream_V_user_V_0_ack_in();
    void thread_input_stream_V_user_V_0_ack_out();
    void thread_input_stream_V_user_V_0_data_out();
    void thread_input_stream_V_user_V_0_load_A();
    void thread_input_stream_V_user_V_0_load_B();
    void thread_input_stream_V_user_V_0_sel();
    void thread_input_stream_V_user_V_0_state_cmp_full();
    void thread_input_stream_V_user_V_0_vld_in();
    void thread_input_stream_V_user_V_0_vld_out();
    void thread_iterate_V_fu_884_p2();
    void thread_j_V_1_fu_1112_p2();
    void thread_j_V_fu_648_p2();
    void thread_localFieldVal_1_fu_1215_p2();
    void thread_matrix_address0();
    void thread_matrix_ce0();
    void thread_matrix_d0();
    void thread_matrix_we0();
    void thread_mul1_fu_1423_p0();
    void thread_mul1_fu_1423_p2();
    void thread_mul2_fu_1643_p0();
    void thread_mul2_fu_1643_p00();
    void thread_mul2_fu_1643_p2();
    void thread_mul3_fu_1674_p0();
    void thread_mul3_fu_1674_p2();
    void thread_mul4_fu_1811_p1();
    void thread_mul4_fu_1811_p2();
    void thread_mul7_fu_1242_p0();
    void thread_mul7_fu_1242_p2();
    void thread_mul_fu_1157_p0();
    void thread_mul_fu_1157_p2();
    void thread_neg_mul1_fu_1446_p2();
    void thread_neg_mul2_fu_1690_p2();
    void thread_neg_mul3_fu_1847_p2();
    void thread_neg_mul8_fu_1248_p2();
    void thread_neg_mul_fu_1173_p2();
    void thread_neg_ti1_fu_1287_p2();
    void thread_neg_ti2_fu_1470_p2();
    void thread_neg_ti3_fu_1719_p2();
    void thread_neg_ti4_fu_1872_p2();
    void thread_neg_ti_fu_1198_p2();
    void thread_or_cond_fu_1764_p2();
    void thread_output_last_V_fu_1793_p2();
    void thread_output_stream_TDATA();
    void thread_output_stream_TDATA_blk_n();
    void thread_output_stream_TDEST();
    void thread_output_stream_TID();
    void thread_output_stream_TKEEP();
    void thread_output_stream_TLAST();
    void thread_output_stream_TSTRB();
    void thread_output_stream_TUSER();
    void thread_output_stream_TVALID();
    void thread_output_stream_V_data_V_1_ack_in();
    void thread_output_stream_V_data_V_1_ack_out();
    void thread_output_stream_V_data_V_1_data_out();
    void thread_output_stream_V_data_V_1_load_A();
    void thread_output_stream_V_data_V_1_load_B();
    void thread_output_stream_V_data_V_1_sel();
    void thread_output_stream_V_data_V_1_state_cmp_full();
    void thread_output_stream_V_data_V_1_vld_in();
    void thread_output_stream_V_data_V_1_vld_out();
    void thread_output_stream_V_dest_V_1_ack_in();
    void thread_output_stream_V_dest_V_1_ack_out();
    void thread_output_stream_V_dest_V_1_data_out();
    void thread_output_stream_V_dest_V_1_load_A();
    void thread_output_stream_V_dest_V_1_load_B();
    void thread_output_stream_V_dest_V_1_sel();
    void thread_output_stream_V_dest_V_1_state_cmp_full();
    void thread_output_stream_V_dest_V_1_vld_in();
    void thread_output_stream_V_dest_V_1_vld_out();
    void thread_output_stream_V_id_V_1_ack_in();
    void thread_output_stream_V_id_V_1_ack_out();
    void thread_output_stream_V_id_V_1_data_out();
    void thread_output_stream_V_id_V_1_load_A();
    void thread_output_stream_V_id_V_1_load_B();
    void thread_output_stream_V_id_V_1_sel();
    void thread_output_stream_V_id_V_1_state_cmp_full();
    void thread_output_stream_V_id_V_1_vld_in();
    void thread_output_stream_V_id_V_1_vld_out();
    void thread_output_stream_V_keep_V_1_ack_in();
    void thread_output_stream_V_keep_V_1_ack_out();
    void thread_output_stream_V_keep_V_1_data_out();
    void thread_output_stream_V_keep_V_1_load_A();
    void thread_output_stream_V_keep_V_1_load_B();
    void thread_output_stream_V_keep_V_1_sel();
    void thread_output_stream_V_keep_V_1_state_cmp_full();
    void thread_output_stream_V_keep_V_1_vld_in();
    void thread_output_stream_V_keep_V_1_vld_out();
    void thread_output_stream_V_last_V_1_ack_in();
    void thread_output_stream_V_last_V_1_ack_out();
    void thread_output_stream_V_last_V_1_data_out();
    void thread_output_stream_V_last_V_1_load_A();
    void thread_output_stream_V_last_V_1_load_B();
    void thread_output_stream_V_last_V_1_sel();
    void thread_output_stream_V_last_V_1_state_cmp_full();
    void thread_output_stream_V_last_V_1_vld_in();
    void thread_output_stream_V_last_V_1_vld_out();
    void thread_output_stream_V_strb_V_1_ack_in();
    void thread_output_stream_V_strb_V_1_ack_out();
    void thread_output_stream_V_strb_V_1_data_out();
    void thread_output_stream_V_strb_V_1_load_A();
    void thread_output_stream_V_strb_V_1_load_B();
    void thread_output_stream_V_strb_V_1_sel();
    void thread_output_stream_V_strb_V_1_state_cmp_full();
    void thread_output_stream_V_strb_V_1_vld_in();
    void thread_output_stream_V_strb_V_1_vld_out();
    void thread_output_stream_V_user_V_1_ack_in();
    void thread_output_stream_V_user_V_1_ack_out();
    void thread_output_stream_V_user_V_1_data_out();
    void thread_output_stream_V_user_V_1_load_A();
    void thread_output_stream_V_user_V_1_load_B();
    void thread_output_stream_V_user_V_1_sel();
    void thread_output_stream_V_user_V_1_state_cmp_full();
    void thread_output_stream_V_user_V_1_vld_in();
    void thread_output_stream_V_user_V_1_vld_out();
    void thread_p_shl1_cast_fu_558_p1();
    void thread_p_shl2_cast_fu_620_p1();
    void thread_p_shl3_cast_fu_632_p1();
    void thread_p_shl4_cast_fu_1080_p3();
    void thread_p_shl5_cast_fu_1092_p3();
    void thread_p_shl_cast_fu_546_p1();
    void thread_p_v1_v_fu_1188_p3();
    void thread_p_v2_v_fu_1461_p3();
    void thread_p_v_v_fu_1862_p3();
    void thread_prob_cast_fu_1615_p1();
    void thread_r_V_2_fu_1544_p3();
    void thread_ret_V_1_fu_845_p3();
    void thread_ret_V_4_cast1_fu_1048_p2();
    void thread_ret_V_4_cast9_fu_1054_p2();
    void thread_ret_V_4_cast_fu_1060_p2();
    void thread_ret_V_4_fu_1595_p3();
    void thread_ret_V_i1_fu_942_p2();
    void thread_ret_V_i2_fu_1563_p2();
    void thread_ret_V_i_fu_813_p2();
    void thread_rev1_fu_1357_p2();
    void thread_rev2_fu_1395_p2();
    void thread_rev3_fu_1406_p2();
    void thread_rev_fu_1346_p2();
    void thread_sel_div1_fu_1412_p3();
    void thread_sel_div_fu_1363_p3();
    void thread_slt1_fu_1352_p2();
    void thread_slt2_fu_1390_p2();
    void thread_slt3_fu_1401_p2();
    void thread_slt_fu_1341_p2();
    void thread_tmp1_fu_801_p2();
    void thread_tmp2_fu_807_p2();
    void thread_tmp3_fu_930_p2();
    void thread_tmp4_fu_936_p2();
    void thread_tmp5_fu_1551_p2();
    void thread_tmp6_fu_1557_p2();
    void thread_tmp_10_fu_1890_p1();
    void thread_tmp_11_fu_686_p2();
    void thread_tmp_12_cast_cast_fu_720_p1();
    void thread_tmp_12_cast_fu_682_p1();
    void thread_tmp_12_fu_793_p3();
    void thread_tmp_13_fu_868_p1();
    void thread_tmp_14_fu_878_p2();
    void thread_tmp_15_cast_cast_fu_859_p3();
    void thread_tmp_15_fu_952_p4();
    void thread_tmp_16_fu_966_p3();
    void thread_tmp_17_fu_974_p4();
    void thread_tmp_18_fu_1072_p1();
    void thread_tmp_19_fu_1225_p1();
    void thread_tmp_19_fu_1225_p2();
    void thread_tmp_1_cast_fu_574_p1();
    void thread_tmp_1_fu_562_p2();
    void thread_tmp_20_fu_1300_p2();
    void thread_tmp_21_cast_fu_1123_p1();
    void thread_tmp_21_fu_1118_p1();
    void thread_tmp_22_fu_1140_p0();
    void thread_tmp_22_fu_1140_p2();
    void thread_tmp_23_fu_819_p1();
    void thread_tmp_24_fu_988_p3();
    void thread_tmp_25_fu_1623_p2();
    void thread_tmp_26_fu_1629_p2();
    void thread_tmp_27_cast_fu_583_p1();
    void thread_tmp_27_fu_823_p3();
    void thread_tmp_28_fu_831_p2();
    void thread_tmp_29_cast_fu_1896_p0();
    void thread_tmp_29_cast_fu_1896_p00();
    void thread_tmp_29_cast_fu_1896_p1();
    void thread_tmp_29_fu_996_p4();
    void thread_tmp_2_fu_588_p2();
    void thread_tmp_30_fu_837_p3();
    void thread_tmp_31_fu_1010_p3();
    void thread_tmp_33_fu_1657_p0();
    void thread_tmp_33_fu_1657_p2();
    void thread_tmp_34_fu_1725_p3();
    void thread_tmp_35_fu_1737_p2();
    void thread_tmp_36_fu_948_p1();
    void thread_tmp_37_fu_1759_p2();
    void thread_tmp_38_fu_1788_p1();
    void thread_tmp_39_fu_962_p1();
    void thread_tmp_3_fu_594_p2();
    void thread_tmp_40_cast_fu_716_p1();
    void thread_tmp_40_fu_984_p1();
    void thread_tmp_41_fu_1006_p1();
    void thread_tmp_42_fu_1018_p3();
    void thread_tmp_43_fu_1026_p2();
    void thread_tmp_43_i_fu_1486_p2();
    void thread_tmp_44_fu_1032_p3();
    void thread_tmp_44_i1_fu_900_p4();
    void thread_tmp_44_i2_fu_1501_p4();
    void thread_tmp_44_i_fu_763_p4();
    void thread_tmp_45_fu_1076_p1();
    void thread_tmp_45_i1_fu_910_p4();
    void thread_tmp_45_i2_fu_1519_p3();
    void thread_tmp_45_i_fu_773_p4();
    void thread_tmp_46_fu_1088_p1();
    void thread_tmp_47_fu_1100_p2();
    void thread_tmp_47_i1_fu_920_p4();
    void thread_tmp_47_i2_fu_1526_p4();
    void thread_tmp_47_i_fu_783_p4();
    void thread_tmp_49_fu_1253_p4();
    void thread_tmp_4_fu_735_p2();
    void thread_tmp_50_fu_1263_p1();
    void thread_tmp_51_fu_1267_p4();
    void thread_tmp_52_fu_1276_p1();
    void thread_tmp_53_fu_1280_p3();
    void thread_tmp_54_fu_1127_p2();
    void thread_tmp_56_fu_1178_p4();
    void thread_tmp_58_cast_fu_1132_p1();
    void thread_tmp_58_fu_1204_p1();
    void thread_tmp_59_fu_1208_p3();
    void thread_tmp_5_fu_578_p2();
    void thread_tmp_61_fu_1308_p0();
    void thread_tmp_63_fu_1331_p3();
    void thread_tmp_64_fu_1380_p3();
    void thread_tmp_66_fu_1451_p4();
    void thread_tmp_68_fu_1476_p1();
    void thread_tmp_69_fu_1479_p3();
    void thread_tmp_6_fu_612_p3();
    void thread_tmp_70_fu_1510_p4();
    void thread_tmp_71_fu_1535_p4();
    void thread_tmp_72_fu_1569_p1();
    void thread_tmp_73_fu_1573_p3();
    void thread_tmp_74_fu_1581_p2();
    void thread_tmp_75_fu_1587_p3();
    void thread_tmp_76_fu_1619_p1();
    void thread_tmp_77_fu_1705_p1();
    void thread_tmp_78_fu_1709_p1();
    void thread_tmp_79_fu_1712_p3();
    void thread_tmp_7_fu_624_p3();
    void thread_tmp_80_fu_1649_p3();
    void thread_tmp_82_fu_1695_p4();
    void thread_tmp_84_fu_1743_p4();
    void thread_tmp_85_fu_1799_p1();
    void thread_tmp_86_fu_1852_p4();
    void thread_tmp_88_fu_1868_p1();
    void thread_tmp_89_fu_1878_p1();
    void thread_tmp_8_fu_636_p2();
    void thread_tmp_9_fu_550_p3();
    void thread_tmp_fu_538_p3();
    void thread_tmp_i1_fu_890_p4();
    void thread_tmp_i3_fu_1492_p4();
    void thread_tmp_i_fu_753_p4();
    void thread_tmp_s_fu_730_p1();
    void thread_trunc1_fu_1467_p1();
    void thread_trunc_fu_1194_p1();
    void thread_x1_fu_1387_p1();
    void thread_x_assign_fu_1327_p1();
    void thread_x_fu_1338_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
