// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xhls_gpio.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XHls_gpio_CfgInitialize(XHls_gpio *InstancePtr, XHls_gpio_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Ctrl_BaseAddress = ConfigPtr->Ctrl_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XHls_gpio_Set_dc0(XHls_gpio *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHls_gpio_WriteReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC0_DATA, Data);
}

u32 XHls_gpio_Get_dc0(XHls_gpio *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHls_gpio_ReadReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC0_DATA);
    return Data;
}

void XHls_gpio_Set_dc1(XHls_gpio *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHls_gpio_WriteReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC1_DATA, Data);
}

u32 XHls_gpio_Get_dc1(XHls_gpio *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHls_gpio_ReadReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC1_DATA);
    return Data;
}

void XHls_gpio_Set_dc2(XHls_gpio *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHls_gpio_WriteReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC2_DATA, Data);
}

u32 XHls_gpio_Get_dc2(XHls_gpio *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHls_gpio_ReadReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC2_DATA);
    return Data;
}

void XHls_gpio_Set_dc3(XHls_gpio *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHls_gpio_WriteReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC3_DATA, Data);
}

u32 XHls_gpio_Get_dc3(XHls_gpio *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHls_gpio_ReadReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC3_DATA);
    return Data;
}

void XHls_gpio_Set_dc4(XHls_gpio *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHls_gpio_WriteReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC4_DATA, Data);
}

u32 XHls_gpio_Get_dc4(XHls_gpio *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHls_gpio_ReadReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC4_DATA);
    return Data;
}

void XHls_gpio_Set_dc5(XHls_gpio *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHls_gpio_WriteReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC5_DATA, Data);
}

u32 XHls_gpio_Get_dc5(XHls_gpio *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHls_gpio_ReadReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_DC5_DATA);
    return Data;
}

void XHls_gpio_Set_res(XHls_gpio *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XHls_gpio_WriteReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_RES_DATA, Data);
}

u32 XHls_gpio_Get_res(XHls_gpio *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XHls_gpio_ReadReg(InstancePtr->Ctrl_BaseAddress, XHLS_GPIO_CTRL_ADDR_RES_DATA);
    return Data;
}

