//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30033411
// Cuda compilation tools, release 11.4, V11.4.48
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_50
.address_size 64

	// .globl	__raygen__custom_proj_xyz2dir_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__custom_proj_xyz2dir_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<128>;
	.reg .f32 	%f<1008>;
	.reg .b32 	%r<882>;
	.reg .b64 	%rd<115>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r181, %r182}, [params+64];
	// begin inline asm
	call (%r178), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd19, [params+16];
	cvta.to.global.u64 	%rd20, %rd19;
	mul.wide.u32 	%rd21, %r178, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.v2.u32 	{%r183, %r184}, [%rd22];
	setp.ge.s32 	%p3, %r183, %r181;
	setp.ge.s32 	%p4, %r184, %r182;
	or.pred  	%p5, %p4, %p3;
	@%p5 bra 	$L__BB0_112;

	mad.lo.s32 	%r185, %r184, %r181, %r183;
	ld.const.v2.u32 	{%r186, %r187}, [params+8];
	shl.b32 	%r190, %r186, 4;
	add.s32 	%r191, %r190, -1556008596;
	add.s32 	%r192, %r186, -1640531527;
	shr.u32 	%r193, %r186, 5;
	add.s32 	%r194, %r193, -939442524;
	xor.b32  	%r195, %r191, %r192;
	xor.b32  	%r196, %r195, %r194;
	add.s32 	%r197, %r185, %r196;
	shl.b32 	%r198, %r197, 4;
	add.s32 	%r199, %r198, -1383041155;
	add.s32 	%r200, %r197, -1640531527;
	xor.b32  	%r201, %r199, %r200;
	shr.u32 	%r202, %r197, 5;
	add.s32 	%r203, %r202, 2123724318;
	xor.b32  	%r204, %r201, %r203;
	add.s32 	%r205, %r204, %r186;
	shl.b32 	%r206, %r205, 4;
	add.s32 	%r207, %r206, -1556008596;
	add.s32 	%r208, %r205, 1013904242;
	shr.u32 	%r209, %r205, 5;
	add.s32 	%r210, %r209, -939442524;
	xor.b32  	%r211, %r207, %r208;
	xor.b32  	%r212, %r211, %r210;
	add.s32 	%r213, %r212, %r197;
	shl.b32 	%r214, %r213, 4;
	add.s32 	%r215, %r214, -1383041155;
	add.s32 	%r216, %r213, 1013904242;
	xor.b32  	%r217, %r215, %r216;
	shr.u32 	%r218, %r213, 5;
	add.s32 	%r219, %r218, 2123724318;
	xor.b32  	%r220, %r217, %r219;
	add.s32 	%r221, %r220, %r205;
	shl.b32 	%r222, %r221, 4;
	add.s32 	%r223, %r222, -1556008596;
	add.s32 	%r224, %r221, -626627285;
	shr.u32 	%r225, %r221, 5;
	add.s32 	%r226, %r225, -939442524;
	xor.b32  	%r227, %r223, %r224;
	xor.b32  	%r228, %r227, %r226;
	add.s32 	%r229, %r228, %r213;
	shl.b32 	%r230, %r229, 4;
	add.s32 	%r231, %r230, -1383041155;
	add.s32 	%r232, %r229, -626627285;
	xor.b32  	%r233, %r231, %r232;
	shr.u32 	%r234, %r229, 5;
	add.s32 	%r235, %r234, 2123724318;
	xor.b32  	%r236, %r233, %r235;
	add.s32 	%r237, %r236, %r221;
	shl.b32 	%r238, %r237, 4;
	add.s32 	%r239, %r238, -1556008596;
	add.s32 	%r240, %r237, 2027808484;
	shr.u32 	%r241, %r237, 5;
	add.s32 	%r242, %r241, -939442524;
	xor.b32  	%r243, %r239, %r240;
	xor.b32  	%r244, %r243, %r242;
	add.s32 	%r245, %r244, %r229;
	shl.b32 	%r246, %r245, 4;
	add.s32 	%r247, %r246, -1383041155;
	add.s32 	%r248, %r245, 2027808484;
	xor.b32  	%r249, %r247, %r248;
	shr.u32 	%r250, %r245, 5;
	add.s32 	%r251, %r250, 2123724318;
	xor.b32  	%r252, %r249, %r251;
	add.s32 	%r253, %r252, %r237;
	shl.b32 	%r254, %r253, 4;
	add.s32 	%r255, %r254, -1556008596;
	add.s32 	%r256, %r253, 387276957;
	shr.u32 	%r257, %r253, 5;
	add.s32 	%r258, %r257, -939442524;
	xor.b32  	%r259, %r255, %r256;
	xor.b32  	%r260, %r259, %r258;
	add.s32 	%r261, %r260, %r245;
	shl.b32 	%r262, %r261, 4;
	add.s32 	%r263, %r262, -1383041155;
	add.s32 	%r264, %r261, 387276957;
	xor.b32  	%r265, %r263, %r264;
	shr.u32 	%r266, %r261, 5;
	add.s32 	%r267, %r266, 2123724318;
	xor.b32  	%r268, %r265, %r267;
	add.s32 	%r269, %r268, %r253;
	shl.b32 	%r270, %r269, 4;
	add.s32 	%r271, %r270, -1556008596;
	add.s32 	%r272, %r269, -1253254570;
	shr.u32 	%r273, %r269, 5;
	add.s32 	%r274, %r273, -939442524;
	xor.b32  	%r275, %r271, %r272;
	xor.b32  	%r276, %r275, %r274;
	add.s32 	%r277, %r276, %r261;
	shl.b32 	%r278, %r277, 4;
	add.s32 	%r279, %r278, -1383041155;
	add.s32 	%r280, %r277, -1253254570;
	xor.b32  	%r281, %r279, %r280;
	shr.u32 	%r282, %r277, 5;
	add.s32 	%r283, %r282, 2123724318;
	xor.b32  	%r284, %r281, %r283;
	add.s32 	%r285, %r284, %r269;
	shl.b32 	%r286, %r285, 4;
	add.s32 	%r287, %r286, -1556008596;
	add.s32 	%r288, %r285, 1401181199;
	shr.u32 	%r289, %r285, 5;
	add.s32 	%r290, %r289, -939442524;
	xor.b32  	%r291, %r287, %r288;
	xor.b32  	%r292, %r291, %r290;
	add.s32 	%r293, %r292, %r277;
	shl.b32 	%r294, %r293, 4;
	add.s32 	%r295, %r294, -1383041155;
	add.s32 	%r296, %r293, 1401181199;
	xor.b32  	%r297, %r295, %r296;
	shr.u32 	%r298, %r293, 5;
	add.s32 	%r299, %r298, 2123724318;
	xor.b32  	%r300, %r297, %r299;
	add.s32 	%r301, %r300, %r285;
	shl.b32 	%r302, %r301, 4;
	add.s32 	%r303, %r302, -1556008596;
	add.s32 	%r304, %r301, -239350328;
	shr.u32 	%r305, %r301, 5;
	add.s32 	%r306, %r305, -939442524;
	xor.b32  	%r307, %r303, %r304;
	xor.b32  	%r308, %r307, %r306;
	add.s32 	%r309, %r308, %r293;
	shl.b32 	%r310, %r309, 4;
	add.s32 	%r311, %r310, -1383041155;
	add.s32 	%r312, %r309, -239350328;
	xor.b32  	%r313, %r311, %r312;
	shr.u32 	%r314, %r309, 5;
	add.s32 	%r315, %r314, 2123724318;
	xor.b32  	%r316, %r313, %r315;
	add.s32 	%r317, %r316, %r301;
	shl.b32 	%r318, %r317, 4;
	add.s32 	%r319, %r318, -1556008596;
	add.s32 	%r320, %r317, -1879881855;
	shr.u32 	%r321, %r317, 5;
	add.s32 	%r322, %r321, -939442524;
	xor.b32  	%r323, %r319, %r320;
	xor.b32  	%r324, %r323, %r322;
	add.s32 	%r325, %r324, %r309;
	shl.b32 	%r326, %r325, 4;
	add.s32 	%r327, %r326, -1383041155;
	add.s32 	%r328, %r325, -1879881855;
	xor.b32  	%r329, %r327, %r328;
	shr.u32 	%r330, %r325, 5;
	add.s32 	%r331, %r330, 2123724318;
	xor.b32  	%r332, %r329, %r331;
	add.s32 	%r333, %r332, %r317;
	shl.b32 	%r334, %r333, 4;
	add.s32 	%r335, %r334, -1556008596;
	add.s32 	%r336, %r333, 774553914;
	shr.u32 	%r337, %r333, 5;
	add.s32 	%r338, %r337, -939442524;
	xor.b32  	%r339, %r335, %r336;
	xor.b32  	%r340, %r339, %r338;
	add.s32 	%r341, %r340, %r325;
	shl.b32 	%r342, %r341, 4;
	add.s32 	%r343, %r342, -1383041155;
	add.s32 	%r344, %r341, 774553914;
	xor.b32  	%r345, %r343, %r344;
	shr.u32 	%r346, %r341, 5;
	add.s32 	%r347, %r346, 2123724318;
	xor.b32  	%r348, %r345, %r347;
	add.s32 	%r349, %r348, %r333;
	shl.b32 	%r350, %r349, 4;
	add.s32 	%r351, %r350, -1556008596;
	add.s32 	%r352, %r349, -865977613;
	shr.u32 	%r353, %r349, 5;
	add.s32 	%r354, %r353, -939442524;
	xor.b32  	%r355, %r351, %r352;
	xor.b32  	%r356, %r355, %r354;
	add.s32 	%r357, %r356, %r341;
	shl.b32 	%r358, %r357, 4;
	add.s32 	%r359, %r358, -1383041155;
	add.s32 	%r360, %r357, -865977613;
	xor.b32  	%r361, %r359, %r360;
	shr.u32 	%r362, %r357, 5;
	add.s32 	%r363, %r362, 2123724318;
	xor.b32  	%r364, %r361, %r363;
	add.s32 	%r365, %r364, %r349;
	shl.b32 	%r366, %r365, 4;
	add.s32 	%r367, %r366, -1556008596;
	add.s32 	%r368, %r365, 1788458156;
	shr.u32 	%r369, %r365, 5;
	add.s32 	%r370, %r369, -939442524;
	xor.b32  	%r371, %r367, %r368;
	xor.b32  	%r372, %r371, %r370;
	add.s32 	%r373, %r372, %r357;
	shl.b32 	%r374, %r373, 4;
	add.s32 	%r375, %r374, -1383041155;
	add.s32 	%r376, %r373, 1788458156;
	xor.b32  	%r377, %r375, %r376;
	shr.u32 	%r378, %r373, 5;
	add.s32 	%r379, %r378, 2123724318;
	xor.b32  	%r380, %r377, %r379;
	add.s32 	%r381, %r380, %r365;
	shl.b32 	%r382, %r381, 4;
	add.s32 	%r383, %r382, -1556008596;
	add.s32 	%r384, %r381, 147926629;
	shr.u32 	%r385, %r381, 5;
	add.s32 	%r386, %r385, -939442524;
	xor.b32  	%r387, %r383, %r384;
	xor.b32  	%r388, %r387, %r386;
	add.s32 	%r389, %r388, %r373;
	shl.b32 	%r390, %r389, 4;
	add.s32 	%r391, %r390, -1383041155;
	add.s32 	%r392, %r389, 147926629;
	xor.b32  	%r393, %r391, %r392;
	shr.u32 	%r394, %r389, 5;
	add.s32 	%r395, %r394, 2123724318;
	xor.b32  	%r396, %r393, %r395;
	add.s32 	%r397, %r396, %r381;
	shl.b32 	%r398, %r397, 4;
	add.s32 	%r399, %r398, -1556008596;
	add.s32 	%r400, %r397, -1492604898;
	shr.u32 	%r401, %r397, 5;
	add.s32 	%r402, %r401, -939442524;
	xor.b32  	%r403, %r399, %r400;
	xor.b32  	%r404, %r403, %r402;
	add.s32 	%r405, %r404, %r389;
	shl.b32 	%r406, %r405, 4;
	add.s32 	%r407, %r406, -1383041155;
	add.s32 	%r408, %r405, -1492604898;
	xor.b32  	%r409, %r407, %r408;
	shr.u32 	%r410, %r405, 5;
	add.s32 	%r411, %r410, 2123724318;
	xor.b32  	%r412, %r409, %r411;
	add.s32 	%r413, %r412, %r397;
	shl.b32 	%r414, %r413, 4;
	add.s32 	%r415, %r414, -1556008596;
	add.s32 	%r416, %r413, 1161830871;
	shr.u32 	%r417, %r413, 5;
	add.s32 	%r418, %r417, -939442524;
	xor.b32  	%r419, %r415, %r416;
	xor.b32  	%r420, %r419, %r418;
	add.s32 	%r421, %r420, %r405;
	shl.b32 	%r422, %r421, 4;
	add.s32 	%r423, %r422, -1383041155;
	add.s32 	%r424, %r421, 1161830871;
	xor.b32  	%r425, %r423, %r424;
	shr.u32 	%r426, %r421, 5;
	add.s32 	%r427, %r426, 2123724318;
	xor.b32  	%r428, %r425, %r427;
	add.s32 	%r429, %r428, %r413;
	shl.b32 	%r430, %r429, 4;
	add.s32 	%r431, %r430, -1556008596;
	add.s32 	%r432, %r429, -478700656;
	shr.u32 	%r433, %r429, 5;
	add.s32 	%r434, %r433, -939442524;
	xor.b32  	%r435, %r431, %r432;
	xor.b32  	%r436, %r435, %r434;
	add.s32 	%r5, %r436, %r421;
	add.u64 	%rd24, %SPL, 144;
	add.s64 	%rd5, %rd24, 28;
	st.local.u32 	[%rd24+28], %r5;
	setp.eq.s32 	%p6, %r187, 0;
	mov.f32 	%f885, 0f3F000000;
	mov.f32 	%f886, %f885;
	@%p6 bra 	$L__BB0_3;

	mad.lo.s32 	%r437, %r5, 1664525, 1013904223;
	and.b32  	%r438, %r437, 16777215;
	cvt.rn.f32.u32 	%f304, %r438;
	mov.f32 	%f305, 0f4B800000;
	div.approx.ftz.f32 	%f885, %f304, %f305;
	mad.lo.s32 	%r439, %r437, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r439;
	and.b32  	%r440, %r439, 16777215;
	cvt.rn.f32.u32 	%f306, %r440;
	div.approx.ftz.f32 	%f886, %f306, %f305;

$L__BB0_3:
	cvt.rn.f32.s32 	%f307, %r183;
	add.ftz.f32 	%f308, %f885, %f307;
	cvt.rn.f32.s32 	%f309, %r184;
	add.ftz.f32 	%f310, %f886, %f309;
	cvt.rn.f32.s32 	%f311, %r181;
	div.approx.ftz.f32 	%f5, %f308, %f311;
	cvt.rn.f32.s32 	%f312, %r182;
	div.approx.ftz.f32 	%f313, %f310, %f312;
	ld.const.u64 	%rd25, [params+208];
	mov.f32 	%f314, 0f3F800000;
	sub.ftz.f32 	%f6, %f314, %f313;
	tex.2d.v4.f32.f32 	{%f7, %f8, %f9, %f10}, [%rd25, {%f5, %f6}];
	setp.lt.ftz.f32 	%p7, %f10, 0f00000000;
	@%p7 bra 	$L__BB0_110;
	bra.uni 	$L__BB0_4;

$L__BB0_110:
	ld.const.u32 	%r831, [params+4];
	setp.eq.s32 	%p124, %r831, 0;
	@%p124 bra 	$L__BB0_112;

	not.b32 	%r832, %r184;
	add.s32 	%r833, %r182, %r832;
	mad.lo.s32 	%r834, %r833, %r181, %r183;
	ld.const.u64 	%rd102, [params+48];
	cvta.to.global.u64 	%rd103, %rd102;
	mul.wide.u32 	%rd104, %r834, 16;
	add.s64 	%rd105, %rd103, %rd104;
	st.global.v4.f32 	[%rd105], {%f7, %f8, %f9, %f10};
	ld.const.u64 	%rd106, [params+56];
	cvta.to.global.u64 	%rd107, %rd106;
	mul.wide.u32 	%rd108, %r834, 8;
	add.s64 	%rd109, %rd107, %rd108;
	mov.u32 	%r835, -1;
	st.global.v2.u32 	[%rd109], {%r835, %r835};
	bra.uni 	$L__BB0_112;

$L__BB0_4:
	ld.const.u64 	%rd26, [params+216];
	tex.2d.v4.f32.f32 	{%f953, %f954, %f955, %f315}, [%rd26, {%f5, %f6}];
	setp.gtu.ftz.f32 	%p8, %f315, 0f00000000;
	selp.f32 	%f966, %f315, 0f5A0E1BCA, %p8;
	st.local.v2.f32 	[%rd5+68], {%f7, %f8};
	st.local.f32 	[%rd5+76], %f9;
	st.local.v2.f32 	[%rd5+20], {%f314, %f314};
	mov.u32 	%r441, 1065353216;
	st.local.u32 	[%rd5+28], %r441;
	mov.f32 	%f17, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f953, %f954, %f955, %f17};
	mov.u32 	%r848, 16777216;
	mov.u32 	%r443, 0;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r848};
	st.local.v2.f32 	[%rd5+-12], {%f314, %f314};
	st.local.u32 	[%rd5+-4], %r441;
	mov.f32 	%f920, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f314, %f314, %f314, %f920};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f920, %f920, %f920, %f314};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r441, %r443};
	st.local.u32 	[%rd5+96], %r441;
	ld.const.u32 	%r6, [params+252];
	setp.eq.s32 	%p9, %r6, 0;
	@%p9 bra 	$L__BB0_33;

	add.u64 	%rd112, %SP, 144;
	ld.const.u64 	%rd7, [params+280];
	ld.const.f32 	%f18, [params+76];
	shr.u64 	%rd29, %rd112, 32;
	cvt.u32.u64 	%r7, %rd29;
	cvt.u32.u64 	%r8, %rd112;
	ld.const.u32 	%r9, [params+248];
	ld.const.v2.f32 	{%f327, %f328}, [params+232];
	mov.u32 	%r855, -1;
	ld.const.f32 	%f21, [params+240];
	mov.f32 	%f887, %f953;
	mov.f32 	%f888, %f954;
	mov.f32 	%f889, %f955;
	mov.f32 	%f900, %f966;
	mov.f32 	%f907, %f314;
	mov.f32 	%f906, %f314;
	mov.f32 	%f905, %f314;
	mov.f32 	%f919, %f920;
	mov.f32 	%f918, %f920;
	mov.f32 	%f969, %f920;
	mov.f32 	%f968, %f920;
	mov.f32 	%f967, %f920;
	mov.u32 	%r875, %r855;
	mov.u32 	%r874, %r855;
	bra.uni 	$L__BB0_6;

$L__BB0_31:
	ld.local.v4.f32 	{%f887, %f888, %f889, %f459}, [%rd5+100];
	mov.f32 	%f900, 0f5A0E1BCA;

$L__BB0_6:
	neg.ftz.f32 	%f329, %f889;
	neg.ftz.f32 	%f330, %f887;
	neg.ftz.f32 	%f331, %f888;
	st.local.v2.f32 	[%rd5+84], {%f330, %f331};
	st.local.f32 	[%rd5+92], %f329;
	st.local.v2.f32 	[%rd5+132], {%f314, %f314};
	st.local.f32 	[%rd5+80], %f900;
	and.b32  	%r14, %r848, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	setp.lt.s32 	%p10, %r855, 0;
	@%p10 bra 	$L__BB0_11;

	or.b32  	%r448, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r448;
	mul.wide.s32 	%rd30, %r855, 16;
	add.s64 	%rd8, %rd1, %rd30;
	ld.local.v4.f32 	{%f333, %f334, %f335, %f336}, [%rd8];
	add.s64 	%rd31, %rd2, %rd30;
	ld.local.v4.f32 	{%f341, %f342, %f343, %f344}, [%rd31];
	st.local.v4.f32 	[%rd5+52], {%f341, %f342, %f343, %f344};
	mul.wide.s32 	%rd32, %r855, 4;
	add.s64 	%rd33, %rd3, %rd32;
	ld.local.f32 	%f39, [%rd33];
	st.local.v4.f32 	[%rd5+36], {%f333, %f334, %f335, %f39};
	st.local.f32 	[%rd5+132], %f336;
	setp.eq.s32 	%p11, %r855, 0;
	@%p11 bra 	$L__BB0_9;

	ld.local.f32 	%f349, [%rd8+-4];
	st.local.f32 	[%rd5+136], %f349;

$L__BB0_9:
	setp.leu.ftz.f32 	%p12, %f39, 0f00000000;
	@%p12 bra 	$L__BB0_11;

	ld.local.u32 	%r449, [%rd5];
	mad.lo.s32 	%r450, %r449, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r450;
	and.b32  	%r451, %r450, 16777215;
	cvt.rn.f32.u32 	%f350, %r451;
	mov.f32 	%f351, 0f4B800000;
	div.approx.ftz.f32 	%f352, %f350, %f351;
	lg2.approx.ftz.f32 	%f353, %f352;
	mul.ftz.f32 	%f354, %f353, 0fBF317218;
	mul.ftz.f32 	%f900, %f354, %f39;

$L__BB0_11:
	ld.local.v4.f32 	{%f364, %f365, %f366, %f367}, [%rd5+68];
	mov.u32 	%r485, 1;
	mov.u32 	%r488, 2;
	mov.f32 	%f363, 0f00000000;
	mov.u32 	%r490, 4;
	mov.u32 	%r494, -1;
	// begin inline asm
	call(%r452,%r453,%r454,%r455,%r456,%r457,%r458,%r459,%r460,%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483),_optix_trace_typed_32,(%r443,%rd7,%f364,%f365,%f366,%f887,%f888,%f889,%f18,%f900,%f363,%r485,%r443,%r443,%r488,%r443,%r490,%r7,%r8,%r494,%r494,%r523,%r524,%r525,%r526,%r527,%r528,%r529,%r530,%r531,%r532,%r533,%r534,%r535,%r536,%r537,%r538,%r539,%r540,%r541,%r542,%r543,%r544,%r545,%r546,%r547,%r548,%r549,%r550);
	// end inline asm
	ld.local.u32 	%r47, [%rd5+16];
	add.s32 	%r551, %r47, 1;
	st.local.u32 	[%rd5+16], %r551;
	setp.ne.s32 	%p13, %r47, 0;
	@%p13 bra 	$L__BB0_13;

	ld.local.v4.f32 	{%f368, %f369, %f370, %f371}, [%rd5+68];
	add.ftz.f32 	%f967, %f967, %f368;
	add.ftz.f32 	%f968, %f968, %f369;
	add.ftz.f32 	%f969, %f969, %f370;
	mov.u32 	%r874, %r454;
	mov.u32 	%r875, %r455;

$L__BB0_13:
	ld.local.u32 	%r52, [%rd5+-16];
	and.b32  	%r848, %r52, -805306369;
	st.local.u32 	[%rd5+-16], %r848;
	and.b32  	%r552, %r52, 4096;
	setp.eq.s32 	%p14, %r552, 0;
	@%p14 bra 	$L__BB0_21;

	and.b32  	%r54, %r52, 512;
	setp.eq.s32 	%p15, %r54, 0;
	@%p15 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_15;

$L__BB0_17:
	ld.local.f32 	%f900, [%rd5+80];
	bra.uni 	$L__BB0_18;

$L__BB0_15:
	add.s32 	%r836, %r47, 1;
	st.local.f32 	[%rd5+80], %f900;
	ld.local.v4.f32 	{%f375, %f376, %f377, %f378}, [%rd5+100];
	ld.local.v4.f32 	{%f382, %f383, %f384, %f385}, [%rd5+68];
	fma.rn.ftz.f32 	%f389, %f900, %f376, %f383;
	fma.rn.ftz.f32 	%f390, %f900, %f375, %f382;
	st.local.v2.f32 	[%rd5+68], {%f390, %f389};
	fma.rn.ftz.f32 	%f391, %f900, %f377, %f384;
	st.local.f32 	[%rd5+76], %f391;
	setp.lt.u32 	%p16, %r836, %r6;
	@%p16 bra 	$L__BB0_18;

	ld.local.v4.f32 	{%f392, %f393, %f394, %f395}, [%rd24];
	add.ftz.f32 	%f399, %f328, %f393;
	add.ftz.f32 	%f400, %f327, %f392;
	st.local.v2.f32 	[%rd24], {%f400, %f399};
	add.ftz.f32 	%f401, %f21, %f394;
	st.local.f32 	[%rd5+-20], %f401;

$L__BB0_18:
	ld.local.v4.f32 	{%f402, %f403, %f404, %f405}, [%rd5+36];
	add.ftz.f32 	%f409, %f402, 0f38D1B717;
	add.ftz.f32 	%f410, %f403, 0f38D1B717;
	add.ftz.f32 	%f411, %f404, 0f38D1B717;
	neg.ftz.f32 	%f412, %f900;
	div.approx.ftz.f32 	%f413, %f412, %f409;
	div.approx.ftz.f32 	%f414, %f412, %f410;
	div.approx.ftz.f32 	%f415, %f412, %f411;
	mul.ftz.f32 	%f416, %f413, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f50, %f416;
	mul.ftz.f32 	%f417, %f414, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f51, %f417;
	mul.ftz.f32 	%f418, %f415, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f52, %f418;
	mul.ftz.f32 	%f905, %f905, %f50;
	mul.ftz.f32 	%f906, %f906, %f51;
	mul.ftz.f32 	%f907, %f907, %f52;
	and.b32  	%r554, %r52, 16777216;
	setp.eq.s32 	%p17, %r554, 0;
	@%p17 bra 	$L__BB0_21;

	ld.local.v4.f32 	{%f419, %f420, %f421, %f422}, [%rd5+-12];
	mul.ftz.f32 	%f426, %f51, %f420;
	mul.ftz.f32 	%f427, %f50, %f419;
	st.local.v2.f32 	[%rd5+-12], {%f427, %f426};
	mul.ftz.f32 	%f428, %f52, %f421;
	st.local.f32 	[%rd5+-4], %f428;
	@%p15 bra 	$L__BB0_21;

	and.b32  	%r848, %r52, -822083585;
	st.local.u32 	[%rd5+-16], %r848;

$L__BB0_21:
	ld.local.v4.f32 	{%f429, %f430, %f431, %f432}, [%rd24];
	fma.rn.ftz.f32 	%f918, %f905, %f429, %f918;
	fma.rn.ftz.f32 	%f919, %f906, %f430, %f919;
	fma.rn.ftz.f32 	%f920, %f907, %f431, %f920;
	ld.local.f32 	%f436, [%rd5+32];
	setp.le.ftz.f32 	%p19, %f436, 0f00000000;
	setp.lt.s32 	%p20, %r848, 0;
	or.pred  	%p21, %p20, %p19;
	@%p21 bra 	$L__BB0_32;

	ld.local.v4.f32 	{%f437, %f438, %f439, %f440}, [%rd5+20];
	setp.eq.ftz.f32 	%p22, %f437, 0f00000000;
	setp.eq.ftz.f32 	%p23, %f438, 0f00000000;
	setp.eq.ftz.f32 	%p24, %f439, 0f00000000;
	and.pred  	%p25, %p22, %p23;
	and.pred  	%p26, %p24, %p25;
	@%p26 bra 	$L__BB0_32;

	add.s32 	%r839, %r47, 1;
	mul.ftz.f32 	%f905, %f905, %f437;
	mul.ftz.f32 	%f906, %f906, %f438;
	mul.ftz.f32 	%f907, %f907, %f439;
	setp.ge.u32 	%p27, %r9, %r839;
	@%p27 bra 	$L__BB0_26;

	max.ftz.f32 	%f441, %f905, %f906;
	max.ftz.f32 	%f68, %f441, %f907;
	ld.local.u32 	%r556, [%rd5];
	mad.lo.s32 	%r557, %r556, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r557;
	and.b32  	%r558, %r557, 16777215;
	cvt.rn.f32.u32 	%f442, %r558;
	mov.f32 	%f443, 0f4B800000;
	div.approx.ftz.f32 	%f444, %f442, %f443;
	setp.lt.ftz.f32 	%p28, %f68, %f444;
	@%p28 bra 	$L__BB0_32;

	rcp.approx.ftz.f32 	%f445, %f68;
	mul.ftz.f32 	%f905, %f905, %f445;
	mul.ftz.f32 	%f906, %f906, %f445;
	mul.ftz.f32 	%f907, %f907, %f445;

$L__BB0_26:
	and.b32  	%r559, %r848, 288;
	setp.ne.s32 	%p29, %r559, 256;
	@%p29 bra 	$L__BB0_30;

	and.b32  	%r560, %r848, 16;
	setp.eq.s32 	%p30, %r560, 0;
	@%p30 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_28;

$L__BB0_29:
	add.s32 	%r570, %r855, -1;
	max.s32 	%r855, %r570, -1;
	bra.uni 	$L__BB0_30;

$L__BB0_28:
	add.s32 	%r561, %r855, 1;
	min.s32 	%r855, %r561, 3;
	mul.wide.s32 	%rd39, %r855, 16;
	add.s64 	%rd40, %rd1, %rd39;
	ld.local.v4.u32 	{%r562, %r563, %r564, %r565}, [%rd5+116];
	st.local.v4.u32 	[%rd40], {%r562, %r563, %r564, %r565};
	ld.local.v4.f32 	{%f446, %f447, %f448, %f449}, [%rd5+52];
	add.s64 	%rd41, %rd2, %rd39;
	st.local.v4.f32 	[%rd41], {%f446, %f447, %f448, %f449};
	ld.local.f32 	%f454, [%rd5+48];
	mul.wide.s32 	%rd42, %r855, 4;
	add.s64 	%rd43, %rd3, %rd42;
	st.local.f32 	[%rd43], %f454;

$L__BB0_30:
	add.s32 	%r840, %r47, 1;
	setp.ge.u32 	%p31, %r840, %r6;
	@%p31 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_31;

$L__BB0_32:
	setp.gt.s32 	%p127, %r47, 0;
	ld.local.v4.f32 	{%f984, %f985, %f986, %f463}, [%rd5+4];
	ld.local.f32 	%f951, [%rd5+96];
	bra.uni 	$L__BB0_34;

$L__BB0_33:
	mov.f32 	%f984, 0f00000000;
	mov.f32 	%f951, 0f3F800000;
	mov.u32 	%r874, -1;
	mov.pred 	%p127, 0;
	mov.f32 	%f985, %f984;
	mov.f32 	%f986, %f951;
	mov.u32 	%r875, %r874;
	mov.f32 	%f967, %f984;
	mov.f32 	%f968, %f984;
	mov.f32 	%f969, %f984;
	mov.f32 	%f918, %f984;
	mov.f32 	%f919, %f984;
	mov.f32 	%f920, %f984;

$L__BB0_34:
	ld.local.v4.f32 	{%f987, %f988, %f989, %f478}, [%rd5+-12];
	setp.geu.ftz.f32 	%p33, %f951, 0f3F800000;
	not.pred 	%p34, %p127;
	or.pred  	%p35, %p34, %p33;
	@%p35 bra 	$L__BB0_98;

	setp.eq.s32 	%p125, %r6, 0;
	mov.f32 	%f883, 0fBF800000;
	mov.u32 	%r837, 1065353216;
	st.local.v2.f32 	[%rd5+68], {%f7, %f8};
	st.local.f32 	[%rd5+76], %f9;
	mov.f32 	%f482, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f482, %f482};
	st.local.u32 	[%rd5+28], %r837;
	st.local.v4.f32 	[%rd5+100], {%f953, %f954, %f955, %f883};
	mov.u32 	%r866, 16777216;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r866};
	st.local.v2.f32 	[%rd5+-12], {%f482, %f482};
	st.local.u32 	[%rd5+-4], %r837;
	mov.f32 	%f927, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f482, %f482, %f482, %f927};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f927, %f927, %f927, %f482};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r837, %r443};
	st.local.u32 	[%rd5+96], %r837;
	mov.f32 	%f926, %f927;
	mov.f32 	%f925, %f927;
	@%p125 bra 	$L__BB0_63;

	add.u64 	%rd110, %SP, 144;
	ld.const.u64 	%rd9, [params+280];
	ld.const.f32 	%f101, [params+76];
	shr.u64 	%rd45, %rd110, 32;
	cvt.u32.u64 	%r62, %rd45;
	cvt.u32.u64 	%r63, %rd110;
	ld.const.u32 	%r64, [params+248];
	ld.const.v2.f32 	{%f489, %f490}, [params+232];
	mov.f32 	%f925, 0f00000000;
	mov.u32 	%r865, -1;
	mov.u32 	%r866, 16777216;
	ld.const.f32 	%f104, [params+240];
	mov.f32 	%f921, %f953;
	mov.f32 	%f922, %f954;
	mov.f32 	%f923, %f955;
	mov.f32 	%f934, %f966;
	mov.f32 	%f926, %f925;
	mov.f32 	%f927, %f925;
	mov.f32 	%f941, %f482;
	mov.f32 	%f940, %f482;
	mov.f32 	%f939, %f482;
	bra.uni 	$L__BB0_37;

$L__BB0_62:
	ld.local.v4.f32 	{%f921, %f922, %f923, %f621}, [%rd5+100];
	mov.f32 	%f934, 0f5A0E1BCA;

$L__BB0_37:
	neg.ftz.f32 	%f491, %f923;
	neg.ftz.f32 	%f492, %f921;
	neg.ftz.f32 	%f493, %f922;
	st.local.v2.f32 	[%rd5+84], {%f492, %f493};
	st.local.f32 	[%rd5+92], %f491;
	st.local.v2.f32 	[%rd5+132], {%f482, %f482};
	st.local.f32 	[%rd5+80], %f934;
	and.b32  	%r69, %r866, 822083586;
	st.local.u32 	[%rd5+-16], %r69;
	setp.lt.s32 	%p37, %r865, 0;
	@%p37 bra 	$L__BB0_42;

	or.b32  	%r579, %r69, 4096;
	st.local.u32 	[%rd5+-16], %r579;
	mul.wide.s32 	%rd46, %r865, 16;
	add.s64 	%rd10, %rd1, %rd46;
	ld.local.v4.f32 	{%f495, %f496, %f497, %f498}, [%rd10];
	add.s64 	%rd47, %rd2, %rd46;
	ld.local.v4.f32 	{%f503, %f504, %f505, %f506}, [%rd47];
	st.local.v4.f32 	[%rd5+52], {%f503, %f504, %f505, %f506};
	mul.wide.s32 	%rd48, %r865, 4;
	add.s64 	%rd49, %rd3, %rd48;
	ld.local.f32 	%f122, [%rd49];
	st.local.v4.f32 	[%rd5+36], {%f495, %f496, %f497, %f122};
	st.local.f32 	[%rd5+132], %f498;
	setp.eq.s32 	%p38, %r865, 0;
	@%p38 bra 	$L__BB0_40;

	ld.local.f32 	%f511, [%rd10+-4];
	st.local.f32 	[%rd5+136], %f511;

$L__BB0_40:
	setp.leu.ftz.f32 	%p39, %f122, 0f00000000;
	@%p39 bra 	$L__BB0_42;

	ld.local.u32 	%r580, [%rd5];
	mad.lo.s32 	%r581, %r580, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r581;
	and.b32  	%r582, %r581, 16777215;
	cvt.rn.f32.u32 	%f512, %r582;
	mov.f32 	%f513, 0f4B800000;
	div.approx.ftz.f32 	%f514, %f512, %f513;
	lg2.approx.ftz.f32 	%f515, %f514;
	mul.ftz.f32 	%f516, %f515, 0fBF317218;
	mul.ftz.f32 	%f934, %f516, %f122;

$L__BB0_42:
	ld.local.v4.f32 	{%f526, %f527, %f528, %f529}, [%rd5+68];
	mov.u32 	%r616, 1;
	mov.u32 	%r619, 2;
	mov.f32 	%f525, 0f00000000;
	mov.u32 	%r621, 4;
	mov.u32 	%r625, -1;
	// begin inline asm
	call(%r583,%r584,%r585,%r586,%r587,%r588,%r589,%r590,%r591,%r592,%r593,%r594,%r595,%r596,%r597,%r598,%r599,%r600,%r601,%r602,%r603,%r604,%r605,%r606,%r607,%r608,%r609,%r610,%r611,%r612,%r613,%r614),_optix_trace_typed_32,(%r443,%rd9,%f526,%f527,%f528,%f921,%f922,%f923,%f101,%f934,%f525,%r616,%r443,%r443,%r619,%r443,%r621,%r62,%r63,%r625,%r625,%r654,%r655,%r656,%r657,%r658,%r659,%r660,%r661,%r662,%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681);
	// end inline asm
	ld.local.u32 	%r682, [%rd5+16];
	add.s32 	%r102, %r682, 1;
	st.local.u32 	[%rd5+16], %r102;
	setp.ne.s32 	%p40, %r682, 0;
	@%p40 bra 	$L__BB0_44;

	ld.local.v4.f32 	{%f530, %f531, %f532, %f533}, [%rd5+68];
	add.ftz.f32 	%f967, %f967, %f530;
	add.ftz.f32 	%f968, %f968, %f531;
	add.ftz.f32 	%f969, %f969, %f532;
	mov.u32 	%r874, %r585;
	mov.u32 	%r875, %r586;

$L__BB0_44:
	ld.local.u32 	%r107, [%rd5+-16];
	and.b32  	%r866, %r107, -805306369;
	st.local.u32 	[%rd5+-16], %r866;
	and.b32  	%r683, %r107, 4096;
	setp.eq.s32 	%p41, %r683, 0;
	@%p41 bra 	$L__BB0_52;

	and.b32  	%r109, %r107, 512;
	setp.eq.s32 	%p42, %r109, 0;
	@%p42 bra 	$L__BB0_48;
	bra.uni 	$L__BB0_46;

$L__BB0_48:
	ld.local.f32 	%f934, [%rd5+80];
	bra.uni 	$L__BB0_49;

$L__BB0_46:
	add.s32 	%r842, %r682, 1;
	st.local.f32 	[%rd5+80], %f934;
	ld.local.v4.f32 	{%f537, %f538, %f539, %f540}, [%rd5+100];
	ld.local.v4.f32 	{%f544, %f545, %f546, %f547}, [%rd5+68];
	fma.rn.ftz.f32 	%f551, %f934, %f538, %f545;
	fma.rn.ftz.f32 	%f552, %f934, %f537, %f544;
	st.local.v2.f32 	[%rd5+68], {%f552, %f551};
	fma.rn.ftz.f32 	%f553, %f934, %f539, %f546;
	st.local.f32 	[%rd5+76], %f553;
	setp.lt.u32 	%p43, %r842, %r6;
	@%p43 bra 	$L__BB0_49;

	ld.local.v4.f32 	{%f554, %f555, %f556, %f557}, [%rd24];
	add.ftz.f32 	%f561, %f490, %f555;
	add.ftz.f32 	%f562, %f489, %f554;
	st.local.v2.f32 	[%rd24], {%f562, %f561};
	add.ftz.f32 	%f563, %f104, %f556;
	st.local.f32 	[%rd5+-20], %f563;

$L__BB0_49:
	ld.local.v4.f32 	{%f564, %f565, %f566, %f567}, [%rd5+36];
	add.ftz.f32 	%f571, %f564, 0f38D1B717;
	add.ftz.f32 	%f572, %f565, 0f38D1B717;
	add.ftz.f32 	%f573, %f566, 0f38D1B717;
	neg.ftz.f32 	%f574, %f934;
	div.approx.ftz.f32 	%f575, %f574, %f571;
	div.approx.ftz.f32 	%f576, %f574, %f572;
	div.approx.ftz.f32 	%f577, %f574, %f573;
	mul.ftz.f32 	%f578, %f575, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f133, %f578;
	mul.ftz.f32 	%f579, %f576, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f134, %f579;
	mul.ftz.f32 	%f580, %f577, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f135, %f580;
	mul.ftz.f32 	%f939, %f939, %f133;
	mul.ftz.f32 	%f940, %f940, %f134;
	mul.ftz.f32 	%f941, %f941, %f135;
	and.b32  	%r684, %r107, 16777216;
	setp.eq.s32 	%p44, %r684, 0;
	@%p44 bra 	$L__BB0_52;

	ld.local.v4.f32 	{%f581, %f582, %f583, %f584}, [%rd5+-12];
	mul.ftz.f32 	%f588, %f134, %f582;
	mul.ftz.f32 	%f589, %f133, %f581;
	st.local.v2.f32 	[%rd5+-12], {%f589, %f588};
	mul.ftz.f32 	%f590, %f135, %f583;
	st.local.f32 	[%rd5+-4], %f590;
	@%p42 bra 	$L__BB0_52;

	and.b32  	%r866, %r107, -822083585;
	st.local.u32 	[%rd5+-16], %r866;

$L__BB0_52:
	ld.local.v4.f32 	{%f591, %f592, %f593, %f594}, [%rd24];
	fma.rn.ftz.f32 	%f925, %f939, %f591, %f925;
	fma.rn.ftz.f32 	%f926, %f940, %f592, %f926;
	fma.rn.ftz.f32 	%f927, %f941, %f593, %f927;
	ld.local.f32 	%f598, [%rd5+32];
	setp.le.ftz.f32 	%p46, %f598, 0f00000000;
	setp.lt.s32 	%p47, %r866, 0;
	or.pred  	%p48, %p47, %p46;
	@%p48 bra 	$L__BB0_63;

	ld.local.v4.f32 	{%f599, %f600, %f601, %f602}, [%rd5+20];
	setp.eq.ftz.f32 	%p49, %f599, 0f00000000;
	setp.eq.ftz.f32 	%p50, %f600, 0f00000000;
	setp.eq.ftz.f32 	%p51, %f601, 0f00000000;
	and.pred  	%p52, %p49, %p50;
	and.pred  	%p53, %p51, %p52;
	@%p53 bra 	$L__BB0_63;

	add.s32 	%r843, %r682, 1;
	mul.ftz.f32 	%f939, %f939, %f599;
	mul.ftz.f32 	%f940, %f940, %f600;
	mul.ftz.f32 	%f941, %f941, %f601;
	setp.ge.u32 	%p54, %r64, %r843;
	@%p54 bra 	$L__BB0_57;

	max.ftz.f32 	%f603, %f939, %f940;
	max.ftz.f32 	%f151, %f603, %f941;
	ld.local.u32 	%r685, [%rd5];
	mad.lo.s32 	%r686, %r685, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r686;
	and.b32  	%r687, %r686, 16777215;
	cvt.rn.f32.u32 	%f604, %r687;
	mov.f32 	%f605, 0f4B800000;
	div.approx.ftz.f32 	%f606, %f604, %f605;
	setp.lt.ftz.f32 	%p55, %f151, %f606;
	@%p55 bra 	$L__BB0_63;

	rcp.approx.ftz.f32 	%f607, %f151;
	mul.ftz.f32 	%f939, %f939, %f607;
	mul.ftz.f32 	%f940, %f940, %f607;
	mul.ftz.f32 	%f941, %f941, %f607;

$L__BB0_57:
	and.b32  	%r688, %r866, 288;
	setp.ne.s32 	%p56, %r688, 256;
	@%p56 bra 	$L__BB0_61;

	and.b32  	%r689, %r866, 16;
	setp.eq.s32 	%p57, %r689, 0;
	@%p57 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_59;

$L__BB0_60:
	add.s32 	%r699, %r865, -1;
	max.s32 	%r865, %r699, -1;
	bra.uni 	$L__BB0_61;

$L__BB0_59:
	add.s32 	%r690, %r865, 1;
	min.s32 	%r865, %r690, 3;
	mul.wide.s32 	%rd55, %r865, 16;
	add.s64 	%rd56, %rd1, %rd55;
	ld.local.v4.u32 	{%r691, %r692, %r693, %r694}, [%rd5+116];
	st.local.v4.u32 	[%rd56], {%r691, %r692, %r693, %r694};
	ld.local.v4.f32 	{%f608, %f609, %f610, %f611}, [%rd5+52];
	add.s64 	%rd57, %rd2, %rd55;
	st.local.v4.f32 	[%rd57], {%f608, %f609, %f610, %f611};
	ld.local.f32 	%f616, [%rd5+48];
	mul.wide.s32 	%rd58, %r865, 4;
	add.s64 	%rd59, %rd3, %rd58;
	st.local.f32 	[%rd59], %f616;

$L__BB0_61:
	add.s32 	%r844, %r682, 1;
	setp.ge.u32 	%p58, %r844, %r6;
	@%p58 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_62;

$L__BB0_63:
	ld.local.v4.f32 	{%f622, %f623, %f624, %f625}, [%rd5+-12];
	ld.local.v4.f32 	{%f626, %f627, %f628, %f629}, [%rd5+4];
	ld.local.f32 	%f952, [%rd5+96];
	setp.gt.ftz.f32 	%p59, %f951, %f952;
	@%p59 bra 	$L__BB0_66;
	bra.uni 	$L__BB0_64;

$L__BB0_66:
	mov.u32 	%r866, 268435456;
	st.local.u32 	[%rd5+-16], %r866;
	mul.ftz.f32 	%f951, %f951, 0f3F000000;
	bra.uni 	$L__BB0_67;

$L__BB0_64:
	setp.geu.ftz.f32 	%p60, %f951, %f952;
	@%p60 bra 	$L__BB0_67;

	mov.u32 	%r866, 536870912;
	st.local.u32 	[%rd5+-16], %r866;
	mul.ftz.f32 	%f952, %f952, 0f3F000000;

$L__BB0_67:
	setp.eq.s32 	%p126, %r6, 0;
	mov.f32 	%f884, 0fBF800000;
	mov.u32 	%r838, 1065353216;
	st.local.v2.f32 	[%rd5+68], {%f7, %f8};
	st.local.f32 	[%rd5+76], %f9;
	mov.f32 	%f633, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f633, %f633};
	st.local.u32 	[%rd5+28], %r838;
	st.local.v4.f32 	[%rd5+100], {%f953, %f954, %f955, %f884};
	and.b32  	%r703, %r866, 805306368;
	or.b32  	%r870, %r703, 16777216;
	st.local.v4.u32 	[%rd24], {%r443, %r443, %r443, %r870};
	st.local.v2.f32 	[%rd5+-12], {%f633, %f633};
	st.local.u32 	[%rd5+-4], %r838;
	mov.f32 	%f959, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f633, %f633, %f633, %f959};
	st.local.u32 	[%rd5+48], %r443;
	st.local.v4.f32 	[%rd5+116], {%f959, %f959, %f959, %f633};
	st.local.v4.u32 	[%rd5+4], {%r443, %r443, %r838, %r443};
	st.local.u32 	[%rd5+96], %r838;
	mov.f32 	%f958, %f959;
	mov.f32 	%f957, %f959;
	@%p126 bra 	$L__BB0_95;

	add.u64 	%rd111, %SP, 144;
	ld.const.u64 	%rd11, [params+280];
	ld.const.f32 	%f181, [params+76];
	shr.u64 	%rd61, %rd111, 32;
	cvt.u32.u64 	%r120, %rd61;
	cvt.u32.u64 	%r121, %rd111;
	ld.const.u32 	%r122, [params+248];
	ld.const.v2.f32 	{%f640, %f641}, [params+232];
	mov.f32 	%f957, 0f00000000;
	mov.u32 	%r877, -1;
	ld.const.f32 	%f184, [params+240];
	mov.f32 	%f958, %f957;
	mov.f32 	%f959, %f957;
	mov.f32 	%f973, %f633;
	mov.f32 	%f972, %f633;
	mov.f32 	%f971, %f633;
	bra.uni 	$L__BB0_69;

$L__BB0_94:
	ld.local.v4.f32 	{%f953, %f954, %f955, %f772}, [%rd5+100];
	mov.f32 	%f966, 0f5A0E1BCA;

$L__BB0_69:
	neg.ftz.f32 	%f642, %f955;
	neg.ftz.f32 	%f643, %f953;
	neg.ftz.f32 	%f644, %f954;
	st.local.v2.f32 	[%rd5+84], {%f643, %f644};
	st.local.f32 	[%rd5+92], %f642;
	st.local.v2.f32 	[%rd5+132], {%f633, %f633};
	st.local.f32 	[%rd5+80], %f966;
	and.b32  	%r127, %r870, 822083586;
	st.local.u32 	[%rd5+-16], %r127;
	setp.lt.s32 	%p62, %r877, 0;
	@%p62 bra 	$L__BB0_74;

	or.b32  	%r706, %r127, 4096;
	st.local.u32 	[%rd5+-16], %r706;
	mul.wide.s32 	%rd62, %r877, 16;
	add.s64 	%rd12, %rd1, %rd62;
	ld.local.v4.f32 	{%f646, %f647, %f648, %f649}, [%rd12];
	add.s64 	%rd63, %rd2, %rd62;
	ld.local.v4.f32 	{%f654, %f655, %f656, %f657}, [%rd63];
	st.local.v4.f32 	[%rd5+52], {%f654, %f655, %f656, %f657};
	mul.wide.s32 	%rd64, %r877, 4;
	add.s64 	%rd65, %rd3, %rd64;
	ld.local.f32 	%f202, [%rd65];
	st.local.v4.f32 	[%rd5+36], {%f646, %f647, %f648, %f202};
	st.local.f32 	[%rd5+132], %f649;
	setp.eq.s32 	%p63, %r877, 0;
	@%p63 bra 	$L__BB0_72;

	ld.local.f32 	%f662, [%rd12+-4];
	st.local.f32 	[%rd5+136], %f662;

$L__BB0_72:
	setp.leu.ftz.f32 	%p64, %f202, 0f00000000;
	@%p64 bra 	$L__BB0_74;

	ld.local.u32 	%r707, [%rd5];
	mad.lo.s32 	%r708, %r707, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r708;
	and.b32  	%r709, %r708, 16777215;
	cvt.rn.f32.u32 	%f663, %r709;
	mov.f32 	%f664, 0f4B800000;
	div.approx.ftz.f32 	%f665, %f663, %f664;
	lg2.approx.ftz.f32 	%f666, %f665;
	mul.ftz.f32 	%f667, %f666, 0fBF317218;
	mul.ftz.f32 	%f966, %f667, %f202;

$L__BB0_74:
	mov.u32 	%r841, 0;
	ld.local.v4.f32 	{%f677, %f678, %f679, %f680}, [%rd5+68];
	mov.u32 	%r743, 1;
	mov.u32 	%r746, 2;
	mov.f32 	%f676, 0f00000000;
	mov.u32 	%r748, 4;
	mov.u32 	%r752, -1;
	// begin inline asm
	call(%r710,%r711,%r712,%r713,%r714,%r715,%r716,%r717,%r718,%r719,%r720,%r721,%r722,%r723,%r724,%r725,%r726,%r727,%r728,%r729,%r730,%r731,%r732,%r733,%r734,%r735,%r736,%r737,%r738,%r739,%r740,%r741),_optix_trace_typed_32,(%r841,%rd11,%f677,%f678,%f679,%f953,%f954,%f955,%f181,%f966,%f676,%r743,%r841,%r841,%r746,%r841,%r748,%r120,%r121,%r752,%r752,%r781,%r782,%r783,%r784,%r785,%r786,%r787,%r788,%r789,%r790,%r791,%r792,%r793,%r794,%r795,%r796,%r797,%r798,%r799,%r800,%r801,%r802,%r803,%r804,%r805,%r806,%r807,%r808);
	// end inline asm
	ld.local.u32 	%r809, [%rd5+16];
	add.s32 	%r160, %r809, 1;
	st.local.u32 	[%rd5+16], %r160;
	setp.ne.s32 	%p65, %r809, 0;
	@%p65 bra 	$L__BB0_76;

	ld.local.v4.f32 	{%f681, %f682, %f683, %f684}, [%rd5+68];
	add.ftz.f32 	%f967, %f967, %f681;
	add.ftz.f32 	%f968, %f968, %f682;
	add.ftz.f32 	%f969, %f969, %f683;
	mov.u32 	%r874, %r712;
	mov.u32 	%r875, %r713;

$L__BB0_76:
	ld.local.u32 	%r165, [%rd5+-16];
	and.b32  	%r870, %r165, -805306369;
	st.local.u32 	[%rd5+-16], %r870;
	and.b32  	%r810, %r165, 4096;
	setp.eq.s32 	%p66, %r810, 0;
	@%p66 bra 	$L__BB0_84;

	and.b32  	%r167, %r165, 512;
	setp.eq.s32 	%p67, %r167, 0;
	@%p67 bra 	$L__BB0_80;
	bra.uni 	$L__BB0_78;

$L__BB0_80:
	ld.local.f32 	%f966, [%rd5+80];
	bra.uni 	$L__BB0_81;

$L__BB0_78:
	add.s32 	%r845, %r809, 1;
	st.local.f32 	[%rd5+80], %f966;
	ld.local.v4.f32 	{%f688, %f689, %f690, %f691}, [%rd5+100];
	ld.local.v4.f32 	{%f695, %f696, %f697, %f698}, [%rd5+68];
	fma.rn.ftz.f32 	%f702, %f966, %f689, %f696;
	fma.rn.ftz.f32 	%f703, %f966, %f688, %f695;
	st.local.v2.f32 	[%rd5+68], {%f703, %f702};
	fma.rn.ftz.f32 	%f704, %f966, %f690, %f697;
	st.local.f32 	[%rd5+76], %f704;
	setp.lt.u32 	%p68, %r845, %r6;
	@%p68 bra 	$L__BB0_81;

	ld.local.v4.f32 	{%f705, %f706, %f707, %f708}, [%rd24];
	add.ftz.f32 	%f712, %f641, %f706;
	add.ftz.f32 	%f713, %f640, %f705;
	st.local.v2.f32 	[%rd24], {%f713, %f712};
	add.ftz.f32 	%f714, %f184, %f707;
	st.local.f32 	[%rd5+-20], %f714;

$L__BB0_81:
	ld.local.v4.f32 	{%f715, %f716, %f717, %f718}, [%rd5+36];
	add.ftz.f32 	%f722, %f715, 0f38D1B717;
	add.ftz.f32 	%f723, %f716, 0f38D1B717;
	add.ftz.f32 	%f724, %f717, 0f38D1B717;
	neg.ftz.f32 	%f725, %f966;
	div.approx.ftz.f32 	%f726, %f725, %f722;
	div.approx.ftz.f32 	%f727, %f725, %f723;
	div.approx.ftz.f32 	%f728, %f725, %f724;
	mul.ftz.f32 	%f729, %f726, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f213, %f729;
	mul.ftz.f32 	%f730, %f727, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f214, %f730;
	mul.ftz.f32 	%f731, %f728, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f215, %f731;
	mul.ftz.f32 	%f971, %f971, %f213;
	mul.ftz.f32 	%f972, %f972, %f214;
	mul.ftz.f32 	%f973, %f973, %f215;
	and.b32  	%r811, %r165, 16777216;
	setp.eq.s32 	%p69, %r811, 0;
	@%p69 bra 	$L__BB0_84;

	ld.local.v4.f32 	{%f732, %f733, %f734, %f735}, [%rd5+-12];
	mul.ftz.f32 	%f739, %f214, %f733;
	mul.ftz.f32 	%f740, %f213, %f732;
	st.local.v2.f32 	[%rd5+-12], {%f740, %f739};
	mul.ftz.f32 	%f741, %f215, %f734;
	st.local.f32 	[%rd5+-4], %f741;
	@%p67 bra 	$L__BB0_84;

	and.b32  	%r870, %r165, -822083585;
	st.local.u32 	[%rd5+-16], %r870;

$L__BB0_84:
	ld.local.v4.f32 	{%f742, %f743, %f744, %f745}, [%rd24];
	fma.rn.ftz.f32 	%f957, %f971, %f742, %f957;
	fma.rn.ftz.f32 	%f958, %f972, %f743, %f958;
	fma.rn.ftz.f32 	%f959, %f973, %f744, %f959;
	ld.local.f32 	%f749, [%rd5+32];
	setp.le.ftz.f32 	%p71, %f749, 0f00000000;
	setp.lt.s32 	%p72, %r870, 0;
	or.pred  	%p73, %p72, %p71;
	@%p73 bra 	$L__BB0_95;

	ld.local.v4.f32 	{%f750, %f751, %f752, %f753}, [%rd5+20];
	setp.eq.ftz.f32 	%p74, %f750, 0f00000000;
	setp.eq.ftz.f32 	%p75, %f751, 0f00000000;
	setp.eq.ftz.f32 	%p76, %f752, 0f00000000;
	and.pred  	%p77, %p74, %p75;
	and.pred  	%p78, %p76, %p77;
	@%p78 bra 	$L__BB0_95;

	add.s32 	%r846, %r809, 1;
	mul.ftz.f32 	%f971, %f971, %f750;
	mul.ftz.f32 	%f972, %f972, %f751;
	mul.ftz.f32 	%f973, %f973, %f752;
	setp.ge.u32 	%p79, %r122, %r846;
	@%p79 bra 	$L__BB0_89;

	max.ftz.f32 	%f754, %f971, %f972;
	max.ftz.f32 	%f231, %f754, %f973;
	ld.local.u32 	%r812, [%rd5];
	mad.lo.s32 	%r813, %r812, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r813;
	and.b32  	%r814, %r813, 16777215;
	cvt.rn.f32.u32 	%f755, %r814;
	mov.f32 	%f756, 0f4B800000;
	div.approx.ftz.f32 	%f757, %f755, %f756;
	setp.lt.ftz.f32 	%p80, %f231, %f757;
	@%p80 bra 	$L__BB0_95;

	rcp.approx.ftz.f32 	%f758, %f231;
	mul.ftz.f32 	%f971, %f971, %f758;
	mul.ftz.f32 	%f972, %f972, %f758;
	mul.ftz.f32 	%f973, %f973, %f758;

$L__BB0_89:
	and.b32  	%r815, %r870, 288;
	setp.ne.s32 	%p81, %r815, 256;
	@%p81 bra 	$L__BB0_93;

	and.b32  	%r816, %r870, 16;
	setp.eq.s32 	%p82, %r816, 0;
	@%p82 bra 	$L__BB0_92;
	bra.uni 	$L__BB0_91;

$L__BB0_92:
	add.s32 	%r826, %r877, -1;
	max.s32 	%r877, %r826, -1;
	bra.uni 	$L__BB0_93;

$L__BB0_91:
	add.s32 	%r817, %r877, 1;
	min.s32 	%r877, %r817, 3;
	mul.wide.s32 	%rd71, %r877, 16;
	add.s64 	%rd72, %rd1, %rd71;
	ld.local.v4.u32 	{%r818, %r819, %r820, %r821}, [%rd5+116];
	st.local.v4.u32 	[%rd72], {%r818, %r819, %r820, %r821};
	ld.local.v4.f32 	{%f759, %f760, %f761, %f762}, [%rd5+52];
	add.s64 	%rd73, %rd2, %rd71;
	st.local.v4.f32 	[%rd73], {%f759, %f760, %f761, %f762};
	ld.local.f32 	%f767, [%rd5+48];
	mul.wide.s32 	%rd74, %r877, 4;
	add.s64 	%rd75, %rd3, %rd74;
	st.local.f32 	[%rd75], %f767;

$L__BB0_93:
	add.s32 	%r847, %r809, 1;
	setp.ge.u32 	%p83, %r847, %r6;
	@%p83 bra 	$L__BB0_95;
	bra.uni 	$L__BB0_94;

$L__BB0_95:
	ld.local.f32 	%f983, [%rd5+96];
	setp.eq.ftz.f32 	%p84, %f951, %f952;
	@%p84 bra 	$L__BB0_97;

	mul.ftz.f32 	%f983, %f983, 0f3F000000;
	st.local.f32 	[%rd5+96], %f983;

$L__BB0_97:
	add.ftz.f32 	%f773, %f951, %f952;
	add.ftz.f32 	%f774, %f773, %f983;
	rcp.approx.ftz.f32 	%f775, %f774;
	mul.ftz.f32 	%f776, %f925, %f952;
	fma.rn.ftz.f32 	%f777, %f918, %f951, %f776;
	mul.ftz.f32 	%f778, %f926, %f952;
	fma.rn.ftz.f32 	%f779, %f919, %f951, %f778;
	mul.ftz.f32 	%f780, %f927, %f952;
	fma.rn.ftz.f32 	%f781, %f920, %f951, %f780;
	fma.rn.ftz.f32 	%f782, %f957, %f983, %f777;
	fma.rn.ftz.f32 	%f783, %f958, %f983, %f779;
	fma.rn.ftz.f32 	%f784, %f959, %f983, %f781;
	mul.ftz.f32 	%f918, %f775, %f782;
	mul.ftz.f32 	%f919, %f775, %f783;
	mul.ftz.f32 	%f920, %f775, %f784;
	mul.ftz.f32 	%f785, %f622, %f952;
	fma.rn.ftz.f32 	%f786, %f987, %f951, %f785;
	mul.ftz.f32 	%f787, %f623, %f952;
	fma.rn.ftz.f32 	%f788, %f988, %f951, %f787;
	mul.ftz.f32 	%f789, %f624, %f952;
	fma.rn.ftz.f32 	%f790, %f989, %f951, %f789;
	ld.local.v4.f32 	{%f791, %f792, %f793, %f794}, [%rd5+-12];
	fma.rn.ftz.f32 	%f798, %f983, %f791, %f786;
	fma.rn.ftz.f32 	%f799, %f983, %f792, %f788;
	fma.rn.ftz.f32 	%f800, %f983, %f793, %f790;
	mul.ftz.f32 	%f987, %f775, %f798;
	mul.ftz.f32 	%f988, %f775, %f799;
	mul.ftz.f32 	%f989, %f775, %f800;
	mul.ftz.f32 	%f801, %f626, %f952;
	fma.rn.ftz.f32 	%f802, %f984, %f951, %f801;
	mul.ftz.f32 	%f803, %f627, %f952;
	fma.rn.ftz.f32 	%f804, %f985, %f951, %f803;
	mul.ftz.f32 	%f805, %f628, %f952;
	fma.rn.ftz.f32 	%f806, %f986, %f951, %f805;
	ld.local.v4.f32 	{%f807, %f808, %f809, %f810}, [%rd5+4];
	fma.rn.ftz.f32 	%f814, %f983, %f807, %f802;
	fma.rn.ftz.f32 	%f815, %f983, %f808, %f804;
	fma.rn.ftz.f32 	%f816, %f983, %f809, %f806;
	mul.ftz.f32 	%f984, %f775, %f814;
	mul.ftz.f32 	%f985, %f775, %f815;
	mul.ftz.f32 	%f986, %f775, %f816;
	mul.ftz.f32 	%f967, %f967, 0f3EAAAAAB;
	mul.ftz.f32 	%f968, %f968, 0f3EAAAAAB;
	mul.ftz.f32 	%f969, %f969, 0f3EAAAAAB;

$L__BB0_98:
	mul.ftz.f32 	%f821, %f985, %f985;
	fma.rn.ftz.f32 	%f822, %f984, %f984, %f821;
	fma.rn.ftz.f32 	%f823, %f986, %f986, %f822;
	rsqrt.approx.ftz.f32 	%f824, %f823;
	mul.ftz.f32 	%f275, %f984, %f824;
	mul.ftz.f32 	%f276, %f985, %f824;
	mul.ftz.f32 	%f277, %f986, %f824;
	ld.const.u32 	%r177, [params];
	setp.eq.s32 	%p85, %r177, 0;
	mov.f32 	%f996, 0f00000000;
	ld.const.u64 	%rd13, [params+24];
	mov.f32 	%f997, %f996;
	mov.f32 	%f998, %f996;
	mov.f32 	%f999, %f996;
	@%p85 bra 	$L__BB0_100;

	cvt.u64.u32 	%rd113, %r178;
	cvta.to.global.u64 	%rd76, %rd13;
	shl.b64 	%rd77, %rd113, 4;
	add.s64 	%rd78, %rd76, %rd77;
	ld.global.v4.f32 	{%f996, %f997, %f998, %f999}, [%rd78];

$L__BB0_100:
	cvt.u64.u32 	%rd114, %r178;
	abs.ftz.f32 	%f829, %f918;
	abs.ftz.f32 	%f830, %f919;
	abs.ftz.f32 	%f831, %f920;
	setp.eq.ftz.f32 	%p86, %f831, 0f7F800000;
	setp.eq.ftz.f32 	%p87, %f830, 0f7F800000;
	setp.eq.ftz.f32 	%p88, %f829, 0f7F800000;
	setp.gtu.ftz.f32 	%p89, %f831, 0f7F800000;
	setp.gtu.ftz.f32 	%p90, %f830, 0f7F800000;
	setp.gtu.ftz.f32 	%p91, %f829, 0f7F800000;
	or.pred  	%p92, %p91, %p90;
	or.pred  	%p93, %p92, %p89;
	or.pred  	%p94, %p93, %p88;
	or.pred  	%p95, %p94, %p87;
	or.pred  	%p96, %p95, %p86;
	cvta.to.global.u64 	%rd79, %rd13;
	shl.b64 	%rd80, %rd114, 4;
	add.s64 	%rd81, %rd79, %rd80;
	selp.f32 	%f832, 0f00000000, %f918, %p96;
	selp.f32 	%f833, 0f00000000, %f919, %p96;
	selp.f32 	%f834, 0f00000000, %f920, %p96;
	selp.f32 	%f835, 0f00000000, 0f3F800000, %p96;
	add.ftz.f32 	%f836, %f835, %f999;
	add.ftz.f32 	%f837, %f834, %f998;
	add.ftz.f32 	%f838, %f833, %f997;
	add.ftz.f32 	%f839, %f832, %f996;
	st.global.v4.f32 	[%rd81], {%f839, %f838, %f837, %f836};
	ld.const.u64 	%rd14, [params+32];
	setp.eq.s64 	%p97, %rd14, 0;
	@%p97 bra 	$L__BB0_104;

	mov.f32 	%f1000, 0f00000000;
	mov.f32 	%f1001, %f1000;
	mov.f32 	%f1002, %f1000;
	mov.f32 	%f1003, %f1000;
	@%p85 bra 	$L__BB0_103;

	cvta.to.global.u64 	%rd82, %rd14;
	add.s64 	%rd84, %rd82, %rd80;
	ld.global.v4.f32 	{%f1000, %f1001, %f1002, %f847}, [%rd84];
	add.ftz.f32 	%f1003, %f847, 0f00000000;

$L__BB0_103:
	abs.ftz.f32 	%f849, %f987;
	abs.ftz.f32 	%f850, %f988;
	abs.ftz.f32 	%f851, %f989;
	setp.eq.ftz.f32 	%p99, %f851, 0f7F800000;
	setp.eq.ftz.f32 	%p100, %f850, 0f7F800000;
	setp.eq.ftz.f32 	%p101, %f849, 0f7F800000;
	setp.gtu.ftz.f32 	%p102, %f851, 0f7F800000;
	setp.gtu.ftz.f32 	%p103, %f850, 0f7F800000;
	setp.gtu.ftz.f32 	%p104, %f849, 0f7F800000;
	or.pred  	%p105, %p104, %p103;
	or.pred  	%p106, %p105, %p102;
	or.pred  	%p107, %p106, %p101;
	or.pred  	%p108, %p107, %p100;
	or.pred  	%p109, %p108, %p99;
	cvta.to.global.u64 	%rd85, %rd14;
	add.s64 	%rd87, %rd85, %rd80;
	selp.f32 	%f852, 0f00000000, %f987, %p109;
	selp.f32 	%f853, 0f00000000, %f988, %p109;
	selp.f32 	%f854, 0f00000000, %f989, %p109;
	add.ftz.f32 	%f855, %f854, %f1002;
	add.ftz.f32 	%f856, %f853, %f1001;
	add.ftz.f32 	%f857, %f852, %f1000;
	st.global.v4.f32 	[%rd87], {%f857, %f856, %f855, %f1003};

$L__BB0_104:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p110, %rd15, 0;
	@%p110 bra 	$L__BB0_108;

	mov.f32 	%f1004, 0f00000000;
	mov.f32 	%f1005, %f1004;
	mov.f32 	%f1006, %f1004;
	mov.f32 	%f1007, %f1004;
	@%p85 bra 	$L__BB0_107;

	cvta.to.global.u64 	%rd88, %rd15;
	add.s64 	%rd90, %rd88, %rd80;
	ld.global.v4.f32 	{%f1004, %f1005, %f1006, %f865}, [%rd90];
	add.ftz.f32 	%f1007, %f865, 0f00000000;

$L__BB0_107:
	abs.ftz.f32 	%f867, %f275;
	abs.ftz.f32 	%f868, %f276;
	abs.ftz.f32 	%f869, %f277;
	setp.eq.ftz.f32 	%p112, %f869, 0f7F800000;
	setp.eq.ftz.f32 	%p113, %f868, 0f7F800000;
	setp.eq.ftz.f32 	%p114, %f867, 0f7F800000;
	setp.gtu.ftz.f32 	%p115, %f869, 0f7F800000;
	setp.gtu.ftz.f32 	%p116, %f868, 0f7F800000;
	setp.gtu.ftz.f32 	%p117, %f867, 0f7F800000;
	or.pred  	%p118, %p117, %p116;
	or.pred  	%p119, %p118, %p115;
	or.pred  	%p120, %p119, %p114;
	or.pred  	%p121, %p120, %p113;
	or.pred  	%p122, %p121, %p112;
	cvta.to.global.u64 	%rd91, %rd15;
	add.s64 	%rd93, %rd91, %rd80;
	selp.f32 	%f870, 0f00000000, %f275, %p122;
	selp.f32 	%f871, 0f00000000, %f276, %p122;
	selp.f32 	%f872, 0f00000000, %f277, %p122;
	add.ftz.f32 	%f873, %f872, %f1006;
	add.ftz.f32 	%f874, %f871, %f1005;
	add.ftz.f32 	%f875, %f870, %f1004;
	st.global.v4.f32 	[%rd93], {%f875, %f874, %f873, %f1007};

$L__BB0_108:
	ld.const.u32 	%r827, [params+4];
	setp.eq.s32 	%p123, %r827, 0;
	@%p123 bra 	$L__BB0_112;

	not.b32 	%r828, %r184;
	add.s32 	%r829, %r182, %r828;
	mad.lo.s32 	%r830, %r829, %r181, %r183;
	ld.const.u64 	%rd94, [params+48];
	cvta.to.global.u64 	%rd95, %rd94;
	sub.ftz.f32 	%f876, %f967, %f7;
	sub.ftz.f32 	%f877, %f968, %f8;
	mul.ftz.f32 	%f878, %f877, %f877;
	fma.rn.ftz.f32 	%f879, %f876, %f876, %f878;
	sub.ftz.f32 	%f880, %f969, %f9;
	fma.rn.ftz.f32 	%f881, %f880, %f880, %f879;
	mul.wide.u32 	%rd96, %r830, 16;
	add.s64 	%rd97, %rd95, %rd96;
	sqrt.approx.ftz.f32 	%f882, %f881;
	st.global.v4.f32 	[%rd97], {%f967, %f968, %f969, %f882};
	ld.const.u64 	%rd98, [params+56];
	cvta.to.global.u64 	%rd99, %rd98;
	mul.wide.u32 	%rd100, %r830, 8;
	add.s64 	%rd101, %rd99, %rd100;
	st.global.v2.u32 	[%rd101], {%r874, %r875};

$L__BB0_112:
	ret;

}

