# ARITHMETIC-LOGIC-UNIT-ALU-

company:CODTECH IT SOLUTIONS

name: Gagguturu Pavan

intern ID::CTIS3423

DOMAIN:VLSI DESIGN

DURATION:4 MONTHS

MENTOR: Neela Santhosh Kumar

I WILL DO INTERNSHIP ON VLSI DESIGN IN VLSI DESIGN I WILL PERFORMED THE SECOND TASK IS RAM DESIGN THE RAM DESIGN CAN BE IMPLEMENTED ON EDA PLAYGROUND I WRITE VERILOG AND TESTBENCH IN EDA PLAYGROUND AFTER COMPLETION OF CODE I RUN THIS PROGRAM BY USING TOOLS LIKE IVERILOG AND EPWAVE IVERILOG IS USED TO RUN THE PROGRAMM AND EPWAVE IS USED FOR SIMULATION OF WAVEFORMS
