verilog xil_defaultlib  \
"../../../../ADC_fpga_d_1/src/init_sequence_rom/init_sequence_rom_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
