vendor_name = ModelSim
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_mips.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/full_adder.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux4.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/slt.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ula_ctrl.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/fd_ctrl.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mips_teste.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform2.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/bancoRegistradores.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/shifter.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/estendeSinal.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/somador.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/PC.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_dados.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/memoria_de_instrucoes.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/shifter26.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/mux2de5.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/ROM.mif
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/RAM.mif
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform3.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform4.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform5.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform6.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform7.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform8.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform9.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform10.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform11.vwf
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/Waveform12.vwf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/vitor/Documents/GitHub/MIPS_2018/ula_mips/db/ula_mips.cbx.xml
design_name = mips_teste
instance = comp, \saida[0]~output\, saida[0]~output, mips_teste, 1
instance = comp, \saida[1]~output\, saida[1]~output, mips_teste, 1
instance = comp, \saida[2]~output\, saida[2]~output, mips_teste, 1
instance = comp, \saida[3]~output\, saida[3]~output, mips_teste, 1
instance = comp, \saida[4]~output\, saida[4]~output, mips_teste, 1
instance = comp, \saida[5]~output\, saida[5]~output, mips_teste, 1
instance = comp, \saida[6]~output\, saida[6]~output, mips_teste, 1
instance = comp, \saida[7]~output\, saida[7]~output, mips_teste, 1
instance = comp, \saida[8]~output\, saida[8]~output, mips_teste, 1
instance = comp, \saida[9]~output\, saida[9]~output, mips_teste, 1
instance = comp, \saida[10]~output\, saida[10]~output, mips_teste, 1
instance = comp, \saida[11]~output\, saida[11]~output, mips_teste, 1
instance = comp, \saida[12]~output\, saida[12]~output, mips_teste, 1
instance = comp, \saida[13]~output\, saida[13]~output, mips_teste, 1
instance = comp, \saida[14]~output\, saida[14]~output, mips_teste, 1
instance = comp, \saida[15]~output\, saida[15]~output, mips_teste, 1
instance = comp, \saida[16]~output\, saida[16]~output, mips_teste, 1
instance = comp, \saida[17]~output\, saida[17]~output, mips_teste, 1
instance = comp, \saida[18]~output\, saida[18]~output, mips_teste, 1
instance = comp, \saida[19]~output\, saida[19]~output, mips_teste, 1
instance = comp, \saida[20]~output\, saida[20]~output, mips_teste, 1
instance = comp, \saida[21]~output\, saida[21]~output, mips_teste, 1
instance = comp, \saida[22]~output\, saida[22]~output, mips_teste, 1
instance = comp, \saida[23]~output\, saida[23]~output, mips_teste, 1
instance = comp, \saida[24]~output\, saida[24]~output, mips_teste, 1
instance = comp, \saida[25]~output\, saida[25]~output, mips_teste, 1
instance = comp, \saida[26]~output\, saida[26]~output, mips_teste, 1
instance = comp, \saida[27]~output\, saida[27]~output, mips_teste, 1
instance = comp, \saida[28]~output\, saida[28]~output, mips_teste, 1
instance = comp, \saida[29]~output\, saida[29]~output, mips_teste, 1
instance = comp, \saida[30]~output\, saida[30]~output, mips_teste, 1
instance = comp, \saida[31]~output\, saida[31]~output, mips_teste, 1
instance = comp, \dado_simula[0]~output\, dado_simula[0]~output, mips_teste, 1
instance = comp, \dado_simula[1]~output\, dado_simula[1]~output, mips_teste, 1
instance = comp, \dado_simula[2]~output\, dado_simula[2]~output, mips_teste, 1
instance = comp, \dado_simula[3]~output\, dado_simula[3]~output, mips_teste, 1
instance = comp, \dado_simula[4]~output\, dado_simula[4]~output, mips_teste, 1
instance = comp, \dado_simula[5]~output\, dado_simula[5]~output, mips_teste, 1
instance = comp, \dado_simula[6]~output\, dado_simula[6]~output, mips_teste, 1
instance = comp, \dado_simula[7]~output\, dado_simula[7]~output, mips_teste, 1
instance = comp, \dado_simula[8]~output\, dado_simula[8]~output, mips_teste, 1
instance = comp, \dado_simula[9]~output\, dado_simula[9]~output, mips_teste, 1
instance = comp, \dado_simula[10]~output\, dado_simula[10]~output, mips_teste, 1
instance = comp, \dado_simula[11]~output\, dado_simula[11]~output, mips_teste, 1
instance = comp, \dado_simula[12]~output\, dado_simula[12]~output, mips_teste, 1
instance = comp, \dado_simula[13]~output\, dado_simula[13]~output, mips_teste, 1
instance = comp, \dado_simula[14]~output\, dado_simula[14]~output, mips_teste, 1
instance = comp, \dado_simula[15]~output\, dado_simula[15]~output, mips_teste, 1
instance = comp, \dado_simula[16]~output\, dado_simula[16]~output, mips_teste, 1
instance = comp, \dado_simula[17]~output\, dado_simula[17]~output, mips_teste, 1
instance = comp, \dado_simula[18]~output\, dado_simula[18]~output, mips_teste, 1
instance = comp, \dado_simula[19]~output\, dado_simula[19]~output, mips_teste, 1
instance = comp, \dado_simula[20]~output\, dado_simula[20]~output, mips_teste, 1
instance = comp, \dado_simula[21]~output\, dado_simula[21]~output, mips_teste, 1
instance = comp, \dado_simula[22]~output\, dado_simula[22]~output, mips_teste, 1
instance = comp, \dado_simula[23]~output\, dado_simula[23]~output, mips_teste, 1
instance = comp, \dado_simula[24]~output\, dado_simula[24]~output, mips_teste, 1
instance = comp, \dado_simula[25]~output\, dado_simula[25]~output, mips_teste, 1
instance = comp, \dado_simula[26]~output\, dado_simula[26]~output, mips_teste, 1
instance = comp, \dado_simula[27]~output\, dado_simula[27]~output, mips_teste, 1
instance = comp, \dado_simula[28]~output\, dado_simula[28]~output, mips_teste, 1
instance = comp, \dado_simula[29]~output\, dado_simula[29]~output, mips_teste, 1
instance = comp, \dado_simula[30]~output\, dado_simula[30]~output, mips_teste, 1
instance = comp, \dado_simula[31]~output\, dado_simula[31]~output, mips_teste, 1
instance = comp, \zero~output\, zero~output, mips_teste, 1
instance = comp, \mux1_teste~output\, mux1_teste~output, mips_teste, 1
instance = comp, \mux2_teste~output\, mux2_teste~output, mips_teste, 1
instance = comp, \mux3_teste~output\, mux3_teste~output, mips_teste, 1
instance = comp, \mux4_teste~output\, mux4_teste~output, mips_teste, 1
instance = comp, \habEscReg_teste~output\, habEscReg_teste~output, mips_teste, 1
instance = comp, \beq_teste~output\, beq_teste~output, mips_teste, 1
instance = comp, \habLeiMEM_teste~output\, habLeiMEM_teste~output, mips_teste, 1
instance = comp, \habEscMEM_teste~output\, habEscMEM_teste~output, mips_teste, 1
instance = comp, \clk~input\, clk~input, mips_teste, 1
instance = comp, \reset~input\, reset~input, mips_teste, 1
