<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.10.16.13:45:48"
 outputDirectory="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/intel/ram_128i_128o_128d_sc/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB027R24C2E3V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="3"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="data" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="data" direction="input" role="datain" width="128" />
  </interface>
  <interface name="q" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="q" direction="output" role="dataout" width="128" />
  </interface>
  <interface name="wraddress" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="wraddress" direction="input" role="wraddress" width="7" />
  </interface>
  <interface name="rdaddress" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rdaddress" direction="input" role="rdaddress" width="7" />
  </interface>
  <interface name="wren" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="wren" direction="input" role="wren" width="1" />
  </interface>
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clock" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rden" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rden" direction="input" role="rden" width="1" />
  </interface>
 </perimeter>
 <entity
   kind="ram_128i_128o_128d_sc"
   version="1.0"
   name="ram_128i_128o_128d_sc">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB027R24C2E2VR2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/intel/ram_128i_128o_128d_sc/synth/ram_128i_128o_128d_sc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/intel/ram_128i_128o_128d_sc/synth/ram_128i_128o_128d_sc.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/intel/ram_128i_128o_128d_sc.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/lena/intelFPGA_pro/24.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="ram_128i_128o_128d_sc">"Generating: ram_128i_128o_128d_sc"</message>
   <message level="Info" culprit="ram_128i_128o_128d_sc">"Generating: ram_128i_128o_128d_sc_ram_2port_2041_mo5vwey"</message>
  </messages>
 </entity>
 <entity
   kind="ram_2port"
   version="20.4.1"
   name="ram_128i_128o_128d_sc_ram_2port_2041_mo5vwey">
  <parameter name="GUI_CLKEN_ADDRESS_STALL_A" value="false" />
  <parameter name="GUI_RDEN_DOUBLE" value="false" />
  <parameter name="GUI_NBE_A" value="true" />
  <parameter name="GUI_NUMWORDS_B" value="128" />
  <parameter name="GUI_ECC_TRIPLE" value="false" />
  <parameter name="GUI_MIF_FILENAME" value="../../../cplane_pusch_fdv.mif" />
  <parameter name="GUI_NUMWORDS_A" value="128" />
  <parameter name="GUI_RAM_BLOCK_TYPE" value="M20K" />
  <parameter name="GUI_MEMSIZE_WORDS" value="32" />
  <parameter name="GUI_CONSTRAINED_DONT_CARE" value="true" />
  <parameter name="GUI_BLANK_MEMORY" value="1" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_OUTPUT_REG_B" value="false" />
  <parameter name="GUI_RDW_B_MODE" value="New Data" />
  <parameter name="GUI_BYTE_ENABLE_B" value="false" />
  <parameter name="GUI_BYTE_ENABLE_A" value="false" />
  <parameter name="GUI_BYTE_ENABLE_WIDTH" value="8" />
  <parameter name="GUI_MODE" value="0" />
  <parameter name="GUI_CLKEN_READ_OUTPUT_REG" value="false" />
  <parameter name="GUI_RESOURCE_USAGE" value="4 M20K" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_SCLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_QA_WIDTH" value="128" />
  <parameter name="GUI_NBE_B" value="true" />
  <parameter name="GUI_ECCENCBYPASS" value="false" />
  <parameter name="GUI_BYTE_WIDTH_B" value="16" />
  <parameter name="GUI_FORCE_TO_ZERO" value="false" />
  <parameter name="GUI_BYTE_WIDTH_A" value="16" />
  <parameter name="GUI_ECC_PIPELINE" value="false" />
  <parameter name="GUI_OPTIMIZATION_OPTION" value="0" />
  <parameter name="GUI_WRITE_INPUT_PORTS" value="true" />
  <parameter name="GUI_LC_IMPLEMENTION_OPTIONS" value="0" />
  <parameter name="GUI_ECC_DOUBLE" value="false" />
  <parameter name="GUI_RDADDRESS_WIDTH" value="7" />
  <parameter name="GUI_ACLR_READ_INPUT_RDADDRESS" value="false" />
  <parameter name="GUI_MEM_IN_BITS" value="1" />
  <parameter name="GUI_CLKEN_READ_INPUT_REG" value="false" />
  <parameter name="GUI_DIFFERENT_CLKENS" value="false" />
  <parameter name="GUI_QB_WIDTH" value="128" />
  <parameter name="GUI_FILE_REFERENCE" value="0" />
  <parameter name="GUI_TBENCH" value="false" />
  <parameter name="GUI_Q_PORT_MODE" value="2" />
  <parameter name="GUI_DATA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_INPUT_REG_A" value="false" />
  <parameter name="GUI_CLKEN_ADDRESS_STALL_B" value="false" />
  <parameter name="GUI_CLOCK_TYPE" value="0" />
  <parameter name="GUI_CLKEN_INPUT_REG_B" value="false" />
  <parameter name="DEVICE_FAMILY" value="Agilex 7" />
  <parameter name="GUI_INIT_SIM_TO_X" value="false" />
  <parameter name="GUI_CLKEN_WRADDRESSSTALL" value="false" />
  <parameter name="GUI_INIT_FILE_LAYOUT" value="PORT_B" />
  <parameter name="GUI_Q_WIDTH" value="128" />
  <parameter name="GUI_DATAA_WIDTH" value="128" />
  <parameter name="GUI_CLKEN_WRITE_INPUT_REG" value="false" />
  <parameter name="GUI_READ_OUTPUT_QB" value="true" />
  <parameter name="GUI_MEMSIZE_BITS" value="16384" />
  <parameter name="GUI_READ_OUTPUT_QA" value="true" />
  <parameter name="GUI_WIDTH_ECCSTATUS" value="2" />
  <parameter name="GUI_TDP_EMULATE" value="false" />
  <parameter name="GUI_RDEN_SINGLE" value="true" />
  <parameter name="GUI_PR" value="false" />
  <parameter name="GUI_READ_INPUT_RDADDRESS" value="true" />
  <parameter name="GUI_RDW_A_MODE" value="New Data" />
  <parameter name="GUI_WRADDRESS_WIDTH" value="7" />
  <parameter name="GUI_CLKEN_RDADDRESSSTALL" value="false" />
  <parameter name="GUI_MAX_DEPTH" value="Auto" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QA" value="false" />
  <parameter name="GUI_ACLR_READ_OUTPUT_QB" value="false" />
  <parameter name="GUI_COHERENT_READ" value="false" />
  <parameter name="GUI_VAR_WIDTH" value="false" />
  <parameter name="GUI_MODULE_NAME" value="altera_syncram" />
  <parameter name="GUI_WIDTH_ECCENCPARITY" value="8" />
  <generatedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/intel/ram_128i_128o_128d_sc/ram_2port_2041/synth/ram_128i_128o_128d_sc_ram_2port_2041_mo5vwey.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/lena/Desktop/Karthik_8TR_RU/new/srg3_ep_p_0_2_0/release/fpga/src/ip/intel/ram_128i_128o_128d_sc/ram_2port_2041/synth/ram_128i_128o_128d_sc_ram_2port_2041_mo5vwey.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/lena/intelFPGA_pro/24.1/ip/altera/megafunctions/ram_2port/ram_2_port_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ram_128i_128o_128d_sc" as="ram_2port_0" />
  <messages>
   <message level="Info" culprit="ram_128i_128o_128d_sc">"Generating: ram_128i_128o_128d_sc_ram_2port_2041_mo5vwey"</message>
  </messages>
 </entity>
</deploy>
