
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000132c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080014b4  080014b4  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  080014b4  080014b4  000114b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080014b8  080014b8  000114b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  080014bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          000000a0  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  200000b4  200000b4  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   00006bba  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000010b9  00000000  00000000  00026bfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000920  00000000  00000000  00027cb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000868  00000000  00000000  000285d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002f42  00000000  00000000  00028e40  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002cce  00000000  00000000  0002bd82  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002ea50  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000026e8  00000000  00000000  0002eacc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000311b4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800149c 	.word	0x0800149c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	0800149c 	.word	0x0800149c

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800028c:	b480      	push	{r7}
 800028e:	b085      	sub	sp, #20
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000296:	2300      	movs	r3, #0
 8000298:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80002a0:	68fa      	ldr	r2, [r7, #12]
 80002a2:	4b25      	ldr	r3, [pc, #148]	; (8000338 <DMA_Init+0xac>)
 80002a4:	4013      	ands	r3, r2
 80002a6:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002a8:	683b      	ldr	r3, [r7, #0]
 80002aa:	681a      	ldr	r2, [r3, #0]
 80002ac:	683b      	ldr	r3, [r7, #0]
 80002ae:	68db      	ldr	r3, [r3, #12]
 80002b0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002b2:	683b      	ldr	r3, [r7, #0]
 80002b4:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002b6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	699b      	ldr	r3, [r3, #24]
 80002bc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002be:	683b      	ldr	r3, [r7, #0]
 80002c0:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80002c2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002c4:	683b      	ldr	r3, [r7, #0]
 80002c6:	6a1b      	ldr	r3, [r3, #32]
 80002c8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80002ca:	683b      	ldr	r3, [r7, #0]
 80002cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80002ce:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002d4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80002d6:	683b      	ldr	r3, [r7, #0]
 80002d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80002da:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80002e0:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80002e2:	68fa      	ldr	r2, [r7, #12]
 80002e4:	4313      	orrs	r3, r2
 80002e6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	68fa      	ldr	r2, [r7, #12]
 80002ec:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	695b      	ldr	r3, [r3, #20]
 80002f2:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80002f4:	68fb      	ldr	r3, [r7, #12]
 80002f6:	f023 0307 	bic.w	r3, r3, #7
 80002fa:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000300:	683b      	ldr	r3, [r7, #0]
 8000302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000304:	4313      	orrs	r3, r2
 8000306:	68fa      	ldr	r2, [r7, #12]
 8000308:	4313      	orrs	r3, r2
 800030a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	68fa      	ldr	r2, [r7, #12]
 8000310:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000312:	683b      	ldr	r3, [r7, #0]
 8000314:	691a      	ldr	r2, [r3, #16]
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	685a      	ldr	r2, [r3, #4]
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000322:	683b      	ldr	r3, [r7, #0]
 8000324:	689a      	ldr	r2, [r3, #8]
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	60da      	str	r2, [r3, #12]
}
 800032a:	bf00      	nop
 800032c:	3714      	adds	r7, #20
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	f01c803f 	.word	0xf01c803f

0800033c <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
 8000344:	460b      	mov	r3, r1
 8000346:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000348:	78fb      	ldrb	r3, [r7, #3]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d006      	beq.n	800035c <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	f043 0201 	orr.w	r2, r3, #1
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 800035a:	e005      	b.n	8000368 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	f023 0201 	bic.w	r2, r3, #1
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	601a      	str	r2, [r3, #0]
}
 8000368:	bf00      	nop
 800036a:	370c      	adds	r7, #12
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr

08000374 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000374:	b480      	push	{r7}
 8000376:	b085      	sub	sp, #20
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 800037c:	2300      	movs	r3, #0
 800037e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	f003 0301 	and.w	r3, r3, #1
 8000388:	2b00      	cmp	r3, #0
 800038a:	d002      	beq.n	8000392 <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 800038c:	2301      	movs	r3, #1
 800038e:	73fb      	strb	r3, [r7, #15]
 8000390:	e001      	b.n	8000396 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000392:	2300      	movs	r3, #0
 8000394:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000396:	7bfb      	ldrb	r3, [r7, #15]
}
 8000398:	4618      	mov	r0, r3
 800039a:	3714      	adds	r7, #20
 800039c:	46bd      	mov	sp, r7
 800039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a2:	4770      	bx	lr

080003a4 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b087      	sub	sp, #28
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
 80003ac:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80003ae:	2300      	movs	r3, #0
 80003b0:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80003b2:	2300      	movs	r3, #0
 80003b4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	4a15      	ldr	r2, [pc, #84]	; (8000410 <DMA_GetFlagStatus+0x6c>)
 80003ba:	4293      	cmp	r3, r2
 80003bc:	d802      	bhi.n	80003c4 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80003be:	4b15      	ldr	r3, [pc, #84]	; (8000414 <DMA_GetFlagStatus+0x70>)
 80003c0:	613b      	str	r3, [r7, #16]
 80003c2:	e001      	b.n	80003c8 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80003c4:	4b14      	ldr	r3, [pc, #80]	; (8000418 <DMA_GetFlagStatus+0x74>)
 80003c6:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80003c8:	683b      	ldr	r3, [r7, #0]
 80003ca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d003      	beq.n	80003da <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 80003d2:	693b      	ldr	r3, [r7, #16]
 80003d4:	685b      	ldr	r3, [r3, #4]
 80003d6:	60fb      	str	r3, [r7, #12]
 80003d8:	e002      	b.n	80003e0 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 80003da:	693b      	ldr	r3, [r7, #16]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 80003e6:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 80003ea:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 80003ec:	68fa      	ldr	r2, [r7, #12]
 80003ee:	683b      	ldr	r3, [r7, #0]
 80003f0:	4013      	ands	r3, r2
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d002      	beq.n	80003fc <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 80003f6:	2301      	movs	r3, #1
 80003f8:	75fb      	strb	r3, [r7, #23]
 80003fa:	e001      	b.n	8000400 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 80003fc:	2300      	movs	r3, #0
 80003fe:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000400:	7dfb      	ldrb	r3, [r7, #23]
}
 8000402:	4618      	mov	r0, r3
 8000404:	371c      	adds	r7, #28
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	4002640f 	.word	0x4002640f
 8000414:	40026000 	.word	0x40026000
 8000418:	40026400 	.word	0x40026400

0800041c <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800041c:	b480      	push	{r7}
 800041e:	b085      	sub	sp, #20
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4a10      	ldr	r2, [pc, #64]	; (800046c <DMA_ClearFlag+0x50>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d802      	bhi.n	8000434 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800042e:	4b10      	ldr	r3, [pc, #64]	; (8000470 <DMA_ClearFlag+0x54>)
 8000430:	60fb      	str	r3, [r7, #12]
 8000432:	e001      	b.n	8000438 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000434:	4b0f      	ldr	r3, [pc, #60]	; (8000474 <DMA_ClearFlag+0x58>)
 8000436:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000438:	683b      	ldr	r3, [r7, #0]
 800043a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800043e:	2b00      	cmp	r3, #0
 8000440:	d007      	beq.n	8000452 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000448:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800044c:	68fa      	ldr	r2, [r7, #12]
 800044e:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000450:	e006      	b.n	8000460 <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000458:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 800045c:	68fa      	ldr	r2, [r7, #12]
 800045e:	6093      	str	r3, [r2, #8]
}
 8000460:	bf00      	nop
 8000462:	3714      	adds	r7, #20
 8000464:	46bd      	mov	sp, r7
 8000466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046a:	4770      	bx	lr
 800046c:	4002640f 	.word	0x4002640f
 8000470:	40026000 	.word	0x40026000
 8000474:	40026400 	.word	0x40026400

08000478 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000478:	b480      	push	{r7}
 800047a:	b087      	sub	sp, #28
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
 8000480:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000482:	2300      	movs	r3, #0
 8000484:	617b      	str	r3, [r7, #20]
 8000486:	2300      	movs	r3, #0
 8000488:	613b      	str	r3, [r7, #16]
 800048a:	2300      	movs	r3, #0
 800048c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800048e:	2300      	movs	r3, #0
 8000490:	617b      	str	r3, [r7, #20]
 8000492:	e076      	b.n	8000582 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000494:	2201      	movs	r2, #1
 8000496:	697b      	ldr	r3, [r7, #20]
 8000498:	fa02 f303 	lsl.w	r3, r2, r3
 800049c:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800049e:	683b      	ldr	r3, [r7, #0]
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	693b      	ldr	r3, [r7, #16]
 80004a4:	4013      	ands	r3, r2
 80004a6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80004a8:	68fa      	ldr	r2, [r7, #12]
 80004aa:	693b      	ldr	r3, [r7, #16]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	d165      	bne.n	800057c <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	681a      	ldr	r2, [r3, #0]
 80004b4:	697b      	ldr	r3, [r7, #20]
 80004b6:	005b      	lsls	r3, r3, #1
 80004b8:	2103      	movs	r1, #3
 80004ba:	fa01 f303 	lsl.w	r3, r1, r3
 80004be:	43db      	mvns	r3, r3
 80004c0:	401a      	ands	r2, r3
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681a      	ldr	r2, [r3, #0]
 80004ca:	683b      	ldr	r3, [r7, #0]
 80004cc:	791b      	ldrb	r3, [r3, #4]
 80004ce:	4619      	mov	r1, r3
 80004d0:	697b      	ldr	r3, [r7, #20]
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	fa01 f303 	lsl.w	r3, r1, r3
 80004d8:	431a      	orrs	r2, r3
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80004de:	683b      	ldr	r3, [r7, #0]
 80004e0:	791b      	ldrb	r3, [r3, #4]
 80004e2:	2b01      	cmp	r3, #1
 80004e4:	d003      	beq.n	80004ee <GPIO_Init+0x76>
 80004e6:	683b      	ldr	r3, [r7, #0]
 80004e8:	791b      	ldrb	r3, [r3, #4]
 80004ea:	2b02      	cmp	r3, #2
 80004ec:	d12e      	bne.n	800054c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	689a      	ldr	r2, [r3, #8]
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	005b      	lsls	r3, r3, #1
 80004f6:	2103      	movs	r1, #3
 80004f8:	fa01 f303 	lsl.w	r3, r1, r3
 80004fc:	43db      	mvns	r3, r3
 80004fe:	401a      	ands	r2, r3
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	689a      	ldr	r2, [r3, #8]
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	795b      	ldrb	r3, [r3, #5]
 800050c:	4619      	mov	r1, r3
 800050e:	697b      	ldr	r3, [r7, #20]
 8000510:	005b      	lsls	r3, r3, #1
 8000512:	fa01 f303 	lsl.w	r3, r1, r3
 8000516:	431a      	orrs	r2, r3
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	685a      	ldr	r2, [r3, #4]
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	b29b      	uxth	r3, r3
 8000524:	4619      	mov	r1, r3
 8000526:	2301      	movs	r3, #1
 8000528:	408b      	lsls	r3, r1
 800052a:	43db      	mvns	r3, r3
 800052c:	401a      	ands	r2, r3
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	685b      	ldr	r3, [r3, #4]
 8000536:	683a      	ldr	r2, [r7, #0]
 8000538:	7992      	ldrb	r2, [r2, #6]
 800053a:	4611      	mov	r1, r2
 800053c:	697a      	ldr	r2, [r7, #20]
 800053e:	b292      	uxth	r2, r2
 8000540:	fa01 f202 	lsl.w	r2, r1, r2
 8000544:	b292      	uxth	r2, r2
 8000546:	431a      	orrs	r2, r3
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	68da      	ldr	r2, [r3, #12]
 8000550:	697b      	ldr	r3, [r7, #20]
 8000552:	b29b      	uxth	r3, r3
 8000554:	005b      	lsls	r3, r3, #1
 8000556:	2103      	movs	r1, #3
 8000558:	fa01 f303 	lsl.w	r3, r1, r3
 800055c:	43db      	mvns	r3, r3
 800055e:	401a      	ands	r2, r3
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	68da      	ldr	r2, [r3, #12]
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	79db      	ldrb	r3, [r3, #7]
 800056c:	4619      	mov	r1, r3
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	fa01 f303 	lsl.w	r3, r1, r3
 8000576:	431a      	orrs	r2, r3
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	3301      	adds	r3, #1
 8000580:	617b      	str	r3, [r7, #20]
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	2b0f      	cmp	r3, #15
 8000586:	d985      	bls.n	8000494 <GPIO_Init+0x1c>
    }
  }
}
 8000588:	bf00      	nop
 800058a:	371c      	adds	r7, #28
 800058c:	46bd      	mov	sp, r7
 800058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000592:	4770      	bx	lr

08000594 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	460b      	mov	r3, r1
 800059e:	807b      	strh	r3, [r7, #2]
 80005a0:	4613      	mov	r3, r2
 80005a2:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80005a4:	2300      	movs	r3, #0
 80005a6:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80005a8:	2300      	movs	r3, #0
 80005aa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005ac:	787a      	ldrb	r2, [r7, #1]
 80005ae:	887b      	ldrh	r3, [r7, #2]
 80005b0:	f003 0307 	and.w	r3, r3, #7
 80005b4:	009b      	lsls	r3, r3, #2
 80005b6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ba:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005bc:	887b      	ldrh	r3, [r7, #2]
 80005be:	08db      	lsrs	r3, r3, #3
 80005c0:	b29b      	uxth	r3, r3
 80005c2:	4618      	mov	r0, r3
 80005c4:	887b      	ldrh	r3, [r7, #2]
 80005c6:	08db      	lsrs	r3, r3, #3
 80005c8:	b29b      	uxth	r3, r3
 80005ca:	461a      	mov	r2, r3
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	3208      	adds	r2, #8
 80005d0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80005d4:	887b      	ldrh	r3, [r7, #2]
 80005d6:	f003 0307 	and.w	r3, r3, #7
 80005da:	009b      	lsls	r3, r3, #2
 80005dc:	210f      	movs	r1, #15
 80005de:	fa01 f303 	lsl.w	r3, r1, r3
 80005e2:	43db      	mvns	r3, r3
 80005e4:	ea02 0103 	and.w	r1, r2, r3
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f100 0208 	add.w	r2, r0, #8
 80005ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80005f2:	887b      	ldrh	r3, [r7, #2]
 80005f4:	08db      	lsrs	r3, r3, #3
 80005f6:	b29b      	uxth	r3, r3
 80005f8:	461a      	mov	r2, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	3208      	adds	r2, #8
 80005fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	4313      	orrs	r3, r2
 8000606:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000608:	887b      	ldrh	r3, [r7, #2]
 800060a:	08db      	lsrs	r3, r3, #3
 800060c:	b29b      	uxth	r3, r3
 800060e:	461a      	mov	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	3208      	adds	r2, #8
 8000614:	68b9      	ldr	r1, [r7, #8]
 8000616:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800061a:	bf00      	nop
 800061c:	3714      	adds	r7, #20
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
	...

08000628 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	460b      	mov	r3, r1
 8000632:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000634:	78fb      	ldrb	r3, [r7, #3]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d006      	beq.n	8000648 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800063a:	490a      	ldr	r1, [pc, #40]	; (8000664 <RCC_AHB1PeriphClockCmd+0x3c>)
 800063c:	4b09      	ldr	r3, [pc, #36]	; (8000664 <RCC_AHB1PeriphClockCmd+0x3c>)
 800063e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	4313      	orrs	r3, r2
 8000644:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000646:	e006      	b.n	8000656 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000648:	4906      	ldr	r1, [pc, #24]	; (8000664 <RCC_AHB1PeriphClockCmd+0x3c>)
 800064a:	4b06      	ldr	r3, [pc, #24]	; (8000664 <RCC_AHB1PeriphClockCmd+0x3c>)
 800064c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	43db      	mvns	r3, r3
 8000652:	4013      	ands	r3, r2
 8000654:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000656:	bf00      	nop
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	40023800 	.word	0x40023800

08000668 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
 8000670:	460b      	mov	r3, r1
 8000672:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000674:	78fb      	ldrb	r3, [r7, #3]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d006      	beq.n	8000688 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800067a:	490a      	ldr	r1, [pc, #40]	; (80006a4 <RCC_APB1PeriphClockCmd+0x3c>)
 800067c:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <RCC_APB1PeriphClockCmd+0x3c>)
 800067e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4313      	orrs	r3, r2
 8000684:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000686:	e006      	b.n	8000696 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000688:	4906      	ldr	r1, [pc, #24]	; (80006a4 <RCC_APB1PeriphClockCmd+0x3c>)
 800068a:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <RCC_APB1PeriphClockCmd+0x3c>)
 800068c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	43db      	mvns	r3, r3
 8000692:	4013      	ands	r3, r2
 8000694:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000696:	bf00      	nop
 8000698:	370c      	adds	r7, #12
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	40023800 	.word	0x40023800

080006a8 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	460b      	mov	r3, r1
 80006b2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80006b4:	2300      	movs	r3, #0
 80006b6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	891b      	ldrh	r3, [r3, #8]
 80006bc:	b29a      	uxth	r2, r3
 80006be:	887b      	ldrh	r3, [r7, #2]
 80006c0:	4013      	ands	r3, r2
 80006c2:	b29b      	uxth	r3, r3
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d002      	beq.n	80006ce <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80006c8:	2301      	movs	r3, #1
 80006ca:	73fb      	strb	r3, [r7, #15]
 80006cc:	e001      	b.n	80006d2 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80006ce:	2300      	movs	r3, #0
 80006d0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006d4:	4618      	mov	r0, r3
 80006d6:	3714      	adds	r7, #20
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr

080006e0 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b085      	sub	sp, #20
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80006ea:	2300      	movs	r3, #0
 80006ec:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	881b      	ldrh	r3, [r3, #0]
 80006f2:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a29      	ldr	r2, [pc, #164]	; (800079c <TIM_TimeBaseInit+0xbc>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d013      	beq.n	8000724 <TIM_TimeBaseInit+0x44>
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4a28      	ldr	r2, [pc, #160]	; (80007a0 <TIM_TimeBaseInit+0xc0>)
 8000700:	4293      	cmp	r3, r2
 8000702:	d00f      	beq.n	8000724 <TIM_TimeBaseInit+0x44>
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800070a:	d00b      	beq.n	8000724 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	4a25      	ldr	r2, [pc, #148]	; (80007a4 <TIM_TimeBaseInit+0xc4>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d007      	beq.n	8000724 <TIM_TimeBaseInit+0x44>
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4a24      	ldr	r2, [pc, #144]	; (80007a8 <TIM_TimeBaseInit+0xc8>)
 8000718:	4293      	cmp	r3, r2
 800071a:	d003      	beq.n	8000724 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	4a23      	ldr	r2, [pc, #140]	; (80007ac <TIM_TimeBaseInit+0xcc>)
 8000720:	4293      	cmp	r3, r2
 8000722:	d108      	bne.n	8000736 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000724:	89fb      	ldrh	r3, [r7, #14]
 8000726:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800072a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	885a      	ldrh	r2, [r3, #2]
 8000730:	89fb      	ldrh	r3, [r7, #14]
 8000732:	4313      	orrs	r3, r2
 8000734:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4a1d      	ldr	r2, [pc, #116]	; (80007b0 <TIM_TimeBaseInit+0xd0>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d00c      	beq.n	8000758 <TIM_TimeBaseInit+0x78>
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	4a1c      	ldr	r2, [pc, #112]	; (80007b4 <TIM_TimeBaseInit+0xd4>)
 8000742:	4293      	cmp	r3, r2
 8000744:	d008      	beq.n	8000758 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000746:	89fb      	ldrh	r3, [r7, #14]
 8000748:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800074c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	891a      	ldrh	r2, [r3, #8]
 8000752:	89fb      	ldrh	r3, [r7, #14]
 8000754:	4313      	orrs	r3, r2
 8000756:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	89fa      	ldrh	r2, [r7, #14]
 800075c:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	685a      	ldr	r2, [r3, #4]
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	881a      	ldrh	r2, [r3, #0]
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	4a0a      	ldr	r2, [pc, #40]	; (800079c <TIM_TimeBaseInit+0xbc>)
 8000772:	4293      	cmp	r3, r2
 8000774:	d003      	beq.n	800077e <TIM_TimeBaseInit+0x9e>
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4a09      	ldr	r2, [pc, #36]	; (80007a0 <TIM_TimeBaseInit+0xc0>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d104      	bne.n	8000788 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	7a9b      	ldrb	r3, [r3, #10]
 8000782:	b29a      	uxth	r2, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2201      	movs	r2, #1
 800078c:	829a      	strh	r2, [r3, #20]
}
 800078e:	bf00      	nop
 8000790:	3714      	adds	r7, #20
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	40010000 	.word	0x40010000
 80007a0:	40010400 	.word	0x40010400
 80007a4:	40000400 	.word	0x40000400
 80007a8:	40000800 	.word	0x40000800
 80007ac:	40000c00 	.word	0x40000c00
 80007b0:	40001000 	.word	0x40001000
 80007b4:	40001400 	.word	0x40001400

080007b8 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	460b      	mov	r3, r1
 80007c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80007c4:	78fb      	ldrb	r3, [r7, #3]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d008      	beq.n	80007dc <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	881b      	ldrh	r3, [r3, #0]
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007d4:	b29a      	uxth	r2, r3
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 80007da:	e007      	b.n	80007ec <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	881b      	ldrh	r3, [r3, #0]
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80007e6:	b29a      	uxth	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	801a      	strh	r2, [r3, #0]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr

080007f8 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	460b      	mov	r3, r1
 8000802:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000804:	78fb      	ldrb	r3, [r7, #3]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d008      	beq.n	800081c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	881b      	ldrh	r3, [r3, #0]
 800080e:	b29b      	uxth	r3, r3
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	b29a      	uxth	r2, r3
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800081a:	e007      	b.n	800082c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	881b      	ldrh	r3, [r3, #0]
 8000820:	b29b      	uxth	r3, r3
 8000822:	f023 0301 	bic.w	r3, r3, #1
 8000826:	b29a      	uxth	r2, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	801a      	strh	r2, [r3, #0]
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000838:	b480      	push	{r7}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000842:	2300      	movs	r3, #0
 8000844:	817b      	strh	r3, [r7, #10]
 8000846:	2300      	movs	r3, #0
 8000848:	81fb      	strh	r3, [r7, #14]
 800084a:	2300      	movs	r3, #0
 800084c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	8c1b      	ldrh	r3, [r3, #32]
 8000852:	b29b      	uxth	r3, r3
 8000854:	f023 0301 	bic.w	r3, r3, #1
 8000858:	b29a      	uxth	r2, r3
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	8c1b      	ldrh	r3, [r3, #32]
 8000862:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	889b      	ldrh	r3, [r3, #4]
 8000868:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	8b1b      	ldrh	r3, [r3, #24]
 800086e:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8000870:	897b      	ldrh	r3, [r7, #10]
 8000872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000876:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8000878:	897b      	ldrh	r3, [r7, #10]
 800087a:	f023 0303 	bic.w	r3, r3, #3
 800087e:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	881a      	ldrh	r2, [r3, #0]
 8000884:	897b      	ldrh	r3, [r7, #10]
 8000886:	4313      	orrs	r3, r2
 8000888:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 800088a:	89fb      	ldrh	r3, [r7, #14]
 800088c:	f023 0302 	bic.w	r3, r3, #2
 8000890:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	899a      	ldrh	r2, [r3, #12]
 8000896:	89fb      	ldrh	r3, [r7, #14]
 8000898:	4313      	orrs	r3, r2
 800089a:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	885a      	ldrh	r2, [r3, #2]
 80008a0:	89fb      	ldrh	r3, [r7, #14]
 80008a2:	4313      	orrs	r3, r2
 80008a4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4a1e      	ldr	r2, [pc, #120]	; (8000924 <TIM_OC1Init+0xec>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d003      	beq.n	80008b6 <TIM_OC1Init+0x7e>
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4a1d      	ldr	r2, [pc, #116]	; (8000928 <TIM_OC1Init+0xf0>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d123      	bne.n	80008fe <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80008b6:	89fb      	ldrh	r3, [r7, #14]
 80008b8:	f023 0308 	bic.w	r3, r3, #8
 80008bc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	89da      	ldrh	r2, [r3, #14]
 80008c2:	89fb      	ldrh	r3, [r7, #14]
 80008c4:	4313      	orrs	r3, r2
 80008c6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80008c8:	89fb      	ldrh	r3, [r7, #14]
 80008ca:	f023 0304 	bic.w	r3, r3, #4
 80008ce:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	889a      	ldrh	r2, [r3, #4]
 80008d4:	89fb      	ldrh	r3, [r7, #14]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 80008da:	89bb      	ldrh	r3, [r7, #12]
 80008dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008e0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80008e2:	89bb      	ldrh	r3, [r7, #12]
 80008e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80008e8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	8a1a      	ldrh	r2, [r3, #16]
 80008ee:	89bb      	ldrh	r3, [r7, #12]
 80008f0:	4313      	orrs	r3, r2
 80008f2:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	8a5a      	ldrh	r2, [r3, #18]
 80008f8:	89bb      	ldrh	r3, [r7, #12]
 80008fa:	4313      	orrs	r3, r2
 80008fc:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	89ba      	ldrh	r2, [r7, #12]
 8000902:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	897a      	ldrh	r2, [r7, #10]
 8000908:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	689a      	ldr	r2, [r3, #8]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	89fa      	ldrh	r2, [r7, #14]
 8000916:	841a      	strh	r2, [r3, #32]
}
 8000918:	bf00      	nop
 800091a:	3714      	adds	r7, #20
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr
 8000924:	40010000 	.word	0x40010000
 8000928:	40010400 	.word	0x40010400

0800092c <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800092c:	b480      	push	{r7}
 800092e:	b085      	sub	sp, #20
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000936:	2300      	movs	r3, #0
 8000938:	817b      	strh	r3, [r7, #10]
 800093a:	2300      	movs	r3, #0
 800093c:	81fb      	strh	r3, [r7, #14]
 800093e:	2300      	movs	r3, #0
 8000940:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	8c1b      	ldrh	r3, [r3, #32]
 8000946:	b29b      	uxth	r3, r3
 8000948:	f023 0310 	bic.w	r3, r3, #16
 800094c:	b29a      	uxth	r2, r3
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	8c1b      	ldrh	r3, [r3, #32]
 8000956:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	889b      	ldrh	r3, [r3, #4]
 800095c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	8b1b      	ldrh	r3, [r3, #24]
 8000962:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 8000964:	897b      	ldrh	r3, [r7, #10]
 8000966:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800096a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 800096c:	897b      	ldrh	r3, [r7, #10]
 800096e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000972:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	881b      	ldrh	r3, [r3, #0]
 8000978:	021b      	lsls	r3, r3, #8
 800097a:	b29a      	uxth	r2, r3
 800097c:	897b      	ldrh	r3, [r7, #10]
 800097e:	4313      	orrs	r3, r2
 8000980:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8000982:	89fb      	ldrh	r3, [r7, #14]
 8000984:	f023 0320 	bic.w	r3, r3, #32
 8000988:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	899b      	ldrh	r3, [r3, #12]
 800098e:	011b      	lsls	r3, r3, #4
 8000990:	b29a      	uxth	r2, r3
 8000992:	89fb      	ldrh	r3, [r7, #14]
 8000994:	4313      	orrs	r3, r2
 8000996:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	885b      	ldrh	r3, [r3, #2]
 800099c:	011b      	lsls	r3, r3, #4
 800099e:	b29a      	uxth	r2, r3
 80009a0:	89fb      	ldrh	r3, [r7, #14]
 80009a2:	4313      	orrs	r3, r2
 80009a4:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	4a22      	ldr	r2, [pc, #136]	; (8000a34 <TIM_OC2Init+0x108>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d003      	beq.n	80009b6 <TIM_OC2Init+0x8a>
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4a21      	ldr	r2, [pc, #132]	; (8000a38 <TIM_OC2Init+0x10c>)
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d12b      	bne.n	8000a0e <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80009b6:	89fb      	ldrh	r3, [r7, #14]
 80009b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80009bc:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	89db      	ldrh	r3, [r3, #14]
 80009c2:	011b      	lsls	r3, r3, #4
 80009c4:	b29a      	uxth	r2, r3
 80009c6:	89fb      	ldrh	r3, [r7, #14]
 80009c8:	4313      	orrs	r3, r2
 80009ca:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 80009cc:	89fb      	ldrh	r3, [r7, #14]
 80009ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80009d2:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	889b      	ldrh	r3, [r3, #4]
 80009d8:	011b      	lsls	r3, r3, #4
 80009da:	b29a      	uxth	r2, r3
 80009dc:	89fb      	ldrh	r3, [r7, #14]
 80009de:	4313      	orrs	r3, r2
 80009e0:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 80009e2:	89bb      	ldrh	r3, [r7, #12]
 80009e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80009e8:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 80009ea:	89bb      	ldrh	r3, [r7, #12]
 80009ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80009f0:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	8a1b      	ldrh	r3, [r3, #16]
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	b29a      	uxth	r2, r3
 80009fa:	89bb      	ldrh	r3, [r7, #12]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	8a5b      	ldrh	r3, [r3, #18]
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	b29a      	uxth	r2, r3
 8000a08:	89bb      	ldrh	r3, [r7, #12]
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	89ba      	ldrh	r2, [r7, #12]
 8000a12:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	897a      	ldrh	r2, [r7, #10]
 8000a18:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	689a      	ldr	r2, [r3, #8]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	89fa      	ldrh	r2, [r7, #14]
 8000a26:	841a      	strh	r2, [r3, #32]
}
 8000a28:	bf00      	nop
 8000a2a:	3714      	adds	r7, #20
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	40010000 	.word	0x40010000
 8000a38:	40010400 	.word	0x40010400

08000a3c <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	817b      	strh	r3, [r7, #10]
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	81fb      	strh	r3, [r7, #14]
 8000a4e:	2300      	movs	r3, #0
 8000a50:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	8c1b      	ldrh	r3, [r3, #32]
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a5c:	b29a      	uxth	r2, r3
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	8c1b      	ldrh	r3, [r3, #32]
 8000a66:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	889b      	ldrh	r3, [r3, #4]
 8000a6c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	8b9b      	ldrh	r3, [r3, #28]
 8000a72:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8000a74:	897b      	ldrh	r3, [r7, #10]
 8000a76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000a7a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8000a7c:	897b      	ldrh	r3, [r7, #10]
 8000a7e:	f023 0303 	bic.w	r3, r3, #3
 8000a82:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	881a      	ldrh	r2, [r3, #0]
 8000a88:	897b      	ldrh	r3, [r7, #10]
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8000a8e:	89fb      	ldrh	r3, [r7, #14]
 8000a90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000a94:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	899b      	ldrh	r3, [r3, #12]
 8000a9a:	021b      	lsls	r3, r3, #8
 8000a9c:	b29a      	uxth	r2, r3
 8000a9e:	89fb      	ldrh	r3, [r7, #14]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	885b      	ldrh	r3, [r3, #2]
 8000aa8:	021b      	lsls	r3, r3, #8
 8000aaa:	b29a      	uxth	r2, r3
 8000aac:	89fb      	ldrh	r3, [r7, #14]
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4a22      	ldr	r2, [pc, #136]	; (8000b40 <TIM_OC3Init+0x104>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d003      	beq.n	8000ac2 <TIM_OC3Init+0x86>
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	4a21      	ldr	r2, [pc, #132]	; (8000b44 <TIM_OC3Init+0x108>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d12b      	bne.n	8000b1a <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8000ac2:	89fb      	ldrh	r3, [r7, #14]
 8000ac4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000ac8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	89db      	ldrh	r3, [r3, #14]
 8000ace:	021b      	lsls	r3, r3, #8
 8000ad0:	b29a      	uxth	r2, r3
 8000ad2:	89fb      	ldrh	r3, [r7, #14]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8000ad8:	89fb      	ldrh	r3, [r7, #14]
 8000ada:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000ade:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	889b      	ldrh	r3, [r3, #4]
 8000ae4:	021b      	lsls	r3, r3, #8
 8000ae6:	b29a      	uxth	r2, r3
 8000ae8:	89fb      	ldrh	r3, [r7, #14]
 8000aea:	4313      	orrs	r3, r2
 8000aec:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8000aee:	89bb      	ldrh	r3, [r7, #12]
 8000af0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000af4:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8000af6:	89bb      	ldrh	r3, [r7, #12]
 8000af8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000afc:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	8a1b      	ldrh	r3, [r3, #16]
 8000b02:	011b      	lsls	r3, r3, #4
 8000b04:	b29a      	uxth	r2, r3
 8000b06:	89bb      	ldrh	r3, [r7, #12]
 8000b08:	4313      	orrs	r3, r2
 8000b0a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	8a5b      	ldrh	r3, [r3, #18]
 8000b10:	011b      	lsls	r3, r3, #4
 8000b12:	b29a      	uxth	r2, r3
 8000b14:	89bb      	ldrh	r3, [r7, #12]
 8000b16:	4313      	orrs	r3, r2
 8000b18:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	89ba      	ldrh	r2, [r7, #12]
 8000b1e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	897a      	ldrh	r2, [r7, #10]
 8000b24:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	689a      	ldr	r2, [r3, #8]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	89fa      	ldrh	r2, [r7, #14]
 8000b32:	841a      	strh	r2, [r3, #32]
}
 8000b34:	bf00      	nop
 8000b36:	3714      	adds	r7, #20
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	40010000 	.word	0x40010000
 8000b44:	40010400 	.word	0x40010400

08000b48 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b085      	sub	sp, #20
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	81bb      	strh	r3, [r7, #12]
 8000b56:	2300      	movs	r3, #0
 8000b58:	817b      	strh	r3, [r7, #10]
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	8c1b      	ldrh	r3, [r3, #32]
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000b68:	b29a      	uxth	r2, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	8c1b      	ldrh	r3, [r3, #32]
 8000b72:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	889b      	ldrh	r3, [r3, #4]
 8000b78:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	8b9b      	ldrh	r3, [r3, #28]
 8000b7e:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8000b80:	89bb      	ldrh	r3, [r7, #12]
 8000b82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000b86:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8000b88:	89bb      	ldrh	r3, [r7, #12]
 8000b8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000b8e:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	881b      	ldrh	r3, [r3, #0]
 8000b94:	021b      	lsls	r3, r3, #8
 8000b96:	b29a      	uxth	r2, r3
 8000b98:	89bb      	ldrh	r3, [r7, #12]
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8000b9e:	897b      	ldrh	r3, [r7, #10]
 8000ba0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000ba4:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	899b      	ldrh	r3, [r3, #12]
 8000baa:	031b      	lsls	r3, r3, #12
 8000bac:	b29a      	uxth	r2, r3
 8000bae:	897b      	ldrh	r3, [r7, #10]
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	885b      	ldrh	r3, [r3, #2]
 8000bb8:	031b      	lsls	r3, r3, #12
 8000bba:	b29a      	uxth	r2, r3
 8000bbc:	897b      	ldrh	r3, [r7, #10]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4a12      	ldr	r2, [pc, #72]	; (8000c10 <TIM_OC4Init+0xc8>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d003      	beq.n	8000bd2 <TIM_OC4Init+0x8a>
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4a11      	ldr	r2, [pc, #68]	; (8000c14 <TIM_OC4Init+0xcc>)
 8000bce:	4293      	cmp	r3, r2
 8000bd0:	d10a      	bne.n	8000be8 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8000bd2:	89fb      	ldrh	r3, [r7, #14]
 8000bd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000bd8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	8a1b      	ldrh	r3, [r3, #16]
 8000bde:	019b      	lsls	r3, r3, #6
 8000be0:	b29a      	uxth	r2, r3
 8000be2:	89fb      	ldrh	r3, [r7, #14]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	89fa      	ldrh	r2, [r7, #14]
 8000bec:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	89ba      	ldrh	r2, [r7, #12]
 8000bf2:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	689a      	ldr	r2, [r3, #8]
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	897a      	ldrh	r2, [r7, #10]
 8000c00:	841a      	strh	r2, [r3, #32]
}
 8000c02:	bf00      	nop
 8000c04:	3714      	adds	r7, #20
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	40010000 	.word	0x40010000
 8000c14:	40010400 	.word	0x40010400

08000c18 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	460b      	mov	r3, r1
 8000c22:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	8b1b      	ldrh	r3, [r3, #24]
 8000c2c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8000c2e:	89fb      	ldrh	r3, [r7, #14]
 8000c30:	f023 0308 	bic.w	r3, r3, #8
 8000c34:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8000c36:	89fa      	ldrh	r2, [r7, #14]
 8000c38:	887b      	ldrh	r3, [r7, #2]
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	89fa      	ldrh	r2, [r7, #14]
 8000c42:	831a      	strh	r2, [r3, #24]
}
 8000c44:	bf00      	nop
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	460b      	mov	r3, r1
 8000c5a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	8b1b      	ldrh	r3, [r3, #24]
 8000c64:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8000c66:	89fb      	ldrh	r3, [r7, #14]
 8000c68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c6c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8000c6e:	887b      	ldrh	r3, [r7, #2]
 8000c70:	021b      	lsls	r3, r3, #8
 8000c72:	b29a      	uxth	r2, r3
 8000c74:	89fb      	ldrh	r3, [r7, #14]
 8000c76:	4313      	orrs	r3, r2
 8000c78:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	89fa      	ldrh	r2, [r7, #14]
 8000c7e:	831a      	strh	r2, [r3, #24]
}
 8000c80:	bf00      	nop
 8000c82:	3714      	adds	r7, #20
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	460b      	mov	r3, r1
 8000c96:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	8b9b      	ldrh	r3, [r3, #28]
 8000ca0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8000ca2:	89fb      	ldrh	r3, [r7, #14]
 8000ca4:	f023 0308 	bic.w	r3, r3, #8
 8000ca8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000caa:	89fa      	ldrh	r2, [r7, #14]
 8000cac:	887b      	ldrh	r3, [r7, #2]
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	89fa      	ldrh	r2, [r7, #14]
 8000cb6:	839a      	strh	r2, [r3, #28]
}
 8000cb8:	bf00      	nop
 8000cba:	3714      	adds	r7, #20
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	460b      	mov	r3, r1
 8000cce:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	8b9b      	ldrh	r3, [r3, #28]
 8000cd8:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8000cda:	89fb      	ldrh	r3, [r7, #14]
 8000cdc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000ce0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8000ce2:	887b      	ldrh	r3, [r7, #2]
 8000ce4:	021b      	lsls	r3, r3, #8
 8000ce6:	b29a      	uxth	r2, r3
 8000ce8:	89fb      	ldrh	r3, [r7, #14]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	89fa      	ldrh	r2, [r7, #14]
 8000cf2:	839a      	strh	r2, [r3, #28]
}
 8000cf4:	bf00      	nop
 8000cf6:	3714      	adds	r7, #20
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	460b      	mov	r3, r1
 8000d0a:	807b      	strh	r3, [r7, #2]
 8000d0c:	4613      	mov	r3, r2
 8000d0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000d10:	787b      	ldrb	r3, [r7, #1]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d008      	beq.n	8000d28 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	899b      	ldrh	r3, [r3, #12]
 8000d1a:	b29a      	uxth	r2, r3
 8000d1c:	887b      	ldrh	r3, [r7, #2]
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	b29a      	uxth	r2, r3
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000d26:	e009      	b.n	8000d3c <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	899b      	ldrh	r3, [r3, #12]
 8000d2c:	b29a      	uxth	r2, r3
 8000d2e:	887b      	ldrh	r3, [r7, #2]
 8000d30:	43db      	mvns	r3, r3
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	4013      	ands	r3, r2
 8000d36:	b29a      	uxth	r2, r3
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	819a      	strh	r2, [r3, #12]
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	460b      	mov	r3, r1
 8000d52:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000d54:	2300      	movs	r3, #0
 8000d56:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	81bb      	strh	r3, [r7, #12]
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	8a1b      	ldrh	r3, [r3, #16]
 8000d64:	b29a      	uxth	r2, r3
 8000d66:	887b      	ldrh	r3, [r7, #2]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	899b      	ldrh	r3, [r3, #12]
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	887b      	ldrh	r3, [r7, #2]
 8000d74:	4013      	ands	r3, r2
 8000d76:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000d78:	89bb      	ldrh	r3, [r7, #12]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d005      	beq.n	8000d8a <TIM_GetITStatus+0x42>
 8000d7e:	897b      	ldrh	r3, [r7, #10]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d002      	beq.n	8000d8a <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000d84:	2301      	movs	r3, #1
 8000d86:	73fb      	strb	r3, [r7, #15]
 8000d88:	e001      	b.n	8000d8e <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	3714      	adds	r7, #20
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	460b      	mov	r3, r1
 8000da6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000da8:	887b      	ldrh	r3, [r7, #2]
 8000daa:	43db      	mvns	r3, r3
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	821a      	strh	r2, [r3, #16]
}
 8000db2:	bf00      	nop
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
	...

08000dc0 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8000dc4:	4b35      	ldr	r3, [pc, #212]	; (8000e9c <Audio_MAL_IRQHandler+0xdc>)
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	4b35      	ldr	r3, [pc, #212]	; (8000ea0 <Audio_MAL_IRQHandler+0xe0>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4610      	mov	r0, r2
 8000dd0:	f7ff fae8 	bl	80003a4 <DMA_GetFlagStatus>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d05e      	beq.n	8000e98 <Audio_MAL_IRQHandler+0xd8>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 8000dda:	4b32      	ldr	r3, [pc, #200]	; (8000ea4 <Audio_MAL_IRQHandler+0xe4>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d04c      	beq.n	8000e7c <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8000de2:	bf00      	nop
 8000de4:	4b2d      	ldr	r3, [pc, #180]	; (8000e9c <Audio_MAL_IRQHandler+0xdc>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff fac3 	bl	8000374 <DMA_GetCmdStatus>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1f7      	bne.n	8000de4 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8000df4:	4b29      	ldr	r3, [pc, #164]	; (8000e9c <Audio_MAL_IRQHandler+0xdc>)
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	4b29      	ldr	r3, [pc, #164]	; (8000ea0 <Audio_MAL_IRQHandler+0xe0>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	4610      	mov	r0, r2
 8000e00:	f7ff fb0c 	bl	800041c <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8000e04:	4b28      	ldr	r3, [pc, #160]	; (8000ea8 <Audio_MAL_IRQHandler+0xe8>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	461a      	mov	r2, r3
 8000e0a:	4b28      	ldr	r3, [pc, #160]	; (8000eac <Audio_MAL_IRQHandler+0xec>)
 8000e0c:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8000e0e:	4b25      	ldr	r3, [pc, #148]	; (8000ea4 <Audio_MAL_IRQHandler+0xe4>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e16:	4293      	cmp	r3, r2
 8000e18:	bf28      	it	cs
 8000e1a:	4613      	movcs	r3, r2
 8000e1c:	4a23      	ldr	r2, [pc, #140]	; (8000eac <Audio_MAL_IRQHandler+0xec>)
 8000e1e:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8000e20:	4b1e      	ldr	r3, [pc, #120]	; (8000e9c <Audio_MAL_IRQHandler+0xdc>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4921      	ldr	r1, [pc, #132]	; (8000eac <Audio_MAL_IRQHandler+0xec>)
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff fa30 	bl	800028c <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8000e2c:	4b1b      	ldr	r3, [pc, #108]	; (8000e9c <Audio_MAL_IRQHandler+0xdc>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2101      	movs	r1, #1
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff fa82 	bl	800033c <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 8000e38:	4b1b      	ldr	r3, [pc, #108]	; (8000ea8 <Audio_MAL_IRQHandler+0xe8>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	4b19      	ldr	r3, [pc, #100]	; (8000ea4 <Audio_MAL_IRQHandler+0xe4>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e44:	d203      	bcs.n	8000e4e <Audio_MAL_IRQHandler+0x8e>
 8000e46:	4b17      	ldr	r3, [pc, #92]	; (8000ea4 <Audio_MAL_IRQHandler+0xe4>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	e000      	b.n	8000e50 <Audio_MAL_IRQHandler+0x90>
 8000e4e:	4b18      	ldr	r3, [pc, #96]	; (8000eb0 <Audio_MAL_IRQHandler+0xf0>)
 8000e50:	4413      	add	r3, r2
 8000e52:	4a15      	ldr	r2, [pc, #84]	; (8000ea8 <Audio_MAL_IRQHandler+0xe8>)
 8000e54:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8000e56:	4b13      	ldr	r3, [pc, #76]	; (8000ea4 <Audio_MAL_IRQHandler+0xe4>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	4b12      	ldr	r3, [pc, #72]	; (8000ea4 <Audio_MAL_IRQHandler+0xe4>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000e62:	428b      	cmp	r3, r1
 8000e64:	bf28      	it	cs
 8000e66:	460b      	movcs	r3, r1
 8000e68:	1ad3      	subs	r3, r2, r3
 8000e6a:	4a0e      	ldr	r2, [pc, #56]	; (8000ea4 <Audio_MAL_IRQHandler+0xe4>)
 8000e6c:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8000e6e:	4b0b      	ldr	r3, [pc, #44]	; (8000e9c <Audio_MAL_IRQHandler+0xdc>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2101      	movs	r1, #1
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff fa61 	bl	800033c <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 8000e7a:	e00d      	b.n	8000e98 <Audio_MAL_IRQHandler+0xd8>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8000e7c:	4b07      	ldr	r3, [pc, #28]	; (8000e9c <Audio_MAL_IRQHandler+0xdc>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2100      	movs	r1, #0
 8000e82:	4618      	mov	r0, r3
 8000e84:	f7ff fa5a 	bl	800033c <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 8000e88:	4b04      	ldr	r3, [pc, #16]	; (8000e9c <Audio_MAL_IRQHandler+0xdc>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <Audio_MAL_IRQHandler+0xe0>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4619      	mov	r1, r3
 8000e92:	4610      	mov	r0, r2
 8000e94:	f7ff fac2 	bl	800041c <DMA_ClearFlag>
}
 8000e98:	bf00      	nop
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000008 	.word	0x20000008
 8000ea0:	2000000c 	.word	0x2000000c
 8000ea4:	20000000 	.word	0x20000000
 8000ea8:	20000038 	.word	0x20000038
 8000eac:	20000078 	.word	0x20000078
 8000eb0:	0001fffe 	.word	0x0001fffe

08000eb4 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000eb8:	f7ff ff82 	bl	8000dc0 <Audio_MAL_IRQHandler>
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8000ec4:	f7ff ff7c 	bl	8000dc0 <Audio_MAL_IRQHandler>
}
 8000ec8:	bf00      	nop
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8000ed0:	2102      	movs	r1, #2
 8000ed2:	4805      	ldr	r0, [pc, #20]	; (8000ee8 <SPI3_IRQHandler+0x1c>)
 8000ed4:	f7ff fbe8 	bl	80006a8 <SPI_I2S_GetFlagStatus>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <SPI3_IRQHandler+0x16>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8000ede:	4b03      	ldr	r3, [pc, #12]	; (8000eec <SPI3_IRQHandler+0x20>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
//    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack());
  }
}
 8000ee2:	bf00      	nop
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40003c00 	.word	0x40003c00
 8000eec:	20000004 	.word	0x20000004

08000ef0 <init>:
#include "stm32f4xx_gpio.h"
#include "stm32f4xx_rcc.h"
#include "misc.h"
#include "stm32f4xx_tim.h"

void init() {
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
	GPIOinit();
 8000ef4:	f000 f86e 	bl	8000fd4 <GPIOinit>
	INTTIM_Config();
 8000ef8:	f000 f89e 	bl	8001038 <INTTIM_Config>
	TimerInit();
 8000efc:	f000 f802 	bl	8000f04 <TimerInit>
}
 8000f00:	bf00      	nop
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <TimerInit>:

void TimerInit() {
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08a      	sub	sp, #40	; 0x28
 8000f08:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef time_init;
	TIM_OCInitTypeDef oc_init;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	2004      	movs	r0, #4
 8000f0e:	f7ff fbab 	bl	8000668 <RCC_APB1PeriphClockCmd>

	uint16_t PrescalerValue = (uint16_t)((SystemCoreClock / 2) / 21000000);
 8000f12:	4b2d      	ldr	r3, [pc, #180]	; (8000fc8 <TimerInit+0xc4>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a2d      	ldr	r2, [pc, #180]	; (8000fcc <TimerInit+0xc8>)
 8000f18:	fba2 2303 	umull	r2, r3, r2, r3
 8000f1c:	0e1b      	lsrs	r3, r3, #24
 8000f1e:	84fb      	strh	r3, [r7, #38]	; 0x26

	time_init.TIM_Period = 665;
 8000f20:	f240 2399 	movw	r3, #665	; 0x299
 8000f24:	61fb      	str	r3, [r7, #28]
	time_init.TIM_Prescaler = PrescalerValue;	//5
 8000f26:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000f28:	833b      	strh	r3, [r7, #24]
	time_init.TIM_ClockDivision = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	843b      	strh	r3, [r7, #32]
	time_init.TIM_CounterMode = TIM_CounterMode_Up;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	837b      	strh	r3, [r7, #26]

	TIM_TimeBaseInit(TIM4, &time_init);
 8000f32:	f107 0318 	add.w	r3, r7, #24
 8000f36:	4619      	mov	r1, r3
 8000f38:	4825      	ldr	r0, [pc, #148]	; (8000fd0 <TimerInit+0xcc>)
 8000f3a:	f7ff fbd1 	bl	80006e0 <TIM_TimeBaseInit>

	oc_init.TIM_OCMode = TIM_OCMode_PWM1;
 8000f3e:	2360      	movs	r3, #96	; 0x60
 8000f40:	80bb      	strh	r3, [r7, #4]
	oc_init.TIM_OutputState = TIM_OutputState_Enable;
 8000f42:	2301      	movs	r3, #1
 8000f44:	80fb      	strh	r3, [r7, #6]
	oc_init.TIM_Pulse = 0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
	oc_init.TIM_OCPolarity = TIM_OCPolarity_High;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	823b      	strh	r3, [r7, #16]

	TIM_OC1Init(TIM4, &oc_init);
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	4619      	mov	r1, r3
 8000f52:	481f      	ldr	r0, [pc, #124]	; (8000fd0 <TimerInit+0xcc>)
 8000f54:	f7ff fc70 	bl	8000838 <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8000f58:	2108      	movs	r1, #8
 8000f5a:	481d      	ldr	r0, [pc, #116]	; (8000fd0 <TimerInit+0xcc>)
 8000f5c:	f7ff fe5c 	bl	8000c18 <TIM_OC1PreloadConfig>

	oc_init.TIM_OutputState = TIM_OutputState_Enable;
 8000f60:	2301      	movs	r3, #1
 8000f62:	80fb      	strh	r3, [r7, #6]
	oc_init.TIM_Pulse = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	60fb      	str	r3, [r7, #12]

	TIM_OC2Init(TIM4, &oc_init);
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4818      	ldr	r0, [pc, #96]	; (8000fd0 <TimerInit+0xcc>)
 8000f6e:	f7ff fcdd 	bl	800092c <TIM_OC2Init>
	TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8000f72:	2108      	movs	r1, #8
 8000f74:	4816      	ldr	r0, [pc, #88]	; (8000fd0 <TimerInit+0xcc>)
 8000f76:	f7ff fe6b 	bl	8000c50 <TIM_OC2PreloadConfig>

	oc_init.TIM_OutputState = TIM_OutputState_Enable;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	80fb      	strh	r3, [r7, #6]
	oc_init.TIM_Pulse = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]

	TIM_OC3Init(TIM4, &oc_init);
 8000f82:	1d3b      	adds	r3, r7, #4
 8000f84:	4619      	mov	r1, r3
 8000f86:	4812      	ldr	r0, [pc, #72]	; (8000fd0 <TimerInit+0xcc>)
 8000f88:	f7ff fd58 	bl	8000a3c <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8000f8c:	2108      	movs	r1, #8
 8000f8e:	4810      	ldr	r0, [pc, #64]	; (8000fd0 <TimerInit+0xcc>)
 8000f90:	f7ff fe7c 	bl	8000c8c <TIM_OC3PreloadConfig>

	oc_init.TIM_OutputState = TIM_OutputState_Enable;
 8000f94:	2301      	movs	r3, #1
 8000f96:	80fb      	strh	r3, [r7, #6]
	oc_init.TIM_Pulse = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60fb      	str	r3, [r7, #12]

	TIM_OC4Init(TIM4, &oc_init);
 8000f9c:	1d3b      	adds	r3, r7, #4
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	480b      	ldr	r0, [pc, #44]	; (8000fd0 <TimerInit+0xcc>)
 8000fa2:	f7ff fdd1 	bl	8000b48 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 8000fa6:	2108      	movs	r1, #8
 8000fa8:	4809      	ldr	r0, [pc, #36]	; (8000fd0 <TimerInit+0xcc>)
 8000faa:	f7ff fe8b 	bl	8000cc4 <TIM_OC4PreloadConfig>

	TIM_ARRPreloadConfig(TIM4, ENABLE);
 8000fae:	2101      	movs	r1, #1
 8000fb0:	4807      	ldr	r0, [pc, #28]	; (8000fd0 <TimerInit+0xcc>)
 8000fb2:	f7ff fc01 	bl	80007b8 <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM4, ENABLE);
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	4805      	ldr	r0, [pc, #20]	; (8000fd0 <TimerInit+0xcc>)
 8000fba:	f7ff fc1d 	bl	80007f8 <TIM_Cmd>
}
 8000fbe:	bf00      	nop
 8000fc0:	3728      	adds	r7, #40	; 0x28
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000010 	.word	0x20000010
 8000fcc:	6642d929 	.word	0x6642d929
 8000fd0:	40000800 	.word	0x40000800

08000fd4 <GPIOinit>:

void GPIOinit() {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpio_init;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000fda:	2101      	movs	r1, #1
 8000fdc:	2008      	movs	r0, #8
 8000fde:	f7ff fb23 	bl	8000628 <RCC_AHB1PeriphClockCmd>

	gpio_init.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8000fe2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000fe6:	603b      	str	r3, [r7, #0]
	gpio_init.GPIO_Mode = GPIO_Mode_AF;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	713b      	strb	r3, [r7, #4]
	gpio_init.GPIO_Speed = GPIO_Speed_100MHz;
 8000fec:	2303      	movs	r3, #3
 8000fee:	717b      	strb	r3, [r7, #5]
	gpio_init.GPIO_OType = GPIO_OType_PP;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	71bb      	strb	r3, [r7, #6]
	gpio_init.GPIO_PuPd = GPIO_PuPd_UP;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOD, &gpio_init);
 8000ff8:	463b      	mov	r3, r7
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	480d      	ldr	r0, [pc, #52]	; (8001034 <GPIOinit+0x60>)
 8000ffe:	f7ff fa3b 	bl	8000478 <GPIO_Init>

	GPIO_PinAFConfig(GPIOD, GPIO_PinSource12, GPIO_AF_TIM4);
 8001002:	2202      	movs	r2, #2
 8001004:	210c      	movs	r1, #12
 8001006:	480b      	ldr	r0, [pc, #44]	; (8001034 <GPIOinit+0x60>)
 8001008:	f7ff fac4 	bl	8000594 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource13, GPIO_AF_TIM4);
 800100c:	2202      	movs	r2, #2
 800100e:	210d      	movs	r1, #13
 8001010:	4808      	ldr	r0, [pc, #32]	; (8001034 <GPIOinit+0x60>)
 8001012:	f7ff fabf 	bl	8000594 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 8001016:	2202      	movs	r2, #2
 8001018:	210e      	movs	r1, #14
 800101a:	4806      	ldr	r0, [pc, #24]	; (8001034 <GPIOinit+0x60>)
 800101c:	f7ff faba 	bl	8000594 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);
 8001020:	2202      	movs	r2, #2
 8001022:	210f      	movs	r1, #15
 8001024:	4803      	ldr	r0, [pc, #12]	; (8001034 <GPIOinit+0x60>)
 8001026:	f7ff fab5 	bl	8000594 <GPIO_PinAFConfig>
}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40020c00 	.word	0x40020c00

08001038 <INTTIM_Config>:

void INTTIM_Config(){
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
	//  
	NVIC_InitTypeDef nvic_struct;
	nvic_struct.NVIC_IRQChannel = TIM2_IRQn;
 800103e:	231c      	movs	r3, #28
 8001040:	733b      	strb	r3, [r7, #12]
	nvic_struct.NVIC_IRQChannelPreemptionPriority = 0;
 8001042:	2300      	movs	r3, #0
 8001044:	737b      	strb	r3, [r7, #13]
	nvic_struct.NVIC_IRQChannelSubPriority = 1;
 8001046:	2301      	movs	r3, #1
 8001048:	73bb      	strb	r3, [r7, #14]
	nvic_struct.NVIC_IRQChannelCmd = ENABLE;
 800104a:	2301      	movs	r3, #1
 800104c:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&nvic_struct);
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff f8b8 	bl	80001c8 <NVIC_Init>

	TIM_TimeBaseInitTypeDef tim_struct;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001058:	2101      	movs	r1, #1
 800105a:	2001      	movs	r0, #1
 800105c:	f7ff fb04 	bl	8000668 <RCC_APB1PeriphClockCmd>

	tim_struct.TIM_Prescaler = 8400 - 1;
 8001060:	f242 03cf 	movw	r3, #8399	; 0x20cf
 8001064:	803b      	strh	r3, [r7, #0]
	tim_struct.TIM_Period = 1000 - 1;		//0.1 sec
 8001066:	f240 33e7 	movw	r3, #999	; 0x3e7
 800106a:	607b      	str	r3, [r7, #4]
	tim_struct.TIM_ClockDivision = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	813b      	strh	r3, [r7, #8]
	tim_struct.TIM_CounterMode = TIM_CounterMode_Up;
 8001070:	2300      	movs	r3, #0
 8001072:	807b      	strh	r3, [r7, #2]

	TIM_TimeBaseInit(TIM2, &tim_struct);
 8001074:	463b      	mov	r3, r7
 8001076:	4619      	mov	r1, r3
 8001078:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800107c:	f7ff fb30 	bl	80006e0 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8001080:	2201      	movs	r2, #1
 8001082:	2101      	movs	r1, #1
 8001084:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001088:	f7ff fe3a 	bl	8000d00 <TIM_ITConfig>
	TIM_Cmd(TIM2, ENABLE);
 800108c:	2101      	movs	r1, #1
 800108e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001092:	f7ff fbb1 	bl	80007f8 <TIM_Cmd>
}
 8001096:	bf00      	nop
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <main>:
static enum State state = LED4;
static enum Mode mode = RISE;

void logic(uint32_t* brightness);

int main(void){
 80010a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010a4:	b084      	sub	sp, #16
 80010a6:	af00      	add	r7, sp, #0
	init();
 80010a8:	f7ff ff22 	bl	8000ef0 <init>

	uint32_t brightness_arr[stages];
 80010ac:	230a      	movs	r3, #10
 80010ae:	3b01      	subs	r3, #1
 80010b0:	60bb      	str	r3, [r7, #8]
 80010b2:	230a      	movs	r3, #10
 80010b4:	461a      	mov	r2, r3
 80010b6:	f04f 0300 	mov.w	r3, #0
 80010ba:	ea4f 1943 	mov.w	r9, r3, lsl #5
 80010be:	ea49 69d2 	orr.w	r9, r9, r2, lsr #27
 80010c2:	ea4f 1842 	mov.w	r8, r2, lsl #5
 80010c6:	230a      	movs	r3, #10
 80010c8:	461a      	mov	r2, r3
 80010ca:	f04f 0300 	mov.w	r3, #0
 80010ce:	015d      	lsls	r5, r3, #5
 80010d0:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80010d4:	0154      	lsls	r4, r2, #5
 80010d6:	230a      	movs	r3, #10
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	3303      	adds	r3, #3
 80010dc:	3307      	adds	r3, #7
 80010de:	08db      	lsrs	r3, r3, #3
 80010e0:	00db      	lsls	r3, r3, #3
 80010e2:	ebad 0d03 	sub.w	sp, sp, r3
 80010e6:	466b      	mov	r3, sp
 80010e8:	3303      	adds	r3, #3
 80010ea:	089b      	lsrs	r3, r3, #2
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	607b      	str	r3, [r7, #4]
	for(int i = 0; i < stages; i++)
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	e00f      	b.n	8001116 <main+0x76>
		brightness_arr[i] = (uint32_t) (65535 / stages * i);	//65535 is it MAX? 333?
 80010f6:	230a      	movs	r3, #10
 80010f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010fc:	fb92 f3f3 	sdiv	r3, r2, r3
 8001100:	68fa      	ldr	r2, [r7, #12]
 8001102:	fb02 f303 	mul.w	r3, r2, r3
 8001106:	4619      	mov	r1, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	68fa      	ldr	r2, [r7, #12]
 800110c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(int i = 0; i < stages; i++)
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	3301      	adds	r3, #1
 8001114:	60fb      	str	r3, [r7, #12]
 8001116:	220a      	movs	r2, #10
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	4293      	cmp	r3, r2
 800111c:	dbeb      	blt.n	80010f6 <main+0x56>

	while(1){
		logic(brightness_arr + counter);
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	4b03      	ldr	r3, [pc, #12]	; (8001130 <main+0x90>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	4413      	add	r3, r2
 8001128:	4618      	mov	r0, r3
 800112a:	f000 f847 	bl	80011bc <logic>
 800112e:	e7f6      	b.n	800111e <main+0x7e>
 8001130:	20000030 	.word	0x20000030

08001134 <TIM2_IRQHandler>:
	}
}

void TIM2_IRQHandler(void) {
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
    if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET) {
 8001138:	2101      	movs	r1, #1
 800113a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800113e:	f7ff fe03 	bl	8000d48 <TIM_GetITStatus>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d030      	beq.n	80011aa <TIM2_IRQHandler+0x76>
        TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8001148:	2101      	movs	r1, #1
 800114a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800114e:	f7ff fe25 	bl	8000d9c <TIM_ClearITPendingBit>
        if(mode == RISE)
 8001152:	4b17      	ldr	r3, [pc, #92]	; (80011b0 <TIM2_IRQHandler+0x7c>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d105      	bne.n	8001166 <TIM2_IRQHandler+0x32>
        	counter++;
 800115a:	4b16      	ldr	r3, [pc, #88]	; (80011b4 <TIM2_IRQHandler+0x80>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	3301      	adds	r3, #1
 8001160:	4a14      	ldr	r2, [pc, #80]	; (80011b4 <TIM2_IRQHandler+0x80>)
 8001162:	6013      	str	r3, [r2, #0]
 8001164:	e004      	b.n	8001170 <TIM2_IRQHandler+0x3c>
        else
            counter--;
 8001166:	4b13      	ldr	r3, [pc, #76]	; (80011b4 <TIM2_IRQHandler+0x80>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	3b01      	subs	r3, #1
 800116c:	4a11      	ldr	r2, [pc, #68]	; (80011b4 <TIM2_IRQHandler+0x80>)
 800116e:	6013      	str	r3, [r2, #0]

        if(counter == stages || counter == 0){
 8001170:	4b10      	ldr	r3, [pc, #64]	; (80011b4 <TIM2_IRQHandler+0x80>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	220a      	movs	r2, #10
 8001176:	4293      	cmp	r3, r2
 8001178:	d003      	beq.n	8001182 <TIM2_IRQHandler+0x4e>
 800117a:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <TIM2_IRQHandler+0x80>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d113      	bne.n	80011aa <TIM2_IRQHandler+0x76>
        	if(mode == RISE){
 8001182:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <TIM2_IRQHandler+0x7c>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d106      	bne.n	8001198 <TIM2_IRQHandler+0x64>
        		mode = FALL;
 800118a:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <TIM2_IRQHandler+0x7c>)
 800118c:	2201      	movs	r2, #1
 800118e:	701a      	strb	r2, [r3, #0]
        		counter = 9;
 8001190:	4b08      	ldr	r3, [pc, #32]	; (80011b4 <TIM2_IRQHandler+0x80>)
 8001192:	2209      	movs	r2, #9
 8001194:	601a      	str	r2, [r3, #0]
        		mode = RISE;
        		state++;
        	}
        }
    }
}
 8001196:	e008      	b.n	80011aa <TIM2_IRQHandler+0x76>
        		mode = RISE;
 8001198:	4b05      	ldr	r3, [pc, #20]	; (80011b0 <TIM2_IRQHandler+0x7c>)
 800119a:	2200      	movs	r2, #0
 800119c:	701a      	strb	r2, [r3, #0]
        		state++;
 800119e:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <TIM2_IRQHandler+0x84>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	3301      	adds	r3, #1
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4b04      	ldr	r3, [pc, #16]	; (80011b8 <TIM2_IRQHandler+0x84>)
 80011a8:	701a      	strb	r2, [r3, #0]
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000035 	.word	0x20000035
 80011b4:	20000030 	.word	0x20000030
 80011b8:	20000034 	.word	0x20000034

080011bc <logic>:

void logic(uint32_t* brightness){
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	switch(state){
 80011c4:	4b1c      	ldr	r3, [pc, #112]	; (8001238 <logic+0x7c>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b03      	cmp	r3, #3
 80011ca:	d82b      	bhi.n	8001224 <logic+0x68>
 80011cc:	a201      	add	r2, pc, #4	; (adr r2, 80011d4 <logic+0x18>)
 80011ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d2:	bf00      	nop
 80011d4:	080011e5 	.word	0x080011e5
 80011d8:	080011f5 	.word	0x080011f5
 80011dc:	08001205 	.word	0x08001205
 80011e0:	08001215 	.word	0x08001215
		case LED4:
			TIM4->CCR1 = *brightness;
 80011e4:	4a15      	ldr	r2, [pc, #84]	; (800123c <logic+0x80>)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	6353      	str	r3, [r2, #52]	; 0x34
			TIM4->CCR4 = 0;
 80011ec:	4b13      	ldr	r3, [pc, #76]	; (800123c <logic+0x80>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 80011f2:	e01a      	b.n	800122a <logic+0x6e>
		case LED3:
			TIM4->CCR2 = *brightness;
 80011f4:	4a11      	ldr	r2, [pc, #68]	; (800123c <logic+0x80>)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	6393      	str	r3, [r2, #56]	; 0x38
			TIM4->CCR1 = 0;
 80011fc:	4b0f      	ldr	r3, [pc, #60]	; (800123c <logic+0x80>)
 80011fe:	2200      	movs	r2, #0
 8001200:	635a      	str	r2, [r3, #52]	; 0x34
			break;
 8001202:	e012      	b.n	800122a <logic+0x6e>
		case LED5:
			TIM4->CCR3 = *brightness;
 8001204:	4a0d      	ldr	r2, [pc, #52]	; (800123c <logic+0x80>)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	63d3      	str	r3, [r2, #60]	; 0x3c
			TIM4->CCR2 = 0;
 800120c:	4b0b      	ldr	r3, [pc, #44]	; (800123c <logic+0x80>)
 800120e:	2200      	movs	r2, #0
 8001210:	639a      	str	r2, [r3, #56]	; 0x38
			break;
 8001212:	e00a      	b.n	800122a <logic+0x6e>
		case LED6:
			TIM4->CCR4 = *brightness;
 8001214:	4a09      	ldr	r2, [pc, #36]	; (800123c <logic+0x80>)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	6413      	str	r3, [r2, #64]	; 0x40
			TIM4->CCR3 = 0;
 800121c:	4b07      	ldr	r3, [pc, #28]	; (800123c <logic+0x80>)
 800121e:	2200      	movs	r2, #0
 8001220:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8001222:	e002      	b.n	800122a <logic+0x6e>
		default:
			state = LED4;
 8001224:	4b04      	ldr	r3, [pc, #16]	; (8001238 <logic+0x7c>)
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
	}
}
 800122a:	bf00      	nop
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	20000034 	.word	0x20000034
 800123c:	40000800 	.word	0x40000800

08001240 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001240:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001278 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001244:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001246:	e003      	b.n	8001250 <LoopCopyDataInit>

08001248 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001248:	4b0c      	ldr	r3, [pc, #48]	; (800127c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800124a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800124c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800124e:	3104      	adds	r1, #4

08001250 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001250:	480b      	ldr	r0, [pc, #44]	; (8001280 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001252:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001254:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001256:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001258:	d3f6      	bcc.n	8001248 <CopyDataInit>
  ldr  r2, =_sbss
 800125a:	4a0b      	ldr	r2, [pc, #44]	; (8001288 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800125c:	e002      	b.n	8001264 <LoopFillZerobss>

0800125e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800125e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001260:	f842 3b04 	str.w	r3, [r2], #4

08001264 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001264:	4b09      	ldr	r3, [pc, #36]	; (800128c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001266:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001268:	d3f9      	bcc.n	800125e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800126a:	f000 f841 	bl	80012f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800126e:	f000 f8f1 	bl	8001454 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001272:	f7ff ff15 	bl	80010a0 <main>
  bx  lr    
 8001276:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001278:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800127c:	080014bc 	.word	0x080014bc
  ldr  r0, =_sdata
 8001280:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001284:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 8001288:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 800128c:	200000b4 	.word	0x200000b4

08001290 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001290:	e7fe      	b.n	8001290 <ADC_IRQHandler>

08001292 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001292:	b480      	push	{r7}
 8001294:	af00      	add	r7, sp, #0
}
 8001296:	bf00      	nop
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80012a4:	e7fe      	b.n	80012a4 <HardFault_Handler+0x4>

080012a6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80012a6:	b480      	push	{r7}
 80012a8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80012aa:	e7fe      	b.n	80012aa <MemManage_Handler+0x4>

080012ac <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80012b0:	e7fe      	b.n	80012b0 <BusFault_Handler+0x4>

080012b2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80012b2:	b480      	push	{r7}
 80012b4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80012b6:	e7fe      	b.n	80012b6 <UsageFault_Handler+0x4>

080012b8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr

080012c6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0
}
 80012ca:	bf00      	nop
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80012e2:	b480      	push	{r7}
 80012e4:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80012e6:	bf00      	nop
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012f4:	4a16      	ldr	r2, [pc, #88]	; (8001350 <SystemInit+0x60>)
 80012f6:	4b16      	ldr	r3, [pc, #88]	; (8001350 <SystemInit+0x60>)
 80012f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001300:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001304:	4a13      	ldr	r2, [pc, #76]	; (8001354 <SystemInit+0x64>)
 8001306:	4b13      	ldr	r3, [pc, #76]	; (8001354 <SystemInit+0x64>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f043 0301 	orr.w	r3, r3, #1
 800130e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001310:	4b10      	ldr	r3, [pc, #64]	; (8001354 <SystemInit+0x64>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001316:	4a0f      	ldr	r2, [pc, #60]	; (8001354 <SystemInit+0x64>)
 8001318:	4b0e      	ldr	r3, [pc, #56]	; (8001354 <SystemInit+0x64>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001320:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001324:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001326:	4b0b      	ldr	r3, [pc, #44]	; (8001354 <SystemInit+0x64>)
 8001328:	4a0b      	ldr	r2, [pc, #44]	; (8001358 <SystemInit+0x68>)
 800132a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800132c:	4a09      	ldr	r2, [pc, #36]	; (8001354 <SystemInit+0x64>)
 800132e:	4b09      	ldr	r3, [pc, #36]	; (8001354 <SystemInit+0x64>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001336:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001338:	4b06      	ldr	r3, [pc, #24]	; (8001354 <SystemInit+0x64>)
 800133a:	2200      	movs	r2, #0
 800133c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800133e:	f000 f80d 	bl	800135c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001342:	4b03      	ldr	r3, [pc, #12]	; (8001350 <SystemInit+0x60>)
 8001344:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001348:	609a      	str	r2, [r3, #8]
#endif
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	e000ed00 	.word	0xe000ed00
 8001354:	40023800 	.word	0x40023800
 8001358:	24003010 	.word	0x24003010

0800135c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	607b      	str	r3, [r7, #4]
 8001366:	2300      	movs	r3, #0
 8001368:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800136a:	4a36      	ldr	r2, [pc, #216]	; (8001444 <SetSysClock+0xe8>)
 800136c:	4b35      	ldr	r3, [pc, #212]	; (8001444 <SetSysClock+0xe8>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001374:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001376:	4b33      	ldr	r3, [pc, #204]	; (8001444 <SetSysClock+0xe8>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800137e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	3301      	adds	r3, #1
 8001384:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d103      	bne.n	8001394 <SetSysClock+0x38>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001392:	d1f0      	bne.n	8001376 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001394:	4b2b      	ldr	r3, [pc, #172]	; (8001444 <SetSysClock+0xe8>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800139c:	2b00      	cmp	r3, #0
 800139e:	d002      	beq.n	80013a6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80013a0:	2301      	movs	r3, #1
 80013a2:	603b      	str	r3, [r7, #0]
 80013a4:	e001      	b.n	80013aa <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80013a6:	2300      	movs	r3, #0
 80013a8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d142      	bne.n	8001436 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80013b0:	4a24      	ldr	r2, [pc, #144]	; (8001444 <SetSysClock+0xe8>)
 80013b2:	4b24      	ldr	r3, [pc, #144]	; (8001444 <SetSysClock+0xe8>)
 80013b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ba:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80013bc:	4a22      	ldr	r2, [pc, #136]	; (8001448 <SetSysClock+0xec>)
 80013be:	4b22      	ldr	r3, [pc, #136]	; (8001448 <SetSysClock+0xec>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80013c6:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80013c8:	4a1e      	ldr	r2, [pc, #120]	; (8001444 <SetSysClock+0xe8>)
 80013ca:	4b1e      	ldr	r3, [pc, #120]	; (8001444 <SetSysClock+0xe8>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80013d0:	4a1c      	ldr	r2, [pc, #112]	; (8001444 <SetSysClock+0xe8>)
 80013d2:	4b1c      	ldr	r3, [pc, #112]	; (8001444 <SetSysClock+0xe8>)
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80013da:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80013dc:	4a19      	ldr	r2, [pc, #100]	; (8001444 <SetSysClock+0xe8>)
 80013de:	4b19      	ldr	r3, [pc, #100]	; (8001444 <SetSysClock+0xe8>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80013e6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80013e8:	4b16      	ldr	r3, [pc, #88]	; (8001444 <SetSysClock+0xe8>)
 80013ea:	4a18      	ldr	r2, [pc, #96]	; (800144c <SetSysClock+0xf0>)
 80013ec:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80013ee:	4a15      	ldr	r2, [pc, #84]	; (8001444 <SetSysClock+0xe8>)
 80013f0:	4b14      	ldr	r3, [pc, #80]	; (8001444 <SetSysClock+0xe8>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013f8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80013fa:	bf00      	nop
 80013fc:	4b11      	ldr	r3, [pc, #68]	; (8001444 <SetSysClock+0xe8>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001404:	2b00      	cmp	r3, #0
 8001406:	d0f9      	beq.n	80013fc <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <SetSysClock+0xf4>)
 800140a:	f240 6205 	movw	r2, #1541	; 0x605
 800140e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001410:	4a0c      	ldr	r2, [pc, #48]	; (8001444 <SetSysClock+0xe8>)
 8001412:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <SetSysClock+0xe8>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f023 0303 	bic.w	r3, r3, #3
 800141a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800141c:	4a09      	ldr	r2, [pc, #36]	; (8001444 <SetSysClock+0xe8>)
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <SetSysClock+0xe8>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f043 0302 	orr.w	r3, r3, #2
 8001426:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL)
 8001428:	bf00      	nop
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <SetSysClock+0xe8>)
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f003 030c 	and.w	r3, r3, #12
 8001432:	2b08      	cmp	r3, #8
 8001434:	d1f9      	bne.n	800142a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001436:	bf00      	nop
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	40023800 	.word	0x40023800
 8001448:	40007000 	.word	0x40007000
 800144c:	07405408 	.word	0x07405408
 8001450:	40023c00 	.word	0x40023c00

08001454 <__libc_init_array>:
 8001454:	b570      	push	{r4, r5, r6, lr}
 8001456:	4e0d      	ldr	r6, [pc, #52]	; (800148c <__libc_init_array+0x38>)
 8001458:	4c0d      	ldr	r4, [pc, #52]	; (8001490 <__libc_init_array+0x3c>)
 800145a:	1ba4      	subs	r4, r4, r6
 800145c:	10a4      	asrs	r4, r4, #2
 800145e:	2500      	movs	r5, #0
 8001460:	42a5      	cmp	r5, r4
 8001462:	d109      	bne.n	8001478 <__libc_init_array+0x24>
 8001464:	4e0b      	ldr	r6, [pc, #44]	; (8001494 <__libc_init_array+0x40>)
 8001466:	4c0c      	ldr	r4, [pc, #48]	; (8001498 <__libc_init_array+0x44>)
 8001468:	f000 f818 	bl	800149c <_init>
 800146c:	1ba4      	subs	r4, r4, r6
 800146e:	10a4      	asrs	r4, r4, #2
 8001470:	2500      	movs	r5, #0
 8001472:	42a5      	cmp	r5, r4
 8001474:	d105      	bne.n	8001482 <__libc_init_array+0x2e>
 8001476:	bd70      	pop	{r4, r5, r6, pc}
 8001478:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800147c:	4798      	blx	r3
 800147e:	3501      	adds	r5, #1
 8001480:	e7ee      	b.n	8001460 <__libc_init_array+0xc>
 8001482:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001486:	4798      	blx	r3
 8001488:	3501      	adds	r5, #1
 800148a:	e7f2      	b.n	8001472 <__libc_init_array+0x1e>
 800148c:	080014b4 	.word	0x080014b4
 8001490:	080014b4 	.word	0x080014b4
 8001494:	080014b4 	.word	0x080014b4
 8001498:	080014b8 	.word	0x080014b8

0800149c <_init>:
 800149c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800149e:	bf00      	nop
 80014a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014a2:	bc08      	pop	{r3}
 80014a4:	469e      	mov	lr, r3
 80014a6:	4770      	bx	lr

080014a8 <_fini>:
 80014a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014aa:	bf00      	nop
 80014ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014ae:	bc08      	pop	{r3}
 80014b0:	469e      	mov	lr, r3
 80014b2:	4770      	bx	lr
