

================================================================
== Vivado HLS Report for 'maxCut'
================================================================
* Date:           Sat Nov 23 16:53:40 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        MAXCUT_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  281|  345280|  281|  345280|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+--------+-----------+-----------+-----------+----------+----------+
        |                          |    Latency   | Iteration |  Initiation Interval  |   Trip   |          |
        |         Loop Name        | min |   max  |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------------+-----+--------+-----------+-----------+-----------+----------+----------+
        |- memset_matrix           |   41|      41|          7|          -|          -|         6|    no    |
        | + memset_matrix          |    5|       5|          1|          -|          -|         6|    no    |
        |- Loop 2                  |   84|      84|         14|          -|          -|         6|    no    |
        | + Loop 2.1               |   12|      12|          2|          -|          -|         6|    no    |
        |- memset_currentSolution  |    5|       5|          1|          -|          -|         6|    no    |
        |- Loop 4                  |    6|       6|          1|          -|          -|         6|    no    |
        |- Loop 5                  |  109|  345107| 109 ~ 138 |          -|          -| 1 ~ 2500 |    no    |
        | + Loop 5.1               |   30|      30|          5|          -|          -|         6|    no    |
        |- Loop 6                  |   30|      30|          5|          -|          -|         6|    no    |
        +--------------------------+-----+--------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 125
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp_2)
	2  / (tmp_2 & !tmp_3)
	4  / (tmp_2 & tmp_3)
4 --> 
	5  / (!exitcond1)
	7  / (exitcond1)
5 --> 
	6  / (!exitcond2)
	4  / (exitcond2)
6 --> 
	5  / true
7 --> 
	7  / (!tmp_4)
	8  / (tmp_4)
8 --> 
	8  / (!exitcond3)
	9  / (exitcond3)
9 --> 
	10  / (tmp_14)
	120  / (!tmp_14)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / (!exitcond8)
	50  / (exitcond8)
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	45  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / (!tmp_20)
	81  / (tmp_20)
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / (!sel_div)
	81  / (sel_div)
79 --> 
	80  / (!sel_div1)
	81  / (sel_div1)
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / (!tmp_80)
	120  / (tmp_80)
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	9  / (tmp_14 & !tmp_35 & !or_cond)
	121  / (or_cond) | (tmp_35) | (!tmp_14)
121 --> 
	122  / (!exitcond)
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	121  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_stream_V_data_V), !map !83"   --->   Operation 126 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_keep_V), !map !89"   --->   Operation 127 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_strb_V), !map !93"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_stream_V_user_V), !map !97"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_stream_V_last_V), !map !101"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %input_stream_V_id_V), !map !105"   --->   Operation 131 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %input_stream_V_dest_V), !map !109"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %output_stream_V_data_V), !map !113"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_keep_V), !map !117"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_strb_V), !map !121"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_stream_V_user_V), !map !125"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_stream_V_last_V), !map !129"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %output_stream_V_id_V), !map !133"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %output_stream_V_dest_V), !map !137"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @maxCut_str) nounwind"   --->   Operation 140 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%matrix = alloca [36 x i24], align 4" [MaxCutHLS.cpp:44]   --->   Operation 141 'alloca' 'matrix' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%currentSolution = alloca [6 x i32], align 16" [MaxCutHLS.cpp:55]   --->   Operation 142 'alloca' 'currentSolution' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i2* %input_stream_V_user_V, i1* %input_stream_V_last_V, i5* %input_stream_V_id_V, i6* %input_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [MaxCutHLS.cpp:33]   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i2* %output_stream_V_user_V, i1* %output_stream_V_last_V, i5* %output_stream_V_id_V, i6* %output_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [MaxCutHLS.cpp:34]   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [MaxCutHLS.cpp:35]   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 146 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%invdar = phi i3 [ 0, %0 ], [ %indvarinc, %meminst702 ]" [MaxCutHLS.cpp:44]   --->   Operation 147 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.65ns)   --->   "%indvarinc = add i3 %invdar, 1" [MaxCutHLS.cpp:44]   --->   Operation 148 'add' 'indvarinc' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %invdar, i3 0)" [MaxCutHLS.cpp:44]   --->   Operation 149 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %tmp to i7" [MaxCutHLS.cpp:44]   --->   Operation 150 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %invdar, i1 false)" [MaxCutHLS.cpp:44]   --->   Operation 151 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_9 to i7" [MaxCutHLS.cpp:44]   --->   Operation 152 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.82ns)   --->   "%tmp_1 = sub i7 %p_shl_cast, %p_shl1_cast" [MaxCutHLS.cpp:44]   --->   Operation 153 'sub' 'tmp_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 154 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.76ns)   --->   "br label %meminst703"   --->   Operation 155 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.19>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%invdar1 = phi i3 [ 0, %meminst ], [ %indvarinc1, %meminst703 ]" [MaxCutHLS.cpp:44]   --->   Operation 156 'phi' 'invdar1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.65ns)   --->   "%indvarinc1 = add i3 %invdar1, 1" [MaxCutHLS.cpp:44]   --->   Operation 157 'add' 'indvarinc1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i3 %invdar1 to i7" [MaxCutHLS.cpp:44]   --->   Operation 158 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.87ns)   --->   "%tmp_5 = add i7 %tmp_1, %tmp_1_cast" [MaxCutHLS.cpp:44]   --->   Operation 159 'add' 'tmp_5' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i7 %tmp_5 to i64" [MaxCutHLS.cpp:44]   --->   Operation 160 'sext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%matrix_addr = getelementptr [36 x i24]* %matrix, i64 0, i64 %tmp_27_cast" [MaxCutHLS.cpp:44]   --->   Operation 161 'getelementptr' 'matrix_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (2.32ns)   --->   "store i24 0, i24* %matrix_addr, align 4" [MaxCutHLS.cpp:44]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 163 [1/1] (1.13ns)   --->   "%tmp_2 = icmp eq i3 %invdar1, -3" [MaxCutHLS.cpp:44]   --->   Operation 163 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_matrix_str) nounwind"   --->   Operation 164 'specloopname' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 165 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %meminst702, label %meminst703" [MaxCutHLS.cpp:44]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.13ns)   --->   "%tmp_3 = icmp eq i3 %invdar, -3" [MaxCutHLS.cpp:44]   --->   Operation 167 'icmp' 'tmp_3' <Predicate = (tmp_2)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_matrix_str) nounwind"   --->   Operation 168 'specloopname' 'empty_19' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader7.preheader, label %meminst" [MaxCutHLS.cpp:44]   --->   Operation 169 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_keep_V = alloca i1"   --->   Operation 170 'alloca' 'tmp_keep_V' <Predicate = (tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_strb_V = alloca i1"   --->   Operation 171 'alloca' 'tmp_strb_V' <Predicate = (tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i2"   --->   Operation 172 'alloca' 'tmp_user_V' <Predicate = (tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i5"   --->   Operation 173 'alloca' 'tmp_id_V' <Predicate = (tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i6"   --->   Operation 174 'alloca' 'tmp_dest_V' <Predicate = (tmp_2 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.76ns)   --->   "br label %.preheader7" [MaxCutHLS.cpp:48]   --->   Operation 175 'br' <Predicate = (tmp_2 & tmp_3)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%t_V = phi i3 [ 0, %.preheader7.preheader ], [ %i_V, %.preheader7.loopexit ]"   --->   Operation 176 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %t_V, -2" [MaxCutHLS.cpp:48]   --->   Operation 177 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 178 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (1.65ns)   --->   "%i_V = add i3 %t_V, 1" [MaxCutHLS.cpp:48]   --->   Operation 179 'add' 'i_V' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %meminst706.preheader, label %.preheader663.preheader" [MaxCutHLS.cpp:48]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_6 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %t_V, i3 0)" [MaxCutHLS.cpp:48]   --->   Operation 181 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i6 %tmp_6 to i7" [MaxCutHLS.cpp:48]   --->   Operation 182 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %t_V, i1 false)" [MaxCutHLS.cpp:48]   --->   Operation 183 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_7 to i7" [MaxCutHLS.cpp:51]   --->   Operation 184 'zext' 'p_shl3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (1.82ns)   --->   "%tmp_8 = sub i7 %p_shl2_cast, %p_shl3_cast" [MaxCutHLS.cpp:51]   --->   Operation 185 'sub' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (1.76ns)   --->   "br label %.preheader663" [MaxCutHLS.cpp:49]   --->   Operation 186 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_4 : Operation 187 [1/1] (1.76ns)   --->   "br label %meminst706" [MaxCutHLS.cpp:55]   --->   Operation 187 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%t_V_1 = phi i3 [ %j_V, %1 ], [ 0, %.preheader663.preheader ]"   --->   Operation 188 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %t_V_1, -2" [MaxCutHLS.cpp:49]   --->   Operation 189 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 190 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (1.65ns)   --->   "%j_V = add i3 %t_V_1, 1" [MaxCutHLS.cpp:49]   --->   Operation 191 'add' 'j_V' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader7.loopexit, label %1" [MaxCutHLS.cpp:49]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%empty_22 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %input_stream_V_data_V, i1* %input_stream_V_keep_V, i1* %input_stream_V_strb_V, i2* %input_stream_V_user_V, i1* %input_stream_V_last_V, i5* %input_stream_V_id_V, i6* %input_stream_V_dest_V)" [MaxCutHLS.cpp:50]   --->   Operation 193 'read' 'empty_22' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 0" [MaxCutHLS.cpp:50]   --->   Operation 194 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_keep_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 1" [MaxCutHLS.cpp:50]   --->   Operation 195 'extractvalue' 'tmp_keep_V_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_strb_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 2" [MaxCutHLS.cpp:50]   --->   Operation 196 'extractvalue' 'tmp_strb_V_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_user_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 3" [MaxCutHLS.cpp:50]   --->   Operation 197 'extractvalue' 'tmp_user_V_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_id_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 5" [MaxCutHLS.cpp:50]   --->   Operation 198 'extractvalue' 'tmp_id_V_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_dest_V_2 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_22, 6" [MaxCutHLS.cpp:50]   --->   Operation 199 'extractvalue' 'tmp_dest_V_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i8 %tmp_data_V to i23" [MaxCutHLS.cpp:51]   --->   Operation 200 'sext' 'tmp_11_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_10 = mul i23 %tmp_11_cast, 10000" [MaxCutHLS.cpp:51]   --->   Operation 201 'mul' 'tmp_10' <Predicate = (!exitcond2)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i3 %t_V_1 to i7" [MaxCutHLS.cpp:51]   --->   Operation 202 'zext' 'tmp_12_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (1.87ns)   --->   "%tmp_11 = add i7 %tmp_8, %tmp_12_cast" [MaxCutHLS.cpp:51]   --->   Operation 203 'add' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "store i6 %tmp_dest_V_2, i6* %tmp_dest_V" [MaxCutHLS.cpp:50]   --->   Operation 204 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "store i5 %tmp_id_V_2, i5* %tmp_id_V" [MaxCutHLS.cpp:50]   --->   Operation 205 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "store i2 %tmp_user_V_2, i2* %tmp_user_V" [MaxCutHLS.cpp:50]   --->   Operation 206 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "store i1 %tmp_strb_V_2, i1* %tmp_strb_V" [MaxCutHLS.cpp:50]   --->   Operation 207 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "store i1 %tmp_keep_V_2, i1* %tmp_keep_V" [MaxCutHLS.cpp:50]   --->   Operation 208 'store' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 209 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_40_cast = sext i7 %tmp_11 to i64" [MaxCutHLS.cpp:51]   --->   Operation 210 'sext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%matrix_addr_1 = getelementptr [36 x i24]* %matrix, i64 0, i64 %tmp_40_cast" [MaxCutHLS.cpp:51]   --->   Operation 211 'getelementptr' 'matrix_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_12_cast_cast = sext i23 %tmp_10 to i24" [MaxCutHLS.cpp:51]   --->   Operation 212 'sext' 'tmp_12_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (2.32ns)   --->   "store i24 %tmp_12_cast_cast, i24* %matrix_addr_1, align 4" [MaxCutHLS.cpp:51]   --->   Operation 213 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "br label %.preheader663" [MaxCutHLS.cpp:49]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.32>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%invdar2 = phi i3 [ %indvarinc2, %meminst706 ], [ 0, %meminst706.preheader ]" [MaxCutHLS.cpp:55]   --->   Operation 215 'phi' 'invdar2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (1.65ns)   --->   "%indvarinc2 = add i3 %invdar2, 1" [MaxCutHLS.cpp:55]   --->   Operation 216 'add' 'indvarinc2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_s = zext i3 %invdar2 to i64" [MaxCutHLS.cpp:55]   --->   Operation 217 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%currentSolution_addr = getelementptr [6 x i32]* %currentSolution, i64 0, i64 %tmp_s" [MaxCutHLS.cpp:55]   --->   Operation 218 'getelementptr' 'currentSolution_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (2.32ns)   --->   "store i32 0, i32* %currentSolution_addr, align 4" [MaxCutHLS.cpp:55]   --->   Operation 219 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 220 [1/1] (1.13ns)   --->   "%tmp_4 = icmp eq i3 %invdar2, -3" [MaxCutHLS.cpp:55]   --->   Operation 220 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopName([23 x i8]* @memset_currentSoluti) nounwind"   --->   Operation 221 'specloopname' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 222 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader6.preheader, label %meminst706" [MaxCutHLS.cpp:55]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (1.76ns)   --->   "br label %.preheader6" [MaxCutHLS.cpp:56]   --->   Operation 224 'br' <Predicate = (tmp_4)> <Delay = 1.76>

State 8 <SV = 5> <Delay = 3.76>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%p_s = phi i3 [ %i_V_1, %2 ], [ 0, %.preheader6.preheader ]"   --->   Operation 225 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %p_s, -2" [MaxCutHLS.cpp:56]   --->   Operation 226 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 227 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (1.65ns)   --->   "%i_V_1 = add i3 %p_s, 1" [MaxCutHLS.cpp:56]   --->   Operation 228 'add' 'i_V_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader5.preheader, label %2" [MaxCutHLS.cpp:56]   --->   Operation 229 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%reg_V_load = load i32* @reg_V, align 4" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:57]   --->   Operation 230 'load' 'reg_V_load' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i)   --->   "%tmp_i = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load, i32 10, i32 26)" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:57]   --->   Operation 231 'partselect' 'tmp_i' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i)   --->   "%tmp_44_i = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load, i32 12, i32 28)" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:57]   --->   Operation 232 'partselect' 'tmp_44_i' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i)   --->   "%tmp_45_i = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load, i32 15, i32 31)" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:57]   --->   Operation 233 'partselect' 'tmp_45_i' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i)   --->   "%tmp_47_i = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load, i32 13, i32 29)" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:57]   --->   Operation 234 'partselect' 'tmp_47_i' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%r_V_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %reg_V_load, i32 1, i32 31)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:57]   --->   Operation 235 'partselect' 'r_V_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_load, i32 1)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:57]   --->   Operation 236 'bitselect' 'tmp_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i)   --->   "%tmp1 = xor i17 %tmp_44_i, %tmp_i" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:57]   --->   Operation 237 'xor' 'tmp1' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i)   --->   "%tmp2 = xor i17 %tmp_45_i, %tmp_47_i" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:57]   --->   Operation 238 'xor' 'tmp2' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (1.00ns) (out node of the LUT)   --->   "%ret_V_i = xor i17 %tmp2, %tmp1" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:57]   --->   Operation 239 'xor' 'ret_V_i' <Predicate = (!exitcond3)> <Delay = 1.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i17 %ret_V_i to i16" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:57]   --->   Operation 240 'trunc' 'tmp_23' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_27 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %tmp_23, i15 0)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:57]   --->   Operation 241 'bitconcatenate' 'tmp_27' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.99ns)   --->   "%tmp_28 = or i31 %tmp_27, %r_V_s" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:57]   --->   Operation 242 'or' 'tmp_28' <Predicate = (!exitcond3)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_i, i32 16)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:57]   --->   Operation 243 'bitselect' 'tmp_30' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%ret_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %tmp_30, i31 %tmp_28)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:57]   --->   Operation 244 'bitconcatenate' 'ret_V_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (1.76ns)   --->   "store i32 %ret_V_1, i32* @reg_V, align 4" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:57]   --->   Operation 245 'store' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_8 : Operation 246 [1/1] (0.75ns)   --->   "%tmp_15_cast_cast = select i1 %tmp_12, i32 10000, i32 -10000" [MaxCutHLS.cpp:57]   --->   Operation 246 'select' 'tmp_15_cast_cast' <Predicate = (!exitcond3)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_13 = zext i3 %p_s to i64" [MaxCutHLS.cpp:57]   --->   Operation 247 'zext' 'tmp_13' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%currentSolution_addr_1 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_13" [MaxCutHLS.cpp:57]   --->   Operation 248 'getelementptr' 'currentSolution_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (2.32ns)   --->   "store i32 %tmp_15_cast_cast, i32* %currentSolution_addr_1, align 4" [MaxCutHLS.cpp:57]   --->   Operation 249 'store' <Predicate = (!exitcond3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "br label %.preheader6" [MaxCutHLS.cpp:56]   --->   Operation 250 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%temperature = alloca i32"   --->   Operation 251 'alloca' 'temperature' <Predicate = (exitcond3)> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (1.76ns)   --->   "store i32 200000, i32* %temperature"   --->   Operation 252 'store' <Predicate = (exitcond3)> <Delay = 1.76>
ST_8 : Operation 253 [1/1] (1.76ns)   --->   "br label %.preheader5" [MaxCutHLS.cpp:78]   --->   Operation 253 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 9 <SV = 6> <Delay = 6.12>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%indvars_iv = phi i14 [ %indvars_iv_next, %13 ], [ 4, %.preheader5.preheader ]" [MaxCutHLS.cpp:78]   --->   Operation 254 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%p_4 = phi i12 [ %iterate_V, %13 ], [ 0, %.preheader5.preheader ]"   --->   Operation 255 'phi' 'p_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (1.99ns)   --->   "%tmp_14 = icmp ult i12 %p_4, -1596" [MaxCutHLS.cpp:78]   --->   Operation 256 'icmp' 'tmp_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2500, i64 1250)"   --->   Operation 257 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (1.54ns)   --->   "%iterate_V = add i12 %p_4, 1" [MaxCutHLS.cpp:78]   --->   Operation 258 'add' 'iterate_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %3, label %.loopexit" [MaxCutHLS.cpp:78]   --->   Operation 259 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%reg_V_load_1 = load i32* @reg_V, align 4" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:79]   --->   Operation 260 'load' 'reg_V_load_1' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i1)   --->   "%tmp_i1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load_1, i32 10, i32 26)" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:79]   --->   Operation 261 'partselect' 'tmp_i1' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i1)   --->   "%tmp_44_i1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load_1, i32 12, i32 28)" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:79]   --->   Operation 262 'partselect' 'tmp_44_i1' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i1)   --->   "%tmp_45_i1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load_1, i32 15, i32 31)" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:79]   --->   Operation 263 'partselect' 'tmp_45_i1' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i1)   --->   "%tmp_47_i1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %reg_V_load_1, i32 13, i32 29)" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:79]   --->   Operation 264 'partselect' 'tmp_47_i1' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%r_V_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %reg_V_load_1, i32 1, i32 31)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 265 'partselect' 'r_V_1' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i1)   --->   "%tmp3 = xor i17 %tmp_44_i1, %tmp_i1" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 266 'xor' 'tmp3' <Predicate = (tmp_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i1)   --->   "%tmp4 = xor i17 %tmp_45_i1, %tmp_47_i1" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 267 'xor' 'tmp4' <Predicate = (tmp_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [1/1] (1.00ns) (out node of the LUT)   --->   "%ret_V_i1 = xor i17 %tmp4, %tmp3" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 268 'xor' 'ret_V_i1' <Predicate = (tmp_14)> <Delay = 1.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i17 %ret_V_i1 to i16" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 269 'trunc' 'tmp_36' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %reg_V_load_1, i32 1, i32 30)" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:79]   --->   Operation 270 'partselect' 'tmp_15' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i17 %ret_V_i1 to i15" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 271 'trunc' 'tmp_39' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_16 = call i30 @_ssdm_op_BitConcatenate.i30.i15.i15(i15 %tmp_39, i15 0)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 272 'bitconcatenate' 'tmp_16' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_17 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %reg_V_load_1, i32 1, i32 29)" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:79]   --->   Operation 273 'partselect' 'tmp_17' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i17 %ret_V_i1 to i14" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 274 'trunc' 'tmp_40' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_24 = call i29 @_ssdm_op_BitConcatenate.i29.i14.i15(i14 %tmp_40, i15 0)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 275 'bitconcatenate' 'tmp_24' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_29 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %reg_V_load_1, i32 1, i32 27)" [MaxCutHLS.cpp:15->MaxCutHLS.cpp:79]   --->   Operation 276 'partselect' 'tmp_29' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i17 %ret_V_i1 to i12" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 277 'trunc' 'tmp_41' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_31 = call i27 @_ssdm_op_BitConcatenate.i27.i12.i15(i12 %tmp_41, i15 0)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 278 'bitconcatenate' 'tmp_31' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_42 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %tmp_36, i15 0)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 279 'bitconcatenate' 'tmp_42' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.99ns)   --->   "%tmp_43 = or i31 %tmp_42, %r_V_1" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 280 'or' 'tmp_43' <Predicate = (tmp_14)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_i1, i32 16)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 281 'bitselect' 'tmp_44' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%ret_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %tmp_44, i31 %tmp_43)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 282 'bitconcatenate' 'ret_V_2' <Predicate = (tmp_14)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (1.00ns)   --->   "%ret_V_4_cast1 = or i27 %tmp_31, %tmp_29" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 283 'or' 'ret_V_4_cast1' <Predicate = (tmp_14)> <Delay = 1.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [1/1] (0.99ns)   --->   "%ret_V_4_cast9 = or i29 %tmp_24, %tmp_17" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 284 'or' 'ret_V_4_cast9' <Predicate = (tmp_14)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [1/1] (0.99ns)   --->   "%ret_V_4_cast = or i30 %tmp_16, %tmp_15" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 285 'or' 'ret_V_4_cast' <Predicate = (tmp_14)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [36/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 286 'srem' 'ret_V_5' <Predicate = (tmp_14)> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 4.13>
ST_10 : Operation 287 [35/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 287 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 4.13>
ST_11 : Operation 288 [34/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 288 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 4.13>
ST_12 : Operation 289 [33/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 289 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 4.13>
ST_13 : Operation 290 [32/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 290 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 4.13>
ST_14 : Operation 291 [31/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 291 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 4.13>
ST_15 : Operation 292 [30/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 292 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 4.13>
ST_16 : Operation 293 [29/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 293 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 4.13>
ST_17 : Operation 294 [28/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 294 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 4.13>
ST_18 : Operation 295 [27/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 295 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 4.13>
ST_19 : Operation 296 [26/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 296 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 4.13>
ST_20 : Operation 297 [25/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 297 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 4.13>
ST_21 : Operation 298 [24/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 298 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.13>
ST_22 : Operation 299 [23/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 299 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 4.13>
ST_23 : Operation 300 [22/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 300 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 4.13>
ST_24 : Operation 301 [21/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 301 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 4.13>
ST_25 : Operation 302 [20/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 302 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 4.13>
ST_26 : Operation 303 [19/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 303 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 4.13>
ST_27 : Operation 304 [18/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 304 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 4.13>
ST_28 : Operation 305 [17/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 305 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 4.13>
ST_29 : Operation 306 [16/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 306 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 4.13>
ST_30 : Operation 307 [15/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 307 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 4.13>
ST_31 : Operation 308 [14/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 308 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 4.13>
ST_32 : Operation 309 [13/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 309 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 4.13>
ST_33 : Operation 310 [12/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 310 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 4.13>
ST_34 : Operation 311 [11/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 311 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 4.13>
ST_35 : Operation 312 [10/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 312 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 4.13>
ST_36 : Operation 313 [9/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 313 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 4.13>
ST_37 : Operation 314 [8/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 314 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 4.13>
ST_38 : Operation 315 [7/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 315 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 4.13>
ST_39 : Operation 316 [6/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 316 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 4.13>
ST_40 : Operation 317 [5/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 317 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 4.13>
ST_41 : Operation 318 [4/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 318 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 4.13>
ST_42 : Operation 319 [3/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 319 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 4.13>
ST_43 : Operation 320 [2/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 320 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 6.00>
ST_44 : Operation 321 [1/36] (4.13ns)   --->   "%ret_V_5 = srem i32 %ret_V_2, 6" [MaxCutHLS.cpp:79]   --->   Operation 321 'srem' 'ret_V_5' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_18 = sext i32 %ret_V_5 to i64" [MaxCutHLS.cpp:83]   --->   Operation 322 'sext' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i32 %ret_V_5 to i4" [MaxCutHLS.cpp:79]   --->   Operation 323 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 324 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_45, i3 0)" [MaxCutHLS.cpp:79]   --->   Operation 324 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i32 %ret_V_5 to i6" [MaxCutHLS.cpp:79]   --->   Operation 325 'trunc' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 326 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_46, i1 false)" [MaxCutHLS.cpp:83]   --->   Operation 326 'bitconcatenate' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 327 [1/1] (1.87ns)   --->   "%tmp_47 = sub i7 %p_shl4_cast, %p_shl5_cast" [MaxCutHLS.cpp:83]   --->   Operation 327 'sub' 'tmp_47' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 328 [1/1] (1.76ns)   --->   "br label %4" [MaxCutHLS.cpp:82]   --->   Operation 328 'br' <Predicate = true> <Delay = 1.76>

State 45 <SV = 42> <Delay = 4.19>
ST_45 : Operation 329 [1/1] (0.00ns)   --->   "%p_6 = phi i3 [ 0, %3 ], [ %j_V_1, %5 ]"   --->   Operation 329 'phi' 'p_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 330 [1/1] (0.00ns)   --->   "%localFieldVal = phi i22 [ 0, %3 ], [ %localFieldVal_1, %5 ]"   --->   Operation 330 'phi' 'localFieldVal' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 331 [1/1] (1.13ns)   --->   "%exitcond8 = icmp eq i3 %p_6, -2" [MaxCutHLS.cpp:82]   --->   Operation 331 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 332 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 332 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 333 [1/1] (1.65ns)   --->   "%j_V_1 = add i3 %p_6, 1" [MaxCutHLS.cpp:82]   --->   Operation 333 'add' 'j_V_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 334 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %6, label %5" [MaxCutHLS.cpp:82]   --->   Operation 334 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_21 = zext i3 %p_6 to i64" [MaxCutHLS.cpp:83]   --->   Operation 335 'zext' 'tmp_21' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_45 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i3 %p_6 to i7" [MaxCutHLS.cpp:83]   --->   Operation 336 'zext' 'tmp_21_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_45 : Operation 337 [1/1] (1.87ns)   --->   "%tmp_54 = add i7 %tmp_21_cast, %tmp_47" [MaxCutHLS.cpp:83]   --->   Operation 337 'add' 'tmp_54' <Predicate = (!exitcond8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_58_cast = sext i7 %tmp_54 to i64" [MaxCutHLS.cpp:83]   --->   Operation 338 'sext' 'tmp_58_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_45 : Operation 339 [1/1] (0.00ns)   --->   "%matrix_addr_2 = getelementptr [36 x i24]* %matrix, i64 0, i64 %tmp_58_cast" [MaxCutHLS.cpp:83]   --->   Operation 339 'getelementptr' 'matrix_addr_2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_45 : Operation 340 [2/2] (2.32ns)   --->   "%matrix_load = load i24* %matrix_addr_2, align 4" [MaxCutHLS.cpp:83]   --->   Operation 340 'load' 'matrix_load' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_45 : Operation 341 [1/1] (0.00ns)   --->   "%currentSolution_addr_3 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_21" [MaxCutHLS.cpp:83]   --->   Operation 341 'getelementptr' 'currentSolution_addr_3' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_45 : Operation 342 [2/2] (2.32ns)   --->   "%currentSolution_load_1 = load i32* %currentSolution_addr_3, align 4" [MaxCutHLS.cpp:83]   --->   Operation 342 'load' 'currentSolution_load_1' <Predicate = (!exitcond8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_45 : Operation 343 [1/1] (0.00ns)   --->   "%currentSolution_addr_2 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_18" [MaxCutHLS.cpp:86]   --->   Operation 343 'getelementptr' 'currentSolution_addr_2' <Predicate = (exitcond8)> <Delay = 0.00>
ST_45 : Operation 344 [2/2] (2.32ns)   --->   "%currentSolution_load = load i32* %currentSolution_addr_2, align 4" [MaxCutHLS.cpp:86]   --->   Operation 344 'load' 'currentSolution_load' <Predicate = (exitcond8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 46 <SV = 43> <Delay = 2.32>
ST_46 : Operation 345 [1/2] (2.32ns)   --->   "%matrix_load = load i24* %matrix_addr_2, align 4" [MaxCutHLS.cpp:83]   --->   Operation 345 'load' 'matrix_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_46 : Operation 346 [1/2] (2.32ns)   --->   "%currentSolution_load_1 = load i32* %currentSolution_addr_3, align 4" [MaxCutHLS.cpp:83]   --->   Operation 346 'load' 'currentSolution_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 47 <SV = 44> <Delay = 8.51>
ST_47 : Operation 347 [1/1] (0.00ns)   --->   "%extLd = sext i24 %matrix_load to i32" [MaxCutHLS.cpp:83]   --->   Operation 347 'sext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 348 [1/1] (8.51ns)   --->   "%tmp_22 = mul nsw i32 %extLd, %currentSolution_load_1" [MaxCutHLS.cpp:83]   --->   Operation 348 'mul' 'tmp_22' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_22, i32 31)" [MaxCutHLS.cpp:83]   --->   Operation 349 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>

State 48 <SV = 45> <Delay = 8.49>
ST_48 : Operation 350 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %tmp_22 to i65" [MaxCutHLS.cpp:83]   --->   Operation 350 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 351 [1/1] (8.49ns)   --->   "%mul = mul i65 %sext_cast, 7036874418" [MaxCutHLS.cpp:83]   --->   Operation 351 'mul' 'mul' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_57 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %mul, i32 46, i32 64)" [MaxCutHLS.cpp:83]   --->   Operation 352 'partselect' 'tmp_57' <Predicate = (!tmp_55)> <Delay = 0.00>

State 49 <SV = 46> <Delay = 8.70>
ST_49 : Operation 353 [1/1] (3.54ns)   --->   "%neg_mul = sub i65 0, %mul" [MaxCutHLS.cpp:83]   --->   Operation 353 'sub' 'neg_mul' <Predicate = (tmp_55)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_56 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %neg_mul, i32 46, i32 64)" [MaxCutHLS.cpp:83]   --->   Operation 354 'partselect' 'tmp_56' <Predicate = (tmp_55)> <Delay = 0.00>
ST_49 : Operation 355 [1/1] (0.73ns)   --->   "%p_v1_v = select i1 %tmp_55, i19 %tmp_56, i19 %tmp_57" [MaxCutHLS.cpp:83]   --->   Operation 355 'select' 'p_v1_v' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 356 [1/1] (0.00ns)   --->   "%trunc = sext i19 %p_v1_v to i22" [MaxCutHLS.cpp:83]   --->   Operation 356 'sext' 'trunc' <Predicate = (tmp_55)> <Delay = 0.00>
ST_49 : Operation 357 [1/1] (2.16ns)   --->   "%neg_ti = sub i22 0, %trunc" [MaxCutHLS.cpp:83]   --->   Operation 357 'sub' 'neg_ti' <Predicate = (tmp_55)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node localFieldVal_1)   --->   "%tmp_58 = sext i19 %p_v1_v to i22" [MaxCutHLS.cpp:83]   --->   Operation 358 'sext' 'tmp_58' <Predicate = (!tmp_55)> <Delay = 0.00>
ST_49 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node localFieldVal_1)   --->   "%tmp_59 = select i1 %tmp_55, i22 %neg_ti, i22 %tmp_58" [MaxCutHLS.cpp:83]   --->   Operation 359 'select' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 360 [1/1] (2.25ns) (out node of the LUT)   --->   "%localFieldVal_1 = add i22 %tmp_59, %localFieldVal" [MaxCutHLS.cpp:83]   --->   Operation 360 'add' 'localFieldVal_1' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 361 [1/1] (0.00ns)   --->   "br label %4" [MaxCutHLS.cpp:82]   --->   Operation 361 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 43> <Delay = 2.32>
ST_50 : Operation 362 [1/2] (2.32ns)   --->   "%currentSolution_load = load i32* %currentSolution_addr_2, align 4" [MaxCutHLS.cpp:86]   --->   Operation 362 'load' 'currentSolution_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 51 <SV = 44> <Delay = 8.51>
ST_51 : Operation 363 [1/1] (0.00ns)   --->   "%localFieldVal_cast = sext i22 %localFieldVal to i32" [MaxCutHLS.cpp:82]   --->   Operation 363 'sext' 'localFieldVal_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 364 [1/1] (8.51ns)   --->   "%tmp_19 = mul nsw i32 %currentSolution_load, %localFieldVal_cast" [MaxCutHLS.cpp:86]   --->   Operation 364 'mul' 'tmp_19' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_19, i32 31)" [MaxCutHLS.cpp:86]   --->   Operation 365 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>

State 52 <SV = 45> <Delay = 8.49>
ST_52 : Operation 366 [1/1] (0.00ns)   --->   "%sext6_cast = sext i32 %tmp_19 to i65" [MaxCutHLS.cpp:86]   --->   Operation 366 'sext' 'sext6_cast' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 367 [1/1] (8.49ns)   --->   "%mul7 = mul i65 %sext6_cast, 7036874418" [MaxCutHLS.cpp:86]   --->   Operation 367 'mul' 'mul7' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 46> <Delay = 6.41>
ST_53 : Operation 368 [1/1] (3.54ns)   --->   "%neg_mul8 = sub i65 0, %mul7" [MaxCutHLS.cpp:86]   --->   Operation 368 'sub' 'neg_mul8' <Predicate = true> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_49 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %neg_mul8, i32 46, i32 64)" [MaxCutHLS.cpp:86]   --->   Operation 369 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_50 = sext i19 %tmp_49 to i32" [MaxCutHLS.cpp:86]   --->   Operation 370 'sext' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_51 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %mul7, i32 46, i32 64)" [MaxCutHLS.cpp:86]   --->   Operation 371 'partselect' 'tmp_51' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_53 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_52 = sext i19 %tmp_51 to i32" [MaxCutHLS.cpp:86]   --->   Operation 372 'sext' 'tmp_52' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_53 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node neg_ti1)   --->   "%tmp_53 = select i1 %tmp_48, i32 %tmp_50, i32 %tmp_52" [MaxCutHLS.cpp:86]   --->   Operation 373 'select' 'tmp_53' <Predicate = (!tmp_48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 374 [1/1] (2.16ns) (out node of the LUT)   --->   "%neg_ti1 = sub i32 0, %tmp_53" [MaxCutHLS.cpp:86]   --->   Operation 374 'sub' 'neg_ti1' <Predicate = (!tmp_48)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 375 [1/1] (0.70ns)   --->   "%deltaEnergy = select i1 %tmp_48, i32 %tmp_50, i32 %neg_ti1" [MaxCutHLS.cpp:86]   --->   Operation 375 'select' 'deltaEnergy' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 376 [1/1] (2.47ns)   --->   "%tmp_20 = icmp sgt i32 %tmp_19, -10000" [MaxCutHLS.cpp:88]   --->   Operation 376 'icmp' 'tmp_20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 377 [1/1] (1.81ns)   --->   "br i1 %tmp_20, label %._crit_edge, label %7" [MaxCutHLS.cpp:88]   --->   Operation 377 'br' <Predicate = true> <Delay = 1.81>

State 54 <SV = 47> <Delay = 3.81>
ST_54 : Operation 378 [1/1] (0.00ns)   --->   "%temperature_load_1 = load i32* %temperature" [MaxCutHLS.cpp:22->MaxCutHLS.cpp:88]   --->   Operation 378 'load' 'temperature_load_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i32 %deltaEnergy to i21" [MaxCutHLS.cpp:88]   --->   Operation 379 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i32 %temperature_load_1 to i21" [MaxCutHLS.cpp:88]   --->   Operation 380 'trunc' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 381 [25/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 381 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 48> <Delay = 3.81>
ST_55 : Operation 382 [24/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 382 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 49> <Delay = 3.81>
ST_56 : Operation 383 [23/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 383 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 50> <Delay = 3.81>
ST_57 : Operation 384 [22/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 384 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 51> <Delay = 3.81>
ST_58 : Operation 385 [21/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 385 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 52> <Delay = 3.81>
ST_59 : Operation 386 [20/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 386 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 53> <Delay = 3.81>
ST_60 : Operation 387 [19/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 387 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 54> <Delay = 3.81>
ST_61 : Operation 388 [18/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 388 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 55> <Delay = 3.81>
ST_62 : Operation 389 [17/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 389 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 56> <Delay = 3.81>
ST_63 : Operation 390 [16/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 390 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 57> <Delay = 3.81>
ST_64 : Operation 391 [15/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 391 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 58> <Delay = 3.81>
ST_65 : Operation 392 [14/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 392 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 59> <Delay = 3.81>
ST_66 : Operation 393 [13/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 393 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 60> <Delay = 3.81>
ST_67 : Operation 394 [12/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 394 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 61> <Delay = 3.81>
ST_68 : Operation 395 [11/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 395 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 62> <Delay = 3.81>
ST_69 : Operation 396 [10/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 396 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 63> <Delay = 3.81>
ST_70 : Operation 397 [9/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 397 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 64> <Delay = 3.81>
ST_71 : Operation 398 [8/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 398 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 65> <Delay = 3.81>
ST_72 : Operation 399 [7/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 399 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 66> <Delay = 3.81>
ST_73 : Operation 400 [6/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 400 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 67> <Delay = 3.81>
ST_74 : Operation 401 [5/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 401 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 68> <Delay = 3.81>
ST_75 : Operation 402 [4/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 402 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 69> <Delay = 3.81>
ST_76 : Operation 403 [3/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 403 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 70> <Delay = 8.51>
ST_77 : Operation 404 [2/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 404 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 405 [1/1] (0.00ns)   --->   "%Ny = sext i32 %temperature_load_1 to i47" [MaxCutHLS.cpp:22->MaxCutHLS.cpp:88]   --->   Operation 405 'sext' 'Ny' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 406 [1/1] (8.51ns)   --->   "%Ny1 = mul i47 %Ny, 10001" [MaxCutHLS.cpp:22->MaxCutHLS.cpp:88]   --->   Operation 406 'mul' 'Ny1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 71> <Delay = 8.51>
ST_78 : Operation 407 [1/25] (3.81ns)   --->   "%tmp_62 = sdiv i21 %tmp_60, %tmp_61" [MaxCutHLS.cpp:88]   --->   Operation 407 'sdiv' 'tmp_62' <Predicate = true> <Delay = 3.81> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 408 [1/1] (0.00ns)   --->   "%x_assign = sext i21 %tmp_62 to i32" [MaxCutHLS.cpp:88]   --->   Operation 408 'sext' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node sel_div)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %temperature_load_1, i32 31)" [MaxCutHLS.cpp:22->MaxCutHLS.cpp:88]   --->   Operation 409 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 410 [1/1] (0.00ns)   --->   "%x = sext i32 %deltaEnergy to i47" [MaxCutHLS.cpp:22->MaxCutHLS.cpp:88]   --->   Operation 410 'sext' 'x' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 411 [1/1] (2.80ns)   --->   "%slt = icmp slt i47 %Ny1, %x" [MaxCutHLS.cpp:22->MaxCutHLS.cpp:88]   --->   Operation 411 'icmp' 'slt' <Predicate = true> <Delay = 2.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node sel_div)   --->   "%rev = xor i1 %slt, true" [MaxCutHLS.cpp:22->MaxCutHLS.cpp:88]   --->   Operation 412 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 413 [1/1] (2.80ns)   --->   "%slt1 = icmp slt i47 %x, %Ny1" [MaxCutHLS.cpp:22->MaxCutHLS.cpp:88]   --->   Operation 413 'icmp' 'slt1' <Predicate = true> <Delay = 2.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node sel_div)   --->   "%rev1 = xor i1 %slt1, true" [MaxCutHLS.cpp:22->MaxCutHLS.cpp:88]   --->   Operation 414 'xor' 'rev1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 415 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_div = select i1 %tmp_63, i1 %rev, i1 %rev1" [MaxCutHLS.cpp:22->MaxCutHLS.cpp:88]   --->   Operation 415 'select' 'sel_div' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 416 [1/1] (1.81ns)   --->   "br i1 %sel_div, label %._crit_edge, label %8" [MaxCutHLS.cpp:22->MaxCutHLS.cpp:88]   --->   Operation 416 'br' <Predicate = true> <Delay = 1.81>
ST_78 : Operation 417 [1/1] (0.00ns)   --->   "%Ny2 = sext i32 %temperature_load_1 to i47" [MaxCutHLS.cpp:24->MaxCutHLS.cpp:88]   --->   Operation 417 'sext' 'Ny2' <Predicate = (!sel_div)> <Delay = 0.00>
ST_78 : Operation 418 [1/1] (8.51ns)   --->   "%Ny3 = mul i47 %Ny2, -10001" [MaxCutHLS.cpp:24->MaxCutHLS.cpp:88]   --->   Operation 418 'mul' 'Ny3' <Predicate = (!sel_div)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 72> <Delay = 8.49>
ST_79 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node sel_div1)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %temperature_load_1, i32 31)" [MaxCutHLS.cpp:24->MaxCutHLS.cpp:88]   --->   Operation 419 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 420 [1/1] (0.00ns)   --->   "%x1 = sext i32 %deltaEnergy to i47" [MaxCutHLS.cpp:24->MaxCutHLS.cpp:88]   --->   Operation 420 'sext' 'x1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 421 [1/1] (2.80ns)   --->   "%slt2 = icmp slt i47 %x1, %Ny3" [MaxCutHLS.cpp:24->MaxCutHLS.cpp:88]   --->   Operation 421 'icmp' 'slt2' <Predicate = true> <Delay = 2.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node sel_div1)   --->   "%rev2 = xor i1 %slt2, true" [MaxCutHLS.cpp:24->MaxCutHLS.cpp:88]   --->   Operation 422 'xor' 'rev2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 423 [1/1] (2.80ns)   --->   "%slt3 = icmp slt i47 %Ny3, %x1" [MaxCutHLS.cpp:24->MaxCutHLS.cpp:88]   --->   Operation 423 'icmp' 'slt3' <Predicate = true> <Delay = 2.80> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node sel_div1)   --->   "%rev3 = xor i1 %slt3, true" [MaxCutHLS.cpp:24->MaxCutHLS.cpp:88]   --->   Operation 424 'xor' 'rev3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 425 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_div1 = select i1 %tmp_64, i1 %rev2, i1 %rev3" [MaxCutHLS.cpp:24->MaxCutHLS.cpp:88]   --->   Operation 425 'select' 'sel_div1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 426 [1/1] (1.81ns)   --->   "br i1 %sel_div1, label %._crit_edge, label %9" [MaxCutHLS.cpp:24->MaxCutHLS.cpp:88]   --->   Operation 426 'br' <Predicate = true> <Delay = 1.81>
ST_79 : Operation 427 [1/1] (0.00ns)   --->   "%sext1_cast = sext i32 %x_assign to i47" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 427 'sext' 'sext1_cast' <Predicate = (!sel_div1)> <Delay = 0.00>
ST_79 : Operation 428 [1/1] (8.49ns)   --->   "%mul1 = mul i47 %sext1_cast, 6871947674" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 428 'mul' 'mul1' <Predicate = (!sel_div1)> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_assign, i32 31)" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 429 'bitselect' 'tmp_65' <Predicate = (!sel_div1)> <Delay = 0.00>
ST_79 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_67 = call i11 @_ssdm_op_PartSelect.i11.i47.i32.i32(i47 %mul1, i32 36, i32 46)" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 430 'partselect' 'tmp_67' <Predicate = (!sel_div1)> <Delay = 0.00>

State 80 <SV = 73> <Delay = 3.76>
ST_80 : Operation 431 [1/1] (3.07ns)   --->   "%neg_mul1 = sub i47 0, %mul1" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 431 'sub' 'neg_mul1' <Predicate = (tmp_65)> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_66 = call i11 @_ssdm_op_PartSelect.i11.i47.i32.i32(i47 %neg_mul1, i32 36, i32 46)" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 432 'partselect' 'tmp_66' <Predicate = (tmp_65)> <Delay = 0.00>
ST_80 : Operation 433 [1/1] (0.69ns)   --->   "%p_v2_v = select i1 %tmp_65, i11 %tmp_66, i11 %tmp_67" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 433 'select' 'p_v2_v' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 81 <SV = 74> <Delay = 6.12>
ST_81 : Operation 434 [1/1] (0.00ns)   --->   "%trunc1 = sext i11 %p_v2_v to i14" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 434 'sext' 'trunc1' <Predicate = (!tmp_20 & !sel_div & !sel_div1 & tmp_65)> <Delay = 0.00>
ST_81 : Operation 435 [1/1] (1.63ns)   --->   "%neg_ti2 = sub i14 0, %trunc1" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 435 'sub' 'neg_ti2' <Predicate = (!tmp_20 & !sel_div & !sel_div1 & tmp_65)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node tmp_43_i)   --->   "%tmp_68 = sext i11 %p_v2_v to i14" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 436 'sext' 'tmp_68' <Predicate = (!tmp_20 & !sel_div & !sel_div1 & !tmp_65)> <Delay = 0.00>
ST_81 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node tmp_43_i)   --->   "%tmp_69 = select i1 %tmp_65, i14 %neg_ti2, i14 %tmp_68" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 437 'select' 'tmp_69' <Predicate = (!tmp_20 & !sel_div & !sel_div1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 438 [1/1] (1.81ns) (out node of the LUT)   --->   "%tmp_43_i = sub i14 -6384, %tmp_69" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 438 'sub' 'tmp_43_i' <Predicate = (!tmp_20 & !sel_div & !sel_div1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 439 [1/1] (1.81ns)   --->   "br label %._crit_edge" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 439 'br' <Predicate = (!tmp_20 & !sel_div & !sel_div1)> <Delay = 1.81>
ST_81 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i2)   --->   "%tmp_i3 = call i17 @_ssdm_op_PartSelect.i17.i27.i32.i32(i27 %ret_V_4_cast1, i32 10, i32 26)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 440 'partselect' 'tmp_i3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i2)   --->   "%tmp_44_i2 = call i17 @_ssdm_op_PartSelect.i17.i29.i32.i32(i29 %ret_V_4_cast9, i32 12, i32 28)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 441 'partselect' 'tmp_44_i2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i2)   --->   "%tmp_70 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %tmp_43, i32 15, i32 30)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 442 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i2)   --->   "%tmp_45_i2 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %tmp_44, i16 %tmp_70)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 443 'bitconcatenate' 'tmp_45_i2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i2)   --->   "%tmp_47_i2 = call i17 @_ssdm_op_PartSelect.i17.i30.i32.i32(i30 %ret_V_4_cast, i32 13, i32 29)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 444 'partselect' 'tmp_47_i2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_71 = call i30 @_ssdm_op_PartSelect.i30.i31.i32.i32(i31 %tmp_43, i32 1, i32 30)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:79]   --->   Operation 445 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 446 [1/1] (0.00ns)   --->   "%r_V_2 = call i31 @_ssdm_op_BitConcatenate.i31.i1.i30(i1 %tmp_44, i30 %tmp_71)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:90]   --->   Operation 446 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i2)   --->   "%tmp5 = xor i17 %tmp_44_i2, %tmp_i3" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:90]   --->   Operation 447 'xor' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node ret_V_i2)   --->   "%tmp6 = xor i17 %tmp_45_i2, %tmp_47_i2" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:90]   --->   Operation 448 'xor' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 449 [1/1] (1.00ns) (out node of the LUT)   --->   "%ret_V_i2 = xor i17 %tmp6, %tmp5" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:90]   --->   Operation 449 'xor' 'ret_V_i2' <Predicate = true> <Delay = 1.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i17 %ret_V_i2 to i16" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:90]   --->   Operation 450 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_73 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %tmp_72, i15 0)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:90]   --->   Operation 451 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 452 [1/1] (0.99ns)   --->   "%tmp_74 = or i31 %tmp_73, %r_V_2" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:90]   --->   Operation 452 'or' 'tmp_74' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_i2, i32 16)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:90]   --->   Operation 453 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 454 [1/1] (0.00ns)   --->   "%ret_V_4 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %tmp_75, i31 %tmp_74)" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:90]   --->   Operation 454 'bitconcatenate' 'ret_V_4' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 455 [1/1] (1.76ns)   --->   "store i32 %ret_V_4, i32* @reg_V, align 4" [MaxCutHLS.cpp:16->MaxCutHLS.cpp:90]   --->   Operation 455 'store' <Predicate = true> <Delay = 1.76>
ST_81 : Operation 456 [36/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 456 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 75> <Delay = 4.13>
ST_82 : Operation 457 [35/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 457 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 76> <Delay = 4.13>
ST_83 : Operation 458 [34/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 458 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 77> <Delay = 4.13>
ST_84 : Operation 459 [33/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 459 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 78> <Delay = 4.13>
ST_85 : Operation 460 [32/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 460 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 79> <Delay = 4.13>
ST_86 : Operation 461 [31/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 461 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 80> <Delay = 4.13>
ST_87 : Operation 462 [30/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 462 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 81> <Delay = 4.13>
ST_88 : Operation 463 [29/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 463 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 82> <Delay = 4.13>
ST_89 : Operation 464 [28/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 464 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 83> <Delay = 4.13>
ST_90 : Operation 465 [27/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 465 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 84> <Delay = 4.13>
ST_91 : Operation 466 [26/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 466 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 85> <Delay = 4.13>
ST_92 : Operation 467 [25/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 467 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 86> <Delay = 4.13>
ST_93 : Operation 468 [24/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 468 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 87> <Delay = 4.13>
ST_94 : Operation 469 [23/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 469 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 88> <Delay = 4.13>
ST_95 : Operation 470 [22/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 470 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 89> <Delay = 4.13>
ST_96 : Operation 471 [21/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 471 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 90> <Delay = 4.13>
ST_97 : Operation 472 [20/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 472 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 91> <Delay = 4.13>
ST_98 : Operation 473 [19/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 473 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 92> <Delay = 4.13>
ST_99 : Operation 474 [18/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 474 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 93> <Delay = 4.13>
ST_100 : Operation 475 [17/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 475 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 94> <Delay = 4.13>
ST_101 : Operation 476 [16/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 476 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 95> <Delay = 4.13>
ST_102 : Operation 477 [15/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 477 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 96> <Delay = 4.13>
ST_103 : Operation 478 [14/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 478 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 97> <Delay = 4.13>
ST_104 : Operation 479 [13/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 479 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 98> <Delay = 4.13>
ST_105 : Operation 480 [12/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 480 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 99> <Delay = 4.13>
ST_106 : Operation 481 [11/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 481 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 100> <Delay = 4.13>
ST_107 : Operation 482 [10/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 482 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 101> <Delay = 4.13>
ST_108 : Operation 483 [9/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 483 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 102> <Delay = 4.13>
ST_109 : Operation 484 [8/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 484 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 103> <Delay = 4.13>
ST_110 : Operation 485 [7/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 485 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 104> <Delay = 4.13>
ST_111 : Operation 486 [6/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 486 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 105> <Delay = 4.13>
ST_112 : Operation 487 [5/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 487 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 106> <Delay = 4.13>
ST_113 : Operation 488 [4/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 488 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 107> <Delay = 4.13>
ST_114 : Operation 489 [3/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 489 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 108> <Delay = 4.13>
ST_115 : Operation 490 [2/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 490 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 109> <Delay = 6.56>
ST_116 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%prob = phi i14 [ -6384, %6 ], [ %tmp_43_i, %9 ], [ 0, %7 ], [ -6384, %8 ]" [MaxCutHLS.cpp:28->MaxCutHLS.cpp:88]   --->   Operation 491 'phi' 'prob' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%prob_cast = zext i14 %prob to i16" [MaxCutHLS.cpp:88]   --->   Operation 492 'zext' 'prob_cast' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 493 [1/36] (4.13ns)   --->   "%ret_V = urem i32 %ret_V_4, 32767" [MaxCutHLS.cpp:90]   --->   Operation 493 'urem' 'ret_V' <Predicate = true> <Delay = 4.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 16> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_76 = trunc i32 %ret_V to i16" [MaxCutHLS.cpp:90]   --->   Operation 494 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 495 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_25 = icmp ugt i16 %tmp_76, %prob_cast" [MaxCutHLS.cpp:90]   --->   Operation 495 'icmp' 'tmp_25' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 496 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %._crit_edge698, label %10" [MaxCutHLS.cpp:90]   --->   Operation 496 'br' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 497 [1/1] (2.55ns)   --->   "%tmp_26 = sub nsw i32 0, %currentSolution_load" [MaxCutHLS.cpp:91]   --->   Operation 497 'sub' 'tmp_26' <Predicate = (!tmp_25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 498 [1/1] (2.32ns)   --->   "store i32 %tmp_26, i32* %currentSolution_addr_2, align 4" [MaxCutHLS.cpp:91]   --->   Operation 498 'store' <Predicate = (!tmp_25)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_116 : Operation 499 [1/1] (0.00ns)   --->   "br label %._crit_edge698" [MaxCutHLS.cpp:93]   --->   Operation 499 'br' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_116 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_32 = zext i14 %indvars_iv to i24" [MaxCutHLS.cpp:96]   --->   Operation 500 'zext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 501 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_29_cast = mul i24 %tmp_32, 1000" [MaxCutHLS.cpp:96]   --->   Operation 501 'mul' 'tmp_29_cast' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 117 <SV = 110> <Delay = 8.51>
ST_117 : Operation 502 [1/1] (0.00ns)   --->   "%zext_cast = zext i24 %tmp_29_cast to i50" [MaxCutHLS.cpp:96]   --->   Operation 502 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 503 [1/1] (6.91ns)   --->   "%mul2 = mul i50 %zext_cast, 27487791" [MaxCutHLS.cpp:96]   --->   Operation 503 'mul' 'mul2' <Predicate = true> <Delay = 6.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %mul2, i32 38)" [MaxCutHLS.cpp:96]   --->   Operation 504 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 505 [1/1] (0.00ns)   --->   "br i1 %tmp_80, label %._crit_edge699, label %11" [MaxCutHLS.cpp:96]   --->   Operation 505 'br' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 506 [1/1] (0.00ns)   --->   "%temperature_load = load i32* %temperature" [MaxCutHLS.cpp:96]   --->   Operation 506 'load' 'temperature_load' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_117 : Operation 507 [1/1] (8.51ns)   --->   "%tmp_33 = mul nsw i32 %temperature_load, 99999" [MaxCutHLS.cpp:96]   --->   Operation 507 'mul' 'tmp_33' <Predicate = (!tmp_80)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_33, i32 31)" [MaxCutHLS.cpp:96]   --->   Operation 508 'bitselect' 'tmp_81' <Predicate = (!tmp_80)> <Delay = 0.00>

State 118 <SV = 111> <Delay = 8.49>
ST_118 : Operation 509 [1/1] (0.00ns)   --->   "%sext2_cast = sext i32 %tmp_33 to i65" [MaxCutHLS.cpp:96]   --->   Operation 509 'sext' 'sext2_cast' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 510 [1/1] (8.49ns)   --->   "%mul3 = mul i65 %sext2_cast, 5629499535" [MaxCutHLS.cpp:96]   --->   Operation 510 'mul' 'mul3' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_83 = call i16 @_ssdm_op_PartSelect.i16.i65.i32.i32(i65 %mul3, i32 49, i32 64)" [MaxCutHLS.cpp:96]   --->   Operation 511 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>

State 119 <SV = 112> <Delay = 8.15>
ST_119 : Operation 512 [1/1] (3.54ns)   --->   "%neg_mul2 = sub i65 0, %mul3" [MaxCutHLS.cpp:96]   --->   Operation 512 'sub' 'neg_mul2' <Predicate = (tmp_81)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_82 = call i16 @_ssdm_op_PartSelect.i16.i65.i32.i32(i65 %neg_mul2, i32 49, i32 64)" [MaxCutHLS.cpp:96]   --->   Operation 513 'partselect' 'tmp_82' <Predicate = (tmp_81)> <Delay = 0.00>
ST_119 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_77 = sext i16 %tmp_82 to i32" [MaxCutHLS.cpp:96]   --->   Operation 514 'sext' 'tmp_77' <Predicate = (tmp_81)> <Delay = 0.00>
ST_119 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_78 = sext i16 %tmp_83 to i32" [MaxCutHLS.cpp:96]   --->   Operation 515 'sext' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_79 = select i1 %tmp_81, i32 %tmp_77, i32 %tmp_78" [MaxCutHLS.cpp:96]   --->   Operation 516 'select' 'tmp_79' <Predicate = (tmp_81)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 517 [1/1] (2.07ns) (out node of the LUT)   --->   "%neg_ti3 = sub i32 0, %tmp_79" [MaxCutHLS.cpp:96]   --->   Operation 517 'sub' 'neg_ti3' <Predicate = (tmp_81)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 518 [1/1] (0.75ns)   --->   "%tmp_34 = select i1 %tmp_81, i32 %neg_ti3, i32 %tmp_78" [MaxCutHLS.cpp:96]   --->   Operation 518 'select' 'tmp_34' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 519 [1/1] (1.76ns)   --->   "store i32 %tmp_34, i32* %temperature" [MaxCutHLS.cpp:96]   --->   Operation 519 'store' <Predicate = true> <Delay = 1.76>
ST_119 : Operation 520 [1/1] (0.00ns)   --->   "br label %._crit_edge699" [MaxCutHLS.cpp:96]   --->   Operation 520 'br' <Predicate = true> <Delay = 0.00>

State 120 <SV = 113> <Delay = 3.45>
ST_120 : Operation 521 [1/1] (0.00ns)   --->   "%temperature_1 = load i32* %temperature" [MaxCutHLS.cpp:102]   --->   Operation 521 'load' 'temperature_1' <Predicate = (tmp_14)> <Delay = 0.00>
ST_120 : Operation 522 [1/1] (2.47ns)   --->   "%tmp_35 = icmp eq i32 %temperature_1, 0" [MaxCutHLS.cpp:98]   --->   Operation 522 'icmp' 'tmp_35' <Predicate = (tmp_14)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %tmp_35, label %.loopexit, label %12" [MaxCutHLS.cpp:98]   --->   Operation 523 'br' <Predicate = (tmp_14)> <Delay = 0.00>
ST_120 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_84 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %temperature_1, i32 1, i32 31)" [MaxCutHLS.cpp:102]   --->   Operation 524 'partselect' 'tmp_84' <Predicate = (tmp_14 & !tmp_35)> <Delay = 0.00>
ST_120 : Operation 525 [1/1] (2.47ns)   --->   "%icmp = icmp slt i31 %tmp_84, 1" [MaxCutHLS.cpp:102]   --->   Operation 525 'icmp' 'icmp' <Predicate = (tmp_14 & !tmp_35)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 526 [1/1] (2.47ns)   --->   "%tmp_37 = icmp sgt i32 %tmp_19, -10010000" [MaxCutHLS.cpp:102]   --->   Operation 526 'icmp' 'tmp_37' <Predicate = (tmp_14 & !tmp_35)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 527 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %tmp_37" [MaxCutHLS.cpp:102]   --->   Operation 527 'and' 'or_cond' <Predicate = (tmp_14 & !tmp_35)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 528 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.loopexit, label %13" [MaxCutHLS.cpp:102]   --->   Operation 528 'br' <Predicate = (tmp_14 & !tmp_35)> <Delay = 0.00>
ST_120 : Operation 529 [1/1] (1.81ns)   --->   "%indvars_iv_next = add i14 %indvars_iv, 4" [MaxCutHLS.cpp:78]   --->   Operation 529 'add' 'indvars_iv_next' <Predicate = (tmp_14 & !tmp_35 & !or_cond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 530 [1/1] (0.00ns)   --->   "br label %.preheader5" [MaxCutHLS.cpp:78]   --->   Operation 530 'br' <Predicate = (tmp_14 & !tmp_35 & !or_cond)> <Delay = 0.00>
ST_120 : Operation 531 [1/1] (1.76ns)   --->   "br label %14" [MaxCutHLS.cpp:116]   --->   Operation 531 'br' <Predicate = (or_cond) | (tmp_35) | (!tmp_14)> <Delay = 1.76>

State 121 <SV = 114> <Delay = 2.32>
ST_121 : Operation 532 [1/1] (0.00ns)   --->   "%t_V_2 = phi i3 [ 0, %.loopexit ], [ %i_V_2, %15 ]"   --->   Operation 532 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 533 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %t_V_2, -2" [MaxCutHLS.cpp:116]   --->   Operation 533 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 534 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 534 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 535 [1/1] (1.65ns)   --->   "%i_V_2 = add i3 %t_V_2, 1" [MaxCutHLS.cpp:116]   --->   Operation 535 'add' 'i_V_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 536 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %16, label %15" [MaxCutHLS.cpp:116]   --->   Operation 536 'br' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_38 = zext i3 %t_V_2 to i64" [MaxCutHLS.cpp:117]   --->   Operation 537 'zext' 'tmp_38' <Predicate = (!exitcond)> <Delay = 0.00>
ST_121 : Operation 538 [1/1] (0.00ns)   --->   "%currentSolution_addr_4 = getelementptr inbounds [6 x i32]* %currentSolution, i64 0, i64 %tmp_38" [MaxCutHLS.cpp:117]   --->   Operation 538 'getelementptr' 'currentSolution_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_121 : Operation 539 [2/2] (2.32ns)   --->   "%currentSolution_load_2 = load i32* %currentSolution_addr_4, align 4" [MaxCutHLS.cpp:117]   --->   Operation 539 'load' 'currentSolution_load_2' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_121 : Operation 540 [1/1] (1.13ns)   --->   "%output_last_V = icmp eq i3 %t_V_2, -3" [MaxCutHLS.cpp:119]   --->   Operation 540 'icmp' 'output_last_V' <Predicate = (!exitcond)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 541 [1/1] (0.00ns)   --->   "ret void" [MaxCutHLS.cpp:122]   --->   Operation 541 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 122 <SV = 115> <Delay = 2.32>
ST_122 : Operation 542 [1/2] (2.32ns)   --->   "%currentSolution_load_2 = load i32* %currentSolution_addr_4, align 4" [MaxCutHLS.cpp:117]   --->   Operation 542 'load' 'currentSolution_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_122 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %currentSolution_load_2, i32 31)" [MaxCutHLS.cpp:117]   --->   Operation 543 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>

State 123 <SV = 116> <Delay = 8.49>
ST_123 : Operation 544 [1/1] (0.00ns)   --->   "%sext3_cast = sext i32 %currentSolution_load_2 to i65" [MaxCutHLS.cpp:117]   --->   Operation 544 'sext' 'sext3_cast' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 545 [1/1] (8.49ns)   --->   "%mul4 = mul i65 7036874418, %sext3_cast" [MaxCutHLS.cpp:117]   --->   Operation 545 'mul' 'mul4' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_87 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %mul4, i32 46, i32 64)" [MaxCutHLS.cpp:117]   --->   Operation 546 'partselect' 'tmp_87' <Predicate = (!tmp_85)> <Delay = 0.00>

State 124 <SV = 117> <Delay = 7.44>
ST_124 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_keep_V_load = load i1* %tmp_keep_V" [MaxCutHLS.cpp:120]   --->   Operation 547 'load' 'tmp_keep_V_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_strb_V_load = load i1* %tmp_strb_V" [MaxCutHLS.cpp:120]   --->   Operation 548 'load' 'tmp_strb_V_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i2* %tmp_user_V" [MaxCutHLS.cpp:120]   --->   Operation 549 'load' 'tmp_user_V_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_id_V_load = load i5* %tmp_id_V" [MaxCutHLS.cpp:120]   --->   Operation 550 'load' 'tmp_id_V_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_dest_V_load = load i6* %tmp_dest_V" [MaxCutHLS.cpp:120]   --->   Operation 551 'load' 'tmp_dest_V_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 552 [1/1] (3.54ns)   --->   "%neg_mul3 = sub i65 0, %mul4" [MaxCutHLS.cpp:117]   --->   Operation 552 'sub' 'neg_mul3' <Predicate = (tmp_85)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_86 = call i19 @_ssdm_op_PartSelect.i19.i65.i32.i32(i65 %neg_mul3, i32 46, i32 64)" [MaxCutHLS.cpp:117]   --->   Operation 553 'partselect' 'tmp_86' <Predicate = (tmp_85)> <Delay = 0.00>
ST_124 : Operation 554 [1/1] (0.73ns)   --->   "%p_v_v = select i1 %tmp_85, i19 %tmp_86, i19 %tmp_87" [MaxCutHLS.cpp:117]   --->   Operation 554 'select' 'p_v_v' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i19 %p_v_v to i8" [MaxCutHLS.cpp:117]   --->   Operation 555 'trunc' 'tmp_88' <Predicate = (tmp_85)> <Delay = 0.00>
ST_124 : Operation 556 [1/1] (1.91ns)   --->   "%neg_ti4 = sub i8 0, %tmp_88" [MaxCutHLS.cpp:117]   --->   Operation 556 'sub' 'neg_ti4' <Predicate = (tmp_85)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_89 = trunc i19 %p_v_v to i8" [MaxCutHLS.cpp:117]   --->   Operation 557 'trunc' 'tmp_89' <Predicate = (!tmp_85)> <Delay = 0.00>
ST_124 : Operation 558 [1/1] (1.24ns)   --->   "%fpga_output_V = select i1 %tmp_85, i8 %neg_ti4, i8 %tmp_89" [MaxCutHLS.cpp:117]   --->   Operation 558 'select' 'fpga_output_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 559 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i2* %output_stream_V_user_V, i1* %output_stream_V_last_V, i5* %output_stream_V_id_V, i6* %output_stream_V_dest_V, i8 %fpga_output_V, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %output_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)" [MaxCutHLS.cpp:120]   --->   Operation 559 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 125 <SV = 118> <Delay = 0.00>
ST_125 : Operation 560 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %output_stream_V_data_V, i1* %output_stream_V_keep_V, i1* %output_stream_V_strb_V, i2* %output_stream_V_user_V, i1* %output_stream_V_last_V, i5* %output_stream_V_id_V, i6* %output_stream_V_dest_V, i8 %fpga_output_V, i1 %tmp_keep_V_load, i1 %tmp_strb_V_load, i2 %tmp_user_V_load, i1 %output_last_V, i5 %tmp_id_V_load, i6 %tmp_dest_V_load)" [MaxCutHLS.cpp:120]   --->   Operation 560 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_125 : Operation 561 [1/1] (0.00ns)   --->   "br label %14" [MaxCutHLS.cpp:116]   --->   Operation 561 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', MaxCutHLS.cpp:44) with incoming values : ('indvarinc', MaxCutHLS.cpp:44) [38]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('invdar', MaxCutHLS.cpp:44) with incoming values : ('indvarinc', MaxCutHLS.cpp:44) [38]  (0 ns)
	'sub' operation ('tmp_1', MaxCutHLS.cpp:44) [44]  (1.83 ns)

 <State 3>: 4.19ns
The critical path consists of the following:
	'phi' operation ('invdar1', MaxCutHLS.cpp:44) with incoming values : ('indvarinc1', MaxCutHLS.cpp:44) [48]  (0 ns)
	'add' operation ('tmp_5', MaxCutHLS.cpp:44) [51]  (1.87 ns)
	'getelementptr' operation ('matrix_addr', MaxCutHLS.cpp:44) [53]  (0 ns)
	'store' operation (MaxCutHLS.cpp:44) of constant 0 on array 'matrix', MaxCutHLS.cpp:44 [54]  (2.32 ns)

 <State 4>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', MaxCutHLS.cpp:48) [71]  (0 ns)
	'sub' operation ('tmp_8', MaxCutHLS.cpp:51) [81]  (1.83 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	axis read on port 'input_stream_V_data_V' (MaxCutHLS.cpp:50) [90]  (0 ns)
	'mul' operation of DSP[98] ('tmp_10', MaxCutHLS.cpp:51) [98]  (6.38 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('matrix_addr_1', MaxCutHLS.cpp:51) [102]  (0 ns)
	'store' operation (MaxCutHLS.cpp:51) of variable 'tmp_12_cast_cast', MaxCutHLS.cpp:51 on array 'matrix', MaxCutHLS.cpp:44 [104]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'phi' operation ('invdar2', MaxCutHLS.cpp:55) with incoming values : ('indvarinc2', MaxCutHLS.cpp:55) [116]  (0 ns)
	'getelementptr' operation ('currentSolution_addr', MaxCutHLS.cpp:55) [119]  (0 ns)
	'store' operation (MaxCutHLS.cpp:55) of constant 0 on array 'currentSolution', MaxCutHLS.cpp:55 [120]  (2.32 ns)

 <State 8>: 3.76ns
The critical path consists of the following:
	'load' operation ('reg_V_load', MaxCutHLS.cpp:15->MaxCutHLS.cpp:57) on static variable 'reg_V' [134]  (0 ns)
	'xor' operation ('tmp2', MaxCutHLS.cpp:16->MaxCutHLS.cpp:57) [142]  (0 ns)
	'xor' operation ('ret_V_i', MaxCutHLS.cpp:16->MaxCutHLS.cpp:57) [143]  (1 ns)
	'or' operation ('tmp_28', MaxCutHLS.cpp:16->MaxCutHLS.cpp:57) [146]  (0.992 ns)
	'store' operation (MaxCutHLS.cpp:16->MaxCutHLS.cpp:57) of variable 'ret.V', MaxCutHLS.cpp:16->MaxCutHLS.cpp:57 on static variable 'reg_V' [149]  (1.77 ns)

 <State 9>: 6.13ns
The critical path consists of the following:
	'load' operation ('reg_V_load_1', MaxCutHLS.cpp:15->MaxCutHLS.cpp:79) on static variable 'reg_V' [167]  (0 ns)
	'xor' operation ('tmp4', MaxCutHLS.cpp:16->MaxCutHLS.cpp:79) [174]  (0 ns)
	'xor' operation ('ret_V_i1', MaxCutHLS.cpp:16->MaxCutHLS.cpp:79) [175]  (1 ns)
	'or' operation ('tmp_43', MaxCutHLS.cpp:16->MaxCutHLS.cpp:79) [187]  (0.992 ns)
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 10>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)

 <State 44>: 6ns
The critical path consists of the following:
	'srem' operation ('ret.V', MaxCutHLS.cpp:79) [193]  (4.13 ns)
	'sub' operation ('tmp_47', MaxCutHLS.cpp:83) [199]  (1.87 ns)

 <State 45>: 4.19ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', MaxCutHLS.cpp:82) [202]  (0 ns)
	'add' operation ('tmp_54', MaxCutHLS.cpp:83) [211]  (1.87 ns)
	'getelementptr' operation ('matrix_addr_2', MaxCutHLS.cpp:83) [213]  (0 ns)
	'load' operation ('matrix_load', MaxCutHLS.cpp:83) on array 'matrix', MaxCutHLS.cpp:44 [214]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'load' operation ('matrix_load', MaxCutHLS.cpp:83) on array 'matrix', MaxCutHLS.cpp:44 [214]  (2.32 ns)

 <State 47>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_22', MaxCutHLS.cpp:83) [218]  (8.51 ns)

 <State 48>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul', MaxCutHLS.cpp:83) [220]  (8.5 ns)

 <State 49>: 8.7ns
The critical path consists of the following:
	'sub' operation ('neg_mul', MaxCutHLS.cpp:83) [221]  (3.55 ns)
	'select' operation ('p_v1_v', MaxCutHLS.cpp:83) [225]  (0.732 ns)
	'sub' operation ('neg_ti', MaxCutHLS.cpp:83) [227]  (2.17 ns)
	'select' operation ('tmp_59', MaxCutHLS.cpp:83) [229]  (0 ns)
	'add' operation ('localFieldVal', MaxCutHLS.cpp:83) [230]  (2.26 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'load' operation ('currentSolution_load', MaxCutHLS.cpp:86) on array 'currentSolution', MaxCutHLS.cpp:55 [235]  (2.32 ns)

 <State 51>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_19', MaxCutHLS.cpp:86) [236]  (8.51 ns)

 <State 52>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul7', MaxCutHLS.cpp:86) [238]  (8.5 ns)

 <State 53>: 6.42ns
The critical path consists of the following:
	'sub' operation ('neg_mul8', MaxCutHLS.cpp:86) [239]  (3.55 ns)
	'select' operation ('tmp_53', MaxCutHLS.cpp:86) [245]  (0 ns)
	'sub' operation ('neg_ti1', MaxCutHLS.cpp:86) [246]  (2.17 ns)
	'select' operation ('deltaEnergy', MaxCutHLS.cpp:86) [247]  (0.704 ns)

 <State 54>: 3.81ns
The critical path consists of the following:
	'load' operation ('temperature_load_1', MaxCutHLS.cpp:22->MaxCutHLS.cpp:88) on local variable 'temperature' [251]  (0 ns)
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 55>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 56>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 57>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 58>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 59>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 60>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 61>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 62>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 63>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 64>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 65>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 66>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 67>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 68>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 69>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 70>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 71>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 72>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 73>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 74>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 75>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 76>: 3.81ns
The critical path consists of the following:
	'sdiv' operation ('tmp_62', MaxCutHLS.cpp:88) [254]  (3.81 ns)

 <State 77>: 8.51ns
The critical path consists of the following:
	'mul' operation ('Ny1', MaxCutHLS.cpp:22->MaxCutHLS.cpp:88) [258]  (8.51 ns)

 <State 78>: 8.51ns
The critical path consists of the following:
	'mul' operation ('Ny3', MaxCutHLS.cpp:24->MaxCutHLS.cpp:88) [269]  (8.51 ns)

 <State 79>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul1', MaxCutHLS.cpp:28->MaxCutHLS.cpp:88) [279]  (8.5 ns)

 <State 80>: 3.77ns
The critical path consists of the following:
	'sub' operation ('neg_mul1', MaxCutHLS.cpp:28->MaxCutHLS.cpp:88) [280]  (3.07 ns)
	'select' operation ('p_v2_v', MaxCutHLS.cpp:28->MaxCutHLS.cpp:88) [284]  (0.692 ns)

 <State 81>: 6.13ns
The critical path consists of the following:
	'xor' operation ('tmp5', MaxCutHLS.cpp:16->MaxCutHLS.cpp:90) [301]  (0 ns)
	'xor' operation ('ret_V_i2', MaxCutHLS.cpp:16->MaxCutHLS.cpp:90) [303]  (1 ns)
	'or' operation ('tmp_74', MaxCutHLS.cpp:16->MaxCutHLS.cpp:90) [306]  (0.992 ns)
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 82>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 83>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 84>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 85>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 86>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 87>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 88>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 89>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 90>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 91>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 92>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 93>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 94>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 95>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 96>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 97>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 98>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 99>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 100>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 101>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 102>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 103>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 104>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 105>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 106>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 107>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 108>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 109>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 110>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 111>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 112>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 113>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 114>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 115>: 4.13ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)

 <State 116>: 6.56ns
The critical path consists of the following:
	'urem' operation ('ret.V', MaxCutHLS.cpp:90) [310]  (4.13 ns)
	'icmp' operation ('tmp_25', MaxCutHLS.cpp:90) [312]  (2.43 ns)

 <State 117>: 8.51ns
The critical path consists of the following:
	'load' operation ('temperature_load', MaxCutHLS.cpp:96) on local variable 'temperature' [326]  (0 ns)
	'mul' operation ('tmp_33', MaxCutHLS.cpp:96) [327]  (8.51 ns)

 <State 118>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul3', MaxCutHLS.cpp:96) [329]  (8.5 ns)

 <State 119>: 8.15ns
The critical path consists of the following:
	'sub' operation ('neg_mul2', MaxCutHLS.cpp:96) [330]  (3.55 ns)
	'select' operation ('tmp_79', MaxCutHLS.cpp:96) [336]  (0 ns)
	'sub' operation ('neg_ti3', MaxCutHLS.cpp:96) [337]  (2.08 ns)
	'select' operation ('tmp_34', MaxCutHLS.cpp:96) [338]  (0.756 ns)
	'store' operation (MaxCutHLS.cpp:96) of variable 'tmp_34', MaxCutHLS.cpp:96 on local variable 'temperature' [339]  (1.77 ns)

 <State 120>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_37', MaxCutHLS.cpp:102) [348]  (2.47 ns)
	'and' operation ('or_cond', MaxCutHLS.cpp:102) [349]  (0.978 ns)

 <State 121>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', MaxCutHLS.cpp:116) [357]  (0 ns)
	'getelementptr' operation ('currentSolution_addr_4', MaxCutHLS.cpp:117) [369]  (0 ns)
	'load' operation ('currentSolution_load_2', MaxCutHLS.cpp:117) on array 'currentSolution', MaxCutHLS.cpp:55 [370]  (2.32 ns)

 <State 122>: 2.32ns
The critical path consists of the following:
	'load' operation ('currentSolution_load_2', MaxCutHLS.cpp:117) on array 'currentSolution', MaxCutHLS.cpp:55 [370]  (2.32 ns)

 <State 123>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul4', MaxCutHLS.cpp:117) [372]  (8.5 ns)

 <State 124>: 7.44ns
The critical path consists of the following:
	'sub' operation ('neg_mul3', MaxCutHLS.cpp:117) [373]  (3.55 ns)
	'select' operation ('p_v_v', MaxCutHLS.cpp:117) [377]  (0.732 ns)
	'sub' operation ('neg_ti4', MaxCutHLS.cpp:117) [379]  (1.92 ns)
	'select' operation ('fpga_output.V', MaxCutHLS.cpp:117) [381]  (1.25 ns)

 <State 125>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
