Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/student/Desktop/ra46-2014/lab1/projects/1_basic/timer_counter_isim_beh.exe -prj C:/Users/student/Desktop/ra46-2014/lab1/projects/1_basic/timer_counter_beh.prj work.timer_counter 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/student/Desktop/ra46-2014/lab1/projects/1_basic/src/rtl/reg.vhd" into library work
Parsing VHDL file "C:/Users/student/Desktop/ra46-2014/lab1/projects/1_basic/src/rtl/timer_counter.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture arch_reg of entity reg [\reg(8,0)\]
Compiling architecture rtl of entity timer_counter
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/student/Desktop/ra46-2014/lab1/projects/1_basic/timer_counter_isim_beh.exe
Fuse Memory Usage: 34428 KB
Fuse CPU Usage: 374 ms
