// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1667\sampleModel1667_2_sub\Mysubsystem_2.v
// Created: 2024-07-01 14:33:12
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_2
// Source Path: sampleModel1667_2_sub/Subsystem/Mysubsystem_2
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_2
          (In1,
           In2,
           Out1,
           Out2);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [15:0] Out1;  // ufix16_En7
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk37_out1;  // uint8
  wire [7:0] cfblk86_out1;  // uint8
  wire [7:0] cfblk89_out1;  // uint8
  wire [15:0] cfblk82_out1;  // ufix16_En7


  assign cfblk37_out1 = (In2 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign cfblk86_out1 = cfblk37_out1 + In1;



  assign cfblk89_out1 = (cfblk86_out1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign cfblk82_out1 = {1'b0, {cfblk89_out1, 7'b0000000}};



  assign Out1 = cfblk82_out1;

  assign Out2 = cfblk86_out1;

endmodule  // Mysubsystem_2

