#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec  2 17:17:50 2025
# Process ID: 4086111
# Current directory: /home/bouthsarath/ibert_dfe
# Command line: vivado -mode tcl -source ./fwk/src/main.tcl -notrace -journal prj/zubpm_hw/zubpm_hw.jou -log prj/zubpm_hw/zubpm_hw.log -tclargs init gui -c cfg/hw.cfg -t vivado
# Log file: /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.log
# Journal file: /home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.jou
# Running On: WPS-171005, OS: Linux, CPU Frequency: 799.104 MHz, CPU Physical cores: 16, Host memory: 67199 MB
#-----------------------------------------------------------
source ./fwk/src/main.tcl -notrace
--------------------------------------------------------------------------------

    __/\\\\\\\\\\\\\\\__/\\\______________/\\\__/\\\________/\\_
     _\/\\\///////////__\/\\\_____________\/\\\_\/\\\_____/\\//__
      _\/\\\_____________\/\\\_____________\/\\\_\/\\\__/\\\//_____
       _\/\\\\\\\\\\\_____\//\\\____/\\\____/\\\__\/\\\\\\//\\\_____
        _\/\\\///////_______\//\\\__/\\\\\__/\\\___\/\\\//_\//\\\____
         _\/\\\_______________\//\\\/\\\/\\\/\\\____\/\\\____\//\\\___
          _\/\\\________________\//\\\\\\//\\\\\_____\/\\\_____\//\\\__
           _\/\\\_________________\//\\\__\//\\\______\/\\\______\//\\\_
            _\///___________________\///____\///_______\///________\///__

--------------------------------------------------------------------------------
 FPGA Firmware Framework Project (FWK)
                                                 developed by MSK Group of DESY
--------------------------------------------------------------------------------
# INFO: Absolute path of the firmware framework project:
[::fwfwk::ProjectPath] /home/bouthsarath/ibert_dfe
# INFO: main.tcl [args]: init gui -c cfg/hw.cfg -t vivado
# INFO: Getting default project configuration from: default.cfg
# INFO: Getting project configuration from: /home/bouthsarath/ibert_dfe/cfg/hw.cfg
# INFO: Sourcing  fwfwk_vivado.tcl
# WARNING: no Git repository nor commits available to generate version

-------------------------------------
Loaded Configuration:
-------------------------------------
ProjectName : zubpm 
ProjectConf : hw 
ProjectTcl  : tcl/project_hw.tcl 
ToolType    : vivado
.....................................
Project Version : 0.0.0-0-g20000000-WPS-171005
-------------------------------------
         Git Submodules
-------------------------------------
Module path                    Version                  on branch               
--------------------------------------------------------------------------------

== INIT ==
# INFO: Creating namespace ::fwfwk::src
# WARNING: no Git repository nor commits available to generate version

# INFO: Creating namespace ::fwfwk::src::app
# WARNING: no Git repository nor commits available to generate version

In ./hw/src/main.tcl init()...
--------------------------------------------------------------------------------
# INFO: Tree View of the Sources:
 +- src                     
   +- app                     

# INFO: Running GUI ( zubpm_hw ) project ...

WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.srcs/sources_1/bd/top/top.bd}
Reading block design file </home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Successfully read diagram <top> from block design file </home/bouthsarath/ibert_dfe/prj/zubpm_hw/zubpm_hw.srcs/sources_1/bd/top/top.bd>
report_ip_status -name ip_status 
