# ğŸ§  Instruction Flow Expander (IFE)

The **Instruction Flow Expander (IFE)** is a microarchitecture component developed in **SystemVerilog**, designed to expand the instruction flow in parallel or out-of-order execution cores. It aims to increase pipeline throughput and efficiency.

This module is part of the **Alchemist** architecture but can be integrated into any CPU project with support for parallel execution, out-of-order (OoO) pipelines, or multiple functional units.

---

## ğŸš€ Purpose

To expand and organize the instruction stream after the fetch stage by providing:

- Parallel decoding of multiple instructions
- Distribution to issue queues or functional units
- Basic dependency detection
- Support for multi-issue cores (dual or more)

---

## ğŸ› ï¸ Technologies Used

- **SystemVerilog** â€” RTL hardware description
- **Icarus Verilog** / **Verilator** â€” simulation
- **Yosys** + **Surelog** â€” SystemVerilog parsing and synthesis
- **GTKWave** â€” waveform visualization (VCD)
- (Optional) **Core-V-Verif** â€” verification framework

---

## ğŸ“ Project Structure

```
ife/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ ife_controller.sv       # Main control logic
â”‚   â”œâ”€â”€ ife_decoder.sv          # Instruction decoder
â”‚   â”œâ”€â”€ ife_dispatcher.sv       # Instruction dispatch logic
â”‚   â””â”€â”€ ife_pkg.sv              # Types, parameters, macros
â”œâ”€â”€ testbench/
â”‚   â”œâ”€â”€ ife_tb.sv               # Main testbench
â”‚   â””â”€â”€ test_vectors.sv         # Test cases
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ ife_spec.md             # Technical specification
â”œâ”€â”€ README.md
â””â”€â”€ Makefile                    # Build and simulation
```

---

## âš™ï¸ How to Use

### ğŸ’¡ Integration

The IFE module can be instantiated as part of the decode or dispatch stage in any multi-issue pipeline.

---

## ğŸ“š Documentation

Detailed technical documentation is available at [`docs/ife_spec.md`](docs/ife_spec.md), including:

- Interface (inputs/outputs)
- Communication protocols
- Latency and throughput
- Example usage

---

## âœ… Status

- [ ] Basic structure implemented
- [ ] Functional testbench
- [ ] Register renaming support
- [ ] Priority-based dispatch optimization
- [ ] Integration with Reorder Buffer

---

## ğŸ§ª Roadmap

- Support for compressed instructions (RVC)
- Advanced RAW/WAW/WAR hazard detection
- Reorder buffer awareness
- Parametrizable issue width (dual, quad, etc.)

---

## ğŸ¤ Contributing

At the moment, only my contributions are accepted, when implemented and tested I will accept new contributions.

---

## ğŸ“„ License

This project is licensed under the MIT License. See the [LICENSE](LICENSE) file for details.

