

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97'
================================================================
* Date:           Sat Sep  2 22:24:48 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9225|     9225|  92.250 us|  92.250 us|  9225|  9225|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i6_l_j9  |     9223|     9223|         9|          1|          1|  9216|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    110|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     233|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     233|    214|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln251_1_fu_139_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln251_fu_127_p2       |         +|   0|  0|  17|          14|           1|
    |add_ln252_fu_167_p2       |         +|   0|  0|  13|          10|           1|
    |add_ln255_fu_215_p2       |         +|   0|  0|  14|          14|          14|
    |sub_ln255_fu_206_p2       |         -|   0|  0|  14|          14|          14|
    |icmp_ln251_fu_121_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln252_fu_145_p2      |      icmp|   0|  0|  11|          10|          10|
    |select_ln251_1_fu_159_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln251_fu_151_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 110|          83|          62|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i6_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten58_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j9_load                |   9|          2|   10|         20|
    |i6_fu_52                                |   9|          2|    4|          8|
    |indvar_flatten58_fu_56                  |   9|          2|   14|         28|
    |j9_fu_48                                |   9|          2|   10|         20|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i6_fu_52                          |   4|   0|    4|          0|
    |indvar_flatten58_fu_56            |  14|   0|   14|          0|
    |j9_fu_48                          |  10|   0|   10|          0|
    |select_ln251_1_reg_257            |   4|   0|    4|          0|
    |select_ln251_reg_252              |  10|   0|   10|          0|
    |v121_reg_278                      |  32|   0|   32|          0|
    |v122_reg_283                      |  32|   0|   32|          0|
    |v123_reg_288                      |  32|   0|   32|          0|
    |zext_ln255_2_reg_263              |  14|   0|   64|         50|
    |zext_ln255_2_reg_263              |  64|  32|   64|         50|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 233|  32|  283|        100|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97|  return value|
|grp_fu_690_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97|  return value|
|grp_fu_690_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97|  return value|
|grp_fu_690_p_opcode  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97|  return value|
|grp_fu_690_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97|  return value|
|grp_fu_690_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97|  return value|
|v244_address0        |  out|   14|   ap_memory|                                    v244|         array|
|v244_ce0             |  out|    1|   ap_memory|                                    v244|         array|
|v244_q0              |   in|   32|   ap_memory|                                    v244|         array|
|v247_address0        |  out|   14|   ap_memory|                                    v247|         array|
|v247_ce0             |  out|    1|   ap_memory|                                    v247|         array|
|v247_q0              |   in|   32|   ap_memory|                                    v247|         array|
|v248_address0        |  out|   14|   ap_memory|                                    v248|         array|
|v248_ce0             |  out|    1|   ap_memory|                                    v248|         array|
|v248_we0             |  out|    1|   ap_memory|                                    v248|         array|
|v248_d0              |  out|   32|   ap_memory|                                    v248|         array|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j9 = alloca i32 1"   --->   Operation 12 'alloca' 'j9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i6 = alloca i32 1"   --->   Operation 13 'alloca' 'i6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten58 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten58"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j9"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i116"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten58_load = load i14 %indvar_flatten58" [kernel.cpp:251]   --->   Operation 19 'load' 'indvar_flatten58_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.20ns)   --->   "%icmp_ln251 = icmp_eq  i14 %indvar_flatten58_load, i14 9216" [kernel.cpp:251]   --->   Operation 20 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.81ns)   --->   "%add_ln251 = add i14 %indvar_flatten58_load, i14 1" [kernel.cpp:251]   --->   Operation 21 'add' 'add_ln251' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251, void %for.inc15.i119, void %_Z9Res_layerPA768_fS0_S0_.exit120.exitStub" [kernel.cpp:251]   --->   Operation 22 'br' 'br_ln251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j9_load = load i10 %j9" [kernel.cpp:252]   --->   Operation 23 'load' 'j9_load' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i6_load = load i4 %i6" [kernel.cpp:251]   --->   Operation 24 'load' 'i6_load' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln251_1 = add i4 %i6_load, i4 1" [kernel.cpp:251]   --->   Operation 25 'add' 'add_ln251_1' <Predicate = (!icmp_ln251)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.77ns)   --->   "%icmp_ln252 = icmp_eq  i10 %j9_load, i10 768" [kernel.cpp:252]   --->   Operation 26 'icmp' 'icmp_ln252' <Predicate = (!icmp_ln251)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.68ns)   --->   "%select_ln251 = select i1 %icmp_ln252, i10 0, i10 %j9_load" [kernel.cpp:251]   --->   Operation 27 'select' 'select_ln251' <Predicate = (!icmp_ln251)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.02ns)   --->   "%select_ln251_1 = select i1 %icmp_ln252, i4 %add_ln251_1, i4 %i6_load" [kernel.cpp:251]   --->   Operation 28 'select' 'select_ln251_1' <Predicate = (!icmp_ln251)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln252 = add i10 %select_ln251, i10 1" [kernel.cpp:252]   --->   Operation 29 'add' 'add_ln252' <Predicate = (!icmp_ln251)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln252 = store i14 %add_ln251, i14 %indvar_flatten58" [kernel.cpp:252]   --->   Operation 30 'store' 'store_ln252' <Predicate = (!icmp_ln251)> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln252 = store i4 %select_ln251_1, i4 %i6" [kernel.cpp:252]   --->   Operation 31 'store' 'store_ln252' <Predicate = (!icmp_ln251)> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln252 = store i10 %add_ln252, i10 %j9" [kernel.cpp:252]   --->   Operation 32 'store' 'store_ln252' <Predicate = (!icmp_ln251)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln251_1, i10 0" [kernel.cpp:255]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln251_1, i8 0" [kernel.cpp:255]   --->   Operation 34 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i12 %tmp_40" [kernel.cpp:255]   --->   Operation 35 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln255 = sub i14 %tmp_s, i14 %zext_ln255" [kernel.cpp:255]   --->   Operation 36 'sub' 'sub_ln255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %select_ln251" [kernel.cpp:255]   --->   Operation 37 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln255 = add i14 %sub_ln255, i14 %zext_ln255_1" [kernel.cpp:255]   --->   Operation 38 'add' 'add_ln255' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i14 %add_ln255" [kernel.cpp:255]   --->   Operation 39 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%v244_addr = getelementptr i32 %v244, i64 0, i64 %zext_ln255_2" [kernel.cpp:255]   --->   Operation 40 'getelementptr' 'v244_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%v247_addr = getelementptr i32 %v247, i64 0, i64 %zext_ln255_2" [kernel.cpp:254]   --->   Operation 41 'getelementptr' 'v247_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%v121 = load i14 %v247_addr" [kernel.cpp:254]   --->   Operation 42 'load' 'v121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%v122 = load i14 %v244_addr" [kernel.cpp:255]   --->   Operation 43 'load' 'v122' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%v121 = load i14 %v247_addr" [kernel.cpp:254]   --->   Operation 44 'load' 'v121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 45 [1/2] (3.25ns)   --->   "%v122 = load i14 %v244_addr" [kernel.cpp:255]   --->   Operation 45 'load' 'v122' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 46 [5/5] (7.25ns)   --->   "%v123 = fadd i32 %v121, i32 %v122" [kernel.cpp:256]   --->   Operation 46 'fadd' 'v123' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 47 [4/5] (7.25ns)   --->   "%v123 = fadd i32 %v121, i32 %v122" [kernel.cpp:256]   --->   Operation 47 'fadd' 'v123' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 48 [3/5] (7.25ns)   --->   "%v123 = fadd i32 %v121, i32 %v122" [kernel.cpp:256]   --->   Operation 48 'fadd' 'v123' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 49 [2/5] (7.25ns)   --->   "%v123 = fadd i32 %v121, i32 %v122" [kernel.cpp:256]   --->   Operation 49 'fadd' 'v123' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 50 [1/5] (7.25ns)   --->   "%v123 = fadd i32 %v121, i32 %v122" [kernel.cpp:256]   --->   Operation 50 'fadd' 'v123' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln251)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_0_i6_l_j9_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%v248_addr = getelementptr i32 %v248, i64 0, i64 %zext_ln255_2" [kernel.cpp:257]   --->   Operation 53 'getelementptr' 'v248_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln253 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:253]   --->   Operation 54 'specpipeline' 'specpipeline_ln253' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [kernel.cpp:252]   --->   Operation 55 'specloopname' 'specloopname_ln252' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln257 = store i32 %v123, i14 %v248_addr" [kernel.cpp:257]   --->   Operation 56 'store' 'store_ln257' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln252 = br void %for.inc.i116" [kernel.cpp:252]   --->   Operation 57 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v244]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v247]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v248]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j9                    (alloca           ) [ 0100000000]
i6                    (alloca           ) [ 0100000000]
indvar_flatten58      (alloca           ) [ 0100000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
indvar_flatten58_load (load             ) [ 0000000000]
icmp_ln251            (icmp             ) [ 0111111110]
add_ln251             (add              ) [ 0000000000]
br_ln251              (br               ) [ 0000000000]
j9_load               (load             ) [ 0000000000]
i6_load               (load             ) [ 0000000000]
add_ln251_1           (add              ) [ 0000000000]
icmp_ln252            (icmp             ) [ 0000000000]
select_ln251          (select           ) [ 0110000000]
select_ln251_1        (select           ) [ 0110000000]
add_ln252             (add              ) [ 0000000000]
store_ln252           (store            ) [ 0000000000]
store_ln252           (store            ) [ 0000000000]
store_ln252           (store            ) [ 0000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000]
tmp_40                (bitconcatenate   ) [ 0000000000]
zext_ln255            (zext             ) [ 0000000000]
sub_ln255             (sub              ) [ 0000000000]
zext_ln255_1          (zext             ) [ 0000000000]
add_ln255             (add              ) [ 0000000000]
zext_ln255_2          (zext             ) [ 0101111111]
v244_addr             (getelementptr    ) [ 0101000000]
v247_addr             (getelementptr    ) [ 0101000000]
v121                  (load             ) [ 0100111110]
v122                  (load             ) [ 0100111110]
v123                  (fadd             ) [ 0100000001]
specloopname_ln0      (specloopname     ) [ 0000000000]
empty                 (speclooptripcount) [ 0000000000]
v248_addr             (getelementptr    ) [ 0000000000]
specpipeline_ln253    (specpipeline     ) [ 0000000000]
specloopname_ln252    (specloopname     ) [ 0000000000]
store_ln257           (store            ) [ 0000000000]
br_ln252              (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v244">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v244"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v247">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v247"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v248">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v248"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_i_j_0_i6_l_j9_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j9_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j9/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i6_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i6/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten58_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten58/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="v244_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v244_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="v247_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="14" slack="0"/>
<pin id="71" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v247_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v121/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v122/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v248_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="14" slack="7"/>
<pin id="90" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v248_addr/9 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln257_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/9 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v123/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="14" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="10" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten58_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="14" slack="0"/>
<pin id="120" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten58_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln251_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="0" index="1" bw="14" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln251_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="14" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="j9_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j9_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i6_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i6_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln251_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln252_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="0" index="1" bw="10" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="select_ln251_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln251/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln251_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln251_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln252_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln252_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="0"/>
<pin id="175" dir="0" index="1" bw="14" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln252_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln252_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="10" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln252/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_s_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="14" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="1"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_40_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="1"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln255_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sub_ln255_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="14" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="0"/>
<pin id="209" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln255/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln255_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="1"/>
<pin id="214" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln255_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="0"/>
<pin id="217" dir="0" index="1" bw="10" slack="0"/>
<pin id="218" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln255/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln255_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="14" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="j9_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j9 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i6_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i6 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_flatten58_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="14" slack="0"/>
<pin id="243" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten58 "/>
</bind>
</comp>

<comp id="248" class="1005" name="icmp_ln251_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="7"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln251 "/>
</bind>
</comp>

<comp id="252" class="1005" name="select_ln251_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="1"/>
<pin id="254" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln251 "/>
</bind>
</comp>

<comp id="257" class="1005" name="select_ln251_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln251_1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="zext_ln255_2_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="7"/>
<pin id="265" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln255_2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="v244_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="1"/>
<pin id="270" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v244_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="v247_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="14" slack="1"/>
<pin id="275" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v247_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="v121_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v121 "/>
</bind>
</comp>

<comp id="283" class="1005" name="v122_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v122 "/>
</bind>
</comp>

<comp id="288" class="1005" name="v123_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v123 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="60" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="118" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="143"><net_src comp="136" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="133" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="133" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="164"><net_src comp="145" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="139" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="136" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="151" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="127" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="159" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="167" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="188" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="206" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="230"><net_src comp="48" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="237"><net_src comp="52" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="244"><net_src comp="56" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="251"><net_src comp="121" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="151" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="260"><net_src comp="159" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="266"><net_src comp="221" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="271"><net_src comp="60" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="276"><net_src comp="67" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="281"><net_src comp="74" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="286"><net_src comp="80" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="291"><net_src comp="99" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="93" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v248 | {9 }
 - Input state : 
	Port: Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 : v244 | {2 3 }
	Port: Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 : v247 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten58_load : 1
		icmp_ln251 : 2
		add_ln251 : 2
		br_ln251 : 3
		j9_load : 1
		i6_load : 1
		add_ln251_1 : 2
		icmp_ln252 : 2
		select_ln251 : 3
		select_ln251_1 : 3
		add_ln252 : 4
		store_ln252 : 3
		store_ln252 : 4
		store_ln252 : 5
	State 2
		zext_ln255 : 1
		sub_ln255 : 2
		add_ln255 : 3
		zext_ln255_2 : 4
		v244_addr : 5
		v247_addr : 5
		v121 : 6
		v122 : 6
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		store_ln257 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_99       |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln251_fu_127   |    0    |    0    |    17   |
|    add   |   add_ln251_1_fu_139  |    0    |    0    |    13   |
|          |    add_ln252_fu_167   |    0    |    0    |    13   |
|          |    add_ln255_fu_215   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln251_fu_121   |    0    |    0    |    12   |
|          |   icmp_ln252_fu_145   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln251_fu_151  |    0    |    0    |    10   |
|          | select_ln251_1_fu_159 |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    sub_ln255_fu_206   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_s_fu_188     |    0    |    0    |    0    |
|          |     tmp_40_fu_195     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln255_fu_202   |    0    |    0    |    0    |
|   zext   |  zext_ln255_1_fu_212  |    0    |    0    |    0    |
|          |  zext_ln255_2_fu_221  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   205   |   498   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i6_reg_234       |    4   |
|   icmp_ln251_reg_248   |    1   |
|indvar_flatten58_reg_241|   14   |
|       j9_reg_227       |   10   |
| select_ln251_1_reg_257 |    4   |
|  select_ln251_reg_252  |   10   |
|      v121_reg_278      |   32   |
|      v122_reg_283      |   32   |
|      v123_reg_288      |   32   |
|    v244_addr_reg_268   |   14   |
|    v247_addr_reg_273   |   14   |
|  zext_ln255_2_reg_263  |   64   |
+------------------------+--------+
|          Total         |   231  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_80 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   205  |   498  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   231  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   436  |   516  |
+-----------+--------+--------+--------+--------+
