make can figure out by itself how to make objects files.

Therefore, we don't need a rule for each .c file


@ and ^ are build-in variables in make

@ = target
^ = dependencies
