// Seed: 849326113
module module_0 (
    input tri id_0,
    output supply0 id_1
);
  logic id_3;
  assign module_1.id_2 = 0;
  static logic \id_4 ;
  ;
  tri1 id_5;
  assign id_5 = 1;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd79
) (
    output logic id_0,
    output wor   id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  uwire _id_4,
    input  tri0  id_5,
    input  tri1  id_6,
    input  wand  id_7
);
  reg [-1 : (  id_4  )] id_9;
  always @(1 == id_6, negedge 1 or negedge 1) begin : LABEL_0
    id_0 = id_3;
    id_9 = 1 - ~1;
  end
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
