$date
	Thu Sep 15 10:41:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var wire 1 % cout $end
$var reg 1 & k $end
$var reg 1 ' x0 $end
$var reg 1 ( x1 $end
$var reg 1 ) x2 $end
$var reg 1 * x3 $end
$var reg 1 + y0 $end
$var reg 1 , y1 $end
$var reg 1 - y2 $end
$var reg 1 . y3 $end
$scope module fbas $end
$var wire 1 & k $end
$var wire 1 ' x0 $end
$var wire 1 ( x1 $end
$var wire 1 ) x2 $end
$var wire 1 * x3 $end
$var wire 1 + y0 $end
$var wire 1 , y1 $end
$var wire 1 - y2 $end
$var wire 1 . y3 $end
$var wire 1 / yk0 $end
$var wire 1 0 yk1 $end
$var wire 1 1 yk2 $end
$var wire 1 2 yk3 $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var wire 1 % cout $end
$var wire 1 3 c3 $end
$var wire 1 4 c2 $end
$var wire 1 5 c1 $end
$scope module stage0 $end
$var wire 1 ' a $end
$var wire 1 / b $end
$var wire 1 & cin $end
$var wire 1 5 cout $end
$var wire 1 $ s $end
$upscope $end
$scope module stage1 $end
$var wire 1 ( a $end
$var wire 1 0 b $end
$var wire 1 5 cin $end
$var wire 1 4 cout $end
$var wire 1 # s $end
$upscope $end
$scope module stage2 $end
$var wire 1 ) a $end
$var wire 1 1 b $end
$var wire 1 4 cin $end
$var wire 1 3 cout $end
$var wire 1 " s $end
$upscope $end
$scope module stage3 $end
$var wire 1 * a $end
$var wire 1 2 b $end
$var wire 1 3 cin $end
$var wire 1 % cout $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
04
13
12
11
00
0/
1.
1-
0,
0+
1*
1)
1(
0'
0&
1%
0$
1#
0"
1!
$end
#20
0%
03
1!
1"
1#
1$
02
01
10
0.
0-
1,
0(
1'
#40
13
1%
0"
1!
15
1/
00
11
12
1$
1&
#60
0!
03
1"
01
1-
#80
