{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458883345555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458883345562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 23:22:25 2016 " "Processing started: Thu Mar 24 23:22:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458883345562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458883345562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialtoSPI -c SerialtoSPI " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialtoSPI -c SerialtoSPI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458883345562 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1458883345901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialtospi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file serialtospi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SerialtoSPI " "Found entity 1: SerialtoSPI" {  } { { "SerialtoSPI.bdf" "" { Schematic "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SerialtoSPI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458883356120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458883356120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_register.v 1 1 " "Found 1 design units, including 1 entities, in source file input_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 INPUT_REGISTER " "Found entity 1: INPUT_REGISTER" {  } { { "INPUT_REGISTER.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/INPUT_REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458883356121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458883356121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_register.v 1 1 " "Found 1 design units, including 1 entities, in source file output_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 OUTPUT_REGISTER " "Found entity 1: OUTPUT_REGISTER" {  } { { "OUTPUT_REGISTER.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/OUTPUT_REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458883356123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458883356123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_in.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_IN " "Found entity 1: SERIAL_IN" {  } { { "SERIAL_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458883356124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458883356124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_out.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_OUT " "Found entity 1: SERIAL_OUT" {  } { { "SERIAL_OUT.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458883356125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458883356125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CLOCK.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/CLOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458883356125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458883356125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SerialtoSPI " "Elaborating entity \"SerialtoSPI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1458883356149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_OUT SERIAL_OUT:inst5 " "Elaborating entity \"SERIAL_OUT\" for hierarchy \"SERIAL_OUT:inst5\"" {  } { { "SerialtoSPI.bdf" "inst5" { Schematic "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SerialtoSPI.bdf" { { 48 976 1160 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458883356176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SERIAL_OUT.v(15) " "Verilog HDL assignment warning at SERIAL_OUT.v(15): truncated value with size 32 to match size of target (4)" {  } { { "SERIAL_OUT.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_OUT.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458883356177 "|SerialtoSPI|SERIAL_OUT:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:inst " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:inst\"" {  } { { "SerialtoSPI.bdf" "inst" { Schematic "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SerialtoSPI.bdf" { { 8 80 280 88 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458883356177 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CLOCK.v(14) " "Verilog HDL assignment warning at CLOCK.v(14): truncated value with size 32 to match size of target (16)" {  } { { "CLOCK.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/CLOCK.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458883356178 "|SerialtoSPI|CLOCK:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CLOCK.v(27) " "Verilog HDL assignment warning at CLOCK.v(27): truncated value with size 32 to match size of target (16)" {  } { { "CLOCK.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/CLOCK.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458883356178 "|SerialtoSPI|CLOCK:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CLOCK.v(39) " "Verilog HDL assignment warning at CLOCK.v(39): truncated value with size 32 to match size of target (16)" {  } { { "CLOCK.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/CLOCK.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458883356178 "|SerialtoSPI|CLOCK:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_IN SERIAL_IN:inst4 " "Elaborating entity \"SERIAL_IN\" for hierarchy \"SERIAL_IN:inst4\"" {  } { { "SerialtoSPI.bdf" "inst4" { Schematic "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SerialtoSPI.bdf" { { 352 360 552 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458883356179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SERIAL_IN.v(26) " "Verilog HDL assignment warning at SERIAL_IN.v(26): truncated value with size 32 to match size of target (4)" {  } { { "SERIAL_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_IN.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458883356179 "|SerialtoSPI|SERIAL_IN:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SERIAL_IN.v(42) " "Verilog HDL assignment warning at SERIAL_IN.v(42): truncated value with size 32 to match size of target (4)" {  } { { "SERIAL_IN.v" "" { Text "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SERIAL_IN.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1458883356180 "|SerialtoSPI|SERIAL_IN:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUTPUT_REGISTER OUTPUT_REGISTER:inst8 " "Elaborating entity \"OUTPUT_REGISTER\" for hierarchy \"OUTPUT_REGISTER:inst8\"" {  } { { "SerialtoSPI.bdf" "inst8" { Schematic "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SerialtoSPI.bdf" { { 128 664 888 208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458883356180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INPUT_REGISTER INPUT_REGISTER:inst7 " "Elaborating entity \"INPUT_REGISTER\" for hierarchy \"INPUT_REGISTER:inst7\"" {  } { { "SerialtoSPI.bdf" "inst7" { Schematic "C:/Users/Kenneth/Desktop/Mechatronics/Serial to SPI/SerialtoSPI.bdf" { { 232 664 888 344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458883356181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1458883356657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1458883357208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458883357208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "126 " "Implemented 126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1458883357244 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1458883357244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1458883357244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1458883357244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458883357255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 23:22:37 2016 " "Processing ended: Thu Mar 24 23:22:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458883357255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458883357255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458883357255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458883357255 ""}
