============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 22 2023  07:58:38 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (173 ps) Late External Delay Assertion at pin SUM[63]
          Group: I2O
     Startpoint: (R) P0[62]
          Clock: (R) VCLK
       Endpoint: (F) SUM[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     461                  
             Slack:=     173                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_1_1 
  output_delay             133             counter.sdc_line_14     

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  P0[62]          -       -      R     (arrival)      1  1.1     0     0     533    (-,-) 
  g59794__2900/S  -       A->S   F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g59483__1857/S  -       CI->S  R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g59330__4296/S  -       B->S   F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g59263__2703/CO -       CI->CO F     ADDFX1         1  0.5    10    43     768    (-,-) 
  g59182__2703/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     804    (-,-) 
  g59175__7114/Y  -       B->Y   F     XNOR2X1        1  0.5     8    31     834    (-,-) 
  g59150__6877/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     870    (-,-) 
  g59110__1309/Y  -       B->Y   F     XNOR2X1        1  0.5     8    31     900    (-,-) 
  g59105__4296/Y  -       B->Y   R     XNOR2X1        1  0.7     9    36     936    (-,-) 
  g59045__8780/S  -       CI->S  F     ADDFX1         1  0.0     7    58     994    (-,-) 
  SUM[63]         -       -      F     (port)         -    -     -     0     994    (-,-) 
#-----------------------------------------------------------------------------------------

