// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _A_IO_L2_in_inter_tra_1_HH_
#define _A_IO_L2_in_inter_tra_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct A_IO_L2_in_inter_tra_1 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<1> > local_A_0_V_address0;
    sc_out< sc_logic > local_A_0_V_ce0;
    sc_out< sc_logic > local_A_0_V_we0;
    sc_out< sc_lv<128> > local_A_0_V_d0;
    sc_in< sc_lv<128> > fifo_A_in_V_V_dout;
    sc_in< sc_logic > fifo_A_in_V_V_empty_n;
    sc_out< sc_logic > fifo_A_in_V_V_read;
    sc_out< sc_lv<128> > fifo_A_out_V_V_din;
    sc_in< sc_logic > fifo_A_out_V_V_full_n;
    sc_out< sc_logic > fifo_A_out_V_V_write;


    // Module declarations
    A_IO_L2_in_inter_tra_1(sc_module_name name);
    SC_HAS_PROCESS(A_IO_L2_in_inter_tra_1);

    ~A_IO_L2_in_inter_tra_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > fifo_A_in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln75_reg_205;
    sc_signal< sc_logic > fifo_A_out_V_V_blk_n;
    sc_signal< sc_lv<1> > select_ln82_1_reg_219;
    sc_signal< sc_lv<3> > indvar_flatten_reg_102;
    sc_signal< sc_lv<2> > c3_0_reg_113;
    sc_signal< sc_lv<2> > c4_0_reg_124;
    sc_signal< sc_lv<1> > icmp_ln75_fu_135_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > add_ln75_fu_141_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<2> > select_ln82_fu_159_p3;
    sc_signal< sc_lv<2> > select_ln82_reg_214;
    sc_signal< sc_lv<1> > select_ln82_1_fu_179_p3;
    sc_signal< sc_lv<2> > select_ln75_fu_187_p3;
    sc_signal< sc_lv<2> > c4_fu_195_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<64> > zext_ln83_fu_201_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln77_fu_153_p2;
    sc_signal< sc_lv<2> > c3_fu_147_p2;
    sc_signal< sc_lv<1> > icmp_ln82_fu_167_p2;
    sc_signal< sc_lv<1> > icmp_ln82_1_fu_173_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln75_fu_141_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_c3_fu_147_p2();
    void thread_c4_fu_195_p2();
    void thread_fifo_A_in_V_V_blk_n();
    void thread_fifo_A_in_V_V_read();
    void thread_fifo_A_out_V_V_blk_n();
    void thread_fifo_A_out_V_V_din();
    void thread_fifo_A_out_V_V_write();
    void thread_icmp_ln75_fu_135_p2();
    void thread_icmp_ln77_fu_153_p2();
    void thread_icmp_ln82_1_fu_173_p2();
    void thread_icmp_ln82_fu_167_p2();
    void thread_local_A_0_V_address0();
    void thread_local_A_0_V_ce0();
    void thread_local_A_0_V_d0();
    void thread_local_A_0_V_we0();
    void thread_select_ln75_fu_187_p3();
    void thread_select_ln82_1_fu_179_p3();
    void thread_select_ln82_fu_159_p3();
    void thread_zext_ln83_fu_201_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
