# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:34:23 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:34:24 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 11:34:24 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_16672\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_16672\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_16672\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# Break key hit
# Break in Module eth_wishbone at ../rtl/eth_wishbone.v line 1958
do cov.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:36:27 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:36:28 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:36:28 on Dec 01,2025
# vopt -reportprogress 300 work.top "+cover=fcbest" -o mac_tx_rx_test 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface proc_intf
# -- Loading interface mem_intf
# -- Loading interface tx_intf
# -- Loading interface rx_intf
# -- Loading interface miim_intf
# -- Loading module ethmac
# -- Loading module eth_miim
# -- Loading module eth_clockgen
# -- Loading module eth_shiftreg
# -- Loading module eth_outputcontrol
# -- Loading module eth_registers
# -- Loading module eth_register
# -- Loading module eth_maccontrol
# -- Loading module eth_receivecontrol
# -- Loading module eth_transmitcontrol
# -- Loading module eth_txethmac
# -- Loading module eth_txcounters
# -- Loading module eth_txstatem
# -- Loading module eth_crc
# -- Loading module eth_random
# -- Loading module eth_rxethmac
# -- Loading module eth_rxstatem
# -- Loading module eth_rxcounters
# -- Loading module eth_rxaddrcheck
# -- Loading module eth_wishbone
# -- Loading module eth_spram_256x32
# -- Loading module eth_fifo
# -- Loading module eth_macstatus
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Incremental compilation check found 1 design-unit (out of 50) may be reused.
# Optimizing 49 design-units (inlining 71/72 module instances):
# -- Optimizing package list_svh_unit(fast)
# -- Inlining interface proc_intf(fast__2)
# -- Inlining interface mem_intf(fast__2)
# -- Inlining interface tx_intf(fast__2)
# -- Inlining interface rx_intf(fast__2)
# -- Inlining interface miim_intf(fast__1)
# -- Inlining module eth_clockgen(fast)
# -- Inlining module eth_shiftreg(fast)
# -- Inlining module eth_outputcontrol(fast)
# -- Inlining module eth_miim(fast)
# -- Inlining module eth_register(fast)
# -- Inlining module eth_register(fast__1)
# -- Inlining module eth_register(fast__2)
# -- Inlining module eth_register(fast__3)
# -- Inlining module eth_register(fast__4)
# -- Inlining module eth_register(fast__5)
# -- Inlining module eth_register(fast__6)
# -- Inlining module eth_register(fast__7)
# -- Inlining module eth_register(fast__8)
# -- Inlining module eth_register(fast__9)
# -- Inlining module eth_register(fast__10)
# -- Inlining module eth_register(fast__11)
# -- Inlining module eth_register(fast__12)
# -- Inlining module eth_register(fast__13)
# -- Inlining module eth_register(fast__14)
# -- Inlining module eth_registers(fast)
# -- Inlining module eth_receivecontrol(fast)
# -- Inlining module eth_transmitcontrol(fast)
# -- Inlining module eth_maccontrol(fast)
# -- Inlining module eth_txcounters(fast)
# -- Inlining module eth_txstatem(fast)
# -- Inlining module eth_crc(fast)
# -- Inlining module eth_random(fast)
# -- Inlining module eth_txethmac(fast)
# -- Inlining module eth_rxstatem(fast)
# -- Inlining module eth_rxcounters(fast)
# -- Inlining module eth_rxaddrcheck(fast)
# -- Inlining module eth_rxethmac(fast)
# -- Inlining module eth_spram_256x32(fast)
# -- Inlining module eth_fifo(fast)
# -- Inlining module eth_wishbone(fast)
# -- Inlining module eth_macstatus(fast)
# -- Inlining module ethmac(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface tx_intf(fast)
# -- Optimizing interface mem_intf(fast)
# -- Optimizing interface proc_intf(fast)
# -- Optimizing interface rx_intf(fast)
# -- Optimizing interface miim_intf(fast)
# Optimized design name is mac_tx_rx_test
# End time: 11:36:30 on Dec 01,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# End time: 11:36:30 on Dec 01,2025, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi -coverage mac_tx_rx_test 
# Start time: 11:36:30 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_25536\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit File: ../sbd/mac_sbd.sv Line: 23
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_base_seq File: ../proc/proc_seq_lib.sv Line: 13
# ** Warning: (vsim-3764) Stand-alone call to function 'predict' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_reg_write_read_rm_seq File: ../proc/proc_seq_rm_lib.sv Line: 54
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_25536\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_25536\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# Break key hit
# Break in Module top at ../rtl/eth_wishbone.v line 692
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:37:39 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:37:40 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Saving coverage database on exit...
# End time: 11:37:40 on Dec 01,2025, Elapsed time: 0:01:10
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 11:37:40 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_10360\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_10360\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_10360\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# Break key hit
# Break in Module eth_wishbone at ../rtl/eth_wishbone.v line 1984
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:40:05 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:40:06 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:40:07 on Dec 01,2025, Elapsed time: 0:02:27
# Errors: 0, Warnings: 0
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 11:40:07 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_25824\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_sbd.sv(23): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(13): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_25824\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_25824\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# Break key hit
# Break in Module eth_wishbone at ../rtl/eth_wishbone.v line 987
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:40:56 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:40:57 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:40:58 on Dec 01,2025, Elapsed time: 0:00:51
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 11:40:58 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27320\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27320\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27320\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# Break key hit
# Break in Module eth_wishbone at ../rtl/eth_wishbone.v line 1030
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:41:24 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:41:25 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:41:25 on Dec 01,2025, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 11:41:26 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26820\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26820\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26820\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# Break key hit
# Break in Module top at ../top/top.sv line 71
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:47:34 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:47:35 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:47:35 on Dec 01,2025, Elapsed time: 0:06:09
# Errors: 0, Warnings: 0
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 11:47:36 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29720\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29720\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29720\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# Break key hit
# Break in Module eth_wishbone at ../rtl/eth_wishbone.v line 1647
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:48:48 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:48:49 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:48:49 on Dec 01,2025, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 11:48:49 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29396\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29396\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29396\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# Break key hit
# Break in Module mem_intf at ../mem/mem_intf.sv line 15
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:50:09 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:50:10 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:50:10 on Dec 01,2025, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 11:50:10 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29476\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29476\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29476\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_write_read_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               proc_reg_write_read_test  -     @356 
#   env                      mac_env                   -     @369 
#     mac_sbd_i              mac_sbd                   -     @423 
#       imp_mem              uvm_analysis_imp_mem      -     @578 
#       imp_rx               uvm_analysis_imp_rx       -     @598 
#       imp_tx               uvm_analysis_imp_tx       -     @588 
#     mem_agent_i            mem_agent                 -     @414 
#       mem_model_i          mem_model                 -     @608 
#       mon                  mem_mon                   -     @617 
#         ap_port            uvm_analysis_port         -     @627 
#     miim_agent_i           miim_agent                -     @405 
#     proc_agent_i           proc_agent                -     @378 
#       drv                  proc_drv                  -     @639 
#         rsp_port           uvm_analysis_port         -     @658 
#         seq_item_port      uvm_seq_item_pull_port    -     @648 
#       sqr                  uvm_sequencer             -     @668 
#         rsp_export         uvm_analysis_export       -     @677 
#         seq_item_export    uvm_seq_item_pull_imp     -     @795 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     rx_agent_i             rx_agent                  -     @396 
#       drv                  rx_drv                    -     @811 
#         rsp_port           uvm_analysis_port         -     @830 
#         seq_item_port      uvm_seq_item_pull_port    -     @820 
#       mon                  rx_mon                    -     @977 
#         ap_port            uvm_analysis_port         -     @987 
#       sqr                  uvm_sequencer             -     @840 
#         rsp_export         uvm_analysis_export       -     @849 
#         seq_item_export    uvm_seq_item_pull_imp     -     @967 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     tx_agent_i             tx_agent                  -     @387 
#       mon                  tx_mon                    -     @1003
#         ap_port            uvm_analysis_port         -     @1012
# ----------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 2255: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 2255: uvm_test_top [STATUS] proc_reg_write_read_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 2255: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 2255 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:50:43 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:50:44 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:50:45 on Dec 01,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 11:50:45 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26768\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26768\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26768\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'mac_fd_tx_test' because it is not registered with the factory.
# UVM_FATAL @ 0: reporter [INVTST] Requested test from call to run_test(mac_fd_tx_test) not found.
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 0: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    1
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [BDTYP]     1
# [INVTST]     1
# [UVM/RELNOTES]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(135)
#    Time: 0 ns  Iteration: 0  Instance: /top
# 1
# Break in Function uvm_pkg/uvm_root::die at C:/uvm-1.2/src/base/uvm_root.svh line 135
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:52:01 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:52:02 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:52:02 on Dec 01,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 1
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 11:52:02 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29640\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29640\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29640\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# Break key hit
# Break in Module eth_wishbone at ../rtl/eth_wishbone.v line 2054
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 11:59:16 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 11:59:17 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:59:17 on Dec 01,2025, Elapsed time: 0:07:15
# Errors: 0, Warnings: 1
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 11:59:17 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_31652\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_sbd.sv(23): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(13): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_31652\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_31652\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 23385: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 23385: uvm_test_top [STATUS] mac_tx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 23385: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 23385 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:00:33 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:00:34 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:00:35 on Dec 01,2025, Elapsed time: 0:01:18
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 12:00:35 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_24724\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_24724\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_24724\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 23525: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 23525: uvm_test_top [STATUS] mac_tx_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 23525: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 23525 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do cov.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:00:51 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:00:52 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:00:52 on Dec 01,2025
# vopt -reportprogress 300 work.top "+cover=fcbest" -o mac_tx_rx_test 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface proc_intf
# -- Loading interface mem_intf
# -- Loading interface tx_intf
# -- Loading interface rx_intf
# -- Loading interface miim_intf
# -- Loading module ethmac
# -- Loading module eth_miim
# -- Loading module eth_clockgen
# -- Loading module eth_shiftreg
# -- Loading module eth_outputcontrol
# -- Loading module eth_registers
# -- Loading module eth_register
# -- Loading module eth_maccontrol
# -- Loading module eth_receivecontrol
# -- Loading module eth_transmitcontrol
# -- Loading module eth_txethmac
# -- Loading module eth_txcounters
# -- Loading module eth_txstatem
# -- Loading module eth_crc
# -- Loading module eth_random
# -- Loading module eth_rxethmac
# -- Loading module eth_rxstatem
# -- Loading module eth_rxcounters
# -- Loading module eth_rxaddrcheck
# -- Loading module eth_wishbone
# -- Loading module eth_spram_256x32
# -- Loading module eth_fifo
# -- Loading module eth_macstatus
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Incremental compilation check found 1 design-unit (out of 50) may be reused.
# Optimizing 49 design-units (inlining 71/72 module instances):
# -- Optimizing package list_svh_unit(fast)
# -- Inlining interface proc_intf(fast__2)
# -- Inlining interface mem_intf(fast__2)
# -- Inlining interface tx_intf(fast__2)
# -- Inlining interface rx_intf(fast__2)
# -- Inlining interface miim_intf(fast__1)
# -- Inlining module eth_clockgen(fast)
# -- Inlining module eth_shiftreg(fast)
# -- Inlining module eth_outputcontrol(fast)
# -- Inlining module eth_miim(fast)
# -- Inlining module eth_register(fast)
# -- Inlining module eth_register(fast__1)
# -- Inlining module eth_register(fast__2)
# -- Inlining module eth_register(fast__3)
# -- Inlining module eth_register(fast__4)
# -- Inlining module eth_register(fast__5)
# -- Inlining module eth_register(fast__6)
# -- Inlining module eth_register(fast__7)
# -- Inlining module eth_register(fast__8)
# -- Inlining module eth_register(fast__9)
# -- Inlining module eth_register(fast__10)
# -- Inlining module eth_register(fast__11)
# -- Inlining module eth_register(fast__12)
# -- Inlining module eth_register(fast__13)
# -- Inlining module eth_register(fast__14)
# -- Inlining module eth_registers(fast)
# -- Inlining module eth_receivecontrol(fast)
# -- Inlining module eth_transmitcontrol(fast)
# -- Inlining module eth_maccontrol(fast)
# -- Inlining module eth_txcounters(fast)
# -- Inlining module eth_txstatem(fast)
# -- Inlining module eth_crc(fast)
# -- Inlining module eth_random(fast)
# -- Inlining module eth_txethmac(fast)
# -- Inlining module eth_rxstatem(fast)
# -- Inlining module eth_rxcounters(fast)
# -- Inlining module eth_rxaddrcheck(fast)
# -- Inlining module eth_rxethmac(fast)
# -- Inlining module eth_spram_256x32(fast)
# -- Inlining module eth_fifo(fast)
# -- Inlining module eth_wishbone(fast)
# -- Inlining module eth_macstatus(fast)
# -- Inlining module ethmac(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface tx_intf(fast)
# -- Optimizing interface mem_intf(fast)
# -- Optimizing interface proc_intf(fast)
# -- Optimizing interface rx_intf(fast)
# -- Optimizing interface miim_intf(fast)
# Optimized design name is mac_tx_rx_test
# End time: 12:00:53 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 12:00:53 on Dec 01,2025, Elapsed time: 0:00:18
# Errors: 0, Warnings: 1
# vsim -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi -coverage mac_tx_rx_test 
# Start time: 12:00:54 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30868\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit File: ../sbd/mac_sbd.sv Line: 23
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_base_seq File: ../proc/proc_seq_lib.sv Line: 13
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30868\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30868\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 23525: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 23525: uvm_test_top [STATUS] mac_tx_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 23525: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 23525 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do cov.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:01:16 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:01:17 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:01:17 on Dec 01,2025
# vopt -reportprogress 300 work.top "+cover=fcbest" -o mac_tx_rx_test 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface proc_intf
# -- Loading interface mem_intf
# -- Loading interface tx_intf
# -- Loading interface rx_intf
# -- Loading interface miim_intf
# -- Loading module ethmac
# -- Loading module eth_miim
# -- Loading module eth_clockgen
# -- Loading module eth_shiftreg
# -- Loading module eth_outputcontrol
# -- Loading module eth_registers
# -- Loading module eth_register
# -- Loading module eth_maccontrol
# -- Loading module eth_receivecontrol
# -- Loading module eth_transmitcontrol
# -- Loading module eth_txethmac
# -- Loading module eth_txcounters
# -- Loading module eth_txstatem
# -- Loading module eth_crc
# -- Loading module eth_random
# -- Loading module eth_rxethmac
# -- Loading module eth_rxstatem
# -- Loading module eth_rxcounters
# -- Loading module eth_rxaddrcheck
# -- Loading module eth_wishbone
# -- Loading module eth_spram_256x32
# -- Loading module eth_fifo
# -- Loading module eth_macstatus
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Incremental compilation check found no design-units have changed.
# Optimized design name is mac_tx_rx_test
# End time: 12:01:18 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Saving coverage database on exit...
# ** Warning: (vsim-6874) Could not find debugging symbol files for some design-units in the design. Use 'gendbs' command to generate missing symbol files to ensure correct coverage debugging information in the GUI.
# End time: 12:01:22 on Dec 01,2025, Elapsed time: 0:00:28
# Errors: 0, Warnings: 3
# vsim -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi -coverage mac_tx_rx_test 
# Start time: 12:01:22 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30616\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit File: ../sbd/mac_sbd.sv Line: 23
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_base_seq File: ../proc/proc_seq_lib.sv Line: 13
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30616\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30616\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 23525: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 23525: uvm_test_top [STATUS] mac_tx_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 23525: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 23525 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
# coverage read -dataset MAC_TX_RX_TEST C:/Users/arpit/OneDrive/Desktop/Project/ETHERNET_MAC_VERIFICATION/sim/MAC_TX_RX_TEST.ucdb
# C:/Users/arpit/OneDrive/Desktop/Project/ETHERNET_MAC_VERIFICATION/sim/MAC_TX_RX_TEST.ucdb opened as coverage dataset "MAC_TX_RX_TEST"
coverage report -html -output covhtmlreport -annotate -details -assert -directive -cvg -code bcefst -threshL 50 -threshH 90
do cov.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:11:25 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:11:26 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:11:27 on Dec 01,2025
# vopt -reportprogress 300 work.top "+cover=fcbest" -o proc_reg_read_test 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface proc_intf
# -- Loading interface mem_intf
# -- Loading interface tx_intf
# -- Loading interface rx_intf
# -- Loading interface miim_intf
# -- Loading module ethmac
# -- Loading module eth_miim
# -- Loading module eth_clockgen
# -- Loading module eth_shiftreg
# -- Loading module eth_outputcontrol
# -- Loading module eth_registers
# -- Loading module eth_register
# -- Loading module eth_maccontrol
# -- Loading module eth_receivecontrol
# -- Loading module eth_transmitcontrol
# -- Loading module eth_txethmac
# -- Loading module eth_txcounters
# -- Loading module eth_txstatem
# -- Loading module eth_crc
# -- Loading module eth_random
# -- Loading module eth_rxethmac
# -- Loading module eth_rxstatem
# -- Loading module eth_rxcounters
# -- Loading module eth_rxaddrcheck
# -- Loading module eth_wishbone
# -- Loading module eth_spram_256x32
# -- Loading module eth_fifo
# -- Loading module eth_macstatus
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Optimizing 50 design-units (inlining 71/72 module instances):
# -- Optimizing package uvm_pkg(fast)
# -- Optimizing package list_svh_unit(fast)
# -- Inlining interface proc_intf(fast__2)
# -- Inlining interface mem_intf(fast__2)
# -- Inlining interface tx_intf(fast__2)
# -- Inlining interface rx_intf(fast__2)
# -- Inlining interface miim_intf(fast__1)
# -- Inlining module eth_clockgen(fast)
# -- Inlining module eth_shiftreg(fast)
# -- Inlining module eth_outputcontrol(fast)
# -- Inlining module eth_miim(fast)
# -- Inlining module eth_register(fast)
# -- Inlining module eth_register(fast__1)
# -- Inlining module eth_register(fast__2)
# -- Inlining module eth_register(fast__3)
# -- Inlining module eth_register(fast__4)
# -- Inlining module eth_register(fast__5)
# -- Inlining module eth_register(fast__6)
# -- Inlining module eth_register(fast__7)
# -- Inlining module eth_register(fast__8)
# -- Inlining module eth_register(fast__9)
# -- Inlining module eth_register(fast__10)
# -- Inlining module eth_register(fast__11)
# -- Inlining module eth_register(fast__12)
# -- Inlining module eth_register(fast__13)
# -- Inlining module eth_register(fast__14)
# -- Inlining module eth_registers(fast)
# -- Inlining module eth_receivecontrol(fast)
# -- Inlining module eth_transmitcontrol(fast)
# -- Inlining module eth_maccontrol(fast)
# -- Inlining module eth_txcounters(fast)
# -- Inlining module eth_txstatem(fast)
# -- Inlining module eth_crc(fast)
# -- Inlining module eth_random(fast)
# -- Inlining module eth_txethmac(fast)
# -- Inlining module eth_rxstatem(fast)
# -- Inlining module eth_rxcounters(fast)
# -- Inlining module eth_rxaddrcheck(fast)
# -- Inlining module eth_rxethmac(fast)
# -- Inlining module eth_spram_256x32(fast)
# -- Inlining module eth_fifo(fast)
# -- Inlining module eth_wishbone(fast)
# -- Inlining module eth_macstatus(fast)
# -- Inlining module ethmac(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface tx_intf(fast)
# -- Optimizing interface mem_intf(fast)
# -- Optimizing interface proc_intf(fast)
# -- Optimizing interface rx_intf(fast)
# -- Optimizing interface miim_intf(fast)
# Optimized design name is proc_reg_read_test
# End time: 12:11:29 on Dec 01,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Saving coverage database on exit...
# End time: 12:11:29 on Dec 01,2025, Elapsed time: 0:10:07
# Errors: 0, Warnings: 2
# vsim -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi -coverage proc_reg_read_test 
# Start time: 12:11:29 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_24484\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit File: ../sbd/mac_sbd.sv Line: 23
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_base_seq File: ../proc/proc_seq_lib.sv Line: 13
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_24484\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_24484\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_rx_test          -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 23525: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 23525: uvm_test_top [STATUS] mac_tx_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 23525: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 23525 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do cov.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:12:02 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:12:03 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:12:03 on Dec 01,2025
# vopt -reportprogress 300 work.top "+cover=fcbest" -o proc_reg_read_test 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface proc_intf
# -- Loading interface mem_intf
# -- Loading interface tx_intf
# -- Loading interface rx_intf
# -- Loading interface miim_intf
# -- Loading module ethmac
# -- Loading module eth_miim
# -- Loading module eth_clockgen
# -- Loading module eth_shiftreg
# -- Loading module eth_outputcontrol
# -- Loading module eth_registers
# -- Loading module eth_register
# -- Loading module eth_maccontrol
# -- Loading module eth_receivecontrol
# -- Loading module eth_transmitcontrol
# -- Loading module eth_txethmac
# -- Loading module eth_txcounters
# -- Loading module eth_txstatem
# -- Loading module eth_crc
# -- Loading module eth_random
# -- Loading module eth_rxethmac
# -- Loading module eth_rxstatem
# -- Loading module eth_rxcounters
# -- Loading module eth_rxaddrcheck
# -- Loading module eth_wishbone
# -- Loading module eth_spram_256x32
# -- Loading module eth_fifo
# -- Loading module eth_macstatus
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Incremental compilation check found no design-units have changed.
# Optimized design name is proc_reg_read_test
# End time: 12:12:04 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Saving coverage database on exit...
# ** Warning: (vsim-6874) Could not find debugging symbol files for some design-units in the design. Use 'gendbs' command to generate missing symbol files to ensure correct coverage debugging information in the GUI.
# End time: 12:12:09 on Dec 01,2025, Elapsed time: 0:00:40
# Errors: 0, Warnings: 3
# vsim "+UVM_TESTNAME=proc_reg_read_test" -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi -coverage proc_reg_read_test 
# Start time: 12:12:09 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_31704\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit File: ../sbd/mac_sbd.sv Line: 23
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_base_seq File: ../proc/proc_seq_lib.sv Line: 13
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_31704\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_31704\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_read_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               proc_reg_read_test      -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 1625: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 1625: uvm_test_top [STATUS] proc_reg_read_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 1625: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 1625 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do cov.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:13:25 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:13:26 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:13:26 on Dec 01,2025
# vopt -reportprogress 300 work.top "+cover=fcbest" -o proc_reg_write_read_test 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface proc_intf
# -- Loading interface mem_intf
# -- Loading interface tx_intf
# -- Loading interface rx_intf
# -- Loading interface miim_intf
# -- Loading module ethmac
# -- Loading module eth_miim
# -- Loading module eth_clockgen
# -- Loading module eth_shiftreg
# -- Loading module eth_outputcontrol
# -- Loading module eth_registers
# -- Loading module eth_register
# -- Loading module eth_maccontrol
# -- Loading module eth_receivecontrol
# -- Loading module eth_transmitcontrol
# -- Loading module eth_txethmac
# -- Loading module eth_txcounters
# -- Loading module eth_txstatem
# -- Loading module eth_crc
# -- Loading module eth_random
# -- Loading module eth_rxethmac
# -- Loading module eth_rxstatem
# -- Loading module eth_rxcounters
# -- Loading module eth_rxaddrcheck
# -- Loading module eth_wishbone
# -- Loading module eth_spram_256x32
# -- Loading module eth_fifo
# -- Loading module eth_macstatus
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Optimizing 50 design-units (inlining 71/72 module instances):
# -- Optimizing package uvm_pkg(fast)
# -- Optimizing package list_svh_unit(fast)
# -- Inlining interface proc_intf(fast__2)
# -- Inlining interface mem_intf(fast__2)
# -- Inlining interface tx_intf(fast__2)
# -- Inlining interface rx_intf(fast__2)
# -- Inlining interface miim_intf(fast__1)
# -- Inlining module eth_clockgen(fast)
# -- Inlining module eth_shiftreg(fast)
# -- Inlining module eth_outputcontrol(fast)
# -- Inlining module eth_miim(fast)
# -- Inlining module eth_register(fast)
# -- Inlining module eth_register(fast__1)
# -- Inlining module eth_register(fast__2)
# -- Inlining module eth_register(fast__3)
# -- Inlining module eth_register(fast__4)
# -- Inlining module eth_register(fast__5)
# -- Inlining module eth_register(fast__6)
# -- Inlining module eth_register(fast__7)
# -- Inlining module eth_register(fast__8)
# -- Inlining module eth_register(fast__9)
# -- Inlining module eth_register(fast__10)
# -- Inlining module eth_register(fast__11)
# -- Inlining module eth_register(fast__12)
# -- Inlining module eth_register(fast__13)
# -- Inlining module eth_register(fast__14)
# -- Inlining module eth_registers(fast)
# -- Inlining module eth_receivecontrol(fast)
# -- Inlining module eth_transmitcontrol(fast)
# -- Inlining module eth_maccontrol(fast)
# -- Inlining module eth_txcounters(fast)
# -- Inlining module eth_txstatem(fast)
# -- Inlining module eth_crc(fast)
# -- Inlining module eth_random(fast)
# -- Inlining module eth_txethmac(fast)
# -- Inlining module eth_rxstatem(fast)
# -- Inlining module eth_rxcounters(fast)
# -- Inlining module eth_rxaddrcheck(fast)
# -- Inlining module eth_rxethmac(fast)
# -- Inlining module eth_spram_256x32(fast)
# -- Inlining module eth_fifo(fast)
# -- Inlining module eth_wishbone(fast)
# -- Inlining module eth_macstatus(fast)
# -- Inlining module ethmac(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface tx_intf(fast)
# -- Optimizing interface mem_intf(fast)
# -- Optimizing interface proc_intf(fast)
# -- Optimizing interface rx_intf(fast)
# -- Optimizing interface miim_intf(fast)
# Optimized design name is proc_reg_write_read_test
# End time: 12:13:29 on Dec 01,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# Saving coverage database on exit...
# End time: 12:13:30 on Dec 01,2025, Elapsed time: 0:01:21
# Errors: 0, Warnings: 2
# vsim "+UVM_TESTNAME=proc_reg_write_read_test" -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi -coverage proc_reg_write_read_test 
# Start time: 12:13:30 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30952\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit File: ../sbd/mac_sbd.sv Line: 23
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_base_seq File: ../proc/proc_seq_lib.sv Line: 13
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30952\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30952\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_write_read_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               proc_reg_write_read_test  -     @356 
#   env                      mac_env                   -     @369 
#     mac_sbd_i              mac_sbd                   -     @423 
#       imp_mem              uvm_analysis_imp_mem      -     @578 
#       imp_rx               uvm_analysis_imp_rx       -     @598 
#       imp_tx               uvm_analysis_imp_tx       -     @588 
#     mem_agent_i            mem_agent                 -     @414 
#       mem_model_i          mem_model                 -     @608 
#       mon                  mem_mon                   -     @617 
#         ap_port            uvm_analysis_port         -     @627 
#     miim_agent_i           miim_agent                -     @405 
#     proc_agent_i           proc_agent                -     @378 
#       drv                  proc_drv                  -     @639 
#         rsp_port           uvm_analysis_port         -     @658 
#         seq_item_port      uvm_seq_item_pull_port    -     @648 
#       sqr                  uvm_sequencer             -     @668 
#         rsp_export         uvm_analysis_export       -     @677 
#         seq_item_export    uvm_seq_item_pull_imp     -     @795 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     rx_agent_i             rx_agent                  -     @396 
#       drv                  rx_drv                    -     @811 
#         rsp_port           uvm_analysis_port         -     @830 
#         seq_item_port      uvm_seq_item_pull_port    -     @820 
#       mon                  rx_mon                    -     @977 
#         ap_port            uvm_analysis_port         -     @987 
#       sqr                  uvm_sequencer             -     @840 
#         rsp_export         uvm_analysis_export       -     @849 
#         seq_item_export    uvm_seq_item_pull_imp     -     @967 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     tx_agent_i             tx_agent                  -     @387 
#       mon                  tx_mon                    -     @1003
#         ap_port            uvm_analysis_port         -     @1012
# ----------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 2255: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 2255: uvm_test_top [STATUS] proc_reg_write_read_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 2255: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 2255 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do cov.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:13:48 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:13:49 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:13:50 on Dec 01,2025
# vopt -reportprogress 300 work.top "+cover=fcbest" -o proc_reg_write_read_test 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface proc_intf
# -- Loading interface mem_intf
# -- Loading interface tx_intf
# -- Loading interface rx_intf
# -- Loading interface miim_intf
# -- Loading module ethmac
# -- Loading module eth_miim
# -- Loading module eth_clockgen
# -- Loading module eth_shiftreg
# -- Loading module eth_outputcontrol
# -- Loading module eth_registers
# -- Loading module eth_register
# -- Loading module eth_maccontrol
# -- Loading module eth_receivecontrol
# -- Loading module eth_transmitcontrol
# -- Loading module eth_txethmac
# -- Loading module eth_txcounters
# -- Loading module eth_txstatem
# -- Loading module eth_crc
# -- Loading module eth_random
# -- Loading module eth_rxethmac
# -- Loading module eth_rxstatem
# -- Loading module eth_rxcounters
# -- Loading module eth_rxaddrcheck
# -- Loading module eth_wishbone
# -- Loading module eth_spram_256x32
# -- Loading module eth_fifo
# -- Loading module eth_macstatus
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Incremental compilation check found no design-units have changed.
# Optimized design name is proc_reg_write_read_test
# End time: 12:13:50 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Saving coverage database on exit...
# ** Warning: (vsim-6874) Could not find debugging symbol files for some design-units in the design. Use 'gendbs' command to generate missing symbol files to ensure correct coverage debugging information in the GUI.
# End time: 12:13:55 on Dec 01,2025, Elapsed time: 0:00:25
# Errors: 0, Warnings: 3
# vsim "+UVM_TESTNAME=proc_reg_write_read_test" -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi -coverage proc_reg_write_read_test 
# Start time: 12:13:56 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_31116\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit File: ../sbd/mac_sbd.sv Line: 23
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_base_seq File: ../proc/proc_seq_lib.sv Line: 13
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_31116\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_31116\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_write_read_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               proc_reg_write_read_test  -     @356 
#   env                      mac_env                   -     @369 
#     mac_sbd_i              mac_sbd                   -     @423 
#       imp_mem              uvm_analysis_imp_mem      -     @578 
#       imp_rx               uvm_analysis_imp_rx       -     @598 
#       imp_tx               uvm_analysis_imp_tx       -     @588 
#     mem_agent_i            mem_agent                 -     @414 
#       mem_model_i          mem_model                 -     @608 
#       mon                  mem_mon                   -     @617 
#         ap_port            uvm_analysis_port         -     @627 
#     miim_agent_i           miim_agent                -     @405 
#     proc_agent_i           proc_agent                -     @378 
#       drv                  proc_drv                  -     @639 
#         rsp_port           uvm_analysis_port         -     @658 
#         seq_item_port      uvm_seq_item_pull_port    -     @648 
#       sqr                  uvm_sequencer             -     @668 
#         rsp_export         uvm_analysis_export       -     @677 
#         seq_item_export    uvm_seq_item_pull_imp     -     @795 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     rx_agent_i             rx_agent                  -     @396 
#       drv                  rx_drv                    -     @811 
#         rsp_port           uvm_analysis_port         -     @830 
#         seq_item_port      uvm_seq_item_pull_port    -     @820 
#       mon                  rx_mon                    -     @977 
#         ap_port            uvm_analysis_port         -     @987 
#       sqr                  uvm_sequencer             -     @840 
#         rsp_export         uvm_analysis_export       -     @849 
#         seq_item_export    uvm_seq_item_pull_imp     -     @967 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     tx_agent_i             tx_agent                  -     @387 
#       mon                  tx_mon                    -     @1003
#         ap_port            uvm_analysis_port         -     @1012
# ----------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 2255: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 2255: uvm_test_top [STATUS] proc_reg_write_read_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 2255: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 2255 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do cov.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:14:55 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:14:56 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:14:57 on Dec 01,2025
# vopt -reportprogress 300 work.top "+cover=fcbest" -o mac_tx_test 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface proc_intf
# -- Loading interface mem_intf
# -- Loading interface tx_intf
# -- Loading interface rx_intf
# -- Loading interface miim_intf
# -- Loading module ethmac
# -- Loading module eth_miim
# -- Loading module eth_clockgen
# -- Loading module eth_shiftreg
# -- Loading module eth_outputcontrol
# -- Loading module eth_registers
# -- Loading module eth_register
# -- Loading module eth_maccontrol
# -- Loading module eth_receivecontrol
# -- Loading module eth_transmitcontrol
# -- Loading module eth_txethmac
# -- Loading module eth_txcounters
# -- Loading module eth_txstatem
# -- Loading module eth_crc
# -- Loading module eth_random
# -- Loading module eth_rxethmac
# -- Loading module eth_rxstatem
# -- Loading module eth_rxcounters
# -- Loading module eth_rxaddrcheck
# -- Loading module eth_wishbone
# -- Loading module eth_spram_256x32
# -- Loading module eth_fifo
# -- Loading module eth_macstatus
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Optimizing 50 design-units (inlining 71/72 module instances):
# -- Optimizing package uvm_pkg(fast)
# -- Optimizing package list_svh_unit(fast)
# -- Inlining interface proc_intf(fast__2)
# -- Inlining interface mem_intf(fast__2)
# -- Inlining interface tx_intf(fast__2)
# -- Inlining interface rx_intf(fast__2)
# -- Inlining interface miim_intf(fast__1)
# -- Inlining module eth_clockgen(fast)
# -- Inlining module eth_shiftreg(fast)
# -- Inlining module eth_outputcontrol(fast)
# -- Inlining module eth_miim(fast)
# -- Inlining module eth_register(fast)
# -- Inlining module eth_register(fast__1)
# -- Inlining module eth_register(fast__2)
# -- Inlining module eth_register(fast__3)
# -- Inlining module eth_register(fast__4)
# -- Inlining module eth_register(fast__5)
# -- Inlining module eth_register(fast__6)
# -- Inlining module eth_register(fast__7)
# -- Inlining module eth_register(fast__8)
# -- Inlining module eth_register(fast__9)
# -- Inlining module eth_register(fast__10)
# -- Inlining module eth_register(fast__11)
# -- Inlining module eth_register(fast__12)
# -- Inlining module eth_register(fast__13)
# -- Inlining module eth_register(fast__14)
# -- Inlining module eth_registers(fast)
# -- Inlining module eth_receivecontrol(fast)
# -- Inlining module eth_transmitcontrol(fast)
# -- Inlining module eth_maccontrol(fast)
# -- Inlining module eth_txcounters(fast)
# -- Inlining module eth_txstatem(fast)
# -- Inlining module eth_crc(fast)
# -- Inlining module eth_random(fast)
# -- Inlining module eth_txethmac(fast)
# -- Inlining module eth_rxstatem(fast)
# -- Inlining module eth_rxcounters(fast)
# -- Inlining module eth_rxaddrcheck(fast)
# -- Inlining module eth_rxethmac(fast)
# -- Inlining module eth_spram_256x32(fast)
# -- Inlining module eth_fifo(fast)
# -- Inlining module eth_wishbone(fast)
# -- Inlining module eth_macstatus(fast)
# -- Inlining module ethmac(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface tx_intf(fast)
# -- Optimizing interface mem_intf(fast)
# -- Optimizing interface proc_intf(fast)
# -- Optimizing interface rx_intf(fast)
# -- Optimizing interface miim_intf(fast)
# Optimized design name is mac_tx_test
# End time: 12:14:59 on Dec 01,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Saving coverage database on exit...
# End time: 12:15:00 on Dec 01,2025, Elapsed time: 0:01:04
# Errors: 0, Warnings: 2
# vsim "+UVM_TESTNAME=mac_tx_test" -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi -coverage mac_tx_test 
# Start time: 12:15:00 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26992\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit File: ../sbd/mac_sbd.sv Line: 23
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_base_seq File: ../proc/proc_seq_lib.sv Line: 13
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26992\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26992\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 23385: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 23385: uvm_test_top [STATUS] mac_tx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 23385: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 23385 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do cov.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:15:20 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:15:21 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:15:21 on Dec 01,2025
# vopt -reportprogress 300 work.top "+cover=fcbest" -o mac_tx_test 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface proc_intf
# -- Loading interface mem_intf
# -- Loading interface tx_intf
# -- Loading interface rx_intf
# -- Loading interface miim_intf
# -- Loading module ethmac
# -- Loading module eth_miim
# -- Loading module eth_clockgen
# -- Loading module eth_shiftreg
# -- Loading module eth_outputcontrol
# -- Loading module eth_registers
# -- Loading module eth_register
# -- Loading module eth_maccontrol
# -- Loading module eth_receivecontrol
# -- Loading module eth_transmitcontrol
# -- Loading module eth_txethmac
# -- Loading module eth_txcounters
# -- Loading module eth_txstatem
# -- Loading module eth_crc
# -- Loading module eth_random
# -- Loading module eth_rxethmac
# -- Loading module eth_rxstatem
# -- Loading module eth_rxcounters
# -- Loading module eth_rxaddrcheck
# -- Loading module eth_wishbone
# -- Loading module eth_spram_256x32
# -- Loading module eth_fifo
# -- Loading module eth_macstatus
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Incremental compilation check found no design-units have changed.
# Optimized design name is mac_tx_test
# End time: 12:15:22 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Saving coverage database on exit...
# ** Warning: (vsim-6874) Could not find debugging symbol files for some design-units in the design. Use 'gendbs' command to generate missing symbol files to ensure correct coverage debugging information in the GUI.
# End time: 12:15:27 on Dec 01,2025, Elapsed time: 0:00:27
# Errors: 0, Warnings: 3
# vsim "+UVM_TESTNAME=mac_tx_test" -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi -coverage mac_tx_test 
# Start time: 12:15:27 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27972\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit File: ../sbd/mac_sbd.sv Line: 23
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_base_seq File: ../proc/proc_seq_lib.sv Line: 13
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27972\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27972\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_tx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_tx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 23385: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 23385: uvm_test_top [STATUS] mac_tx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 23385: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 23385 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do cov.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:17:26 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:17:27 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:17:27 on Dec 01,2025
# vopt -reportprogress 300 work.top "+cover=fcbest" -o mac_rx_test 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface proc_intf
# -- Loading interface mem_intf
# -- Loading interface tx_intf
# -- Loading interface rx_intf
# -- Loading interface miim_intf
# -- Loading module ethmac
# -- Loading module eth_miim
# -- Loading module eth_clockgen
# -- Loading module eth_shiftreg
# -- Loading module eth_outputcontrol
# -- Loading module eth_registers
# -- Loading module eth_register
# -- Loading module eth_maccontrol
# -- Loading module eth_receivecontrol
# -- Loading module eth_transmitcontrol
# -- Loading module eth_txethmac
# -- Loading module eth_txcounters
# -- Loading module eth_txstatem
# -- Loading module eth_crc
# -- Loading module eth_random
# -- Loading module eth_rxethmac
# -- Loading module eth_rxstatem
# -- Loading module eth_rxcounters
# -- Loading module eth_rxaddrcheck
# -- Loading module eth_wishbone
# -- Loading module eth_spram_256x32
# -- Loading module eth_fifo
# -- Loading module eth_macstatus
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Optimizing 50 design-units (inlining 71/72 module instances):
# -- Optimizing package uvm_pkg(fast)
# -- Optimizing package list_svh_unit(fast)
# -- Inlining interface proc_intf(fast__2)
# -- Inlining interface mem_intf(fast__2)
# -- Inlining interface tx_intf(fast__2)
# -- Inlining interface rx_intf(fast__2)
# -- Inlining interface miim_intf(fast__1)
# -- Inlining module eth_clockgen(fast)
# -- Inlining module eth_shiftreg(fast)
# -- Inlining module eth_outputcontrol(fast)
# -- Inlining module eth_miim(fast)
# -- Inlining module eth_register(fast)
# -- Inlining module eth_register(fast__1)
# -- Inlining module eth_register(fast__2)
# -- Inlining module eth_register(fast__3)
# -- Inlining module eth_register(fast__4)
# -- Inlining module eth_register(fast__5)
# -- Inlining module eth_register(fast__6)
# -- Inlining module eth_register(fast__7)
# -- Inlining module eth_register(fast__8)
# -- Inlining module eth_register(fast__9)
# -- Inlining module eth_register(fast__10)
# -- Inlining module eth_register(fast__11)
# -- Inlining module eth_register(fast__12)
# -- Inlining module eth_register(fast__13)
# -- Inlining module eth_register(fast__14)
# -- Inlining module eth_registers(fast)
# -- Inlining module eth_receivecontrol(fast)
# -- Inlining module eth_transmitcontrol(fast)
# -- Inlining module eth_maccontrol(fast)
# -- Inlining module eth_txcounters(fast)
# -- Inlining module eth_txstatem(fast)
# -- Inlining module eth_crc(fast)
# -- Inlining module eth_random(fast)
# -- Inlining module eth_txethmac(fast)
# -- Inlining module eth_rxstatem(fast)
# -- Inlining module eth_rxcounters(fast)
# -- Inlining module eth_rxaddrcheck(fast)
# -- Inlining module eth_rxethmac(fast)
# -- Inlining module eth_spram_256x32(fast)
# -- Inlining module eth_fifo(fast)
# -- Inlining module eth_wishbone(fast)
# -- Inlining module eth_macstatus(fast)
# -- Inlining module ethmac(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface tx_intf(fast)
# -- Optimizing interface mem_intf(fast)
# -- Optimizing interface proc_intf(fast)
# -- Optimizing interface rx_intf(fast)
# -- Optimizing interface miim_intf(fast)
# Optimized design name is mac_rx_test
# End time: 12:17:30 on Dec 01,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# Saving coverage database on exit...
# End time: 12:17:30 on Dec 01,2025, Elapsed time: 0:02:03
# Errors: 0, Warnings: 2
# vsim "+UVM_TESTNAME=mac_rx_test" -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi -coverage mac_rx_test 
# Start time: 12:17:30 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27020\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit File: ../sbd/mac_sbd.sv Line: 23
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_base_seq File: ../proc/proc_seq_lib.sv Line: 13
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27020\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_27020\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_rx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22945: uvm_test_top [STATUS] mac_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22945: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22945 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do cov.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:17:47 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:17:48 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:17:49 on Dec 01,2025
# vopt -reportprogress 300 work.top "+cover=fcbest" -o mac_rx_test 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface proc_intf
# -- Loading interface mem_intf
# -- Loading interface tx_intf
# -- Loading interface rx_intf
# -- Loading interface miim_intf
# -- Loading module ethmac
# -- Loading module eth_miim
# -- Loading module eth_clockgen
# -- Loading module eth_shiftreg
# -- Loading module eth_outputcontrol
# -- Loading module eth_registers
# -- Loading module eth_register
# -- Loading module eth_maccontrol
# -- Loading module eth_receivecontrol
# -- Loading module eth_transmitcontrol
# -- Loading module eth_txethmac
# -- Loading module eth_txcounters
# -- Loading module eth_txstatem
# -- Loading module eth_crc
# -- Loading module eth_random
# -- Loading module eth_rxethmac
# -- Loading module eth_rxstatem
# -- Loading module eth_rxcounters
# -- Loading module eth_rxaddrcheck
# -- Loading module eth_wishbone
# -- Loading module eth_spram_256x32
# -- Loading module eth_fifo
# -- Loading module eth_macstatus
# ** Warning: (vopt-13408) Code coverage will be disabled for some DUs/packages/classes and source files.
# Incremental compilation check found no design-units have changed.
# Optimized design name is mac_rx_test
# End time: 12:17:49 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Saving coverage database on exit...
# ** Warning: (vsim-6874) Could not find debugging symbol files for some design-units in the design. Use 'gendbs' command to generate missing symbol files to ensure correct coverage debugging information in the GUI.
# End time: 12:17:54 on Dec 01,2025, Elapsed time: 0:00:24
# Errors: 0, Warnings: 3
# vsim "+UVM_TESTNAME=mac_rx_test" -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi -coverage mac_rx_test 
# Start time: 12:17:54 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18852\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit File: ../sbd/mac_sbd.sv Line: 23
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /list_svh_unit::proc_base_seq File: ../proc/proc_seq_lib.sv Line: 13
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18852\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_18852\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_rx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22945: uvm_test_top [STATUS] mac_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22945: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22945 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
merge vcov FINAL.ucdb *.ucdb
# ambiguous command name "merge": mergefile_1_image mergefile_1_p_image mergefile_2_image mergefile_2_p_image mergefile_3_image mergefile_3_p_image mergefile_image
vcov merger FINAL.ucdb *.ucdb
# QuestaSim-64 vcover 2024.1 Coverage Utility 2024.02 Feb  1 2024
# vcover merger FINAL.ucdb MAC_RX_TEST.ucdb MAC_TX_RX_TEST.ucdb MAC_TX_TEST.ucdb PROC_REG_READ_TEST.ucdb PROC_REG_WRITE_READ_TEST.ucdb 
# ** Error: (vcover-17302) Unrecognized argument merger
# Usage: vcover -help
#        vcover -version
#        vcover [-32|-64] <options>
#        vcover merge <options> <outfile> <file1> [<file2>...<filen>]
#        vcover parallelmerge <options>
#        vcover remove <options> <outfile> <infile>
#        vcover (stats|summary) <options> <outfile> <file1> [<file2>...<filen>]
#        vcover attribute <options> <filename>
#        vcover history <options> <filename>
#        vcover testnames <options> <filename>
#        vcover report <options> <filename>
#        vcover ranktest <options> [<file1>...<filen>]
#        vcover diff <file1> <file2> <options>
#        vcover dump <file> <options>
# Options common to all 'vcover' utilities:
#        [-log <filename>] [-modelsimini <ini_filepath>] [(-suppress|-note|-warning|-error|-fatal) <msgNumber>[,<msgNumber>...]]
#        [-stats[=[+-]all,none,time,cmd,msg,perf,verbose,list,kb]] [-[w]prof=<filename>] [-proftick=<integer>]
# 
#        Use -help option on subcommands to see more helps.
# Errors: 1, Warnings: 0
vcov merge FINAL.ucdb *.ucdb
# QuestaSim-64 vcover 2024.1 Coverage Utility 2024.02 Feb  1 2024
# Start time: 12:18:52 on Dec 01,2025
# vcover merge FINAL.ucdb MAC_RX_TEST.ucdb MAC_TX_RX_TEST.ucdb MAC_TX_TEST.ucdb PROC_REG_READ_TEST.ucdb PROC_REG_WRITE_READ_TEST.ucdb 
# QuestaSim-64 vcover 2024.1 Coverage Utility 2024.02 Feb  1 2024
# Merging file MAC_RX_TEST.ucdb
# Merging file MAC_TX_RX_TEST.ucdb
# Merging file MAC_TX_TEST.ucdb
# Merging file PROC_REG_READ_TEST.ucdb
# Merging file PROC_REG_WRITE_READ_TEST.ucdb
# Writing merged result to FINAL.ucdb
# 
# End time: 12:18:52 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# coverage read -dataset FINAL C:/Users/arpit/OneDrive/Desktop/Project/ETHERNET_MAC_VERIFICATION/sim/FINAL.ucdb
# C:/Users/arpit/OneDrive/Desktop/Project/ETHERNET_MAC_VERIFICATION/sim/FINAL.ucdb opened as coverage dataset "FINAL"
coverage report -html -output covhtmlreport -annotate -details -assert -directive -cvg -code bcefst -threshL 50 -threshH 90
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:34:32 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:34:34 on Dec 01,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Saving coverage database on exit...
# End time: 12:34:34 on Dec 01,2025, Elapsed time: 0:16:40
# Errors: 0, Warnings: 2
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 12:34:34 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26824\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26824\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_26824\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test proc_reg_write_read_rm_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------------------------------------
# Name                       Type                         Size  Value
# -------------------------------------------------------------------
# uvm_test_top               proc_reg_write_read_rm_test  -     @356 
#   env                      mac_env                      -     @369 
#     mac_sbd_i              mac_sbd                      -     @423 
#       imp_mem              uvm_analysis_imp_mem         -     @578 
#       imp_rx               uvm_analysis_imp_rx          -     @598 
#       imp_tx               uvm_analysis_imp_tx          -     @588 
#     mem_agent_i            mem_agent                    -     @414 
#       mem_model_i          mem_model                    -     @608 
#       mon                  mem_mon                      -     @617 
#         ap_port            uvm_analysis_port            -     @627 
#     miim_agent_i           miim_agent                   -     @405 
#     proc_agent_i           proc_agent                   -     @378 
#       drv                  proc_drv                     -     @639 
#         rsp_port           uvm_analysis_port            -     @658 
#         seq_item_port      uvm_seq_item_pull_port       -     @648 
#       sqr                  uvm_sequencer                -     @668 
#         rsp_export         uvm_analysis_export          -     @677 
#         seq_item_export    uvm_seq_item_pull_imp        -     @795 
#         arbitration_queue  array                        0     -    
#         lock_queue         array                        0     -    
#         num_last_reqs      integral                     32    'd1  
#         num_last_rsps      integral                     32    'd1  
#     rx_agent_i             rx_agent                     -     @396 
#       drv                  rx_drv                       -     @811 
#         rsp_port           uvm_analysis_port            -     @830 
#         seq_item_port      uvm_seq_item_pull_port       -     @820 
#       mon                  rx_mon                       -     @977 
#         ap_port            uvm_analysis_port            -     @987 
#       sqr                  uvm_sequencer                -     @840 
#         rsp_export         uvm_analysis_export          -     @849 
#         seq_item_export    uvm_seq_item_pull_imp        -     @967 
#         arbitration_queue  array                        0     -    
#         lock_queue         array                        0     -    
#         num_last_reqs      integral                     32    'd1  
#         num_last_rsps      integral                     32    'd1  
#     tx_agent_i             tx_agent                     -     @387 
#       mon                  tx_mon                       -     @1003
#         ap_port            uvm_analysis_port            -     @1012
# -------------------------------------------------------------------
# 
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 655: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 685: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intmask
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 715: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miimoder
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 745: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for packetlen
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 775: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miicommand
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 805: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ipgr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 835: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for moder
# UVM_ERROR ../proc/proc_seq_rm_lib.sv(61) @ 865: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] get/read: Read error for miistatus: Expected: 0 Acutal: 6
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 895: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr0
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 925: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for intsrc
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 955: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miirx_data
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 985: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for hash1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 1015: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ipgt
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 1045: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miiaddress
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 1075: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txctrl
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 1105: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for collconf
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 1135: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ctrlmoder
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 1165: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for ipgr2
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 1195: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for macaddr1
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 1225: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for txbdnum
# UVM_INFO ../proc/proc_seq_rm_lib.sv(65) @ 1255: uvm_test_top.env.proc_agent_i.sqr@@seq [REG_TEST_SQ] compare passed for miitx_data
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 2255: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_ERROR ../top/test_lib.sv(21) @ 2255: uvm_test_top [STATUS] proc_reg_write_read_rm_test TEST FAILING, num_mismatche=1, num_matches=20 FRAME_LENGTH=256
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 2255: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   27
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [REG_TEST_SQ]    21
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 2255 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517

step -over -current
# ** UI-Msg (Error): (vsim-12081) The specified scope, sim:/top/dut/ethreg1/MIICOMMAND0, is not a process or thread.
# 
step -over -current
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 2255 ns  Iteration: 67  Process: /top/#INITIAL#101 File: C:/uvm-1.2/src/base/uvm_globals.svh
# Fatal error in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
# 
# HDL call sequence:
# Stopped at C:/uvm-1.2/src/base/uvm_root.svh 517 Task uvm_pkg/uvm_root::run_test
# called from  C:/uvm-1.2/src/base/uvm_globals.svh 43 Task run_test
# called from  ../top/top.sv 112 Module top
# 
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:46:17 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:46:19 on Dec 01,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 12:46:19 on Dec 01,2025, Elapsed time: 0:11:45
# Errors: 1, Warnings: 1
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 12:46:19 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33956\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33956\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33956\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_rx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22945: uvm_test_top [STATUS] mac_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22945: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22945 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:47:43 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:47:44 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:47:44 on Dec 01,2025, Elapsed time: 0:01:25
# Errors: 0, Warnings: 1
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 12:47:44 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_4524\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_4524\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_4524\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_rx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22945: uvm_test_top [STATUS] mac_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22945: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22945 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:48:30 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:48:32 on Dec 01,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 12:48:32 on Dec 01,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 12:48:32 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33500\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33500\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33500\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_rx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22945: uvm_test_top [STATUS] mac_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22945: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22945 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:49:38 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:49:39 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:49:40 on Dec 01,2025, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 12:49:40 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_19416\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_sbd.sv(23): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(13): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_19416\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_19416\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_rx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22945: uvm_test_top [STATUS] mac_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22945: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22945 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 12:51:33 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 12:51:34 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:51:35 on Dec 01,2025, Elapsed time: 0:01:55
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 12:51:35 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33664\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33664\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_33664\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_rx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22945: uvm_test_top [STATUS] mac_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22945: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22945 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:15:39 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# ** Error: ** while parsing file included at list.svh(37)
# ** at ../rx_phy/rx_drv.sv(75): (vlog-2730) Undefined variable: 'CrcNext'.
# End time: 13:15:40 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_2024.1/win64/vlog failed.
# Error in macro ./run.do line 2
# C:/questasim64_2024.1/win64/vlog failed.
#     while executing
# "vlog list.svh +acc +incdir+C:/uvm-1.2/src \
# +define+ETH_WISHBONE_B3 +define+PHY_MODE_100MBPS"
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:16:24 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 13:16:25 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:16:26 on Dec 01,2025, Elapsed time: 0:24:51
# Errors: 1, Warnings: 0
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 13:16:26 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29636\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../sbd/mac_sbd.sv(23): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(13): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29636\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_29636\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_rx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22945: uvm_test_top [STATUS] mac_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22945: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22945 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:18:15 on Dec 01,2025
# vlog -reportprogress 300 list.svh "+acc" "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 13:18:16 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:18:17 on Dec 01,2025, Elapsed time: 0:01:51
# Errors: 0, Warnings: 3
# vsim top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 13:18:17 on Dec 01,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30892\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Loading work.proc_intf(fast__2)
# Loading work.mem_intf(fast__2)
# Loading work.tx_intf(fast__2)
# Loading work.rx_intf(fast__2)
# Loading work.miim_intf(fast__1)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30892\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_30892\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_rx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22945: uvm_test_top [STATUS] mac_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22945: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22945 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
