#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 29 11:42:13 2018
# Process ID: 9304
# Current directory: C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.runs/synth_1
# Command line: vivado.exe -log test_env.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl
# Log file: C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.runs/synth_1/test_env.vds
# Journal file: C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 329.031 ; gain = 100.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/test_env.vhd:40]
INFO: [Synth 8-3491] module 'MPG' declared at 'C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/monoPulse.vhd:35' bound to instance 'pp1' of component 'MPG' [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/test_env.vhd:169]
INFO: [Synth 8-638] synthesizing module 'MPG' [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/monoPulse.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MPG' (1#1) [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/monoPulse.vhd:41]
INFO: [Synth 8-3491] module 'MPG' declared at 'C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/monoPulse.vhd:35' bound to instance 'mpg1' of component 'MPG' [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/test_env.vhd:170]
INFO: [Synth 8-3491] module 'RX_FSM' declared at 'C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/RX_FSM.vhd:34' bound to instance 'rx_fsm1' of component 'RX_FSM' [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/test_env.vhd:173]
INFO: [Synth 8-638] synthesizing module 'RX_FSM' [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/RX_FSM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'RX_FSM' (2#1) [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/RX_FSM.vhd:42]
INFO: [Synth 8-3491] module 'SSD' declared at 'C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/SSD.vhd:35' bound to instance 'pp2' of component 'SSD' [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/test_env.vhd:174]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/SSD.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SSD' (3#1) [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/SSD.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element TX_EN_reg was removed.  [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/test_env.vhd:325]
WARNING: [Synth 8-3848] Net led in module/entity test_env does not have driver. [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/test_env.vhd:33]
WARNING: [Synth 8-3848] Net tx in module/entity test_env does not have driver. [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/test_env.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'test_env' (4#1) [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/test_env.vhd:40]
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port tx
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 381.508 ; gain = 152.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 381.508 ; gain = 152.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 707.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 707.406 ; gain = 478.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 707.406 ; gain = 478.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 707.406 ; gain = 478.559
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_int_reg was removed.  [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/monoPulse.vhd:53]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RX_FSM'
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/SSD.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element count_rx_reg was removed.  [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/test_env.vhd:309]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                   start |                              001 |                              001
                    bitt |                              010 |                              010
                    stop |                              011 |                              011
                   waitt |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RX_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 707.406 ; gain = 478.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module RX_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pp1/count_int_reg was removed.  [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/monoPulse.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element mpg1/count_int_reg was removed.  [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/monoPulse.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element pp2/counter_reg was removed.  [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/SSD.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element count_rx_reg was removed.  [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/test_env.vhd:309]
WARNING: [Synth 8-6014] Unused sequential element mpg1/count_int_reg was removed.  [C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.srcs/sources_1/new/monoPulse.vhd:53]
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port tx
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
WARNING: [Synth 8-3332] Sequential element (pp1/Q1_reg) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (pp1/Q2_reg) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (pp1/Q3_reg) is unused and will be removed from module test_env.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 707.406 ; gain = 478.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 709.891 ; gain = 481.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 710.336 ; gain = 481.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 733.039 ; gain = 504.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 733.039 ; gain = 504.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 733.039 ; gain = 504.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 733.039 ; gain = 504.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 733.039 ; gain = 504.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 733.039 ; gain = 504.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 733.039 ; gain = 504.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    46|
|3     |LUT1   |     3|
|4     |LUT2   |    72|
|5     |LUT3   |    20|
|6     |LUT4   |    17|
|7     |LUT5   |    41|
|8     |LUT6   |    59|
|9     |FDCE   |    67|
|10    |FDRE   |    60|
|11    |IBUF   |     3|
|12    |OBUF   |    11|
|13    |OBUFT  |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   417|
|2     |  pp1     |MPG_0  |    25|
|3     |  mpg1    |MPG    |     4|
|4     |  pp2     |SSD    |    25|
|5     |  rx_fsm1 |RX_FSM |   305|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 733.039 ; gain = 504.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 733.039 ; gain = 178.293
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 733.039 ; gain = 504.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:26 . Memory (MB): peak = 733.039 ; gain = 508.254
INFO: [Common 17-1381] The checkpoint 'C:/Users/Horea/Desktop/Campean Casiana - Copy/Campean Casiana/test_env/test_env.runs/synth_1/test_env.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_synth.rpt -pb test_env_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 733.039 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 29 11:43:50 2018...
