<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>FPGA Ignite Summer School 2024</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>

    <!-- Banner image placeholder -->

        <nav class="title-banner">
        <a href="#program-section" class="nav-link">Program</a>
        <a href="#registration-section" class="nav-link">Registration</a>
        <a href="#past-events-section" class="nav-link">PastEvents</a>
        <a href="#venue-section" class="nav-link">Venue</a>
        <a href="#oganizers-section" class="nav-link">Organizers</a>
        <a href="#contact-section" class="nav-link">Contact</a>
        <a href="#lecturers-section" class="nav-link">Lecturers</a>
    </nav>
    <img class="banner-image" src="./logos/bgimage.jpg" alt="Banner Image">
    <!-- Acknowledgment -->
    <section id="ack-section" class="wave-animation">
	    <p>The FPGA-Ignite Summer School Series is kindly supported by Heidelberg University, Carl-Zeiss-Stiftung, the FORTE Project and BMBF</p>
	    <p> The summer school is one week opportunity for networking, exciting lectures and a hackathon on designing a custon RISC-V SoC (<b>that will be subsequently taped-out</b>).</p>
    </section>

    <!-- Registration -->
    <section id="registration-section" class="wave-animation">
        <h2>Registration</h2>
	<p> Thanks to support from Bundesministerium für Bildung und Forschung and Carl-Zeiss-Stiftung, FPGA Ignite 2024 is free of charge to attend. (Attendees will have to arrange/pay travel and accommodation on their own..) The Central Hotel and the Ibis are in walking distance to the main train station and the venue and usually reasonably priced) </p>
	<p> Please fill in the form in this link as soon as possible as the number of seats is limited.</p>
	<p><b><a href="https://docs.google.com/forms/d/e/1FAIpQLSc0if4g1BWTmXmGoet1F9JmVsXq2NuluBc-eqYvBY5Jh961DQ/viewform" target="_blank">Registration-Form</a></b></p>
    </section>

    <!-- Venue -->
    <section id="venue-section" class="wave-animation">
	<div>
        <h2>Venue</h2>
	<p>The first day, the classes and the Hackathon will take place at the <a href="https://www.uni-heidelberg.de/de/newsroom/kaethe-leichter-forum-wird-eroeffnet-neues-zentrum-fuer-doktorandinnen-und-doktoranden" target="_blank">Käthe Leichter Forum</a> (Graduiertenakademie)
Address: Im Neuenheimer Feld 370, 69120 Heidelberg </p>
	</div>
	<div class="venue-image-container">
		<a href="https://goo.gl/maps/kU8aQfQEBXgsAvsg8" target="_blank">
             <img src="images/map.png" alt="map" >
	        </a>
             <img src="images/venue.png" alt="venue">
	</div>
	</div>
    </section>

    <!-- Hotels -->
    <section "hotel-section" class="wave-animation">
        <h2>Hotels</h2>
        <p>It is usually best to directly book a hotel through a major portal.
Hotel Central and the IBIS are close to the main train station and in walking distance to the campus.
From the old city, you can take bus 31 or 32 from <a href="https://www.google.com/maps/place/Universit%C3%A4tsplatz/@49.4112312,8.7058821,18.17z/data=!4m6!3m5!1s0x4797c10424446f9d:0xdad782a1bf539220!8m2!3d49.4110617!4d8.7057859!16s%2Fg%2F121c9r3c?entry=tts&shorturl=1" target="_blank">Universitätsplatz</a> to stop Kampus Neuenheimer Feld. </p>
    </section>

    <!-- Organizers -->
    <section id="organziers-section" class="wave-animation">
        <h2>Organizers</h2>
	<p>Dirk Koch, Riadh Ben Abdelhamid <a href="https://www.ziti.uni-heidelberg.de/ziti/de/institut/forschung/ag-nct" target="_blank">Novel Computing Technologies</a>, ZITI, Heidelberg University <br>
	<p>Stefan Wallentowitz  <a href="https://wallento.cs.hm.edu/aboutme/" target="_blank">Stefan's home page</a> <br>
    </section>

    <!-- Past -->
    <section id="past-events-section" class="wave-animation">
        <h2>Past FPGA Ignite Summer School Events </h2>
	<p><a href="https://fpga-ignite.github.io/fpga_ignite_2023/index.html" target="_blank">FPGA Ignite Summer School 2023</a>, ZITI, Heidelberg University <br>
	<p><a href="https://www.ziti.uni-heidelberg.de/ziti/en/institute/research/ag-nct/615-fpga-ignite" target="_blank">FPGA Ignite Summer School 2022</a>, ZITI, Heidelberg University <br>
 </p>
    </section>


    <!-- Program -->
    <section id="program-section" class="wave-animation">
        <h2>Program</h2>
           <div class="day-grid">
               <div class="day">
                  <h6>Day 1 (August 5th)</h6>
                    <ul>
			    Lightning talks, Open Hardware Forum, Keynote, Hike
                   </ul>
               </div>
               <!--  -->
               <div class="day">
		       <h6>Day 2 (August 6th)</h6>
                    <ul>
			    cocotb (Python-based verification) and RISC-V for FPGAs
                   </ul>
               </div>

               <!--  -->
               <div class="day">
		       <h6>Day 3 (August 7th)</h6>
                    <ul>
			    RISC-V Custom ISA Extensions
                   </ul>
               </div>

               <!--  -->
               <div class="day">
		       <h6>Day 4 (August 8th)</h6>
		       <h5>Hackathon </h5>
                    <ul>
			    RISC-V SoC Hackathon and Tapeout
                   </ul>
               </div>

               <!--  -->
               <div class="day">
		       <h6>Day 5 (August 9th)</h6>
		       <h5>Hackathon </h5>
                    <ul>
			    RISC-V SoC Hackathon and Tapeout
                   </ul>
               </div>
    </section>

    <!-- Main sponsor -->
    <section id="sponsor-section" class="wave-animation">
        <h2>Main Sponsors</h2>
	<div class="sponsor-image-container1">
        <img src="./logos/BMBF.jpg" alt="Sponsor Image1" class="sponsor-image1">
	</div>
	<p><b><a href="https://www.bmbf.de/" target="_blank">Bundesministerium für Bildung und Forschung</a></b></p>
	<div class="sponsor-image-container2">
        <img src="./logos/carl-zeiss.png" alt="Sponsor Image2" class="sponsor-image2">
	</div>
	<p><b><a href="https://www.carl-zeiss-stiftung.de/en/" target="_blank">Carl-Zeiss-Stiftung</a></b></p>
	<p><b>Further support</b> is proved through the <b><a href="https://forte.ac.uk/" target="_blank">UK EPSRC programme grant FORTE</a></b> (grant agreement EP/R024642/1)</p>
	<div class="sponsor-image-container3">
        <img src="./logos/forte-whitebg.png" alt="Sponsor Image3" class="sponsor-image3">
	</div>
    </section>

    <!-- Organizers -->
    <section id="past-events-section" class="wave-animation">
        <h2>Past FPGA Ignite Summer School Events </h2>
	<p><a href="https://fpga-ignite.github.io/fpga_ignite_2023/index.html" target="_blank">FPGA Ignite Summer School 2023</a>, ZITI, Heidelberg University <br>
	<p><a href="https://www.ziti.uni-heidelberg.de/ziti/en/institute/research/ag-nct/615-fpga-ignite" target="_blank">FPGA Ignite Summer School 2022</a>, ZITI, Heidelberg University <br>
 </p>
    </section>

    <!-- Contact -->
    <section id="contact-section" class="wave-animation">
        <h2>Contact</h2>
        <p>
	Prof. Dirk Koch <br>
	Novel Computing Technologies<br>
	Universität Heidelberg<br>
	Institut für Technische Informatik (ZITI)<br>
	Im Neuenheimer Feld 368, 69120 Heidelberg<br>
	dirk.koch@ziti.uni-heidelberg.de 
	</p>
        <p>
	Dr. Riadh Ben Abdelhamid <br>
	Novel Computing Technologies<br>
	Universität Heidelberg<br>
	Institut für Technische Informatik (ZITI)<br>
	Im Neuenheimer Feld 368, 69120 Heidelberg<br>
	riadh.benabdelhamid@ziti.uni-heidelberg.de 
	</p>
    </section>

    <!-- keynote -->
    <section id="keynote-section" class="wave-animation">
        <h2>Keynote</h2>
	<p> To be announced.. </p>
    </section>

    <!-- Lecturers -->
    <section id="lecturers-section">
        <h2>Lecturers</h2>
        <div class="lecturers-grid">
            <!-- Lecturer 1 -->
            <div class="lecturer">
		<div class="lecturer-image-wrapper">
                   <img src="./lecturers/me.jpg" alt="Lecturer 1" class="lecturer-image">
		</div>
		<div class="lecturer-text" id="riadh-id">
                   <h3>Riadh Ben Abdelhamid</h3>
		   <p>Riadh is an Ex-Synopsys FPGA engineer on their flagship FPGA emulation system ZEBU. In 2017, he was a Japanese Government Scholarship (MEXT) recipient where he obtained his Master and PhD of Engineering in Computer Science from the University of Tsukuba in March 2020 and 2023 respectively. His research revolves around many-core processor architectures and overlays, High-Performance Computing and reconfigurable accelerators. He is also enthusiast about making his own many-core processor chip start-up.</p>
		   <p> Riadh will give a lecture about RISC-V design from single-cycle to a multi-threaded implementation with FPGA hands-on labs.</p>
                </div>
            </div>

            <!-- Lecturer 2 -->
            <div class="lecturer">
		<div class="lecturer-image-wrapper">
                   <img src="./lecturers/stefan.jpg" alt="Lecturer 2" class="lecturer-image">
		</div>
		<div class="lecturer-text" id="stefan-id">
                   <h3>Stefan Wallentowitz</h3>
		   <p>Stefan Wallentowitz is a professor at Munich University of Applied Sciences. He holds a PhD in Electrical Engineering from Technische Universität München and an MBA from RWTH Aachen University.
		   He is currently a member of RISC-V Board of Directors, a Director at the Free and Open Source Silicon Foundation, a Member of the Board of the Security Network Munich, a Advisor on “chip innovation” at TUM Venture Labs and a member of the Steering Committee of the RISC-V Summit Europe held in Munich in June 2024.</p>
		   <p>Stefan will talk about identifying candidates for ISA extensions and how to integrate those into the RISC-V ecosystem.</p>
                </div>
            </div>

            <!-- Lecturer 3 -->
            <div class="lecturer">
		<div class="lecturer-image-wrapper">
                   <img src="./lecturers/marc-andre.jpg" alt="Lecturer 3" class="lecturer-image">
		</div>
		<div class="lecturer-text" id="marc-id">
                   <h3>Marc-André Tétrault</h3>
		   <p>Marc-André Tétrault has a Ph.D. in Electrical Engineering from Université de Sherbrooke, Canada. He is curently a Research Fellow in Harvard Medical School and in Massachusetts General Hospital.
		   His research interests include Nuclear medical imaging and high energy physics instrumentation, Real-time embedded system and Hardware acceleration.
		   He will be providing an open-source workshop for real-time systems that introduces a modern verification language, concepts of functional verification and of functional coverage. Participants will build a simple, customized Python-based interface between the test bench and FPGA pins using the increasingly popular Cocotb framework. 
                </div>
            </div>


        </div>
    </section>
</body>
/html>

