#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fa207908ba0 .scope module, "alu_tb" "alu_tb" 2 6;
 .timescale -12 -12;
v0x7fa2079380f0_0 .var "a", 31 0;
v0x7fa2079381e0_0 .var "alu_control", 5 0;
v0x7fa207938270_0 .var "b", 31 0;
v0x7fa207938360_0 .var "clk", 0 0;
v0x7fa2079383f0_0 .net "result", 31 0, v0x7fa2079378b0_0;  1 drivers
v0x7fa2079384c0_0 .net "result_mux", 31 0, v0x7fa207937fa0_0;  1 drivers
v0x7fa207938550_0 .var "sel", 0 0;
v0x7fa207938600_0 .net "zero", 0 0, v0x7fa207937960_0;  1 drivers
S_0x7fa20790a730 .scope module, "dut" "alu" 2 13, 3 1 0, S_0x7fa207908ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0x7fa207904100 .param/l "ADD" 0 3 9, C4<100000>;
P_0x7fa207904140 .param/l "AND" 0 3 9, C4<100100>;
P_0x7fa207904180 .param/l "NOR" 0 3 10, C4<100111>;
P_0x7fa2079041c0 .param/l "OR" 0 3 9, C4<100101>;
P_0x7fa207904200 .param/l "SLL" 0 3 10, C4<000000>;
P_0x7fa207904240 .param/l "SLT" 0 3 10, C4<101010>;
P_0x7fa207904280 .param/l "SRA" 0 3 11, C4<000011>;
P_0x7fa2079042c0 .param/l "SRL" 0 3 11, C4<000010>;
P_0x7fa207904300 .param/l "SUB" 0 3 9, C4<100010>;
P_0x7fa207904340 .param/l "XOR" 0 3 10, C4<100110>;
v0x7fa20790a8a0_0 .net "a", 31 0, v0x7fa2079380f0_0;  1 drivers
v0x7fa207937740_0 .net "alu_control", 5 0, v0x7fa2079381e0_0;  1 drivers
v0x7fa2079377f0_0 .net "b", 31 0, v0x7fa207938270_0;  1 drivers
v0x7fa2079378b0_0 .var "result", 31 0;
v0x7fa207937960_0 .var "zero", 0 0;
E_0x7fa20790ad30 .event anyedge, v0x7fa207937740_0, v0x7fa20790a8a0_0, v0x7fa2079377f0_0, v0x7fa2079378b0_0;
S_0x7fa207937ac0 .scope module, "mux_inst" "mux" 2 21, 4 1 0, S_0x7fa207908ba0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x7fa207937c80 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x7fa207937e60_0 .net "a", 31 0, v0x7fa2079380f0_0;  alias, 1 drivers
v0x7fa207937f10_0 .net "b", 31 0, v0x7fa207938270_0;  alias, 1 drivers
v0x7fa207937fa0_0 .var "out", 31 0;
v0x7fa207938030_0 .net "sel", 0 0, v0x7fa207938550_0;  1 drivers
E_0x7fa207937e00 .event anyedge, v0x7fa207938030_0, v0x7fa2079377f0_0, v0x7fa20790a8a0_0;
    .scope S_0x7fa20790a730;
T_0 ;
    %wait E_0x7fa20790ad30;
    %load/vec4 v0x7fa207937740_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa2079378b0_0, 0, 32;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x7fa20790a8a0_0;
    %load/vec4 v0x7fa2079377f0_0;
    %add;
    %store/vec4 v0x7fa2079378b0_0, 0, 32;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x7fa20790a8a0_0;
    %load/vec4 v0x7fa2079377f0_0;
    %sub;
    %store/vec4 v0x7fa2079378b0_0, 0, 32;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x7fa20790a8a0_0;
    %load/vec4 v0x7fa2079377f0_0;
    %and;
    %store/vec4 v0x7fa2079378b0_0, 0, 32;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x7fa20790a8a0_0;
    %load/vec4 v0x7fa2079377f0_0;
    %or;
    %store/vec4 v0x7fa2079378b0_0, 0, 32;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x7fa20790a8a0_0;
    %load/vec4 v0x7fa2079377f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v0x7fa2079378b0_0, 0, 32;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x7fa20790a8a0_0;
    %load/vec4 v0x7fa2079377f0_0;
    %or;
    %inv;
    %store/vec4 v0x7fa2079378b0_0, 0, 32;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x7fa20790a8a0_0;
    %load/vec4 v0x7fa2079377f0_0;
    %xor;
    %store/vec4 v0x7fa2079378b0_0, 0, 32;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x7fa20790a8a0_0;
    %load/vec4 v0x7fa2079377f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fa2079378b0_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x7fa20790a8a0_0;
    %load/vec4 v0x7fa2079377f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fa2079378b0_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x7fa20790a8a0_0;
    %load/vec4 v0x7fa2079377f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fa2079378b0_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa2079378b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x7fa207937960_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa207937ac0;
T_1 ;
    %wait E_0x7fa207937e00;
    %load/vec4 v0x7fa207938030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fa207937f10_0;
    %store/vec4 v0x7fa207937fa0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa207937e60_0;
    %store/vec4 v0x7fa207937fa0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa207908ba0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa207938360_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fa207908ba0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7fa207938360_0;
    %inv;
    %store/vec4 v0x7fa207938360_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa207908ba0;
T_4 ;
    %vpi_call 2 32 "$dumpfile", "alu_tb.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa207908ba0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fa207908ba0;
T_5 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa2079380f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fa207938270_0, 0, 32;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x7fa2079381e0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x7fa2079383f0_0;
    %cmpi/ne 3, 0, 32;
    %jmp/1 T_5.2, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa207938600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.2;
    %jmp/0xz  T_5.0, 6;
    %vpi_call 2 44 "$display", "Test failed: ADD result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 46 "$display", "Test passed: ADD result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
T_5.1 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fa2079380f0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fa207938270_0, 0, 32;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x7fa2079381e0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x7fa2079383f0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_5.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa207938600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.5;
    %jmp/0xz  T_5.3, 6;
    %vpi_call 2 54 "$display", "Test failed: SUB result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
    %jmp T_5.4;
T_5.3 ;
    %vpi_call 2 56 "$display", "Test passed: SUB result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
T_5.4 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7fa2079380f0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fa207938270_0, 0, 32;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x7fa2079381e0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x7fa2079383f0_0;
    %cmpi/ne 3, 0, 32;
    %jmp/1 T_5.8, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa207938600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.8;
    %jmp/0xz  T_5.6, 6;
    %vpi_call 2 64 "$display", "Test failed: AND result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
    %jmp T_5.7;
T_5.6 ;
    %vpi_call 2 66 "$display", "Test passed: AND result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
T_5.7 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7fa2079380f0_0, 0, 32;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0x7fa207938270_0, 0, 32;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x7fa2079381e0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x7fa2079383f0_0;
    %cmpi/ne 255, 0, 32;
    %jmp/1 T_5.11, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa207938600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.11;
    %jmp/0xz  T_5.9, 6;
    %vpi_call 2 74 "$display", "Test failed: OR result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
    %jmp T_5.10;
T_5.9 ;
    %vpi_call 2 76 "$display", "Test passed: OR result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
T_5.10 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa2079380f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fa207938270_0, 0, 32;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v0x7fa2079381e0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x7fa2079383f0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_5.14, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa207938600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.14;
    %jmp/0xz  T_5.12, 6;
    %vpi_call 2 84 "$display", "Test failed: SLT result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
    %jmp T_5.13;
T_5.12 ;
    %vpi_call 2 86 "$display", "Test passed: SLT result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
T_5.13 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7fa2079380f0_0, 0, 32;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0x7fa207938270_0, 0, 32;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x7fa2079381e0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x7fa2079383f0_0;
    %cmpi/ne 4294967040, 0, 32;
    %jmp/1 T_5.17, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa207938600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.17;
    %jmp/0xz  T_5.15, 6;
    %vpi_call 2 94 "$display", "Test failed: NOR result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
    %jmp T_5.16;
T_5.15 ;
    %vpi_call 2 96 "$display", "Test passed: NOR result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
T_5.16 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7fa2079380f0_0, 0, 32;
    %pushi/vec4 240, 0, 32;
    %store/vec4 v0x7fa207938270_0, 0, 32;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x7fa2079381e0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x7fa2079383f0_0;
    %cmpi/ne 255, 0, 32;
    %jmp/1 T_5.20, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa207938600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.20;
    %jmp/0xz  T_5.18, 6;
    %vpi_call 2 104 "$display", "Test failed: XOR result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
    %jmp T_5.19;
T_5.18 ;
    %vpi_call 2 106 "$display", "Test passed: XOR result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
T_5.19 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa2079380f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fa207938270_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fa2079381e0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x7fa2079383f0_0;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_5.23, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa207938600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.23;
    %jmp/0xz  T_5.21, 6;
    %vpi_call 2 114 "$display", "Test failed: SLL result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
    %jmp T_5.22;
T_5.21 ;
    %vpi_call 2 116 "$display", "Test passed: SLL result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
T_5.22 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fa2079380f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fa207938270_0, 0, 32;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7fa2079381e0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa207938550_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa2079383f0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_5.26, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa207938600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.26;
    %jmp/0xz  T_5.24, 6;
    %vpi_call 2 125 "$display", "Test failed: SRL result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
    %jmp T_5.25;
T_5.24 ;
    %vpi_call 2 127 "$display", "Test passed: SRL result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
T_5.25 ;
    %load/vec4 v0x7fa2079384c0_0;
    %load/vec4 v0x7fa2079380f0_0;
    %cmp/ne;
    %jmp/0xz  T_5.27, 6;
    %vpi_call 2 130 "$display", "Test failed: Mux output = %h, expected = %h", v0x7fa2079384c0_0, v0x7fa2079380f0_0 {0 0 0};
    %jmp T_5.28;
T_5.27 ;
    %vpi_call 2 132 "$display", "Test passed: Mux output = %h, expected = %h", v0x7fa2079384c0_0, v0x7fa2079380f0_0 {0 0 0};
T_5.28 ;
    %pushi/vec4 2147483652, 0, 32;
    %store/vec4 v0x7fa2079380f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fa207938270_0, 0, 32;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7fa2079381e0_0, 0, 6;
    %delay 10, 0;
    %load/vec4 v0x7fa2079383f0_0;
    %cmpi/ne 3758096385, 0, 32;
    %jmp/1 T_5.31, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa207938600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
T_5.31;
    %jmp/0xz  T_5.29, 6;
    %vpi_call 2 140 "$display", "Test failed: SRA result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
    %jmp T_5.30;
T_5.29 ;
    %vpi_call 2 142 "$display", "Test passed: SRA result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
T_5.30 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa2079380f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fa207938270_0, 0, 32;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x7fa2079381e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa207938550_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa2079383f0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_5.34, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x7fa207938600_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
T_5.34;
    %jmp/0xz  T_5.32, 6;
    %vpi_call 2 151 "$display", "Test failed: Default case result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
    %jmp T_5.33;
T_5.32 ;
    %vpi_call 2 153 "$display", "Test passed: Default case result = %h, zero = %b", v0x7fa2079383f0_0, v0x7fa207938600_0 {0 0 0};
T_5.33 ;
    %load/vec4 v0x7fa2079384c0_0;
    %load/vec4 v0x7fa207938270_0;
    %cmp/ne;
    %jmp/0xz  T_5.35, 6;
    %vpi_call 2 156 "$display", "Test failed: Mux output = %h, expected = %h", v0x7fa2079384c0_0, v0x7fa207938270_0 {0 0 0};
    %jmp T_5.36;
T_5.35 ;
    %vpi_call 2 158 "$display", "Test passed: Mux output = %h, expected = %h", v0x7fa2079384c0_0, v0x7fa207938270_0 {0 0 0};
T_5.36 ;
    %vpi_call 2 160 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./sim/alu_tb.v";
    "./src/alu.v";
    "./src/mux.v";
