
---------- Begin Simulation Statistics ----------
final_tick                               120311316500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215651                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847664                       # Number of bytes of host memory used
host_op_rate                                   218938                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   463.71                       # Real time elapsed on the host
host_tick_rate                              259453070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101523851                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.120311                       # Number of seconds simulated
sim_ticks                                120311316500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.639497                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                14136488                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             14331468                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           9258933                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22394486                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             115                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              112                       # Number of indirect misses.
system.cpu.branchPred.lookups                25614682                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  165861                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101523851                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.406226                       # CPI: cycles per instruction
system.cpu.discardedOps                      12155188                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           68829734                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          28973418                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          7635470                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions              91427                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8051716                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.415589                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        240622633                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  10      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                69620021     68.58%     68.58% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6378      0.01%     68.58% # Class of committed instruction
system.cpu.op_class_0::IntDiv                     136      0.00%     68.58% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  4094      0.00%     68.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                 16376      0.02%     68.60% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  6163      0.01%     68.61% # Class of committed instruction
system.cpu.op_class_0::FloatMult                22517      0.02%     68.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc             22517      0.02%     68.65% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                 2070      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     32      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     37      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     40      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.65% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  2082      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.66% # Class of committed instruction
system.cpu.op_class_0::MemRead               25952696     25.56%     94.22% # Class of committed instruction
system.cpu.op_class_0::MemWrite               5868660      5.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101523851                       # Class of committed instruction
system.cpu.tickCycles                       232570917                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2034                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        65716                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                788                       # Transaction distribution
system.membus.trans_dist::ReadExReq               701                       # Transaction distribution
system.membus.trans_dist::ReadExResp              701                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           788                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           545                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        95296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   95296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2034                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2034                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2392000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7907750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        31432                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          705                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              83                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             913                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           961                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31077                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          545                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          545                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        96585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 99212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       106624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4059008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4165632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33496                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000030                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005464                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  33495    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33496                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           64995000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          48257500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1441500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  270                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                31192                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31462                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 270                       # number of overall hits
system.l2.overall_hits::.cpu.data               31192                       # number of overall hits
system.l2.overall_hits::total                   31462                       # number of overall hits
system.l2.demand_misses::.cpu.inst                691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                798                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1489                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               691                       # number of overall misses
system.l2.overall_misses::.cpu.data               798                       # number of overall misses
system.l2.overall_misses::total                  1489                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     53616500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     61725000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        115341500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53616500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     61725000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       115341500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              961                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32951                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             961                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32951                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.719043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.024945                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.045188                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.719043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.024945                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.045188                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77592.619392                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77349.624060                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77462.390866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77592.619392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77349.624060                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77462.390866                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1489                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1489                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46706500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     53745000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    100451500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46706500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     53745000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    100451500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.719043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.024945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.045188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.719043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.024945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.045188                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67592.619392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67349.624060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67462.390866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67592.619392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67349.624060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67462.390866                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        31432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            31432                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        31432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        31432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          705                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              705                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          705                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          705                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   212                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             701                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 701                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     53460500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      53460500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.767798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.767798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76263.195435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76263.195435                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     46450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     46450500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.767798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.767798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66263.195435                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66263.195435                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            270                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                270                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53616500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53616500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          961                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            961                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.719043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.719043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77592.619392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77592.619392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          691                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          691                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46706500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46706500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.719043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.719043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67592.619392                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67592.619392                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30980                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              97                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8264500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8264500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31077                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31077                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85201.030928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85201.030928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           97                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7294500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7294500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75201.030928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75201.030928                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          545                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             545                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          545                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           545                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          545                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          545                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     10399000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10399000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19080.733945                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19080.733945                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1589.029375                       # Cycle average of tags in use
system.l2.tags.total_refs                       65170                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1596                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.833333                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     106.280983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       688.846465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       793.901927                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.024228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1596                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1596                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.048706                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    527316                       # Number of tag accesses
system.l2.tags.data_accesses                   527316                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          44224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              95296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        44224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44224                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1489                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            367580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            424499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                792078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       367580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           367580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           367580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           424499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               792078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000601500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33869                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1489                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1489                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11456000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                39374750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7693.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26443.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1200                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1489                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    329.743945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   201.631594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.926627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           92     31.83%     31.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           67     23.18%     55.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45     15.57%     70.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      5.54%     76.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      3.81%     79.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.77%     82.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      3.46%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.08%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           34     11.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          289                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  95296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   95296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14914569500                       # Total gap between requests
system.mem_ctrls.avgGap                   10016500.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        44224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 367579.719734843064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 424498.721198849147                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18407250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20967500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26638.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26275.06                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               756840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5990460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9496802640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1803905220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44680467840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55988325270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.362086                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 116142366750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4017260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    151689750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1306620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               694485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4641000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9496802640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1859688840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      44633492160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55996625745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.431078                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 116019764250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4017260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    274292250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     57414818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57414818                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     57414818                       # number of overall hits
system.cpu.icache.overall_hits::total        57414818                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          961                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            961                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          961                       # number of overall misses
system.cpu.icache.overall_misses::total           961                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     58857000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58857000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     58857000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58857000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     57415779                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57415779                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57415779                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57415779                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61245.577523                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61245.577523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61245.577523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61245.577523                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          705                       # number of writebacks
system.cpu.icache.writebacks::total               705                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          961                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          961                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          961                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          961                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     57896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57896000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     57896000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57896000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60245.577523                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60245.577523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60245.577523                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60245.577523                       # average overall mshr miss latency
system.cpu.icache.replacements                    705                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     57414818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57414818                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          961                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           961                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     58857000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58857000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57415779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57415779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61245.577523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61245.577523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          961                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          961                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     57896000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57896000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60245.577523                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60245.577523                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.920555                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            57415779                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               961                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          59745.867846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.920555                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999690                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         114832519                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        114832519                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     31833270                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31833270                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     31833292                       # number of overall hits
system.cpu.dcache.overall_hits::total        31833292                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33408                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33408                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33410                       # number of overall misses
system.cpu.dcache.overall_misses::total         33410                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    535966500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    535966500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    535966500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    535966500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31866678                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31866678                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31866702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31866702                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001048                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001048                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001048                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16043.058549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16043.058549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16042.098174                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16042.098174                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        31432                       # number of writebacks
system.cpu.dcache.writebacks::total             31432                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          875                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          875                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          875                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          875                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32535                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32535                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    453766000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    453766000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    453950500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    453950500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001021                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001021                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001021                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001021                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13947.868318                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13947.868318                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13952.681727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13952.681727                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31515                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25966997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25966997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31087                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31087                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    411841500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    411841500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25998084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25998084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001196                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13248.029723                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13248.029723                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31075                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31075                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    379987000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    379987000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001195                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12228.061142                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12228.061142                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5866254                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5866254                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1776                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106859000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106859000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5868030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5868030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000303                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000303                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60168.355856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60168.355856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     57058000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     57058000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62495.071194                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62495.071194                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     17266000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     17266000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31680.733945                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31680.733945                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16721000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16721000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30680.733945                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30680.733945                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1017.574852                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            31865923                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            979.435162                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1017.574852                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1016                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63766131                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63766131                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 120311316500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120311316500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
