# RTL-design-synthesis-using-sky130--vsd
![alt text](Verilog-flyer.png)
# Brief Intro To Course

