=====================
Opened log file
=====================
Created pcores directory
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f

Xilinx EDK 14.5 Build EDK_P.58f

Copied C:/Xilinx/14.5/ISE_DS/EDK/data/xflow/bitgen_virtex6.ut to etc directory
Copied file C:/Xilinx/14.5/ISE_DS/EDK/data/xflow/fast_runtime_virtex6.opt to etc
directory

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...
Created backup of etc/bitgen.ut to etc/bitgen.ut.virtex5
Copied C:/Xilinx/14.5/ISE_DS/EDK/data/xflow/bitgen_virtex6.ut to etc directory
Created backup of etc/fast_runtime.opt to etc/fast_runtime.opt.virtex5
Copied file C:/Xilinx/14.5/ISE_DS/EDK/data/xflow/fast_runtime_virtex6.opt to etc
directory
No changes to be saved in MHS file
Saved project XMP file
Saved Make file
Xilinx Platform Studio (XPS)
Xilinx EDK 14.5 Build EDK_P.58f
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\cern\xilinx\sdkDev\planAhead_mine\project_3\project_3.srcs\sources_1\edk\module_1\etc\module_1.filters
Done writing Tab View settings to:
	D:\cern\xilinx\sdkDev\planAhead_mine\project_3\project_3.srcs\sources_1\edk\module_1\etc\module_1.gui
