open Cil

val phase : TestHarness.phase

val add : stmtkind -> unit
val mem : stmtkind -> bool
