;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 1
	SLT @0, @2
	SPL <-121, 102
	DJN <-121, 102
	SUB 1, 200
	CMP <-30, 9
	SUB -7, <-420
	CMP @0, @2
	SLT @0, @2
	SPL 100, 610
	DAT #-81, #-529
	DAT #-81, #-529
	ADD 210, 61
	MOV 400, @42
	SUB @121, 103
	SUB -4, <320
	ADD 210, 61
	DJN 1, 20
	ADD <-30, 9
	SLT -81, <-529
	MOV 1, <20
	SPL 0, <332
	SUB @121, 103
	SUB @0, @2
	SUB 210, 61
	JMP 1, @22
	CMP @1, 3
	SUB @121, 103
	DAT #-121, #102
	SLT <0, @2
	SUB @127, 100
	CMP @121, 106
	SUB @0, @2
	SUB @127, 106
	SUB @121, 106
	SUB @12, @10
	SUB 1, <-1
	SLT 210, 30
	SUB @121, 103
	SLT 210, 60
	SUB 0, @0
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <332
	CMP -7, <-420
	DJN 1, 20
	MOV -7, <-20
	DJN -1, @-20
