<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='35' type='llvm::SDValue llvm::AMDGPUTargetLowering::getFFBX_U32(llvm::SelectionDAG &amp; DAG, llvm::SDValue Op, const llvm::SDLoc &amp; DL, unsigned int Opc) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='31'>/// \returns AMDGPUISD::FFBH_U32 node if the incoming \p Op may have been
  /// legalized from a smaller type VT. Need to match pre-legalized type because
  /// the generic legalization inserts the add/sub between the select and
  /// compare.</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3412' ll='3430' type='llvm::SDValue llvm::AMDGPUTargetLowering::getFFBX_U32(llvm::SelectionDAG &amp; DAG, llvm::SDValue Op, const llvm::SDLoc &amp; DL, unsigned int Opc) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3457' u='c' c='_ZNK4llvm20AMDGPUTargetLowering23performCtlz_CttzCombineERKNS_5SDLocENS_7SDValueES4_S4_RNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3468' u='c' c='_ZNK4llvm20AMDGPUTargetLowering23performCtlz_CttzCombineERKNS_5SDLocENS_7SDValueES4_S4_RNS_14TargetLowering15DAGCombinerInfoE'/>
