Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 30 22:44:07 2025
| Host         : AbdelazizPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TB_BIKE_timing_summary_routed.rpt -pb TB_BIKE_timing_summary_routed.pb -rpx TB_BIKE_timing_summary_routed.rpx -warn_on_violation
| Design       : TB_BIKE
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.840        0.000                      0                  995        0.143        0.000                      0                  995        3.500        0.000                       0                   440  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.840        0.000                      0                  995        0.143        0.000                      0                  995        3.500        0.000                       0                   440  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK1/COUNTER/COUNT_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.826ns (48.582%)  route 2.991ns (51.418%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.813     5.887    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK_IBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     8.341 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/DOBDO[13]
                         net (fo=2, routed)           1.177     9.518    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/DOBDO[13]
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124     9.642 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0/O
                         net (fo=1, routed)           0.810    10.452    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0_n_0
    SLICE_X104Y71        LUT6 (Prop_lut6_I1_O)        0.124    10.576 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0/O
                         net (fo=1, routed)           0.466    11.042    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I1_O)        0.124    11.166 r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_1__5/O
                         net (fo=7, routed)           0.538    11.704    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[0]_1[0]
    SLICE_X103Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.597    13.361    UUT/SAMPLE_SK1/COUNTER/CLK_IBUF_BUFG
    SLICE_X103Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[0]/C
                         clock pessimism              0.423    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X103Y71        FDRE (Setup_fdre_C_CE)      -0.205    13.544    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK1/COUNTER/COUNT_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.826ns (48.582%)  route 2.991ns (51.418%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.813     5.887    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK_IBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     8.341 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/DOBDO[13]
                         net (fo=2, routed)           1.177     9.518    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/DOBDO[13]
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124     9.642 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0/O
                         net (fo=1, routed)           0.810    10.452    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0_n_0
    SLICE_X104Y71        LUT6 (Prop_lut6_I1_O)        0.124    10.576 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0/O
                         net (fo=1, routed)           0.466    11.042    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I1_O)        0.124    11.166 r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_1__5/O
                         net (fo=7, routed)           0.538    11.704    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[0]_1[0]
    SLICE_X103Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.597    13.361    UUT/SAMPLE_SK1/COUNTER/CLK_IBUF_BUFG
    SLICE_X103Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[1]/C
                         clock pessimism              0.423    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X103Y71        FDRE (Setup_fdre_C_CE)      -0.205    13.544    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK1/COUNTER/COUNT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.826ns (48.582%)  route 2.991ns (51.418%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.813     5.887    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK_IBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     8.341 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/DOBDO[13]
                         net (fo=2, routed)           1.177     9.518    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/DOBDO[13]
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124     9.642 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0/O
                         net (fo=1, routed)           0.810    10.452    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0_n_0
    SLICE_X104Y71        LUT6 (Prop_lut6_I1_O)        0.124    10.576 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0/O
                         net (fo=1, routed)           0.466    11.042    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I1_O)        0.124    11.166 r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_1__5/O
                         net (fo=7, routed)           0.538    11.704    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[0]_1[0]
    SLICE_X103Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.597    13.361    UUT/SAMPLE_SK1/COUNTER/CLK_IBUF_BUFG
    SLICE_X103Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[3]/C
                         clock pessimism              0.423    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X103Y71        FDRE (Setup_fdre_C_CE)      -0.205    13.544    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK1/COUNTER/COUNT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.826ns (48.582%)  route 2.991ns (51.418%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.813     5.887    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK_IBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     8.341 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/DOBDO[13]
                         net (fo=2, routed)           1.177     9.518    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/DOBDO[13]
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124     9.642 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0/O
                         net (fo=1, routed)           0.810    10.452    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0_n_0
    SLICE_X104Y71        LUT6 (Prop_lut6_I1_O)        0.124    10.576 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0/O
                         net (fo=1, routed)           0.466    11.042    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I1_O)        0.124    11.166 r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_1__5/O
                         net (fo=7, routed)           0.538    11.704    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[0]_1[0]
    SLICE_X103Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.597    13.361    UUT/SAMPLE_SK1/COUNTER/CLK_IBUF_BUFG
    SLICE_X103Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[4]/C
                         clock pessimism              0.423    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X103Y71        FDRE (Setup_fdre_C_CE)      -0.205    13.544    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.840ns  (required time - arrival time)
  Source:                 UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK1/COUNTER/COUNT_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.826ns (48.582%)  route 2.991ns (51.418%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.813     5.887    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK_IBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     8.341 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/DOBDO[13]
                         net (fo=2, routed)           1.177     9.518    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/DOBDO[13]
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124     9.642 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0/O
                         net (fo=1, routed)           0.810    10.452    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0_n_0
    SLICE_X104Y71        LUT6 (Prop_lut6_I1_O)        0.124    10.576 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0/O
                         net (fo=1, routed)           0.466    11.042    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I1_O)        0.124    11.166 r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_1__5/O
                         net (fo=7, routed)           0.538    11.704    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[0]_1[0]
    SLICE_X103Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.597    13.361    UUT/SAMPLE_SK1/COUNTER/CLK_IBUF_BUFG
    SLICE_X103Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[5]/C
                         clock pessimism              0.423    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X103Y71        FDRE (Setup_fdre_C_CE)      -0.205    13.544    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  1.840    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK1/COUNTER/COUNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.826ns (48.582%)  route 2.991ns (51.418%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.813     5.887    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK_IBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     8.341 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/DOBDO[13]
                         net (fo=2, routed)           1.177     9.518    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/DOBDO[13]
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124     9.642 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0/O
                         net (fo=1, routed)           0.810    10.452    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0_n_0
    SLICE_X104Y71        LUT6 (Prop_lut6_I1_O)        0.124    10.576 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0/O
                         net (fo=1, routed)           0.466    11.042    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I1_O)        0.124    11.166 r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_1__5/O
                         net (fo=7, routed)           0.538    11.704    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[0]_1[0]
    SLICE_X102Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.597    13.361    UUT/SAMPLE_SK1/COUNTER/CLK_IBUF_BUFG
    SLICE_X102Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[2]/C
                         clock pessimism              0.423    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X102Y71        FDRE (Setup_fdre_C_CE)      -0.169    13.580    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         13.580    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK1/COUNTER/COUNT_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 2.826ns (48.582%)  route 2.991ns (51.418%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 13.361 - 8.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.813     5.887    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK_IBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     8.341 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/DOBDO[13]
                         net (fo=2, routed)           1.177     9.518    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/DOBDO[13]
    SLICE_X105Y72        LUT6 (Prop_lut6_I0_O)        0.124     9.642 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0/O
                         net (fo=1, routed)           0.810    10.452    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_12__0_n_0
    SLICE_X104Y71        LUT6 (Prop_lut6_I1_O)        0.124    10.576 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0/O
                         net (fo=1, routed)           0.466    11.042    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_4__0_n_0
    SLICE_X104Y71        LUT4 (Prop_lut4_I1_O)        0.124    11.166 r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_1__5/O
                         net (fo=7, routed)           0.538    11.704    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[0]_1[0]
    SLICE_X102Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.597    13.361    UUT/SAMPLE_SK1/COUNTER/CLK_IBUF_BUFG
    SLICE_X102Y71        FDRE                                         r  UUT/SAMPLE_SK1/COUNTER/COUNT_reg[6]/C
                         clock pessimism              0.423    13.785    
                         clock uncertainty           -0.035    13.749    
    SLICE_X102Y71        FDRE (Setup_fdre_C_CE)      -0.169    13.580    UUT/SAMPLE_SK1/COUNTER/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         13.580    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK0/COUNTER/COUNT_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 2.826ns (48.569%)  route 2.993ns (51.431%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.883ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.809     5.883    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK_IBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     8.337 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/DOADO[31]
                         net (fo=2, routed)           1.240     9.577    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/DOADO[31]
    SLICE_X107Y73        LUT6 (Prop_lut6_I1_O)        0.124     9.701 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_8/O
                         net (fo=1, routed)           0.667    10.368    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_8_n_0
    SLICE_X107Y73        LUT6 (Prop_lut6_I1_O)        0.124    10.492 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_3/O
                         net (fo=1, routed)           0.437    10.929    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_3_n_0
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    11.053 r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_1__4/O
                         net (fo=7, routed)           0.649    11.702    UUT/SAMPLE_SK0/COUNTER/E[0]
    SLICE_X110Y77        FDRE                                         r  UUT/SAMPLE_SK0/COUNTER/COUNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.672    13.436    UUT/SAMPLE_SK0/COUNTER/CLK_IBUF_BUFG
    SLICE_X110Y77        FDRE                                         r  UUT/SAMPLE_SK0/COUNTER/COUNT_reg[2]/C
                         clock pessimism              0.423    13.860    
                         clock uncertainty           -0.035    13.824    
    SLICE_X110Y77        FDRE (Setup_fdre_C_CE)      -0.205    13.619    UUT/SAMPLE_SK0/COUNTER/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         13.619    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK0/COUNTER/COUNT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 2.826ns (49.765%)  route 2.853ns (50.235%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.883ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.809     5.883    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK_IBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     8.337 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/DOADO[31]
                         net (fo=2, routed)           1.240     9.577    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/DOADO[31]
    SLICE_X107Y73        LUT6 (Prop_lut6_I1_O)        0.124     9.701 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_8/O
                         net (fo=1, routed)           0.667    10.368    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_8_n_0
    SLICE_X107Y73        LUT6 (Prop_lut6_I1_O)        0.124    10.492 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_3/O
                         net (fo=1, routed)           0.437    10.929    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_3_n_0
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    11.053 r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_1__4/O
                         net (fo=7, routed)           0.509    11.562    UUT/SAMPLE_SK0/COUNTER/E[0]
    SLICE_X110Y76        FDRE                                         r  UUT/SAMPLE_SK0/COUNTER/COUNT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.671    13.435    UUT/SAMPLE_SK0/COUNTER/CLK_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  UUT/SAMPLE_SK0/COUNTER/COUNT_reg[3]/C
                         clock pessimism              0.423    13.859    
                         clock uncertainty           -0.035    13.823    
    SLICE_X110Y76        FDRE (Setup_fdre_C_CE)      -0.205    13.618    UUT/SAMPLE_SK0/COUNTER/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK0/COUNTER/COUNT_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 2.826ns (49.765%)  route 2.853ns (50.235%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 13.435 - 8.000 ) 
    Source Clock Delay      (SCD):    5.883ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.809     5.883    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/CLK_IBUF_BUFG
    RAMB36_X5Y14         RAMB36E1                                     r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     8.337 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/DOADO[31]
                         net (fo=2, routed)           1.240     9.577    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/DOADO[31]
    SLICE_X107Y73        LUT6 (Prop_lut6_I1_O)        0.124     9.701 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_8/O
                         net (fo=1, routed)           0.667    10.368    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_8_n_0
    SLICE_X107Y73        LUT6 (Prop_lut6_I1_O)        0.124    10.492 f  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_3/O
                         net (fo=1, routed)           0.437    10.929    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_3_n_0
    SLICE_X107Y75        LUT4 (Prop_lut4_I0_O)        0.124    11.053 r  UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/COUNT[6]_i_1__4/O
                         net (fo=7, routed)           0.509    11.562    UUT/SAMPLE_SK0/COUNTER/E[0]
    SLICE_X110Y76        FDRE                                         r  UUT/SAMPLE_SK0/COUNTER/COUNT_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.671    13.435    UUT/SAMPLE_SK0/COUNTER/CLK_IBUF_BUFG
    SLICE_X110Y76        FDRE                                         r  UUT/SAMPLE_SK0/COUNTER/COUNT_reg[4]/C
                         clock pessimism              0.423    13.859    
                         clock uncertainty           -0.035    13.823    
    SLICE_X110Y76        FDRE (Setup_fdre_C_CE)      -0.205    13.618    UUT/SAMPLE_SK0/COUNTER/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         13.618    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  2.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UUT/INV/SQU/CNT_INIT/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/INV/SQU/FSM_sequential_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.624     1.710    UUT/INV/SQU/CNT_INIT/CLK_IBUF_BUFG
    SLICE_X110Y73        FDRE                                         r  UUT/INV/SQU/CNT_INIT/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDRE (Prop_fdre_C_Q)         0.141     1.851 r  UUT/INV/SQU/CNT_INIT/COUNT_reg[0]/Q
                         net (fo=2, routed)           0.062     1.913    UUT/INV/SQU/CNT_OUT/CNT_OUT_INIT
    SLICE_X111Y73        LUT6 (Prop_lut6_I3_O)        0.045     1.958 r  UUT/INV/SQU/CNT_OUT/FSM_sequential_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.958    UUT/INV/SQU/CNT_OUT_n_1
    SLICE_X111Y73        FDRE                                         r  UUT/INV/SQU/FSM_sequential_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.893     2.235    UUT/INV/SQU/CLK_IBUF_BUFG
    SLICE_X111Y73        FDRE                                         r  UUT/INV/SQU/FSM_sequential_STATE_reg[0]/C
                         clock pessimism             -0.512     1.723    
    SLICE_X111Y73        FDRE (Hold_fdre_C_D)         0.092     1.815    UUT/INV/SQU/FSM_sequential_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UUT/INV/MUL/ROL_COUNTER/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/INV/MUL/ROL_COUNTER/COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.603     1.689    UUT/INV/MUL/ROL_COUNTER/CLK_IBUF_BUFG
    SLICE_X105Y66        FDRE                                         r  UUT/INV/MUL/ROL_COUNTER/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDRE (Prop_fdre_C_Q)         0.141     1.830 r  UUT/INV/MUL/ROL_COUNTER/COUNT_reg[0]/Q
                         net (fo=10, routed)          0.112     1.942    UUT/INV/MUL/ROL_COUNTER/Q[0]
    SLICE_X104Y66        LUT6 (Prop_lut6_I3_O)        0.045     1.987 r  UUT/INV/MUL/ROL_COUNTER/COUNT[5]_i_1__3/O
                         net (fo=1, routed)           0.000     1.987    UUT/INV/MUL/ROL_COUNTER/plusOp__0[5]
    SLICE_X104Y66        FDRE                                         r  UUT/INV/MUL/ROL_COUNTER/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.872     2.214    UUT/INV/MUL/ROL_COUNTER/CLK_IBUF_BUFG
    SLICE_X104Y66        FDRE                                         r  UUT/INV/MUL/ROL_COUNTER/COUNT_reg[5]/C
                         clock pessimism             -0.512     1.702    
    SLICE_X104Y66        FDRE (Hold_fdre_C_D)         0.120     1.822    UUT/INV/MUL/ROL_COUNTER/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UUT/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SIGMA_SAMPLE_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.786%)  route 0.099ns (34.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.623     1.709    UUT/CLK_IBUF_BUFG
    SLICE_X106Y76        FDRE                                         r  UUT/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.141     1.850 r  UUT/FSM_onehot_STATE_reg[0]/Q
                         net (fo=4, routed)           0.099     1.949    UUT/FSM_onehot_STATE_reg_n_0_[0]
    SLICE_X107Y76        LUT2 (Prop_lut2_I0_O)        0.049     1.998 r  UUT/SIGMA_SAMPLE_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.998    UUT/SIGMA_SAMPLE_RESET
    SLICE_X107Y76        FDRE                                         r  UUT/SIGMA_SAMPLE_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.890     2.232    UUT/CLK_IBUF_BUFG
    SLICE_X107Y76        FDRE                                         r  UUT/SIGMA_SAMPLE_RESET_reg/C
                         clock pessimism             -0.510     1.722    
    SLICE_X107Y76        FDRE (Hold_fdre_C_D)         0.107     1.829    UUT/SIGMA_SAMPLE_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sigma_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.525%)  route 0.232ns (64.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.599     1.685    CLK_IBUF_BUFG
    SLICE_X105Y79        FDRE                                         r  sigma_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDRE (Prop_fdre_C_Q)         0.128     1.813 r  sigma_addr_reg[2]/Q
                         net (fo=3, routed)           0.232     2.045    <hidden>
    RAMB18_X5Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.914     2.257    <hidden>
    RAMB18_X5Y32         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.511     1.746    
    RAMB18_X5Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     1.875    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sigma_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.679%)  route 0.231ns (64.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.599     1.685    CLK_IBUF_BUFG
    SLICE_X105Y79        FDRE                                         r  sigma_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDRE (Prop_fdre_C_Q)         0.128     1.813 r  sigma_addr_reg[2]/Q
                         net (fo=3, routed)           0.231     2.044    <hidden>
    RAMB18_X5Y32         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.912     2.255    <hidden>
    RAMB18_X5Y32         RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.511     1.744    
    RAMB18_X5Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129     1.873    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UUT/SAMPLE_SK0/COUNTER/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK0/COUNTER/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.687%)  route 0.108ns (36.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.626     1.712    UUT/SAMPLE_SK0/COUNTER/CLK_IBUF_BUFG
    SLICE_X111Y77        FDRE                                         r  UUT/SAMPLE_SK0/COUNTER/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  UUT/SAMPLE_SK0/COUNTER/COUNT_reg[0]/Q
                         net (fo=7, routed)           0.108     1.961    UUT/SAMPLE_SK0/COUNTER/CNT_OUT[0]
    SLICE_X110Y77        LUT3 (Prop_lut3_I2_O)        0.048     2.009 r  UUT/SAMPLE_SK0/COUNTER/COUNT[2]_i_1__4/O
                         net (fo=1, routed)           0.000     2.009    UUT/SAMPLE_SK0/COUNTER/plusOp__0[2]
    SLICE_X110Y77        FDRE                                         r  UUT/SAMPLE_SK0/COUNTER/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.895     2.237    UUT/SAMPLE_SK0/COUNTER/CLK_IBUF_BUFG
    SLICE_X110Y77        FDRE                                         r  UUT/SAMPLE_SK0/COUNTER/COUNT_reg[2]/C
                         clock pessimism             -0.512     1.725    
    SLICE_X110Y77        FDRE (Hold_fdre_C_D)         0.105     1.830    UUT/SAMPLE_SK0/COUNTER/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT/FSM_onehot_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.623     1.709    UUT/CLK_IBUF_BUFG
    SLICE_X106Y76        FDRE                                         r  UUT/FSM_onehot_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDRE (Prop_fdre_C_Q)         0.141     1.850 r  UUT/FSM_onehot_STATE_reg[0]/Q
                         net (fo=4, routed)           0.099     1.949    UUT/FSM_onehot_STATE_reg_n_0_[0]
    SLICE_X107Y76        LUT3 (Prop_lut3_I2_O)        0.045     1.994 r  UUT/SAMPLE_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.994    UUT/SAMPLE_RESET
    SLICE_X107Y76        FDRE                                         r  UUT/SAMPLE_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.890     2.232    UUT/CLK_IBUF_BUFG
    SLICE_X107Y76        FDRE                                         r  UUT/SAMPLE_RESET_reg/C
                         clock pessimism             -0.510     1.722    
    SLICE_X107Y76        FDRE (Hold_fdre_C_D)         0.092     1.814    UUT/SAMPLE_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UUT/KEYGEN_SAMPLE_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/SAMPLE_SK0/RDEN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.215ns (69.511%)  route 0.094ns (30.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.623     1.709    UUT/CLK_IBUF_BUFG
    SLICE_X108Y76        FDRE                                         r  UUT/KEYGEN_SAMPLE_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164     1.873 r  UUT/KEYGEN_SAMPLE_ENABLE_reg/Q
                         net (fo=100, routed)         0.094     1.967    UUT/SAMPLE_SK0/COUNTER/RDEN_reg
    SLICE_X109Y76        LUT5 (Prop_lut5_I2_O)        0.051     2.018 r  UUT/SAMPLE_SK0/COUNTER/RDEN_i_1/O
                         net (fo=1, routed)           0.000     2.018    UUT/SAMPLE_SK0/COUNTER_n_6
    SLICE_X109Y76        FDRE                                         r  UUT/SAMPLE_SK0/RDEN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.890     2.232    UUT/SAMPLE_SK0/CLK_IBUF_BUFG
    SLICE_X109Y76        FDRE                                         r  UUT/SAMPLE_SK0/RDEN_reg/C
                         clock pessimism             -0.510     1.722    
    SLICE_X109Y76        FDRE (Hold_fdre_C_D)         0.107     1.829    UUT/SAMPLE_SK0/RDEN_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 UUT/INV/MUL/ROW_COUNTER/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/INV/MUL/ROW_COUNTER/COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.622     1.708    UUT/INV/MUL/ROW_COUNTER/CLK_IBUF_BUFG
    SLICE_X107Y75        FDRE                                         r  UUT/INV/MUL/ROW_COUNTER/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDRE (Prop_fdre_C_Q)         0.141     1.849 r  UUT/INV/MUL/ROW_COUNTER/COUNT_reg[0]/Q
                         net (fo=8, routed)           0.141     1.991    UUT/INV/MUL/ROW_COUNTER/CNT_ROW_OUT[0]
    SLICE_X108Y75        LUT6 (Prop_lut6_I3_O)        0.045     2.036 r  UUT/INV/MUL/ROW_COUNTER/COUNT[5]_i_1__2/O
                         net (fo=1, routed)           0.000     2.036    UUT/INV/MUL/ROW_COUNTER/plusOp[5]
    SLICE_X108Y75        FDRE                                         r  UUT/INV/MUL/ROW_COUNTER/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.889     2.231    UUT/INV/MUL/ROW_COUNTER/CLK_IBUF_BUFG
    SLICE_X108Y75        FDRE                                         r  UUT/INV/MUL/ROW_COUNTER/COUNT_reg[5]/C
                         clock pessimism             -0.510     1.721    
    SLICE_X108Y75        FDRE (Hold_fdre_C_D)         0.121     1.842    UUT/INV/MUL/ROW_COUNTER/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UUT/FSM_onehot_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UUT/INV_ENABLE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.759%)  route 0.120ns (42.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.623     1.709    UUT/CLK_IBUF_BUFG
    SLICE_X108Y76        FDRE                                         r  UUT/FSM_onehot_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDRE (Prop_fdre_C_Q)         0.164     1.873 r  UUT/FSM_onehot_STATE_reg[2]/Q
                         net (fo=5, routed)           0.120     1.993    UUT/INV_ENABLE
    SLICE_X107Y76        FDRE                                         r  UUT/INV_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.890     2.232    UUT/CLK_IBUF_BUFG
    SLICE_X107Y76        FDRE                                         r  UUT/INV_ENABLE_reg/C
                         clock pessimism             -0.510     1.722    
    SLICE_X107Y76        FDRE (Hold_fdre_C_D)         0.075     1.797    UUT/INV_ENABLE_reg
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X5Y14    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X5Y14    UUT/BRAM_SK/I0_BRAM.BRAM_SK/BRAM/RAMB36E1_inst/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y32    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y32    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y26    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y26    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y27    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X5Y27    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X105Y79   sigma_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y66   sk0_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y66   sk0_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y66   sk0_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y66   sk0_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y79   sigma_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y66   sk0_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y66   sk0_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y66   sk0_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y66   sk0_addr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.703ns  (logic 5.100ns (58.599%)  route 3.603ns (41.401%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  btn_IBUF_inst/O
                         net (fo=1, routed)           3.603     5.145    led_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557     8.703 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     8.703    led
    P14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.567ns (59.433%)  route 1.070ns (40.567%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  btn_IBUF_inst/O
                         net (fo=1, routed)           1.070     1.379    led_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.258     2.637 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     2.637    led
    P14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/INV/DONE_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KEY_GENERATION2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.986ns (65.872%)  route 2.065ns (34.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         1.847     5.921    UUT/INV/CLK_IBUF_BUFG
    SLICE_X111Y76        FDRE                                         r  UUT/INV/DONE_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.456     6.377 r  UUT/INV/DONE_reg_lopt_replica/Q
                         net (fo=1, routed)           2.065     8.442    lopt
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.971 r  KEY_GENERATION2_OBUF_inst/O
                         net (fo=0)                   0.000    11.971    KEY_GENERATION2
    R14                                                               r  KEY_GENERATION2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/INV/DONE_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            KEY_GENERATION2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.372ns (73.013%)  route 0.507ns (26.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_IBUF_BUFG_inst/O
                         net (fo=439, routed)         0.624     1.710    UUT/INV/CLK_IBUF_BUFG
    SLICE_X111Y76        FDRE                                         r  UUT/INV/DONE_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y76        FDRE (Prop_fdre_C_Q)         0.141     1.851 r  UUT/INV/DONE_reg_lopt_replica/Q
                         net (fo=1, routed)           0.507     2.358    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.589 r  KEY_GENERATION2_OBUF_inst/O
                         net (fo=0)                   0.000     3.589    KEY_GENERATION2
    R14                                                               r  KEY_GENERATION2 (OUT)
  -------------------------------------------------------------------    -------------------





