// Seed: 1856672307
module module_0 (
    output uwire id_0,
    output tri1 id_1
    , id_8 = 1,
    input wire id_2,
    input wand id_3,
    input supply0 id_4,
    inout supply0 id_5
    , id_9,
    output uwire id_6
);
  final $unsigned(30);
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd77,
    parameter id_12 = 32'd34,
    parameter id_15 = 32'd90,
    parameter id_18 = 32'd26,
    parameter id_7  = 32'd24
) (
    output supply0 id_0,
    output wor id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wire id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire _id_7,
    output tri id_8
    , id_20,
    inout wire id_9,
    input tri id_10,
    input tri0 _id_11,
    input tri _id_12,
    input wor id_13,
    input supply1 id_14,
    input wire _id_15,
    input tri0 id_16,
    output tri0 id_17[id_11 : id_18],
    input tri0 _id_18
);
  logic id_21;
  ;
  wire [id_15 : id_7  |  1 'b0] id_22;
  localparam id_23 = 1;
  wire id_24 = id_20;
  wire [(  id_12  ) : (  1  )] id_25, id_26;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_6,
      id_9,
      id_9,
      id_9,
      id_17
  );
endmodule
