// Seed: 2306205548
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = id_2;
endmodule
module module_1;
  wire id_2;
  wire id_4;
  wire id_5;
  assign id_1[1'h0] = id_3 == $display(1 - 1);
  wire id_6;
  logic [7:0] id_7, id_8, id_9, id_10, id_11, id_12;
  module_0(
      id_2, id_2, id_5, id_2
  );
  assign id_10 = id_1;
  id_13(
      .id_0(), .id_1(1)
  );
endmodule
