Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb 20 22:17:56 2022
| Host         : LAPTOP-1AJIQUJC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RP_TOP_timing_summary_routed.rpt -pb RP_TOP_timing_summary_routed.pb -rpx RP_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : RP_TOP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (8)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (8)
------------------------------------
 There are 8 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     48.173        0.000                      0                    6           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                         48.173        0.000                      0                    6                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       48.173ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.173ns  (required time - arrival time)
  Source:                 SW[1]
                            (input port)
  Destination:            LED[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        11.827ns  (logic 6.155ns (52.041%)  route 5.672ns (47.959%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 60.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[1]_inst/O
                         net (fo=4, routed)           2.198     3.673    SW_IBUF[1]
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.124     3.797 r  LED_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.634     4.430    LED_OBUF[7]_inst_i_3_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.150     4.580 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.841     7.421    LED_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         4.405    11.827 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.827    LED[5]
    G14                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
                         clock pessimism              0.000    60.000    
                         output delay                -0.000    60.000    
  -------------------------------------------------------------------
                         required time                         60.000    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                 48.173    

Slack (MET) :             49.109ns  (required time - arrival time)
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        10.891ns  (logic 5.828ns (53.518%)  route 5.062ns (46.482%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 60.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[1]_inst/O
                         net (fo=4, routed)           2.732     4.207    SW_IBUF[1]
    SLICE_X43Y68         LUT4 (Prop_lut4_I2_O)        0.124     4.331 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.331     6.661    LED_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         4.229    10.891 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.891    LED[1]
    F17                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
                         clock pessimism              0.000    60.000    
                         output delay                -0.000    60.000    
  -------------------------------------------------------------------
                         required time                         60.000    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                 49.109    

Slack (MET) :             49.262ns  (required time - arrival time)
  Source:                 SW[1]
                            (input port)
  Destination:            LED[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        10.738ns  (logic 6.000ns (55.877%)  route 4.738ns (44.122%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 60.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[1]_inst/O
                         net (fo=4, routed)           2.198     3.673    SW_IBUF[1]
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.124     3.797 r  LED_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.634     4.430    LED_OBUF[7]_inst_i_3_n_0
    SLICE_X43Y67         LUT4 (Prop_lut4_I1_O)        0.124     4.554 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.907     6.461    LED_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         4.277    10.738 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.738    LED[7]
    J14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
                         clock pessimism              0.000    60.000    
                         output delay                -0.000    60.000    
  -------------------------------------------------------------------
                         required time                         60.000    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                 49.262    

Slack (MET) :             49.306ns  (required time - arrival time)
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        10.694ns  (logic 6.066ns (56.726%)  route 4.628ns (43.274%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 60.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    B19                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           2.189     3.669    SW_IBUF[0]
    SLICE_X43Y68         LUT2 (Prop_lut2_I1_O)        0.152     3.821 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.439     6.260    LED_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         4.434    10.694 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.694    LED[0]
    F16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
                         clock pessimism              0.000    60.000    
                         output delay                -0.000    60.000    
  -------------------------------------------------------------------
                         required time                         60.000    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                 49.306    

Slack (MET) :             49.602ns  (required time - arrival time)
  Source:                 SW[1]
                            (input port)
  Destination:            LED[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        10.398ns  (logic 5.957ns (57.287%)  route 4.441ns (42.713%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 60.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[1]_inst/O
                         net (fo=4, routed)           2.198     3.673    SW_IBUF[1]
    SLICE_X43Y67         LUT6 (Prop_lut6_I3_O)        0.124     3.797 r  LED_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.366     4.162    LED_OBUF[7]_inst_i_3_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I2_O)        0.124     4.286 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.878     6.165    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         4.234    10.398 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.398    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
                         clock pessimism              0.000    60.000    
                         output delay                -0.000    60.000    
  -------------------------------------------------------------------
                         required time                         60.000    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                 49.602    

Slack (MET) :             49.843ns  (required time - arrival time)
  Source:                 SW[1]
                            (input port)
  Destination:            LED[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        10.157ns  (logic 5.824ns (57.344%)  route 4.333ns (42.656%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 60.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C20                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    C20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  SW_IBUF[1]_inst/O
                         net (fo=4, routed)           2.603     4.078    SW_IBUF[1]
    SLICE_X43Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.202 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.730     5.932    LED_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         4.225    10.157 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.157    LED[2]
    G15                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
                         clock pessimism              0.000    60.000    
                         output delay                -0.000    60.000    
  -------------------------------------------------------------------
                         required time                         60.000    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                 49.843    





