#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5568da5a40 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x5568deac40_0 .var "CLK", 0 0;
v0x5568dead00_0 .var "Reset_L", 0 0;
v0x5568deadc0_0 .net "currentPC", 63 0, v0x5568de9a00_0;  1 drivers
v0x5568deae60_0 .net "dMemOut", 63 0, v0x5568de6f80_0;  1 drivers
v0x5568deaf50_0 .var "passed", 7 0;
v0x5568deb060_0 .var "startPC", 63 0;
v0x5568deb120_0 .var "watchdog", 15 0;
E_0x5568d57e80 .event edge, v0x5568deb120_0;
S_0x5568d59ee0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x5568da5a40;
 .timescale -9 -12;
v0x5568dc3f00_0 .var "numTests", 7 0;
v0x5568dbb750_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x5568dbb750_0;
    %load/vec4 v0x5568dc3f00_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x5568dbb750_0, v0x5568dc3f00_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5568de3ff0 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x5568da5a40;
 .timescale -9 -12;
v0x5568de41e0_0 .var "actualOut", 63 0;
v0x5568de42c0_0 .var "expectedOut", 63 0;
v0x5568de43a0_0 .var "passed", 7 0;
v0x5568de4460_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x5568de41e0_0;
    %load/vec4 v0x5568de42c0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x5568de4460_0 {0 0 0};
    %load/vec4 v0x5568de43a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5568de43a0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x5568de4460_0, v0x5568de41e0_0, v0x5568de42c0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x5568de4540 .scope module, "uut" "singlecycle" 2 46, 3 1 0, S_0x5568da5a40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "dmemout"
    .port_info 4 /INPUT 1 "CLK"
v0x5568de9370_0 .net "CLK", 0 0, v0x5568deac40_0;  1 drivers
v0x5568de9460_0 .net *"_s5", 4 0, L_0x5568deb430;  1 drivers
v0x5568de9540_0 .net *"_s7", 4 0, L_0x5568deb4d0;  1 drivers
v0x5568de9600_0 .net "aluctrl", 3 0, v0x5568de5620_0;  1 drivers
v0x5568de9710_0 .net "aluout", 63 0, v0x5568de4d90_0;  1 drivers
v0x5568de9870_0 .net "alusrc", 0 0, v0x5568de5700_0;  1 drivers
v0x5568de9910_0 .net "branch", 0 0, v0x5568de57a0_0;  1 drivers
v0x5568de9a00_0 .var "currentpc", 63 0;
v0x5568de9af0_0 .net "dmemout", 63 0, v0x5568de6f80_0;  alias, 1 drivers
v0x5568de9bb0_0 .net "extimm", 63 0, v0x5568de9040_0;  1 drivers
v0x5568de9c50_0 .net "instruction", 31 0, v0x5568de6420_0;  1 drivers
v0x5568de9d10_0 .net "mem2reg", 0 0, v0x5568de5870_0;  1 drivers
v0x5568de9db0_0 .net "memread", 0 0, v0x5568de5930_0;  1 drivers
v0x5568de9ea0_0 .net "memwrite", 0 0, v0x5568de5a40_0;  1 drivers
v0x5568de9f90_0 .net "nextpc", 63 0, v0x5568de78a0_0;  1 drivers
v0x5568dea030_0 .net "opcode", 10 0, L_0x5568deb730;  1 drivers
v0x5568dea0d0_0 .net "rd", 4 0, L_0x5568deb1e0;  1 drivers
v0x5568dea280_0 .net "reg2loc", 0 0, v0x5568de5be0_0;  1 drivers
v0x5568dea320_0 .net "regoutA", 63 0, v0x5568de8060_0;  1 drivers
v0x5568dea410_0 .net "regoutB", 63 0, v0x5568de8170_0;  1 drivers
v0x5568dea500_0 .net "regwrite", 0 0, v0x5568de5ca0_0;  1 drivers
v0x5568dea5f0_0 .net "resetl", 0 0, v0x5568dead00_0;  1 drivers
v0x5568dea690_0 .net "rm", 4 0, L_0x5568deb340;  1 drivers
v0x5568dea750_0 .net "rn", 4 0, L_0x5568deb5a0;  1 drivers
v0x5568dea7f0_0 .net "signop", 1 0, v0x5568de5d60_0;  1 drivers
v0x5568dea8e0_0 .net "startpc", 63 0, v0x5568deb060_0;  1 drivers
v0x5568dea9c0_0 .net "uncond_branch", 0 0, v0x5568de5e40_0;  1 drivers
v0x5568deaab0_0 .net "zero", 0 0, L_0x5568dfbb40;  1 drivers
L_0x5568deb1e0 .part v0x5568de6420_0, 0, 5;
L_0x5568deb340 .part v0x5568de6420_0, 5, 5;
L_0x5568deb430 .part v0x5568de6420_0, 0, 5;
L_0x5568deb4d0 .part v0x5568de6420_0, 16, 5;
L_0x5568deb5a0 .functor MUXZ 5, L_0x5568deb4d0, L_0x5568deb430, v0x5568de5be0_0, C4<>;
L_0x5568deb730 .part v0x5568de6420_0, 21, 11;
L_0x5568dfbde0 .functor MUXZ 64, v0x5568de8170_0, v0x5568de9040_0, v0x5568de5700_0, C4<>;
L_0x5568dfbed0 .functor MUXZ 64, v0x5568de4d90_0, v0x5568de6f80_0, v0x5568de5870_0, C4<>;
L_0x5568dfc010 .part v0x5568de6420_0, 0, 26;
S_0x5568de4790 .scope module, "alu" "ALU" 3 82, 4 9 0, S_0x5568de4540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
P_0x5568de4960 .param/l "n" 0 4 11, +C4<00000000000000000000000001000000>;
v0x5568de4ac0_0 .net "ALUCtrl", 3 0, v0x5568de5620_0;  alias, 1 drivers
v0x5568de4bc0_0 .net "BusA", 63 0, v0x5568de8060_0;  alias, 1 drivers
v0x5568de4ca0_0 .net "BusB", 63 0, L_0x5568dfbde0;  1 drivers
v0x5568de4d90_0 .var "BusW", 63 0;
v0x5568de4e70_0 .net "Zero", 0 0, L_0x5568dfbb40;  alias, 1 drivers
L_0x7f7fe5b018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5568de4f80_0 .net/2u *"_s0", 63 0, L_0x7f7fe5b018;  1 drivers
v0x5568de5060_0 .net *"_s2", 0 0, L_0x5568dfb8c0;  1 drivers
L_0x7f7fe5b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5568de5120_0 .net/2s *"_s4", 1 0, L_0x7f7fe5b060;  1 drivers
L_0x7f7fe5b0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5568de5200_0 .net/2s *"_s6", 1 0, L_0x7f7fe5b0a8;  1 drivers
v0x5568de52e0_0 .net *"_s8", 1 0, L_0x5568dfb9b0;  1 drivers
E_0x5568d57b00 .event edge, v0x5568de4ca0_0, v0x5568de4bc0_0, v0x5568de4ac0_0;
L_0x5568dfb8c0 .cmp/ne 64, v0x5568de4d90_0, L_0x7f7fe5b018;
L_0x5568dfb9b0 .functor MUXZ 2, L_0x7f7fe5b0a8, L_0x7f7fe5b060, L_0x5568dfb8c0, C4<>;
L_0x5568dfbb40 .delay 1 (1000,1000,1000) L_0x5568dfbb40/d;
L_0x5568dfbb40/d .part L_0x5568dfb9b0, 0, 1;
S_0x5568de5460 .scope module, "control" "control" 3 64, 5 17 0, S_0x5568de4540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 2 "signop"
    .port_info 10 /INPUT 11 "opcode"
v0x5568de5620_0 .var "aluop", 3 0;
v0x5568de5700_0 .var "alusrc", 0 0;
v0x5568de57a0_0 .var "branch", 0 0;
v0x5568de5870_0 .var "mem2reg", 0 0;
v0x5568de5930_0 .var "memread", 0 0;
v0x5568de5a40_0 .var "memwrite", 0 0;
v0x5568de5b00_0 .net "opcode", 10 0, L_0x5568deb730;  alias, 1 drivers
v0x5568de5be0_0 .var "reg2loc", 0 0;
v0x5568de5ca0_0 .var "regwrite", 0 0;
v0x5568de5d60_0 .var "signop", 1 0;
v0x5568de5e40_0 .var "uncond_branch", 0 0;
E_0x5568d57c40 .event edge, v0x5568de5b00_0;
S_0x5568de6060 .scope module, "imem" "InstructionMemory" 3 59, 6 8 0, S_0x5568de4540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x5568dc4b80 .param/l "MemSize" 0 6 10, +C4<00000000000000000000000000101000>;
P_0x5568dc4bc0 .param/l "T_rd" 0 6 9, +C4<00000000000000000000000000010100>;
v0x5568de6320_0 .net "Address", 63 0, v0x5568de9a00_0;  alias, 1 drivers
v0x5568de6420_0 .var "Data", 31 0;
E_0x5568d57f90 .event edge, v0x5568de6320_0;
S_0x5568de6560 .scope module, "mem" "DataMemory" 3 99, 7 5 0, S_0x5568de4540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x5568de6c00_0 .net "Address", 63 0, v0x5568de4d90_0;  alias, 1 drivers
v0x5568de6d10_0 .net "Clock", 0 0, v0x5568deac40_0;  alias, 1 drivers
v0x5568de6db0_0 .net "MemoryRead", 0 0, v0x5568de5930_0;  alias, 1 drivers
v0x5568de6eb0_0 .net "MemoryWrite", 0 0, v0x5568de5a40_0;  alias, 1 drivers
v0x5568de6f80_0 .var "ReadData", 63 0;
v0x5568de7070_0 .net "WriteData", 63 0, v0x5568de8170_0;  alias, 1 drivers
v0x5568de7130 .array "memBank", 0 1023, 7 0;
E_0x5568de67d0 .event posedge, v0x5568de6d10_0;
S_0x5568de6830 .scope task, "initset" "initset" 7 16, 7 16 0, S_0x5568de6560;
 .timescale -9 -12;
v0x5568de6a20_0 .var "addr", 63 0;
v0x5568de6b20_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.mem.initset ;
    %load/vec4 v0x5568de6b20_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x5568de6a20_0;
    %store/vec4a v0x5568de7130, 4, 0;
    %load/vec4 v0x5568de6b20_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5568de6a20_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5568de7130, 4, 0;
    %load/vec4 v0x5568de6b20_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5568de6a20_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5568de7130, 4, 0;
    %load/vec4 v0x5568de6b20_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5568de6a20_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5568de7130, 4, 0;
    %load/vec4 v0x5568de6b20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5568de6a20_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5568de7130, 4, 0;
    %load/vec4 v0x5568de6b20_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5568de6a20_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5568de7130, 4, 0;
    %load/vec4 v0x5568de6b20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5568de6a20_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5568de7130, 4, 0;
    %load/vec4 v0x5568de6b20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5568de6a20_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5568de7130, 4, 0;
    %end;
S_0x5568de72f0 .scope module, "pcLogic" "NextPCLogic" 3 90, 8 3 0, S_0x5568de4540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v0x5568de7640_0 .net "ALUZero", 0 0, L_0x5568dfbb40;  alias, 1 drivers
v0x5568de7700_0 .net "Branch", 0 0, v0x5568de57a0_0;  alias, 1 drivers
v0x5568de77a0_0 .net "CurrentPC", 63 0, v0x5568de9a00_0;  alias, 1 drivers
v0x5568de78a0_0 .var "NextPC", 63 0;
v0x5568de7940_0 .net "SignExtImm64", 63 0, v0x5568de9040_0;  alias, 1 drivers
v0x5568de7a50_0 .net "Uncondbranch", 0 0, v0x5568de5e40_0;  alias, 1 drivers
E_0x5568de75b0/0 .event edge, v0x5568de5e40_0, v0x5568de57a0_0, v0x5568de4e70_0, v0x5568de6320_0;
E_0x5568de75b0/1 .event edge, v0x5568de7940_0;
E_0x5568de75b0 .event/or E_0x5568de75b0/0, E_0x5568de75b0/1;
S_0x5568de7bd0 .scope module, "regs" "RegisterFile" 3 108, 9 3 0, S_0x5568de4540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
v0x5568de8060_0 .var "BusA", 63 0;
v0x5568de8170_0 .var "BusB", 63 0;
v0x5568de8240_0 .net "BusW", 63 0, L_0x5568dfbed0;  1 drivers
v0x5568de8310_0 .net "Clk", 0 0, v0x5568deac40_0;  alias, 1 drivers
v0x5568de83e0_0 .net "RA", 4 0, L_0x5568deb340;  alias, 1 drivers
v0x5568de84f0_0 .net "RB", 4 0, L_0x5568deb5a0;  alias, 1 drivers
v0x5568de85d0_0 .net "RW", 4 0, L_0x5568deb1e0;  alias, 1 drivers
v0x5568de86b0_0 .net "RegWr", 0 0, v0x5568de5ca0_0;  alias, 1 drivers
v0x5568de8750_0 .var/i "i", 31 0;
v0x5568de8810 .array "registers", 0 31, 63 0;
E_0x5568dc71f0 .event negedge, v0x5568de6d10_0;
v0x5568de8810_0 .array/port v0x5568de8810, 0;
v0x5568de8810_1 .array/port v0x5568de8810, 1;
v0x5568de8810_2 .array/port v0x5568de8810, 2;
E_0x5568de7f00/0 .event edge, v0x5568de83e0_0, v0x5568de8810_0, v0x5568de8810_1, v0x5568de8810_2;
v0x5568de8810_3 .array/port v0x5568de8810, 3;
v0x5568de8810_4 .array/port v0x5568de8810, 4;
v0x5568de8810_5 .array/port v0x5568de8810, 5;
v0x5568de8810_6 .array/port v0x5568de8810, 6;
E_0x5568de7f00/1 .event edge, v0x5568de8810_3, v0x5568de8810_4, v0x5568de8810_5, v0x5568de8810_6;
v0x5568de8810_7 .array/port v0x5568de8810, 7;
v0x5568de8810_8 .array/port v0x5568de8810, 8;
v0x5568de8810_9 .array/port v0x5568de8810, 9;
v0x5568de8810_10 .array/port v0x5568de8810, 10;
E_0x5568de7f00/2 .event edge, v0x5568de8810_7, v0x5568de8810_8, v0x5568de8810_9, v0x5568de8810_10;
v0x5568de8810_11 .array/port v0x5568de8810, 11;
v0x5568de8810_12 .array/port v0x5568de8810, 12;
v0x5568de8810_13 .array/port v0x5568de8810, 13;
v0x5568de8810_14 .array/port v0x5568de8810, 14;
E_0x5568de7f00/3 .event edge, v0x5568de8810_11, v0x5568de8810_12, v0x5568de8810_13, v0x5568de8810_14;
v0x5568de8810_15 .array/port v0x5568de8810, 15;
v0x5568de8810_16 .array/port v0x5568de8810, 16;
v0x5568de8810_17 .array/port v0x5568de8810, 17;
v0x5568de8810_18 .array/port v0x5568de8810, 18;
E_0x5568de7f00/4 .event edge, v0x5568de8810_15, v0x5568de8810_16, v0x5568de8810_17, v0x5568de8810_18;
v0x5568de8810_19 .array/port v0x5568de8810, 19;
v0x5568de8810_20 .array/port v0x5568de8810, 20;
v0x5568de8810_21 .array/port v0x5568de8810, 21;
v0x5568de8810_22 .array/port v0x5568de8810, 22;
E_0x5568de7f00/5 .event edge, v0x5568de8810_19, v0x5568de8810_20, v0x5568de8810_21, v0x5568de8810_22;
v0x5568de8810_23 .array/port v0x5568de8810, 23;
v0x5568de8810_24 .array/port v0x5568de8810, 24;
v0x5568de8810_25 .array/port v0x5568de8810, 25;
v0x5568de8810_26 .array/port v0x5568de8810, 26;
E_0x5568de7f00/6 .event edge, v0x5568de8810_23, v0x5568de8810_24, v0x5568de8810_25, v0x5568de8810_26;
v0x5568de8810_27 .array/port v0x5568de8810, 27;
v0x5568de8810_28 .array/port v0x5568de8810, 28;
v0x5568de8810_29 .array/port v0x5568de8810, 29;
v0x5568de8810_30 .array/port v0x5568de8810, 30;
E_0x5568de7f00/7 .event edge, v0x5568de8810_27, v0x5568de8810_28, v0x5568de8810_29, v0x5568de8810_30;
v0x5568de8810_31 .array/port v0x5568de8810, 31;
E_0x5568de7f00/8 .event edge, v0x5568de8810_31, v0x5568de84f0_0;
E_0x5568de7f00 .event/or E_0x5568de7f00/0, E_0x5568de7f00/1, E_0x5568de7f00/2, E_0x5568de7f00/3, E_0x5568de7f00/4, E_0x5568de7f00/5, E_0x5568de7f00/6, E_0x5568de7f00/7, E_0x5568de7f00/8;
S_0x5568de8dd0 .scope module, "signext" "SignExtender" 3 119, 10 7 0, S_0x5568de4540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Imm26"
    .port_info 2 /INPUT 2 "Ctrl"
v0x5568de9040_0 .var "BusImm", 63 0;
v0x5568de9150_0 .net "Ctrl", 1 0, v0x5568de5d60_0;  alias, 1 drivers
v0x5568de9220_0 .net "Imm26", 25 0, L_0x5568dfc010;  1 drivers
E_0x5568de8fc0 .event edge, v0x5568de5d60_0, v0x5568de9220_0;
    .scope S_0x5568de6060;
T_3 ;
    %wait E_0x5568d57f90;
    %delay 4000, 0;
    %load/vec4 v0x5568de6320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5568de6420_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5568de5460;
T_4 ;
    %wait E_0x5568d57c40;
    %load/vec4 v0x5568de5b00_0;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5568de5be0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5568de5700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5568de5870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de57a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5e40_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5568de5620_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5568de5d60_0, 0;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5568de5be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de57a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5e40_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5568de5620_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5568de5d60_0, 0;
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5568de5870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de57a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5e40_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5568de5620_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5568de5d60_0, 0;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de57a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5e40_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5568de5620_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5568de5d60_0, 0;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de57a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5e40_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5568de5620_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5568de5d60_0, 0;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de57a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5e40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5568de5620_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5568de5d60_0, 0;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de57a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5e40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5568de5620_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5568de5d60_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de57a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5e40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5568de5620_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5568de5d60_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de57a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5e40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5568de5620_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5568de5d60_0, 0;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5568de5870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de57a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5e40_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5568de5620_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5568de5d60_0, 0;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5568de5be0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5568de5700_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5568de5870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5568de5a40_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5568de57a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5568de5e40_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5568de5620_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5568de5d60_0, 0;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5568de4790;
T_5 ;
    %wait E_0x5568d57b00;
    %load/vec4 v0x5568de4ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x5568de4bc0_0;
    %load/vec4 v0x5568de4ca0_0;
    %and;
    %assign/vec4 v0x5568de4d90_0, 20000;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x5568de4bc0_0;
    %load/vec4 v0x5568de4ca0_0;
    %or;
    %assign/vec4 v0x5568de4d90_0, 20000;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5568de4bc0_0;
    %load/vec4 v0x5568de4ca0_0;
    %add;
    %assign/vec4 v0x5568de4d90_0, 20000;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5568de4bc0_0;
    %load/vec4 v0x5568de4ca0_0;
    %sub;
    %assign/vec4 v0x5568de4d90_0, 20000;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5568de4ca0_0;
    %assign/vec4 v0x5568de4d90_0, 20000;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5568de72f0;
T_6 ;
    %wait E_0x5568de75b0;
    %load/vec4 v0x5568de7a50_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5568de7700_0;
    %load/vec4 v0x5568de7640_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.0, 9;
    %load/vec4 v0x5568de77a0_0;
    %load/vec4 v0x5568de7940_0;
    %add;
    %assign/vec4 v0x5568de78a0_0, 3000;
    %vpi_call 8 29 "$display", "\011BRANCHING: CurrentPC = 0x%h, SignExt = 0x%h", v0x5568de77a0_0, v0x5568de7940_0 {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5568de77a0_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x5568de78a0_0, 2000;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5568de6560;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5568de6a20_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5568de6b20_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.mem.initset, S_0x5568de6830;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x5568de6a20_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x5568de6b20_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.mem.initset, S_0x5568de6830;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x5568de6a20_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5568de6b20_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.mem.initset, S_0x5568de6830;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x5568de6a20_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x5568de6b20_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.mem.initset, S_0x5568de6830;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x5568de6a20_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5568de6b20_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.mem.initset, S_0x5568de6830;
    %join;
    %end;
    .thread T_7;
    .scope S_0x5568de6560;
T_8 ;
    %wait E_0x5568de67d0;
    %load/vec4 v0x5568de6db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0x5568de6c00_0;
    %load/vec4a v0x5568de7130, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568de6f80_0, 4, 5;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5568de7130, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568de6f80_0, 4, 5;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5568de7130, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568de6f80_0, 4, 5;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5568de7130, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568de6f80_0, 4, 5;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5568de7130, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568de6f80_0, 4, 5;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5568de7130, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568de6f80_0, 4, 5;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5568de7130, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568de6f80_0, 4, 5;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5568de7130, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5568de6f80_0, 4, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5568de6560;
T_9 ;
    %wait E_0x5568de67d0;
    %load/vec4 v0x5568de6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5568de7070_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x5568de6c00_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5568de7130, 0, 4;
    %load/vec4 v0x5568de7070_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5568de7130, 0, 4;
    %load/vec4 v0x5568de7070_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5568de7130, 0, 4;
    %load/vec4 v0x5568de7070_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5568de7130, 0, 4;
    %load/vec4 v0x5568de7070_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5568de7130, 0, 4;
    %load/vec4 v0x5568de7070_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5568de7130, 0, 4;
    %load/vec4 v0x5568de7070_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5568de7130, 0, 4;
    %load/vec4 v0x5568de7070_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5568de6c00_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5568de7130, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5568de7bd0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5568de8750_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x5568de8750_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x5568de8750_0;
    %store/vec4a v0x5568de8810, 4, 0;
    %load/vec4 v0x5568de8750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5568de8750_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x5568de7bd0;
T_11 ;
    %wait E_0x5568de7f00;
    %load/vec4 v0x5568de83e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5568de8810, 4;
    %assign/vec4 v0x5568de8060_0, 2000;
    %load/vec4 v0x5568de84f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5568de8810, 4;
    %assign/vec4 v0x5568de8170_0, 2000;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5568de7bd0;
T_12 ;
    %wait E_0x5568dc71f0;
    %load/vec4 v0x5568de86b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5568de8240_0;
    %load/vec4 v0x5568de85d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5568de8810, 0, 4;
T_12.0 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5568de8810, 0, 4;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5568de8dd0;
T_13 ;
    %wait E_0x5568de8fc0;
    %load/vec4 v0x5568de9150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x5568de9220_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5568de9040_0, 0, 64;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x5568de9220_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x5568de9220_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5568de9040_0, 0, 64;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x5568de9220_0;
    %parti/s 1, 25, 6;
    %replicate 36;
    %load/vec4 v0x5568de9220_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5568de9040_0, 0, 64;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x5568de9220_0;
    %parti/s 1, 23, 6;
    %replicate 43;
    %load/vec4 v0x5568de9220_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5568de9040_0, 0, 64;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5568de4540;
T_14 ;
    %wait E_0x5568dc71f0;
    %load/vec4 v0x5568dea5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5568de9f90_0;
    %assign/vec4 v0x5568de9a00_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5568dea8e0_0;
    %assign/vec4 v0x5568de9a00_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5568da5a40;
T_15 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5568da5a40;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568dead00_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5568deb060_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5568deaf50_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5568deb120_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568dead00_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5568deb060_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5568dead00_0, 0, 1;
T_16.0 ;
    %load/vec4 v0x5568deadc0_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_16.1, 5;
    %delay 120000, 0;
    %vpi_call 2 83 "$display", "CurrentPC:%h", v0x5568deadc0_0 {0 0 0};
    %jmp T_16.0;
T_16.1 ;
    %delay 120000, 0;
    %load/vec4 v0x5568deae60_0;
    %store/vec4 v0x5568de41e0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x5568de42c0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x5568de4460_0, 0, 257;
    %load/vec4 v0x5568deaf50_0;
    %store/vec4 v0x5568de43a0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5568de3ff0;
    %join;
    %load/vec4 v0x5568de43a0_0;
    %store/vec4 v0x5568deaf50_0, 0, 8;
    %load/vec4 v0x5568deaf50_0;
    %store/vec4 v0x5568dbb750_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5568dc3f00_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x5568d59ee0;
    %join;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5568da5a40;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5568deac40_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x5568da5a40;
T_18 ;
    %delay 60000, 0;
    %load/vec4 v0x5568deac40_0;
    %inv;
    %store/vec4 v0x5568deac40_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x5568deac40_0;
    %inv;
    %store/vec4 v0x5568deac40_0, 0, 1;
    %load/vec4 v0x5568deb120_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5568deb120_0, 0, 16;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5568da5a40;
T_19 ;
    %wait E_0x5568d57e80;
    %load/vec4 v0x5568deb120_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_19.0, 4;
    %vpi_call 2 113 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 114 "$finish" {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "SingleCycleControl.v";
    "InstructionMemory-1.v";
    "DataMemory.v";
    "NextPCLogic.v";
    "RegisterFile.v";
    "SignExtender.v";
