DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "Chronometer_test"
duName "coilControl_tester"
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I_DUT"
duLibraryName "Chronometer"
duName "coilControl"
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
]
mwi 0
uid 2276,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Chronometer_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Chronometer_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coil@control_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coil@control_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Chronometer_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coil@control_tb"
)
(vvPair
variable "d_logical"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coilControl_tb"
)
(vvPair
variable "date"
value "14.01.2025"
)
(vvPair
variable "day"
value "mar."
)
(vvPair
variable "day_long"
value "mardi"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "coilControl_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "Axam"
)
(vvPair
variable "graphical_source_date"
value "14.01.2025"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE10628"
)
(vvPair
variable "graphical_source_time"
value "11:05:01"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE10628"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Chronometer_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\Syslo\\Chronometer\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Chronometer_test/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "coilControl_tb"
)
(vvPair
variable "month"
value "janv."
)
(vvPair
variable "month_long"
value "janvier"
)
(vvPair
variable "p"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coil@control_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\DiD\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coilControl_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Kart\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:05:01"
)
(vvPair
variable "unit"
value "coilControl_tb"
)
(vvPair
variable "user"
value "Axam"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2025"
)
(vvPair
variable "yy"
value "25"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Net
uid 1315,0
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
declText (MLText
uid 1316,0
va (VaSet
isHidden 1
)
xt "-5000,34400,11600,35600"
st "SIGNAL reset     : std_ulogic
"
)
)
*2 (Net
uid 1325,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
declText (MLText
uid 1326,0
va (VaSet
isHidden 1
)
xt "-5000,28400,11700,29600"
st "SIGNAL clock     : std_ulogic
"
)
)
*3 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "15000,46000,77000,54000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*4 (Text
uid 1777,0
va (VaSet
font "Verdana,12,1"
)
xt "14600,53900,28400,55300"
st "Chronometer_test"
blo "14600,55100"
tm "BdLibraryNameMgr"
)
*5 (Text
uid 1778,0
va (VaSet
font "Verdana,12,1"
)
xt "14600,55200,28300,56600"
st "coilControl_tester"
blo "14600,56400"
tm "BlkNameMgr"
)
*6 (Text
uid 1779,0
va (VaSet
font "Verdana,12,1"
)
xt "14600,56500,20900,57900"
st "I_tester"
blo "14600,57700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
)
xt "5000,58600,31700,61000"
st "amplitudeBitNb = amplitudeBitNb    ( positive )  
clockFrequency = clockFrequency    ( real     )  "
)
header ""
)
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
]
)
)
*7 (Net
uid 1963,0
decl (Decl
n "en"
t "std_ulogic"
o 7
suid 3,0
)
declText (MLText
uid 1964,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,12800,1200"
st "SIGNAL en        : std_ulogic
"
)
)
*8 (Net
uid 1971,0
decl (Decl
n "direction"
t "std_ulogic"
o 6
suid 4,0
)
declText (MLText
uid 1972,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,13100,1200"
st "SIGNAL direction : std_ulogic
"
)
)
*9 (Net
uid 1979,0
decl (Decl
n "coil4"
t "std_uLogic"
o 5
suid 5,0
)
declText (MLText
uid 1980,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,12900,1200"
st "SIGNAL coil4     : std_uLogic
"
)
)
*10 (Net
uid 1987,0
decl (Decl
n "coil3"
t "std_uLogic"
o 4
suid 6,0
)
declText (MLText
uid 1988,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,12900,1200"
st "SIGNAL coil3     : std_uLogic
"
)
)
*11 (Net
uid 1995,0
decl (Decl
n "coil2"
t "std_uLogic"
o 3
suid 7,0
)
declText (MLText
uid 1996,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,12900,1200"
st "SIGNAL coil2     : std_uLogic
"
)
)
*12 (Net
uid 2003,0
decl (Decl
n "coil1"
t "std_ulogic"
o 2
suid 8,0
)
declText (MLText
uid 2004,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,200,12700,1200"
st "SIGNAL coil1     : std_ulogic
"
)
)
*13 (SaComponent
uid 2276,0
optionalChildren [
*14 (CptPort
uid 2232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,33625,39000,34375"
)
tg (CPTG
uid 2234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2235,0
va (VaSet
)
xt "40000,33500,43400,34700"
st "clock"
blo "40000,34500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*15 (CptPort
uid 2236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,23625,55750,24375"
)
tg (CPTG
uid 2238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2239,0
va (VaSet
)
xt "50800,23500,54000,24700"
st "coil1"
ju 2
blo "54000,24500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil1"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*16 (CptPort
uid 2240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,25625,55750,26375"
)
tg (CPTG
uid 2242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2243,0
va (VaSet
)
xt "50800,25500,54000,26700"
st "coil2"
ju 2
blo "54000,26500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil2"
t "std_uLogic"
o 4
suid 3,0
)
)
)
*17 (CptPort
uid 2244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,27625,55750,28375"
)
tg (CPTG
uid 2246,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2247,0
va (VaSet
)
xt "50800,27500,54000,28700"
st "coil3"
ju 2
blo "54000,28500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil3"
t "std_uLogic"
o 5
suid 4,0
)
)
)
*18 (CptPort
uid 2248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,29625,55750,30375"
)
tg (CPTG
uid 2250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2251,0
va (VaSet
)
xt "50800,29500,54000,30700"
st "coil4"
ju 2
blo "54000,30500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil4"
t "std_uLogic"
o 6
suid 5,0
)
)
)
*19 (CptPort
uid 2252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,23625,39000,24375"
)
tg (CPTG
uid 2254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2255,0
va (VaSet
)
xt "40000,23500,45100,24700"
st "direction"
blo "40000,24500"
)
)
thePort (LogicalPort
decl (Decl
n "direction"
t "std_ulogic"
o 2
suid 6,0
)
)
)
*20 (CptPort
uid 2256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,25625,39000,26375"
)
tg (CPTG
uid 2258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2259,0
va (VaSet
)
xt "40000,25500,44200,26700"
st "enStep"
blo "40000,26500"
)
)
thePort (LogicalPort
decl (Decl
n "enStep"
t "std_ulogic"
o 2
suid 7,0
)
)
)
*21 (CptPort
uid 2260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,35625,39000,36375"
)
tg (CPTG
uid 2262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2263,0
va (VaSet
)
xt "40000,35500,43300,36700"
st "reset"
blo "40000,36500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 8,0
)
)
)
*22 (CptPort
uid 2264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,27625,39000,28375"
)
tg (CPTG
uid 2266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2267,0
va (VaSet
)
xt "40000,27400,45600,28600"
st "amplitude"
blo "40000,28400"
)
)
thePort (LogicalPort
decl (Decl
n "amplitude"
t "unsigned"
b "(amplitudeBitNb-1 downto 0)"
o 9
suid 2009,0
)
)
)
*23 (CptPort
uid 2268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38250,29625,39000,30375"
)
tg (CPTG
uid 2270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2271,0
va (VaSet
)
xt "40000,29400,44200,30600"
st "enPwm"
blo "40000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "enPwm"
t "std_ulogic"
o 10
suid 2010,0
)
)
)
*24 (CptPort
uid 2272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,33625,55750,34375"
)
tg (CPTG
uid 2274,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2275,0
va (VaSet
)
xt "51100,33550,54000,34750"
st "pwm"
ju 2
blo "54000,34550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm"
t "std_uLogic"
o 11
suid 2011,0
)
)
)
]
shape (Rectangle
uid 2277,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "39000,20000,55000,38000"
)
oxt "36000,8000,52000,26000"
ttg (MlTextGroup
uid 2278,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*25 (Text
uid 2279,0
va (VaSet
font "Verdana,9,1"
)
xt "39100,38000,46700,39200"
st "Chronometer"
blo "39100,39000"
tm "BdLibraryNameMgr"
)
*26 (Text
uid 2280,0
va (VaSet
font "Verdana,9,1"
)
xt "39100,38900,45600,40100"
st "coilControl"
blo "39100,39900"
tm "CptNameMgr"
)
*27 (Text
uid 2281,0
va (VaSet
font "Verdana,9,1"
)
xt "39100,39800,42800,41000"
st "I_DUT"
blo "39100,40800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2282,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2283,0
text (MLText
uid 2284,0
va (VaSet
)
xt "39000,42400,65700,43600"
st "amplitudeBitNb = amplitudeBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*28 (Net
uid 2285,0
decl (Decl
n "amplitude"
t "unsigned"
b "(amplitudeBitNb-1 downto 0)"
o 9
suid 9,0
)
declText (MLText
uid 2286,0
va (VaSet
isHidden 1
)
xt "0,200,32200,1400"
st "SIGNAL amplitude : unsigned(amplitudeBitNb-1 downto 0)
"
)
)
*29 (Net
uid 2293,0
decl (Decl
n "enPwm"
t "std_ulogic"
o 10
suid 10,0
)
declText (MLText
uid 2294,0
va (VaSet
isHidden 1
)
xt "0,200,17500,1400"
st "SIGNAL enPwm     : std_ulogic
"
)
)
*30 (Net
uid 2305,0
decl (Decl
n "pwm"
t "std_uLogic"
o 11
suid 11,0
)
declText (MLText
uid 2306,0
va (VaSet
isHidden 1
)
xt "0,200,17100,1400"
st "SIGNAL pwm       : std_uLogic
"
)
)
*31 (Wire
uid 1317,0
shape (OrthoPolyLine
uid 1318,0
va (VaSet
vasetType 3
)
xt "35000,36000,38250,46000"
pts [
"38250,36000"
"35000,36000"
"35000,46000"
]
)
start &21
end &3
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,34600,39100,36000"
st "reset"
blo "35000,35800"
tm "WireNameMgr"
)
)
on &1
)
*32 (Wire
uid 1327,0
shape (OrthoPolyLine
uid 1328,0
va (VaSet
vasetType 3
)
xt "33000,34000,38250,46000"
pts [
"38250,34000"
"33000,34000"
"33000,46000"
]
)
start &14
end &3
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1332,0
va (VaSet
font "Verdana,12,0"
)
xt "35000,32600,38800,34000"
st "clock"
blo "35000,33800"
tm "WireNameMgr"
)
)
on &2
)
*33 (Wire
uid 1965,0
shape (OrthoPolyLine
uid 1966,0
va (VaSet
vasetType 3
)
xt "25000,26000,38250,46000"
pts [
"38250,26000"
"25000,26000"
"25000,46000"
]
)
start &20
end &3
ss 0
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1970,0
va (VaSet
font "Verdana,12,0"
)
xt "35250,24600,37650,26000"
st "en"
blo "35250,25800"
tm "WireNameMgr"
)
)
on &7
)
*34 (Wire
uid 1973,0
shape (OrthoPolyLine
uid 1974,0
va (VaSet
vasetType 3
)
xt "23000,24000,38250,46000"
pts [
"38250,24000"
"23000,24000"
"23000,46000"
]
)
start &19
end &3
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1978,0
va (VaSet
font "Verdana,12,0"
)
xt "32250,22600,38450,24000"
st "direction"
blo "32250,23800"
tm "WireNameMgr"
)
)
on &8
)
*35 (Wire
uid 1981,0
shape (OrthoPolyLine
uid 1982,0
va (VaSet
vasetType 3
)
xt "55750,30000,63000,46000"
pts [
"55750,30000"
"63000,30000"
"63000,46000"
]
)
start &18
end &3
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1986,0
va (VaSet
font "Verdana,12,0"
)
xt "57750,28600,61350,30000"
st "coil4"
blo "57750,29800"
tm "WireNameMgr"
)
)
on &9
)
*36 (Wire
uid 1989,0
shape (OrthoPolyLine
uid 1990,0
va (VaSet
vasetType 3
)
xt "55750,28000,65000,46000"
pts [
"55750,28000"
"65000,28000"
"65000,46000"
]
)
start &17
end &3
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1994,0
va (VaSet
font "Verdana,12,0"
)
xt "57750,26600,61350,28000"
st "coil3"
blo "57750,27800"
tm "WireNameMgr"
)
)
on &10
)
*37 (Wire
uid 1997,0
shape (OrthoPolyLine
uid 1998,0
va (VaSet
vasetType 3
)
xt "55750,26000,67000,46000"
pts [
"55750,26000"
"67000,26000"
"67000,46000"
]
)
start &16
end &3
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2002,0
va (VaSet
font "Verdana,12,0"
)
xt "57750,24600,61350,26000"
st "coil2"
blo "57750,25800"
tm "WireNameMgr"
)
)
on &11
)
*38 (Wire
uid 2005,0
shape (OrthoPolyLine
uid 2006,0
va (VaSet
vasetType 3
)
xt "55750,24000,69000,46000"
pts [
"55750,24000"
"69000,24000"
"69000,46000"
]
)
start &15
end &3
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2010,0
va (VaSet
font "Verdana,12,0"
)
xt "57750,22600,61350,24000"
st "coil1"
blo "57750,23800"
tm "WireNameMgr"
)
)
on &12
)
*39 (Wire
uid 2287,0
shape (OrthoPolyLine
uid 2288,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27000,28000,38250,46000"
pts [
"38250,28000"
"27000,28000"
"27000,46000"
]
)
start &22
end &3
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2292,0
va (VaSet
font "Verdana,12,0"
)
xt "31250,26700,38250,28100"
st "amplitude"
blo "31250,27900"
tm "WireNameMgr"
)
)
on &28
)
*40 (Wire
uid 2295,0
shape (OrthoPolyLine
uid 2296,0
va (VaSet
vasetType 3
)
xt "29000,30000,38250,46000"
pts [
"38250,30000"
"29000,30000"
"29000,46000"
]
)
start &23
end &3
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2300,0
va (VaSet
font "Verdana,12,0"
)
xt "33250,28700,38650,30100"
st "enPwm"
blo "33250,29900"
tm "WireNameMgr"
)
)
on &29
)
*41 (Wire
uid 2307,0
shape (OrthoPolyLine
uid 2308,0
va (VaSet
vasetType 3
)
xt "55750,34000,59000,46000"
pts [
"55750,34000"
"59000,34000"
"59000,46000"
]
)
start &24
end &3
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2312,0
va (VaSet
font "Verdana,12,0"
)
xt "57750,32700,61550,34100"
st "pwm"
blo "57750,33900"
tm "WireNameMgr"
)
)
on &30
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *42 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 1297,0
va (VaSet
font "Verdana,12,0"
)
xt "-7000,19600,2500,21000"
st "Package List"
blo "-7000,20800"
)
*44 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,21000,10500,24600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 191,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*46 (Text
uid 192,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*47 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*48 (Text
uid 194,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*49 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*50 (Text
uid 196,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*51 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1928,-259,8,789"
viewArea "-8247,18370,78707,65208"
cachedDiagramExtent "-7000,0,77000,61000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\vmenpprint1.hevs.ch\\VS-FOLLOWME-PRN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4 (210 x 297 mm)"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4 (210 x 297 mm)"
windowsPaperType 9
useAdjustTo 0
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 2494,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3300,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,2550,7900,3950"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*53 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,3950,7000,5350"
st "<block>"
blo "1500,5150"
tm "BlkNameMgr"
)
*54 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,5350,3000,6750"
st "I0"
blo "1500,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*56 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*57 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*58 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*59 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*60 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*62 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*63 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*64 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*65 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*66 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*68 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,5100,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,1400,1800,2800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,0,5900,1400"
st "Auto list"
)
second (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,1400,11800,2800"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,18500,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*70 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,11000,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*71 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*72 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,10,1"
)
xt "-7000,26000,1600,27200"
st "Declarations"
blo "-7000,27000"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "-7000,27200,-2800,28400"
st "Ports:"
blo "-7000,28200"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,10,1"
)
xt "-7000,27200,-1000,28400"
st "Pre User:"
blo "-7000,28200"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,28400,19900,32000"
st "constant amplitudeBitNb : positive := 8;
--constant clockFrequency: real := 60.0E6;
constant clockFrequency: real := 66.0E6;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "-7000,27200,4000,28400"
st "Diagram Signals:"
blo "-7000,28200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "-7000,27200,300,28400"
st "Post User:"
blo "-7000,28200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,41600,-5000,41600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 11,0
usingSuid 1
emptyRow *73 (LEmptyRow
)
uid 2044,0
optionalChildren [
*74 (RefLabelRowHdr
)
*75 (TitleRowHdr
)
*76 (FilterRowHdr
)
*77 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*78 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*79 (GroupColHdr
tm "GroupColHdrMgr"
)
*80 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*81 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*82 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*83 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*84 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*85 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*86 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
)
uid 2027,0
)
*87 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
uid 2029,0
)
*88 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en"
t "std_ulogic"
o 7
suid 3,0
)
)
uid 2031,0
)
*89 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "direction"
t "std_ulogic"
o 6
suid 4,0
)
)
uid 2033,0
)
*90 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil4"
t "std_uLogic"
o 5
suid 5,0
)
)
uid 2035,0
)
*91 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil3"
t "std_uLogic"
o 4
suid 6,0
)
)
uid 2037,0
)
*92 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil2"
t "std_uLogic"
o 3
suid 7,0
)
)
uid 2039,0
)
*93 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil1"
t "std_ulogic"
o 2
suid 8,0
)
)
uid 2041,0
)
*94 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amplitude"
t "unsigned"
b "(amplitudeBitNb-1 downto 0)"
o 9
suid 9,0
)
)
uid 2301,0
)
*95 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enPwm"
t "std_ulogic"
o 10
suid 10,0
)
)
uid 2303,0
)
*96 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm"
t "std_uLogic"
o 11
suid 11,0
)
)
uid 2313,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2057,0
optionalChildren [
*97 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *98 (MRCItem
litem &73
pos 11
dimension 20
)
uid 2059,0
optionalChildren [
*99 (MRCItem
litem &74
pos 0
dimension 20
uid 2060,0
)
*100 (MRCItem
litem &75
pos 1
dimension 23
uid 2061,0
)
*101 (MRCItem
litem &76
pos 2
hidden 1
dimension 20
uid 2062,0
)
*102 (MRCItem
litem &86
pos 0
dimension 20
uid 2028,0
)
*103 (MRCItem
litem &87
pos 1
dimension 20
uid 2030,0
)
*104 (MRCItem
litem &88
pos 2
dimension 20
uid 2032,0
)
*105 (MRCItem
litem &89
pos 3
dimension 20
uid 2034,0
)
*106 (MRCItem
litem &90
pos 4
dimension 20
uid 2036,0
)
*107 (MRCItem
litem &91
pos 5
dimension 20
uid 2038,0
)
*108 (MRCItem
litem &92
pos 6
dimension 20
uid 2040,0
)
*109 (MRCItem
litem &93
pos 7
dimension 20
uid 2042,0
)
*110 (MRCItem
litem &94
pos 8
dimension 20
uid 2302,0
)
*111 (MRCItem
litem &95
pos 9
dimension 20
uid 2304,0
)
*112 (MRCItem
litem &96
pos 10
dimension 20
uid 2314,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 2063,0
optionalChildren [
*113 (MRCItem
litem &77
pos 0
dimension 20
uid 2064,0
)
*114 (MRCItem
litem &79
pos 1
dimension 50
uid 2065,0
)
*115 (MRCItem
litem &80
pos 2
dimension 100
uid 2066,0
)
*116 (MRCItem
litem &81
pos 3
dimension 50
uid 2067,0
)
*117 (MRCItem
litem &82
pos 4
dimension 100
uid 2068,0
)
*118 (MRCItem
litem &83
pos 5
dimension 100
uid 2069,0
)
*119 (MRCItem
litem &84
pos 6
dimension 50
uid 2070,0
)
*120 (MRCItem
litem &85
pos 7
dimension 80
uid 2071,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2058,0
vaOverrides [
]
)
]
)
uid 2043,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *121 (LEmptyRow
)
uid 2073,0
optionalChildren [
*122 (RefLabelRowHdr
)
*123 (TitleRowHdr
)
*124 (FilterRowHdr
)
*125 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*126 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*127 (GroupColHdr
tm "GroupColHdrMgr"
)
*128 (NameColHdr
tm "GenericNameColHdrMgr"
)
*129 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*130 (InitColHdr
tm "GenericValueColHdrMgr"
)
*131 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*132 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 2085,0
optionalChildren [
*133 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *134 (MRCItem
litem &121
pos 0
dimension 20
)
uid 2087,0
optionalChildren [
*135 (MRCItem
litem &122
pos 0
dimension 20
uid 2088,0
)
*136 (MRCItem
litem &123
pos 1
dimension 23
uid 2089,0
)
*137 (MRCItem
litem &124
pos 2
hidden 1
dimension 20
uid 2090,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 2091,0
optionalChildren [
*138 (MRCItem
litem &125
pos 0
dimension 20
uid 2092,0
)
*139 (MRCItem
litem &127
pos 1
dimension 50
uid 2093,0
)
*140 (MRCItem
litem &128
pos 2
dimension 100
uid 2094,0
)
*141 (MRCItem
litem &129
pos 3
dimension 100
uid 2095,0
)
*142 (MRCItem
litem &130
pos 4
dimension 50
uid 2096,0
)
*143 (MRCItem
litem &131
pos 5
dimension 50
uid 2097,0
)
*144 (MRCItem
litem &132
pos 6
dimension 80
uid 2098,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2086,0
vaOverrides [
]
)
]
)
uid 2072,0
type 1
)
activeModelName "BlockDiag"
)
