// Code your design here
module alu_top(SW, KEY,LEDR,HEX0);


    input wire [9:0] SW;
    input wire [2:0] KEY;
    output wire [4:0] LEDR;
	 output wire [6:0] HEX0;
	 
    logic [4:0] a_reg,b_reg;
	 reg [3:0] bcd;
    wire [4:0] alu_output;
     
	 assign clk = KEY[2];
	 

	 always_ff@(posedge clk) 
	 begin
	    a_reg <= SW[4:0];
		 b_reg <= SW[9:5];
	 end
	 
    alu my_alu(
        .num1(a_reg),
        .num2(b_reg),
        .operation(KEY[1:0]),
        .out(alu_output)
    );

  
	  assign LEDR = alu_output;

endmodule
 