# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Pratica2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Aluno/Desktop/Prática\ 2 {C:/Users/Aluno/Desktop/Prática 2/contador.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module contador
# -- Compiling module regn
# -- Compiling module Pratica2
# 
# Top level modules:
# 	contador
# 	Pratica2
# 
vsim work.contador
# vsim work.contador 
# Loading work.contador
vsim work.Pratica2
# vsim work.Pratica2 
# Loading work.Pratica2
# Loading work.regn
# ** Warning: (vsim-3015) C:/Users/Aluno/Desktop/Prática 2/contador.v(31): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'R'. The port definition is at: C:/Users/Aluno/Desktop/Prática 2/contador.v(14).
# 
#         Region: /Pratica2/regist
# ** Warning: (vsim-3015) C:/Users/Aluno/Desktop/Prática 2/contador.v(31): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'Q'. The port definition is at: C:/Users/Aluno/Desktop/Prática 2/contador.v(14).
# 
#         Region: /Pratica2/regist
force -freeze {sim:/Pratica2/SW[17]} 1 0, 0 {50 ps} -r 100
force -freeze {sim:/Pratica2/SW[15]} 1 0, 0 {75 ps} -r 150
force -freeze {sim:/Pratica2/SW[14]} 1 0, 0 {100 ps} -r 200
add wave -position end  sim:/Pratica2/SW[17]
add wave -position end  sim:/Pratica2/SW[15]
add wave -position end  sim:/Pratica2/SW[14]
add wave -position end  sim:/Pratica2/LEDG[1]
run
run
run
run
run
run
run
run
run
