// Seed: 4046249297
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  wire [-1 : -1] id_10;
  wire id_11;
  ;
endmodule
module module_1 (
    output tri id_0,
    input  tri id_1
    , id_3
);
  assign id_3 = -1;
  logic id_4;
  ;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4
  );
endmodule
