# RTL Diff Analyzer — ECO Flow Specialist

**You are the RTL diff analyzer.** Extract ALL changes between PreEco and PostEco RTL, classify them, determine which gate-level nets to query, and build VERIFIED hierarchy paths.

**Inputs:** REF_DIR, TILE, TAG, BASE_DIR

---

## CRITICAL: Instance Names vs Module Names

**ALWAYS use instance names in hierarchy paths, NEVER module names.**

- Module name: what appears after `module` keyword in RTL (e.g., `module_b`)
- Instance name: what appears on instantiation line (e.g., `INST_B` in `module_b INST_B (...)`)
- Hierarchy path uses instance names: `<INST_A>/<INST_B>/signal_name` ✓
- WRONG: `<module_name_A>/<module_name_B>/signal_name` ✗

---

## Step A — Run RTL Diff

```bash
cd <REF_DIR>
diff -rq --exclude="*.vf" --exclude="*.vfe" --exclude="*.d" data/PreEco/SynRtl/ data/SynRtl/
```

For each file that differs, run full diff:
```bash
diff <REF_DIR>/data/PreEco/SynRtl/<file> <REF_DIR>/data/SynRtl/<file>
```

---

## Step B — Classify Each Change

For each diff hunk, classify as ONE of:

| Type | Description | Example |
|------|-------------|---------|
| `wire_swap` | Existing signal replaced by different signal | `old_sig` → `new_sig` in expression |
| `and_term` | New AND condition added to existing expression | `A & ~B` → `A & ~B & ~C` |
| `new_port` | New `input`/`output` port declaration added | `input new_port_name` |
| `port_promotion` | Existing local `reg` promoted to `output reg` | `reg X` → `output reg X` |
| `new_logic` | New wire/always/assign/instance added | New always block |
| `port_connection` | Port connection added on module instance | `.new_port(net)` added |

**`port_promotion` classification (Gap 1):**
When a diff shows BOTH:
- Old line: `reg <signal>;` (local register declaration)
- New line: `output reg <signal>;` (promoted to output port)

Classify as `port_promotion`. The key property: **the gate-level net ALREADY EXISTS in the flat PreEco netlist** (it was a reg driving internal logic). No new cell insertion is needed. The promotion only affects port connectivity at module boundaries — in a flat netlist, the net is already accessible everywhere. Record `flat_net_exists: true`.

**`and_term` classification (Gap 4):**
When a `wire_swap` diff adds an extra `& ~<NewSignal>` term to an existing expression but does NOT change the core logic:
- Old: `<expr_A> & ~<expr_B>`
- New: `<expr_A> & ~<expr_B> & ~<NewSignal>`

Classify as `and_term` (NOT `wire_swap`). `old_token` = the final output net of the existing expression, `new_token` = `<NewSignal>` (the new term being added). The applier will: find the existing gate driving the output net, insert a new AND/NAND gate in series with `~<NewSignal>` as additional input.

For each change record:
```json
{
  "file": "<rtl_file.v>",
  "module_name": "<declaring_module>",
  "change_type": "<wire_swap|and_term|new_port|port_promotion|new_logic|port_connection>",
  "old_token": "<old_signal_name>",
  "new_token": "<new_signal_name>",
  "context_line": "<full RTL line containing the change>",
  "target_register": "<register_name>",
  "target_bit": "<[N] or null>",
  "flat_net_exists": "<true if port_promotion — net already in flat PreEco netlist | false otherwise>",
  "flat_net_name": "<actual net name in flat netlist for new_port inputs — resolved in Step C | null>",
  "instances": ["<INST_A>", "<INST_B>"]
}
```

**`instances` field (Gap 2):** If the declaring module has multiple instances in the parent (e.g., two `<child_module>` instances `<INST_A>` and `<INST_B>`), list ALL instance names. Step C detects this and Step D generates separate `nets_to_query` entries for each instance. Leave as `null` if only one instance.

**`target_register` and `target_bit` extraction (MANDATORY for wire_swap):**

From `context_line`, extract the LHS register being assigned — this is the TARGET REGISTER that `eco_netlist_studier` uses for backward cone verification.

- Pattern: `<register_name>[<N>]  <=` or `<register_name>  <=`
- Example: `<TargetReg>[<N>]   <=` → `target_register: "<TargetReg>"`, `target_bit: "[<N>]"`
- Example: `<TargetReg>  <=` → `target_register: "<TargetReg>"`, `target_bit: null`
- If multiple always blocks changed (different bits of same register), record each separately with its own `target_bit`
- For `new_port`, `new_logic`, `port_connection` types: set both to `null`

**`module_name`** = the module that **declares** the changed signals as `reg` or `wire` — NOT necessarily the module in the changed file. The changed file's module is only the starting candidate. Step C will verify whether the signals are truly declared (`reg`/`wire`) in that module or merely passed through as input/output ports. If they are only ports, `module_name` must be updated to the parent module where the `reg`/`wire` declaration lives. Leave this field as the changed file's module initially — Step C is responsible for correcting it if needed.

---

## Step C — Hierarchy Tracing (MANDATORY)

**CRITICAL: Trace to the DECLARING module, not the usage module.**

The signal may pass through multiple ancestor modules as a port. The hierarchy path MUST start from the module that **declares** the signal as `reg` or `wire` — NOT from any ancestor that merely passes it through as a port connection. If you stop at the wrong level, the hierarchy will be too shallow and the scope filter in eco_netlist_studier will be too wide.

For EACH signal involved in a change, trace its full hierarchy:

**1. Find the DECLARING module (reg/wire only — not port passthrough):**

```bash
grep -rn "^\s*reg\b.*<signal>\|^\s*wire\b.*<signal>" <REF_DIR>/data/PreEco/SynRtl/
```

Use anchored patterns (`^\s*reg\b`, `^\s*wire\b`) to find only **declarations**, not usages or port connections. The file that contains the declaration is the declaring module.

- Start with the changed file's module as the candidate. Confirm that `reg` or `wire` declaration of the signal exists in that file:
```bash
grep -n "^\s*reg\b.*<signal>\|^\s*wire\b.*<signal>" <REF_DIR>/data/PreEco/SynRtl/rtl_<module_X>.v
```
- **If FOUND** → declaring module = changed file's module → `module_name` in JSON stays as `<module_X>` ✓
- **If NOT found** → the signal is only an `input`/`output` port in the changed file. The declaring module is a **PARENT** module (one that instantiates the changed file's module and drives this signal as a `reg`/`wire`). Search all RTL files for the declaration:
```bash
grep -rn "^\s*reg\b.*<signal>\|^\s*wire\b.*<signal>" <REF_DIR>/data/PreEco/SynRtl/
```
The file containing the `reg`/`wire` declaration is the declaring module. **Update `module_name` in the JSON to this declaring module** — NOT the changed file's module. The hierarchy path and scope filter in Steps 2–4 will be based on this declaring module's instance, not the changed file's instance.

**Example (generic):** diff found in `rtl_<module_X>.v` (module `<module_X>`), but `<signal>` is `reg` in `rtl_<declaring_module>.v` (module `<declaring_module>`). → `module_name = <declaring_module>`, hierarchy starts at `<INST_A>` (<declaring_module>'s instance in the tile), NOT at `<INST_A>/<INST_B>` (<module_X>'s instance).

**2. Find that module's INSTANCE NAME in its parent:**
```bash
grep -n "<module_name>" <REF_DIR>/data/PreEco/SynRtl/rtl_<parent_module>.v
```
Extract the instance name from the instantiation line:
```
<module_b> <INST_B> (   ← module_name=<module_b>, instance_name=<INST_B>
```

**3. Repeat up the hierarchy until you reach the tile module — stop at the tile's DIRECT CHILDREN:**

Keep tracing upward until the parent module IS the tile module (its name matches `<TILE>`). Stop there — do NOT include the tile itself in the path. The tile is the boundary.

```bash
grep -n "<parent_module_name>" <REF_DIR>/data/PreEco/SynRtl/rtl_<grandparent>.v
```

**4. Build full path using INSTANCE NAMES — from declaring module's instance up to (but NOT including) the tile:**

- If tile=`<TILE>` and hierarchy is: `<TILE>` → `<INST_A>` (instance of `<module_A>`) → `<INST_B>` (instance of `<module_B>`) and signal is DECLARED in `<module_B>`
- Path = `<INST_A>/<INST_B>/signal_name`   ← does NOT start with `<TILE>`
- The `hierarchy` array contains only levels BELOW the tile: `["<INST_A>", "<INST_B>"]`

**CRITICAL — Do NOT include the tile name in the path:**
FM scopes all queries under the tile automatically. If `<TILE>=<tile_name>` and the path is `<tile_name>/<INST_A>/signal`, FM constructs the internal path as `.../<tile_name>/<tile_name>/<INST_A>/signal` (double prefix) → FM-036 error for all nets. The correct path is `<INST_A>/signal`.

Rule: `net_path[0]` must NEVER equal `<TILE>`.

**5. Self-verify (MANDATORY before writing output):**
```bash
# Confirm reg/wire declaration exists in the declaring module file
grep -n "^\s*reg\b.*<signal>\|^\s*wire\b.*<signal>" <REF_DIR>/data/PreEco/SynRtl/rtl_<declaring_module>.v

# Confirm instance name is correct at each level
grep -n "<module_name> <instance_name>" <REF_DIR>/data/PreEco/SynRtl/rtl_<parent_module>.v

# Confirm net_path does NOT start with tile name
# WRONG: net_path = "<TILE>/<INST_A>/signal"  → FM-036
# RIGHT: net_path = "<INST_A>/signal"
```

If the `reg`/`wire` declaration is NOT found in the module you identified → you stopped too high — go one level deeper.
If `net_path` starts with `<TILE>` → you went one level too far up — remove the first component.

**6. Detect multiple instances of the same module (Gap 2):**

After identifying the declaring module and its instance name, check if the parent module instantiates the same module MORE THAN ONCE:

```bash
grep -c "<declaring_module_name>" <REF_DIR>/data/PreEco/SynRtl/rtl_<parent_module>.v
```

If count > 1, extract ALL instance names:
```bash
grep -n "<declaring_module_name>" <REF_DIR>/data/PreEco/SynRtl/rtl_<parent_module>.v
```

This returns lines like:
```
<declaring_module_name> <INST_A> (
<declaring_module_name> <INST_B> (
```

Record ALL instance names in the `instances` field of the JSON change entry: `["<INST_A>", "<INST_B>"]`. Step D will generate separate `nets_to_query` entries for each instance using its own hierarchy path.

**7. Resolve flat net name for new_port inputs (Gap 3):**

For each `new_port` change where the port is an `input` (a new signal being received), find what net in the parent scope actually drives this port for each instance. Look at the parent module's instantiation block for the declaring module:

```bash
grep -A 50 "<declaring_module_name> <INST_X>" <REF_DIR>/data/PreEco/SynRtl/rtl_<parent_module>.v | grep "<new_port_name>"
```

If the port doesn't appear in the PreEco instantiation (it's a NEW port connection added in the ECO diff), look at the PostEco RTL instantiation:

```bash
grep -A 50 "<declaring_module_name> <INST_X>" <REF_DIR>/data/SynRtl/rtl_<parent_module>.v | grep "<new_port_name>"
```

Extract the actual connected net: `.new_port_name(<actual_net>)` → `flat_net_name = "<actual_net>"`.

Record per-instance flat_net_name (may differ between instances for cross-connections):
```json
"flat_net_name_per_instance": {
  "<INST_A>": "<net_connected_to_INST_A>",
  "<INST_B>": "<net_connected_to_INST_B>"
}
```

This is critical for `and_term` changes where the new AND term is a new port that maps to an existing signal — the applier needs the actual flat net name to insert the new gate.

**8. Update `module_name` in JSON and RPT if declaring module differs from changed file:**

If Step C found that the declaring module is different from the changed file's module (i.e., the signals are only ports in the changed file), you MUST:
- Update `"module_name"` in `<TAG>_eco_rtl_diff.json` to the declaring module
- Update the `Module :` line in `<TAG>_eco_step1_rtl_diff.rpt` to the declaring module
- Add a `Notes:` section in the RPT explaining: "diff found in `<changed_file>` (module `<changed_module>`), but `<signal>` is declared as `reg`/`wire` in `<declaring_module>` — `module_name` set to declaring module `<declaring_module>`"

**Key rule:** when the changed file's module only has `input`/`output` port declarations for a signal (not `reg`/`wire`), the declaring module is a parent — update `module_name` accordingly. Wrong `module_name` causes the hierarchy path to start at the wrong instance level, leading to FM-036 or wrong scope filtering in Step 3.

---

## Step D — Net Selection

For EACH change, determine which gate-level nets will reveal WHERE to make the ECO and HOW to rewire. The goal is to find which gate-level net connects to the target pin.

**General principles:**
- For `wire_swap`: query both old_token and new_token — find current driver of old_token and confirm new_token exists in gate level

**Special case — `wire_swap` where `new_token` does not yet exist in the gate-level netlist (requires new gate insertion):**

When `new_token` is a net that will be produced by a new gate (not currently present in PreEco), the gate function for that new gate **must NOT be pre-determined here**. The correct gate function depends on the MUX cell's actual I0/I1 port mapping in the PreEco netlist, which can only be read by the eco_netlist_studier in Phase 1 Step 4c-POLARITY.

Set `mux_select_polarity_pending: true` in the change JSON entry. This signals to the studier:
- Do NOT create a `new_logic_gate` entry for this gate in Phase 0
- The gate function MUST be determined by Step 4c-POLARITY from the PreEco netlist
- Only the eco_netlist_studier, after reading the MUX I0/I1 connections, can produce the correct gate function

**Never write a gate function hint** (e.g., `"New Logic Gate: NAND2"`) in the JSON for this case — any hint derived from the RTL condition text alone will be wrong whenever the true-branch maps to I0 (requires NOT(condition), not condition itself).
- For `and_term`: query `old_token` (the output net of the existing expression) to find the gate driving it; `new_token` (`flat_net_name` from Step C) already exists in PreEco — confirm with a single grep, no FM query needed
- For `new_port`: **skip FM query** — new input ports connect to existing nets (resolved as `flat_net_name` in Step C); no gate-level net to find equivalents for
- For `port_promotion`: **skip FM query entirely** — the net ALREADY EXISTS in the flat PreEco netlist under the signal's original name; `flat_net_exists: true`; the studier will verify existence directly
- For `new_logic`: query the enable signal and the D-input of the affected register
- For `port_connection`: **skip FM query** — port connections are wiring changes handled by the studier using `flat_net_name` resolved from RTL
- **Avoid querying flip-flop Q outputs** — focus on driving nets and inputs

**Per-instance net generation (Gap 2):** When `instances` field has multiple values, generate SEPARATE `nets_to_query` entries for each instance. Each entry uses the instance-specific hierarchy path:

```json
{ "net_path": "<INST_A>/<signal>", "hierarchy": ["<INST_A>"], "instance": "<INST_A>", "reason": "..." }
{ "net_path": "<INST_B>/<signal>", "hierarchy": ["<INST_B>"], "instance": "<INST_B>", "reason": "..." }
```

The `instance` field allows Step 3 to process each instance's cells independently and apply different `flat_net_name` values (e.g., different cross-connections per instance).

**Bus signals:** If `old_token` or `new_token` is declared as `reg [N:0] SignalName`, generate BOTH variants for that signal:
- `<INST_A>/<INST_B>/SignalName` (may work in some FM targets)
- `<INST_A>/<INST_B>/SignalName_0_` (gate-level bit-indexed form for bit 0)

Pass BOTH to find_equivalent_nets — FM-036 on one, the other may succeed.

**CRITICAL — `target_register` is NEVER queried via find_equivalent_nets.** `target_register` (the LHS register of the changed assignment) is only recorded in the JSON for Step 3 backward cone verification. Do NOT add it or any bus variant of it to `nets_to_query`. Only `old_token` and `new_token` (and their bus variants if applicable) go into `nets_to_query`.

---

## Step E — RTL Expression Decomposer (MANDATORY for new_logic DFFs)

For every `new_logic` change that declares a new DFF register, parse its D-input expression from the always block and decompose it into a gate chain. This produces a `d_input_gate_chain` array that allows eco_applier to insert the full combinational D-input logic automatically — no placeholder nets, no manual synthesis needed.

### E1 — Extract the D-input expression

From the `context_line` always block:
- Locate the `else` clause: `else <target> <= <expression>;`
- The expression is the D-input logic
- Detect **synchronous reset**: if `if (<RST_signal>) <target> <= 1'b0;` is present, prepend `~<RST_signal> &` to the expression (sync reset baked into D-input since SDFQ cells have no RN pin)

```
Example always block (generic):
  if (<rst_signal>) <target_reg> <= 1'b0;
  else              <target_reg> <= <sig_A> & ~<sig_B> & ((<sig_C>[N:0] == <const_K1>) | (<sig_C>[N:0] == <const_K2>));

D-input expression = ~<rst_signal> & <sig_A> & ~<sig_B> & ((<sig_C>[N:0] == <const_K1>) | (<sig_C>[N:0] == <const_K2>))
```

### E2 — Resolve macro constants

If the expression contains backtick macros (`` `CONST_NAME ``), resolve them:
```bash
grep -rn "define.*CONST_NAME" <REF_DIR>/data/SynRtl/*.v <REF_DIR>/data/SynRtl/*.vh 2>/dev/null | head -5
```
Replace each macro with its numeric value before decomposing.

### E3 — Decompose into gate chain (bottom-up)

Parse the expression recursively. For each sub-expression, assign a gate type:

| RTL sub-expression | Gate function | Notes |
|-------------------|--------------|-------|
| `~A` | INV | Single inverter |
| `A & B` | AND2 | 2-input AND |
| `A & B & C` | AND3 | 3-input AND (or nested AND2s if AND3 unavailable) |
| `A & B & C & D` | AND4 | 4-input AND |
| `A \| B` | OR2 | 2-input OR |
| `A \| B \| C` | OR3 | 3-input OR |
| `A[N:0] == K'b0...0` | NOR-N | All bits zero: NOR of all N bits |
| `A[N:0] == K` (general) | Per-bit INV + AND-N | For each bit i: if K[i]=0 insert INV(A[i]); if K[i]=1 use A[i] directly; AND all N terms |
| `A ? B : C` | MUX2 | |
| Bit-select `A[i]` | Direct net | Use signal directly; gate-level name may be `A_i_` — verify by grep |

**Assign seq numbers** starting from `d001` per JIRA per DFF target register.
**Assign names:** `eco_<jira>_d<seq>` for instances, `n_eco_<jira>_d<seq>` for output nets.

**Example decomposition for `~<rst> & <sig_A> & ~<sig_B> & ((<sig_C>[N:0] == <const_K1>) | (<sig_C>[N:0] == <const_K2>))`:**
```
d001: NOR<N+1>(<sig_C>[N], ..., <sig_C>[0])         → <sig_C> == <const_K1>  (all-zero constant: NOR of all bits)
d002: INV(<sig_C>[i])                                → ~<sig_C>[i]            (bit i of <const_K2> is 0)
d003: AND<M>(n_d002, <sig_C>[j], ...)               → <sig_C> == <const_K2>  (per-bit AND/INV per E3 table)
d004: OR2(n_d001, n_d003)                            → comparison result
d005: INV(<sig_B>)                                   → ~<sig_B>
d006: INV(<rst>)                                     → ~<rst> (sync reset)
d007: AND4(<sig_A>, n_d005, n_d004, n_d006)         → final D-input
```
Record `d_input_net: "n_eco_<jira>_d007"` — this is connected to the DFF .D pin.

### E4 — Flag unsupported expressions and attempt intermediate net fallback

If the expression contains arithmetic (`+`, `-`, `*`, `/`), multi-cycle logic, or a complex priority mux chain whose new conditions depend on signals that do not exist in the PreEco netlist → set `d_input_decompose_failed: true`.

**Do NOT immediately mark as MANUAL_ONLY.** First attempt the intermediate net fallback strategy:

#### E4a — Detect if the new conditions are PREPENDED to an existing expression

When the RTL diff shows the OLD expression still present as the last/default condition in the new priority chain (e.g., `new_cond_1 ? val1 : new_cond_2 ? val2 : <old_expression>`):

- The existing gate-level logic already implements `<old_expression>` as some intermediate combinational net (the "pivot net")
- The ECO can insert the new conditions **before** the pivot net without touching the DFF D-input at all
- The DFF D-input (`target_register.D`) remains unchanged; only the pivot net's driver changes

**Set `fallback_strategy: "intermediate_net_insertion"` when this pattern is detected.**

#### E4b — Identify the fallback query signal

Add a fenets query on `target_register` (the DFF output Q signal) to `nets_to_query`. The eco_netlist_studier will trace backward from `target_register.D` to find the pivot net in the gate-level PreEco netlist.

```json
{
  "net_path": "<INST_A>/<INST_B>/<target_register>",
  "hierarchy": ["<INST_A>", "<INST_B>"],
  "reason": "d_input_decompose_failed fallback: trace backward from target_register.D to find pivot net for intermediate insertion",
  "is_bus_variant": false,
  "fallback_for_decompose_failed": true
}
```

#### E4d — Decompose the new prepended conditions into a gate chain (MANDATORY when E4a succeeds)

When `fallback_strategy: "intermediate_net_insertion"` is set, the new conditions that are prepended before the old expression must be synthesized as a gate chain. The eco_netlist_studier Step 0c-4 Entry B inserts these gates at the pivot net — but it needs a concrete gate chain to insert.

Parse each new condition from `context_line` independently (these are the cases BEFORE the last/default old expression) and decompose each into a sub-gate chain using the same E3 table rules. Assign sequence numbers starting from `c001` (condition gates), separate from the D-input chain `d001` numbering.

**For each new condition `<cond_expr> ? <val> : <next_condition>`:**

1. Decompose `<cond_expr>` into a gate chain using the E3 table (`~A` → INV, `A & B` → AND2, `A | B` → OR2, `A[N:0] == K` → per-bit logic, etc.)
2. Each gate gets instance name `eco_<jira>_c<seq>` and output net `n_eco_<jira>_c<seq>`
3. The final gate of the condition sub-chain produces a 1-bit signal: condition is true or false
4. The condition value (`<val>`: `1'b0` or `1'b1`) determines what the MUX should output when this condition matches

**Combining all conditions with the old expression:**

The combined logic at the pivot net is a priority MUX: each condition gates the pivot net's value override. The overall gate structure:
- Highest priority condition first: if true → override to `<val_1>`
- Next condition: if true (and first was false) → override to `<val_2>`
- ...
- Default (all conditions false): pass through the existing pivot net value (`<pivot_net>_orig`)

Implement as a cascaded MUX2 or priority gate chain using the condition outputs and constant values (`1'b0`, `1'b1`) or the pivot net fallback. The last gate in the chain outputs to `<pivot_net>` (restoring the original net name so all downstream cells are unchanged).

Record as `new_condition_gate_chain` in the JSON — a flat array of all gates needed:

```json
"new_condition_gate_chain": [
  {
    "seq": "c001",
    "instance_name": "eco_<jira>_c001",
    "output_net": "n_eco_<jira>_c001",
    "gate_function": "<INV|AND2|AND3|OR2|NOR2|NAND2|...>",
    "inputs": ["<input_net_1>", "<input_net_2>"],
    "role": "condition_<N>_term_<M>",
    "input_from_change": null
  },
  ...
  {
    "seq": "c_mux_final",
    "instance_name": "eco_<jira>_c_mux_final",
    "output_net": "<pivot_net>",
    "gate_function": "MUX2|priority_gate",
    "inputs": ["<condition_output>", "<pivot_net>_orig", "1'b0|1'b1"],
    "role": "pivot_net_output"
  }
]
```

**After decomposing all condition gates, verify each input signal:**

For every input net referenced in `new_condition_gate_chain`:

```python
for gate in new_condition_gate_chain:
    for inp in gate["inputs"]:
        if inp in ("1'b0", "1'b1"):
            continue  # constants — always valid
        if signal_exists_in_synrtl(inp):
            continue  # exists in PostEco RTL — will exist in gate-level netlist
        if inp in [c["new_token"] for c in changes if c["change_type"] == "new_port"]:
            # Input is a new port being added by this same ECO
            gate["input_from_change"] = find_change_index(inp)  # RULE 23
        else:
            # Signal genuinely missing — chain is invalid
            gate["decompose_warning"] = f"input '{inp}' not found in RTL or new_port list"
            # If any gate has this warning → set new_condition_gate_chain: null
```

If any gate has a missing input that is not a new_port from this ECO → set `new_condition_gate_chain: null` and `fallback_strategy: null`. Do NOT produce a partial chain — a partial chain will produce wrong logic that is harder to debug than a clean MANUAL_ONLY.

**If the condition decomposition fails** (arithmetic, function calls, unsupported operators, or unresolvable inputs) → set `new_condition_gate_chain: null` and `fallback_strategy: null`. eco_netlist_studier will mark as MANUAL_ONLY.

#### E4c — When fallback is not possible

If the new conditions do NOT extend an existing expression (entirely new logic with no old condition preserved), or the condition decomposition failed (E4d), or the expression is an arithmetic/multi-cycle change → set `fallback_strategy: null`. The eco_netlist_studier will mark this as MANUAL_ONLY.

### E5 — Record in JSON

Add `d_input_gate_chain`, `d_input_net`, `d_input_decompose_failed`, `fallback_strategy`, and `new_condition_gate_chain` to the `new_logic` change entry. Eco_netlist_studier Phase 0 reads this to plan gate insertions (D-input chain or intermediate net with condition gates).

---

## Output JSON

Write to `<BASE_DIR>/data/<TAG>_eco_rtl_diff.json` (always use the full absolute path — the agent may be cd'd to REF_DIR for diffs, but output always goes to BASE_DIR/data/):

```json
{
  "changes": [
    {
      "file": "<rtl_file.v>",
      "module_name": "<declaring_module>",
      "change_type": "<wire_swap|and_term|new_port|port_promotion|new_logic|port_connection>",
      "old_token": "<old_signal_name>",
      "new_token": "<new_signal_name>",
      "context_line": "<full RTL line containing the change>",
      "target_register": "<register_name from LHS of context_line>",
      "target_bit": "<[0] or null>",
      "flat_net_exists": false,
      "flat_net_name": null,
      "flat_net_name_per_instance": null,
      "instances": null,
      "d_input_gate_chain": null,
      "d_input_net": null,
      "d_input_decompose_failed": false,
      "fallback_strategy": null,
      "new_condition_gate_chain": null,
      "mux_select_polarity_pending": false,
      "has_sync_reset": false,
      "reset_signal": null
    }
  ],
  "nets_to_query": [
    {
      "net_path": "<INST_A>/<INST_B>/<old_signal_name>",
      "hierarchy": ["<INST_A>", "<INST_B>"],
      "instance": null,
      "reason": "wire_swap: find current gate-level driver of old signal",
      "is_bus_variant": false
    },
    {
      "net_path": "<INST_A>/<old_signal_name>",
      "hierarchy": ["<INST_A>"],
      "instance": "<INST_A>",
      "reason": "and_term: find gate implementing existing expression output — per-instance",
      "is_bus_variant": false
    },
    {
      "net_path": "<INST_B>/<old_signal_name>",
      "hierarchy": ["<INST_B>"],
      "instance": "<INST_B>",
      "reason": "and_term: same expression in second instance of same module",
      "is_bus_variant": false
    }
  ]
}
```

**Field notes:**
- `flat_net_exists`: `true` for `port_promotion` — net already in flat netlist under original signal name
- `flat_net_name`: resolved actual net name in flat netlist for:
  - `new_port` inputs (single instance) — the net driving this new port in parent scope
  - `and_term` — the actual flat net name of the new AND term signal (resolved from the port connection in parent; this is the net eco_netlist_studier uses as the second input to the new AND/NAND gate)
- `flat_net_name_per_instance`: map of `{instance_name: flat_net_name}` for multi-instance modules where each instance has a different connection. Applies to both `new_port` and `and_term` when `instances` is non-null.
- `instances`: list of instance names when the declaring module is instantiated multiple times in the parent
- `instance`: in `nets_to_query`, identifies which instance this entry belongs to (null for single-instance)

**`flat_net_name` for `and_term` MUST be populated in Step C.7** — without it, eco_netlist_studier Phase 0 cannot create the `new_logic_gate` entry for the AND-term addition. If Step C.7 cannot resolve the connection (e.g., the new port connection is not yet in PreEco RTL), use the PostEco RTL parent module as the source.

All `net_path` values must be verified hierarchy paths using instance names. Do NOT include unverified paths.

---

## Output RPT

After writing the JSON, write `<BASE_DIR>/data/<TAG>_eco_step1_rtl_diff.rpt` then copy to `AI_ECO_FLOW_DIR`:
```bash
cp <BASE_DIR>/data/<TAG>_eco_step1_rtl_diff.rpt <AI_ECO_FLOW_DIR>/
```

```
================================================================================
STEP 1 — RTL DIFF ANALYSIS
Tag: <TAG>  |  Tile: <TILE>  |  JIRA: <JIRA>
================================================================================

<For each entry in changes[]:>
Source File     : <file>
Module          : <module_name>
Change Type     : <change_type>
  Old Signal    : <old_token>
  New Signal    : <new_token>
  Target Reg    : <target_register><target_bit>
  Context       :
    <context_line>

<Repeat block if more than one change>

--------------------------------------------------------------------------------
Nets to Query (<N> nets):
--------------------------------------------------------------------------------
  [<n>] <net_path>
        Reason   : <reason>
        Bus Var  : <YES / NO>

<Repeat for each net>

================================================================================
```
