{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666133248795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666133248796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 19:47:28 2022 " "Processing started: Tue Oct 18 19:47:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666133248796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133248796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133248796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666133252479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666133252480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicLed-logic " "Found design unit 1: LogicLed-logic" {  } { { "LogicLed.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicLed.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302731 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicLed " "Found entity 1: LogicLed" {  } { { "LogicLed.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicLed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302750 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302760 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302770 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-arquitetura " "Found design unit 1: Processador-arquitetura" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302781 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302793 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302819 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302850 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302882 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/logicaDesvio.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302900 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302907 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302920 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302933 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-comportamento " "Found design unit 1: TopLevel-comportamento" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302972 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-decoder " "Found design unit 1: decoder3x8-decoder" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302997 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133302997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133302997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicsevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicsevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicSevenSeg-logic " "Found design unit 1: LogicSevenSeg-logic" {  } { { "LogicSevenSeg.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicSevenSeg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133303015 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicSevenSeg " "Found entity 1: LogicSevenSeg" {  } { { "LogicSevenSeg.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicSevenSeg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133303015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133303032 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133303032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133303043 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133303043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logickeyswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logickeyswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicKeySwitch-logic " "Found design unit 1: LogicKeySwitch-logic" {  } { { "LogicKeySwitch.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicKeySwitch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133303055 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicKeySwitch " "Found entity 1: LogicKeySwitch" {  } { { "LogicKeySwitch.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicKeySwitch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666133303055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666133303407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "TopLevel.vhd" "\\gravar:detectorSub0" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:CPU " "Elaborating entity \"Processador\" for hierarchy \"Processador:CPU\"" {  } { { "TopLevel.vhd" "CPU" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303505 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag_less_entrada Processador.vhd(45) " "VHDL Signal Declaration warning at Processador.vhd(45): used implicit default value for signal \"flag_less_entrada\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666133303509 "|TopLevel|Processador:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador:CPU\|muxGenerico2x1:MUX_item " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador:CPU\|muxGenerico2x1:MUX_item\"" {  } { { "Processador.vhd" "MUX_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio Processador:CPU\|logicaDesvio:LogicaDesvio_item " "Elaborating entity \"logicaDesvio\" for hierarchy \"Processador:CPU\|logicaDesvio:LogicaDesvio_item\"" {  } { { "Processador.vhd" "LogicaDesvio_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 Processador:CPU\|muxGenerico4x1:MUX_JMP " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"Processador:CPU\|muxGenerico4x1:MUX_JMP\"" {  } { { "Processador.vhd" "MUX_JMP" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru Processador:CPU\|decoderInstru:DECODER_item " "Elaborating entity \"decoderInstru\" for hierarchy \"Processador:CPU\|decoderInstru:DECODER_item\"" {  } { { "Processador.vhd" "DECODER_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador:CPU\|registradorGenerico:REGA_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador:CPU\|registradorGenerico:REGA_item\"" {  } { { "Processador.vhd" "REGA_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador:CPU\|registradorGenerico:PC_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador:CPU\|registradorGenerico:PC_item\"" {  } { { "Processador.vhd" "PC_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Processador:CPU\|somaConstante:incrementaPC_item " "Elaborating entity \"somaConstante\" for hierarchy \"Processador:CPU\|somaConstante:incrementaPC_item\"" {  } { { "Processador.vhd" "incrementaPC_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub Processador:CPU\|ULASomaSub:ULA_item " "Elaborating entity \"ULASomaSub\" for hierarchy \"Processador:CPU\|ULASomaSub:ULA_item\"" {  } { { "Processador.vhd" "ULA_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303717 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ULASomaSub.vhd(29) " "Inferred latch for \"saida\[0\]\" at ULASomaSub.vhd(29)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303738 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ULASomaSub.vhd(29) " "Inferred latch for \"saida\[1\]\" at ULASomaSub.vhd(29)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303739 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ULASomaSub.vhd(29) " "Inferred latch for \"saida\[2\]\" at ULASomaSub.vhd(29)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303739 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ULASomaSub.vhd(29) " "Inferred latch for \"saida\[3\]\" at ULASomaSub.vhd(29)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303739 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ULASomaSub.vhd(29) " "Inferred latch for \"saida\[4\]\" at ULASomaSub.vhd(29)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303739 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ULASomaSub.vhd(29) " "Inferred latch for \"saida\[5\]\" at ULASomaSub.vhd(29)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303739 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ULASomaSub.vhd(29) " "Inferred latch for \"saida\[6\]\" at ULASomaSub.vhd(29)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303739 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ULASomaSub.vhd(29) " "Inferred latch for \"saida\[7\]\" at ULASomaSub.vhd(29)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133303740 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop Processador:CPU\|flipflop:FLAG_zero_item " "Elaborating entity \"flipflop\" for hierarchy \"Processador:CPU\|flipflop:FLAG_zero_item\"" {  } { { "Processador.vhd" "FLAG_zero_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "TopLevel.vhd" "ROM" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DecoderBloco_item " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DecoderBloco_item\"" {  } { { "TopLevel.vhd" "DecoderBloco_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "TopLevel.vhd" "RAM" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicLed LogicLed:LogicLed_item " "Elaborating entity \"LogicLed\" for hierarchy \"LogicLed:LogicLed_item\"" {  } { { "TopLevel.vhd" "LogicLed_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicSevenSeg LogicSevenSeg:LogicSevenSeg_item " "Elaborating entity \"LogicSevenSeg\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\"" {  } { { "TopLevel.vhd" "LogicSevenSeg_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico LogicSevenSeg:LogicSevenSeg_item\|registradorGenerico:HEX0_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\|registradorGenerico:HEX0_item\"" {  } { { "LogicSevenSeg.vhd" "HEX0_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicSevenSeg.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg LogicSevenSeg:LogicSevenSeg_item\|conversorHex7Seg:HEX0Conversor_item " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\|conversorHex7Seg:HEX0Conversor_item\"" {  } { { "LogicSevenSeg.vhd" "HEX0Conversor_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicSevenSeg.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicKeySwitch LogicKeySwitch:LogicKeySwitch_item " "Elaborating entity \"LogicKeySwitch\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\"" {  } { { "TopLevel.vhd" "LogicKeySwitch_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303940 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Key1_signal LogicKeySwitch.vhd(28) " "Verilog HDL or VHDL warning at LogicKeySwitch.vhd(28): object \"Key1_signal\" assigned a value but never read" {  } { { "LogicKeySwitch.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicKeySwitch.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666133303946 "|TopLevel|LogicKeySwitch:LogicKeySwitch_item"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas LogicKeySwitch:LogicKeySwitch_item\|buffer_3_state_8portas:Fpga_Reset_item " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\|buffer_3_state_8portas:Fpga_Reset_item\"" {  } { { "LogicKeySwitch.vhd" "Fpga_Reset_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicKeySwitch.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133303951 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1666133306098 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaROM:ROM\|memROM " "RAM logic \"memoriaROM:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "memoriaROM.vhd" "memROM" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaROM.vhd" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1666133306098 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1666133306098 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[7\]\" " "Converted tri-state node \"Data_out_MEM\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666133306134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[6\]\" " "Converted tri-state node \"Data_out_MEM\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666133306134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[5\]\" " "Converted tri-state node \"Data_out_MEM\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666133306134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[4\]\" " "Converted tri-state node \"Data_out_MEM\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666133306134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[3\]\" " "Converted tri-state node \"Data_out_MEM\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666133306134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[2\]\" " "Converted tri-state node \"Data_out_MEM\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666133306134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[1\]\" " "Converted tri-state node \"Data_out_MEM\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666133306134 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[0\]\" " "Converted tri-state node \"Data_out_MEM\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666133306134 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1666133306134 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[0\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[0\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666133306506 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[1\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[1\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666133306507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[2\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[2\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666133306507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[3\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[3\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666133306507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[4\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[4\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666133306507 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[5\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[5\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666133306508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[6\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[6\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666133306508 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[7\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[7\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666133306508 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "control\[2\] GND " "Pin \"control\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|control[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[3\] GND " "Pin \"control\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|control[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[4\] GND " "Pin \"control\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|control[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[7\] GND " "Pin \"control\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|control[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[0\] GND " "Pin \"LedR\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|LedR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[1\] GND " "Pin \"LedR\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|LedR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[2\] GND " "Pin \"LedR\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|LedR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[3\] GND " "Pin \"LedR\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|LedR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[4\] GND " "Pin \"LedR\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|LedR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[5\] GND " "Pin \"LedR\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|LedR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[6\] GND " "Pin \"LedR\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|LedR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[7\] GND " "Pin \"LedR\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|LedR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[8\] GND " "Pin \"LedR\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|LedR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[9\] GND " "Pin \"LedR\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|LedR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[0\] GND " "Pin \"Hex4\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[1\] GND " "Pin \"Hex4\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[2\] GND " "Pin \"Hex4\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[3\] GND " "Pin \"Hex4\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[4\] GND " "Pin \"Hex4\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[5\] GND " "Pin \"Hex4\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[6\] VCC " "Pin \"Hex4\[6\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[0\] GND " "Pin \"Hex5\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[1\] GND " "Pin \"Hex5\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[2\] GND " "Pin \"Hex5\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[3\] GND " "Pin \"Hex5\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[4\] GND " "Pin \"Hex5\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[5\] GND " "Pin \"Hex5\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[6\] VCC " "Pin \"Hex5\[6\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|Hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_simu\[2\] GND " "Pin \"RAM_simu\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|RAM_simu[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_simu\[3\] GND " "Pin \"RAM_simu\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|RAM_simu[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_simu\[4\] GND " "Pin \"RAM_simu\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|RAM_simu[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_simu\[7\] GND " "Pin \"RAM_simu\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666133308941 "|TopLevel|RAM_simu[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666133308941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666133309323 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "897 " "897 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666133310894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666133311989 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666133311989 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Fpga_reset_N " "No output dependent on input pin \"Fpga_reset_N\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|Fpga_reset_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[9\] " "No output dependent on input pin \"Sw\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|Sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[8\] " "No output dependent on input pin \"Sw\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|Sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[0\] " "No output dependent on input pin \"Sw\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|Sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[1\] " "No output dependent on input pin \"Sw\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|Sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[2\] " "No output dependent on input pin \"Sw\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|Sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[3\] " "No output dependent on input pin \"Sw\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|Sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[4\] " "No output dependent on input pin \"Sw\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|Sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[5\] " "No output dependent on input pin \"Sw\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|Sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[6\] " "No output dependent on input pin \"Sw\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|Sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[7\] " "No output dependent on input pin \"Sw\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666133312480 "|TopLevel|Sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666133312480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666133312494 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666133312494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666133312494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666133312494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666133312674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 19:48:32 2022 " "Processing ended: Tue Oct 18 19:48:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666133312674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666133312674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666133312674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666133312674 ""}
