<!DOCTYPE html>
<html>
    <head>
        <meta charset="utf-8">
        <meta name="viewport" content="width=device-width,initial-scale=1,minimum-scale=1">
        <title>MRISC32: An open 32-bit RISC/Vector ISA</title>
        <link rel="stylesheet" href="https://mbitsnbites.github.io/css-styles/light-on-gray.css">
        <link rel="stylesheet" href="site.css">
    </head>
    <body>
        <h1>MRISC32: An open 32-bit RISC/Vector ISA</h2>
        <p>
            MRISC32, short for "Mostly harmless Reduced Instruction Set Computer, 32-bit edition",
            is a 32-bit RISC/Vector instruction set architecture
            (<a href="https://en.wikipedia.org/wiki/Instruction_set_architecture">ISA</a>).
        </p>
        <p>
            The ISA is primarily inspired by the <a href="https://en.wikipedia.org/wiki/Cray-1">Cray-1</a>
            and <a href="https://en.wikipedia.org/wiki/MIPS_architecture">MIPS</a> architectures,
            and is further influenced by the excellent <a href="https://en.wikipedia.org/wiki/RISC-V">RISC-V</a>
            architecture (in particular "<a href="https://people.eecs.berkeley.edu/~krste/papers/EECS-2016-1.pdf">Design of the RISC-V Instruction Set Architecture</a>"
            by Andrew Waterman).
        </p>
        <p>
            The focus is to create a clean, modern ISA that is equally attractive to software,
            hardware and compiler developers. Another key goal is to enable high performance
            implementations, with good scalar and vector integer, floating point and fixed point
            support.
        </p>

        <h2>Features</h2>
        <p>...</p>

        <h2>Implementations</h2>
        <p>MRISC32-A1...</p>

        <h2>Resources</h2>
        <p>GitHub...</p>

        <h2>Status</h2>
        <p>Under development...</p>

        <hr>
        <p class="footer">Copyright Â© 2018-2019 Marcus Geelnard</p>
    </body>
</html>
