# Digital Logic Lab Examples
Each folder is a lab containing Verilog source code and an output.txt. Lab instructions and walkthrough will be in the [student guides](Max1000-FPGA-Senior-Design-Verilog-Code/student-guides/) folder.
