Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  9 22:21:59 2023
| Host         : Abijith running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: JC_display1/frame_counter_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: createClock_20khz/slow_clk_reg/Q (HIGH)

 There are 290 register/latch pins with no clock driven by root clock pin: createClock_6p25MHz/slow_clk_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: instantiate_AudioTasks/instantiate_VolumeBar/m/slow_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_AudioVolumeIndicator/top_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: instantiate_Audio_Input/sclk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_ButtonReactionGame/CLK0p1s/slow_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_ButtonReactionGame/CLK0p2s/slow_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_ButtonReactionGame/CLK0p3s/slow_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: instantiate_ButtonReactionGame/CLK0p4s/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 938 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.820        0.000                      0                  869        0.103        0.000                      0                  869        4.500        0.000                       0                   473  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.820        0.000                      0                  869        0.103        0.000                      0                  869        4.500        0.000                       0                   473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 instantiate_MouseDriver/MC1/periodic_check_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_MouseDriver/MC1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.324ns (25.861%)  route 3.796ns (74.139%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.803     5.324    instantiate_MouseDriver/MC1/CLK_IBUF_BUFG
    SLICE_X7Y114         FDRE                                         r  instantiate_MouseDriver/MC1/periodic_check_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456     5.780 f  instantiate_MouseDriver/MC1/periodic_check_cnt_reg[19]/Q
                         net (fo=2, routed)           0.812     6.593    instantiate_MouseDriver/MC1/periodic_check_cnt[19]
    SLICE_X5Y114         LUT4 (Prop_lut4_I0_O)        0.124     6.717 r  instantiate_MouseDriver/MC1/FSM_onehot_state[34]_i_7/O
                         net (fo=1, routed)           0.302     7.019    instantiate_MouseDriver/MC1/FSM_onehot_state[34]_i_7_n_0
    SLICE_X7Y113         LUT5 (Prop_lut5_I4_O)        0.124     7.143 r  instantiate_MouseDriver/MC1/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.505     7.647    instantiate_MouseDriver/MC1/FSM_onehot_state[34]_i_6_n_0
    SLICE_X7Y112         LUT6 (Prop_lut6_I5_O)        0.124     7.771 r  instantiate_MouseDriver/MC1/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.543     8.314    instantiate_MouseDriver/MC1/FSM_onehot_state[34]_i_3_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.124     8.438 r  instantiate_MouseDriver/MC1/FSM_onehot_state[34]_i_2/O
                         net (fo=32, routed)          0.827     9.265    instantiate_MouseDriver/MC1/Inst_Ps2Interface/periodic_check_cnt_reg[3]
    SLICE_X7Y108         LUT6 (Prop_lut6_I4_O)        0.124     9.389 r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_7/O
                         net (fo=1, routed)           0.381     9.771    instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_7_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I2_O)        0.124     9.895 r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0/O
                         net (fo=1, routed)           0.425    10.320    instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0_n_0
    SLICE_X8Y108         LUT5 (Prop_lut5_I0_O)        0.124    10.444 r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.444    instantiate_MouseDriver/MC1/Inst_Ps2Interface_n_2
    SLICE_X8Y108         FDRE                                         r  instantiate_MouseDriver/MC1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.614    14.955    instantiate_MouseDriver/MC1/CLK_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  instantiate_MouseDriver/MC1/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X8Y108         FDRE (Setup_fdre_C_D)        0.077    15.264    instantiate_MouseDriver/MC1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -10.444    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 instantiate_ButtonReactionGame/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_ButtonReactionGame/oled_data_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.014ns (23.315%)  route 3.335ns (76.685%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.557     5.078    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  instantiate_ButtonReactionGame/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  instantiate_ButtonReactionGame/score_reg[1]/Q
                         net (fo=13, routed)          0.726     6.322    instantiate_ButtonReactionGame/score_reg_n_0_[1]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.446 f  instantiate_ButtonReactionGame/oled_data[15]_i_13__1/O
                         net (fo=2, routed)           0.962     7.408    JC_display1/score_reg[2]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.532 r  JC_display1/oled_data[9]_i_2__0/O
                         net (fo=2, routed)           0.568     8.100    JC_display1/oled_data_reg[9]
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.224 r  JC_display1/oled_data[15]_i_3__1/O
                         net (fo=1, routed)           0.412     8.636    JC_display1/oled_data[15]_i_3__1_n_0
    SLICE_X41Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.760 r  JC_display1/oled_data[15]_i_1__0/O
                         net (fo=7, routed)           0.667     9.427    instantiate_ButtonReactionGame/p_0_in[1]
    SLICE_X39Y18         FDSE                                         r  instantiate_ButtonReactionGame/oled_data_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.435    14.776    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X39Y18         FDSE                                         r  instantiate_ButtonReactionGame/oled_data_reg[15]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y18         FDSE (Setup_fdse_C_S)       -0.429    14.572    instantiate_ButtonReactionGame/oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 instantiate_ButtonReactionGame/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_ButtonReactionGame/oled_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.014ns (23.315%)  route 3.335ns (76.685%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.557     5.078    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  instantiate_ButtonReactionGame/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  instantiate_ButtonReactionGame/score_reg[1]/Q
                         net (fo=13, routed)          0.726     6.322    instantiate_ButtonReactionGame/score_reg_n_0_[1]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.446 f  instantiate_ButtonReactionGame/oled_data[15]_i_13__1/O
                         net (fo=2, routed)           0.962     7.408    JC_display1/score_reg[2]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.532 r  JC_display1/oled_data[9]_i_2__0/O
                         net (fo=2, routed)           0.568     8.100    JC_display1/oled_data_reg[9]
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.224 r  JC_display1/oled_data[15]_i_3__1/O
                         net (fo=1, routed)           0.412     8.636    JC_display1/oled_data[15]_i_3__1_n_0
    SLICE_X41Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.760 r  JC_display1/oled_data[15]_i_1__0/O
                         net (fo=7, routed)           0.667     9.427    instantiate_ButtonReactionGame/p_0_in[1]
    SLICE_X39Y18         FDRE                                         r  instantiate_ButtonReactionGame/oled_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.435    14.776    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  instantiate_ButtonReactionGame/oled_data_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y18         FDRE (Setup_fdre_C_R)       -0.429    14.572    instantiate_ButtonReactionGame/oled_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 instantiate_MouseDriver/MC1/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_MouseDriver/MC1/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.064ns (22.713%)  route 3.621ns (77.287%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.808     5.329    instantiate_MouseDriver/MC1/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  instantiate_MouseDriver/MC1/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=8, routed)           1.302     7.087    instantiate_MouseDriver/MC1/Inst_Ps2Interface/rx_data_reg_n_0_[0]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.124     7.211 f  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[36]_i_4/O
                         net (fo=3, routed)           0.651     7.862    instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[36]_i_4_n_0
    SLICE_X7Y107         LUT5 (Prop_lut5_I2_O)        0.152     8.014 r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[36]_i_2/O
                         net (fo=14, routed)          1.668     9.682    instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[36]_i_2_n_0
    SLICE_X10Y107        LUT2 (Prop_lut2_I0_O)        0.332    10.014 r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.000    10.014    instantiate_MouseDriver/MC1/Inst_Ps2Interface_n_10
    SLICE_X10Y107        FDRE                                         r  instantiate_MouseDriver/MC1/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.614    14.955    instantiate_MouseDriver/MC1/CLK_IBUF_BUFG
    SLICE_X10Y107        FDRE                                         r  instantiate_MouseDriver/MC1/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y107        FDRE (Setup_fdre_C_D)        0.077    15.264    instantiate_MouseDriver/MC1/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 instantiate_ButtonReactionGame/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_ButtonReactionGame/oled_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.014ns (24.237%)  route 3.170ns (75.763%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.557     5.078    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  instantiate_ButtonReactionGame/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  instantiate_ButtonReactionGame/score_reg[1]/Q
                         net (fo=13, routed)          0.726     6.322    instantiate_ButtonReactionGame/score_reg_n_0_[1]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.446 f  instantiate_ButtonReactionGame/oled_data[15]_i_13__1/O
                         net (fo=2, routed)           0.962     7.408    JC_display1/score_reg[2]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.532 r  JC_display1/oled_data[9]_i_2__0/O
                         net (fo=2, routed)           0.568     8.100    JC_display1/oled_data_reg[9]
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.224 r  JC_display1/oled_data[15]_i_3__1/O
                         net (fo=1, routed)           0.412     8.636    JC_display1/oled_data[15]_i_3__1_n_0
    SLICE_X41Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.760 r  JC_display1/oled_data[15]_i_1__0/O
                         net (fo=7, routed)           0.502     9.262    instantiate_ButtonReactionGame/p_0_in[1]
    SLICE_X40Y19         FDRE                                         r  instantiate_ButtonReactionGame/oled_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.436    14.777    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  instantiate_ButtonReactionGame/oled_data_reg[10]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y19         FDRE (Setup_fdre_C_R)       -0.429    14.587    instantiate_ButtonReactionGame/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 instantiate_ButtonReactionGame/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_ButtonReactionGame/oled_data_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.014ns (24.237%)  route 3.170ns (75.763%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.557     5.078    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  instantiate_ButtonReactionGame/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  instantiate_ButtonReactionGame/score_reg[1]/Q
                         net (fo=13, routed)          0.726     6.322    instantiate_ButtonReactionGame/score_reg_n_0_[1]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.446 f  instantiate_ButtonReactionGame/oled_data[15]_i_13__1/O
                         net (fo=2, routed)           0.962     7.408    JC_display1/score_reg[2]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.532 r  JC_display1/oled_data[9]_i_2__0/O
                         net (fo=2, routed)           0.568     8.100    JC_display1/oled_data_reg[9]
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.224 r  JC_display1/oled_data[15]_i_3__1/O
                         net (fo=1, routed)           0.412     8.636    JC_display1/oled_data[15]_i_3__1_n_0
    SLICE_X41Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.760 r  JC_display1/oled_data[15]_i_1__0/O
                         net (fo=7, routed)           0.502     9.262    instantiate_ButtonReactionGame/p_0_in[1]
    SLICE_X40Y19         FDSE                                         r  instantiate_ButtonReactionGame/oled_data_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.436    14.777    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X40Y19         FDSE                                         r  instantiate_ButtonReactionGame/oled_data_reg[11]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y19         FDSE (Setup_fdse_C_S)       -0.429    14.587    instantiate_ButtonReactionGame/oled_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 instantiate_ButtonReactionGame/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_ButtonReactionGame/oled_data_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.014ns (24.237%)  route 3.170ns (75.763%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.557     5.078    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  instantiate_ButtonReactionGame/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  instantiate_ButtonReactionGame/score_reg[1]/Q
                         net (fo=13, routed)          0.726     6.322    instantiate_ButtonReactionGame/score_reg_n_0_[1]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.446 f  instantiate_ButtonReactionGame/oled_data[15]_i_13__1/O
                         net (fo=2, routed)           0.962     7.408    JC_display1/score_reg[2]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.532 r  JC_display1/oled_data[9]_i_2__0/O
                         net (fo=2, routed)           0.568     8.100    JC_display1/oled_data_reg[9]
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.224 r  JC_display1/oled_data[15]_i_3__1/O
                         net (fo=1, routed)           0.412     8.636    JC_display1/oled_data[15]_i_3__1_n_0
    SLICE_X41Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.760 r  JC_display1/oled_data[15]_i_1__0/O
                         net (fo=7, routed)           0.502     9.262    instantiate_ButtonReactionGame/p_0_in[1]
    SLICE_X40Y19         FDSE                                         r  instantiate_ButtonReactionGame/oled_data_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.436    14.777    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X40Y19         FDSE                                         r  instantiate_ButtonReactionGame/oled_data_reg[12]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y19         FDSE (Setup_fdse_C_S)       -0.429    14.587    instantiate_ButtonReactionGame/oled_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 instantiate_ButtonReactionGame/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_ButtonReactionGame/oled_data_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 1.014ns (24.237%)  route 3.170ns (75.763%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.557     5.078    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  instantiate_ButtonReactionGame/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  instantiate_ButtonReactionGame/score_reg[1]/Q
                         net (fo=13, routed)          0.726     6.322    instantiate_ButtonReactionGame/score_reg_n_0_[1]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.446 f  instantiate_ButtonReactionGame/oled_data[15]_i_13__1/O
                         net (fo=2, routed)           0.962     7.408    JC_display1/score_reg[2]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.532 r  JC_display1/oled_data[9]_i_2__0/O
                         net (fo=2, routed)           0.568     8.100    JC_display1/oled_data_reg[9]
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.224 r  JC_display1/oled_data[15]_i_3__1/O
                         net (fo=1, routed)           0.412     8.636    JC_display1/oled_data[15]_i_3__1_n_0
    SLICE_X41Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.760 r  JC_display1/oled_data[15]_i_1__0/O
                         net (fo=7, routed)           0.502     9.262    instantiate_ButtonReactionGame/p_0_in[1]
    SLICE_X40Y19         FDSE                                         r  instantiate_ButtonReactionGame/oled_data_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.436    14.777    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X40Y19         FDSE                                         r  instantiate_ButtonReactionGame/oled_data_reg[13]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y19         FDSE (Setup_fdse_C_S)       -0.429    14.587    instantiate_ButtonReactionGame/oled_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 instantiate_ButtonReactionGame/score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_ButtonReactionGame/oled_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.014ns (24.262%)  route 3.165ns (75.738%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.557     5.078    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  instantiate_ButtonReactionGame/score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  instantiate_ButtonReactionGame/score_reg[1]/Q
                         net (fo=13, routed)          0.726     6.322    instantiate_ButtonReactionGame/score_reg_n_0_[1]
    SLICE_X42Y17         LUT5 (Prop_lut5_I1_O)        0.124     6.446 f  instantiate_ButtonReactionGame/oled_data[15]_i_13__1/O
                         net (fo=2, routed)           0.962     7.408    JC_display1/score_reg[2]
    SLICE_X48Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.532 r  JC_display1/oled_data[9]_i_2__0/O
                         net (fo=2, routed)           0.568     8.100    JC_display1/oled_data_reg[9]
    SLICE_X42Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.224 r  JC_display1/oled_data[15]_i_3__1/O
                         net (fo=1, routed)           0.412     8.636    JC_display1/oled_data[15]_i_3__1_n_0
    SLICE_X41Y17         LUT4 (Prop_lut4_I0_O)        0.124     8.760 r  JC_display1/oled_data[15]_i_1__0/O
                         net (fo=7, routed)           0.498     9.258    instantiate_ButtonReactionGame/p_0_in[1]
    SLICE_X41Y19         FDRE                                         r  instantiate_ButtonReactionGame/oled_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.436    14.777    instantiate_ButtonReactionGame/CLK_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  instantiate_ButtonReactionGame/oled_data_reg[2]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X41Y19         FDRE (Setup_fdre_C_R)       -0.429    14.587    instantiate_ButtonReactionGame/oled_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.388ns  (required time - arrival time)
  Source:                 instantiate_MouseDriver/MC1/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_MouseDriver/MC1/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 1.090ns (23.759%)  route 3.498ns (76.241%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.808     5.329    instantiate_MouseDriver/MC1/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X7Y105         FDRE                                         r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.456     5.785 f  instantiate_MouseDriver/MC1/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=8, routed)           1.302     7.087    instantiate_MouseDriver/MC1/Inst_Ps2Interface/rx_data_reg_n_0_[0]
    SLICE_X6Y105         LUT5 (Prop_lut5_I1_O)        0.124     7.211 f  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[36]_i_4/O
                         net (fo=3, routed)           0.651     7.862    instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[36]_i_4_n_0
    SLICE_X7Y107         LUT5 (Prop_lut5_I2_O)        0.152     8.014 r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[36]_i_2/O
                         net (fo=14, routed)          1.545     9.559    instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[36]_i_2_n_0
    SLICE_X10Y108        LUT2 (Prop_lut2_I0_O)        0.358     9.917 r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.917    instantiate_MouseDriver/MC1/Inst_Ps2Interface_n_9
    SLICE_X10Y108        FDRE                                         r  instantiate_MouseDriver/MC1/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         1.614    14.955    instantiate_MouseDriver/MC1/CLK_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  instantiate_MouseDriver/MC1/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.267    15.222    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y108        FDRE (Setup_fdre_C_D)        0.118    15.305    instantiate_MouseDriver/MC1/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  5.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.564     1.447    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[24]_i_1__2_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.923    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]_i_1__2_n_7
    SLICE_X29Y50         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.832     1.959    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 createClock_6p25MHz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            createClock_6p25MHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.391%)  route 0.122ns (25.609%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.564     1.447    createClock_6p25MHz/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  createClock_6p25MHz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  createClock_6p25MHz/count_reg[26]/Q
                         net (fo=3, routed)           0.122     1.710    createClock_6p25MHz/count_reg[26]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  createClock_6p25MHz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    createClock_6p25MHz/count_reg[24]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  createClock_6p25MHz/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.924    createClock_6p25MHz/count_reg[28]_i_1__0_n_7
    SLICE_X37Y50         FDRE                                         r  createClock_6p25MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.830     1.958    createClock_6p25MHz/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  createClock_6p25MHz/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    createClock_6p25MHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.564     1.447    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[24]_i_1__2_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.934    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]_i_1__2_n_5
    SLICE_X29Y50         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.832     1.959    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[30]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 instantiate_MouseDriver/MC1/write_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.675     1.559    instantiate_MouseDriver/MC1/CLK_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  instantiate_MouseDriver/MC1/write_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  instantiate_MouseDriver/MC1/write_data_reg/Q
                         net (fo=2, routed)           0.064     1.764    instantiate_MouseDriver/MC1/Inst_Ps2Interface/write_data
    SLICE_X2Y106         LUT5 (Prop_lut5_I4_O)        0.045     1.809 r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.809    instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.950     2.078    instantiate_MouseDriver/MC1/Inst_Ps2Interface/CLK_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.506     1.572    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121     1.693    instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 createClock_6p25MHz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            createClock_6p25MHz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.968%)  route 0.122ns (25.032%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.564     1.447    createClock_6p25MHz/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  createClock_6p25MHz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  createClock_6p25MHz/count_reg[26]/Q
                         net (fo=3, routed)           0.122     1.710    createClock_6p25MHz/count_reg[26]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  createClock_6p25MHz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    createClock_6p25MHz/count_reg[24]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  createClock_6p25MHz/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.935    createClock_6p25MHz/count_reg[28]_i_1__0_n_5
    SLICE_X37Y50         FDRE                                         r  createClock_6p25MHz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.830     1.958    createClock_6p25MHz/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  createClock_6p25MHz/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    createClock_6p25MHz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.564     1.447    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[24]_i_1__2_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.959    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]_i_1__2_n_6
    SLICE_X29Y50         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.832     1.959    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[29]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.564     1.447    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/CLK_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[27]
    SLICE_X29Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.869    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[24]_i_1__2_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.959    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[28]_i_1__2_n_4
    SLICE_X29Y50         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.832     1.959    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/CLK_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[31]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 createClock_6p25MHz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            createClock_6p25MHz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.187%)  route 0.122ns (23.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.564     1.447    createClock_6p25MHz/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  createClock_6p25MHz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  createClock_6p25MHz/count_reg[26]/Q
                         net (fo=3, routed)           0.122     1.710    createClock_6p25MHz/count_reg[26]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  createClock_6p25MHz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    createClock_6p25MHz/count_reg[24]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  createClock_6p25MHz/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.960    createClock_6p25MHz/count_reg[28]_i_1__0_n_6
    SLICE_X37Y50         FDRE                                         r  createClock_6p25MHz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.830     1.958    createClock_6p25MHz/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  createClock_6p25MHz/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    createClock_6p25MHz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 createClock_6p25MHz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            createClock_6p25MHz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.187%)  route 0.122ns (23.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.564     1.447    createClock_6p25MHz/CLK_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  createClock_6p25MHz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  createClock_6p25MHz/count_reg[26]/Q
                         net (fo=3, routed)           0.122     1.710    createClock_6p25MHz/count_reg[26]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  createClock_6p25MHz/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    createClock_6p25MHz/count_reg[24]_i_1__0_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  createClock_6p25MHz/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.960    createClock_6p25MHz/count_reg[28]_i_1__0_n_4
    SLICE_X37Y50         FDRE                                         r  createClock_6p25MHz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.830     1.958    createClock_6p25MHz/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  createClock_6p25MHz/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    createClock_6p25MHz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 instantiate_MouseDriver/MC1/FSM_onehot_state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instantiate_MouseDriver/MC1/FSM_onehot_state_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.645     1.529    instantiate_MouseDriver/MC1/CLK_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  instantiate_MouseDriver/MC1/FSM_onehot_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  instantiate_MouseDriver/MC1/FSM_onehot_state_reg[25]/Q
                         net (fo=4, routed)           0.103     1.773    instantiate_MouseDriver/MC1/Inst_Ps2Interface/out[25]
    SLICE_X8Y109         LUT4 (Prop_lut4_I3_O)        0.045     1.818 r  instantiate_MouseDriver/MC1/Inst_Ps2Interface/FSM_onehot_state[26]_i_1/O
                         net (fo=1, routed)           0.000     1.818    instantiate_MouseDriver/MC1/Inst_Ps2Interface_n_36
    SLICE_X8Y109         FDRE                                         r  instantiate_MouseDriver/MC1/FSM_onehot_state_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=472, routed)         0.920     2.048    instantiate_MouseDriver/MC1/CLK_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  instantiate_MouseDriver/MC1/FSM_onehot_state_reg[26]/C
                         clock pessimism             -0.506     1.542    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.121     1.663    instantiate_MouseDriver/MC1/FSM_onehot_state_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y43   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y45   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y45   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y46   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y47   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   instantiate_MouseDriver/MC1/FSM_onehot_state_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   instantiate_MouseDriver/MC1/FSM_onehot_state_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   instantiate_MouseDriver/MC1/FSM_onehot_state_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109   instantiate_MouseDriver/MC1/FSM_onehot_state_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109   instantiate_MouseDriver/MC1/FSM_onehot_state_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109   instantiate_MouseDriver/MC1/FSM_onehot_state_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   instantiate_MouseDriver/MC1/FSM_onehot_state_reg[35]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   instantiate_MouseDriver/MC1/haswheel_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   instantiate_MouseDriver/MC1/periodic_check_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   instantiate_MouseDriver/MC1/periodic_check_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y49   instantiate_AudioTasks/instantiate_LongitudinalWaveform/clk1/count_reg[25]/C



