// Seed: 2388186609
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    output wire id_6,
    output tri0 id_7
);
  wor id_9;
  id_10(
      1'b0 && id_4, id_9, id_3
  );
  supply1 id_11 = id_3, id_12;
endmodule
module module_1 (
    output supply0 id_0
    , id_16,
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input wor id_8,
    output tri1 id_9,
    output tri id_10,
    input wand id_11,
    input supply1 id_12,
    output wand id_13,
    input wire id_14
);
  assign id_0 = id_2;
  module_0(
      id_6, id_10, id_14, id_3, id_7, id_3, id_5, id_4
  );
  wire id_17;
endmodule
