$comment
	File created using the following command:
		vcd file relogio.msim.vcd -direction
$end
$date
	Sun Apr 17 17:05:23 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module relogio_vhd_vec_tst $end
$var wire 1 ! ACUMULADOR [7] $end
$var wire 1 " ACUMULADOR [6] $end
$var wire 1 # ACUMULADOR [5] $end
$var wire 1 $ ACUMULADOR [4] $end
$var wire 1 % ACUMULADOR [3] $end
$var wire 1 & ACUMULADOR [2] $end
$var wire 1 ' ACUMULADOR [1] $end
$var wire 1 ( ACUMULADOR [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * DIN_HEX [3] $end
$var wire 1 + DIN_HEX [2] $end
$var wire 1 , DIN_HEX [1] $end
$var wire 1 - DIN_HEX [0] $end
$var wire 1 . FPGA_RESET $end
$var wire 1 / HEX0 [6] $end
$var wire 1 0 HEX0 [5] $end
$var wire 1 1 HEX0 [4] $end
$var wire 1 2 HEX0 [3] $end
$var wire 1 3 HEX0 [2] $end
$var wire 1 4 HEX0 [1] $end
$var wire 1 5 HEX0 [0] $end
$var wire 1 6 HEX1 [6] $end
$var wire 1 7 HEX1 [5] $end
$var wire 1 8 HEX1 [4] $end
$var wire 1 9 HEX1 [3] $end
$var wire 1 : HEX1 [2] $end
$var wire 1 ; HEX1 [1] $end
$var wire 1 < HEX1 [0] $end
$var wire 1 = HEX2 [6] $end
$var wire 1 > HEX2 [5] $end
$var wire 1 ? HEX2 [4] $end
$var wire 1 @ HEX2 [3] $end
$var wire 1 A HEX2 [2] $end
$var wire 1 B HEX2 [1] $end
$var wire 1 C HEX2 [0] $end
$var wire 1 D HEX3 [6] $end
$var wire 1 E HEX3 [5] $end
$var wire 1 F HEX3 [4] $end
$var wire 1 G HEX3 [3] $end
$var wire 1 H HEX3 [2] $end
$var wire 1 I HEX3 [1] $end
$var wire 1 J HEX3 [0] $end
$var wire 1 K HEX4 [6] $end
$var wire 1 L HEX4 [5] $end
$var wire 1 M HEX4 [4] $end
$var wire 1 N HEX4 [3] $end
$var wire 1 O HEX4 [2] $end
$var wire 1 P HEX4 [1] $end
$var wire 1 Q HEX4 [0] $end
$var wire 1 R HEX5 [6] $end
$var wire 1 S HEX5 [5] $end
$var wire 1 T HEX5 [4] $end
$var wire 1 U HEX5 [3] $end
$var wire 1 V HEX5 [2] $end
$var wire 1 W HEX5 [1] $end
$var wire 1 X HEX5 [0] $end
$var wire 1 Y INSTRUCAO [12] $end
$var wire 1 Z INSTRUCAO [11] $end
$var wire 1 [ INSTRUCAO [10] $end
$var wire 1 \ INSTRUCAO [9] $end
$var wire 1 ] INSTRUCAO [8] $end
$var wire 1 ^ INSTRUCAO [7] $end
$var wire 1 _ INSTRUCAO [6] $end
$var wire 1 ` INSTRUCAO [5] $end
$var wire 1 a INSTRUCAO [4] $end
$var wire 1 b INSTRUCAO [3] $end
$var wire 1 c INSTRUCAO [2] $end
$var wire 1 d INSTRUCAO [1] $end
$var wire 1 e INSTRUCAO [0] $end
$var wire 1 f KEY [3] $end
$var wire 1 g KEY [2] $end
$var wire 1 h KEY [1] $end
$var wire 1 i KEY [0] $end
$var wire 1 j KEY0 $end
$var wire 1 k KEY1 $end
$var wire 1 l KEY2 $end
$var wire 1 m KEY3 $end
$var wire 1 n LEDR [9] $end
$var wire 1 o LEDR [8] $end
$var wire 1 p LEDR [7] $end
$var wire 1 q LEDR [6] $end
$var wire 1 r LEDR [5] $end
$var wire 1 s LEDR [4] $end
$var wire 1 t LEDR [3] $end
$var wire 1 u LEDR [2] $end
$var wire 1 v LEDR [1] $end
$var wire 1 w LEDR [0] $end
$var wire 1 x PC_OUT [8] $end
$var wire 1 y PC_OUT [7] $end
$var wire 1 z PC_OUT [6] $end
$var wire 1 { PC_OUT [5] $end
$var wire 1 | PC_OUT [4] $end
$var wire 1 } PC_OUT [3] $end
$var wire 1 ~ PC_OUT [2] $end
$var wire 1 !! PC_OUT [1] $end
$var wire 1 "! PC_OUT [0] $end
$var wire 1 #! SAIDA_AND_HEX0 $end
$var wire 1 $! SAIDA_AND_HEX1 $end
$var wire 1 %! SAIDA_AND_HEX2 $end
$var wire 1 &! SAIDA_AND_HEX3 $end
$var wire 1 '! SAIDA_AND_HEX4 $end
$var wire 1 (! SAIDA_AND_HEX5 $end
$var wire 1 )! SW [9] $end
$var wire 1 *! SW [8] $end
$var wire 1 +! SW [7] $end
$var wire 1 ,! SW [6] $end
$var wire 1 -! SW [5] $end
$var wire 1 .! SW [4] $end
$var wire 1 /! SW [3] $end
$var wire 1 0! SW [2] $end
$var wire 1 1! SW [1] $end
$var wire 1 2! SW [0] $end

$scope module i1 $end
$var wire 1 3! gnd $end
$var wire 1 4! vcc $end
$var wire 1 5! unknown $end
$var wire 1 6! devoe $end
$var wire 1 7! devclrn $end
$var wire 1 8! devpor $end
$var wire 1 9! ww_devoe $end
$var wire 1 :! ww_devclrn $end
$var wire 1 ;! ww_devpor $end
$var wire 1 <! ww_CLOCK_50 $end
$var wire 1 =! ww_KEY [3] $end
$var wire 1 >! ww_KEY [2] $end
$var wire 1 ?! ww_KEY [1] $end
$var wire 1 @! ww_KEY [0] $end
$var wire 1 A! ww_KEY0 $end
$var wire 1 B! ww_KEY1 $end
$var wire 1 C! ww_KEY2 $end
$var wire 1 D! ww_KEY3 $end
$var wire 1 E! ww_FPGA_RESET $end
$var wire 1 F! ww_SW [9] $end
$var wire 1 G! ww_SW [8] $end
$var wire 1 H! ww_SW [7] $end
$var wire 1 I! ww_SW [6] $end
$var wire 1 J! ww_SW [5] $end
$var wire 1 K! ww_SW [4] $end
$var wire 1 L! ww_SW [3] $end
$var wire 1 M! ww_SW [2] $end
$var wire 1 N! ww_SW [1] $end
$var wire 1 O! ww_SW [0] $end
$var wire 1 P! ww_PC_OUT [8] $end
$var wire 1 Q! ww_PC_OUT [7] $end
$var wire 1 R! ww_PC_OUT [6] $end
$var wire 1 S! ww_PC_OUT [5] $end
$var wire 1 T! ww_PC_OUT [4] $end
$var wire 1 U! ww_PC_OUT [3] $end
$var wire 1 V! ww_PC_OUT [2] $end
$var wire 1 W! ww_PC_OUT [1] $end
$var wire 1 X! ww_PC_OUT [0] $end
$var wire 1 Y! ww_LEDR [9] $end
$var wire 1 Z! ww_LEDR [8] $end
$var wire 1 [! ww_LEDR [7] $end
$var wire 1 \! ww_LEDR [6] $end
$var wire 1 ]! ww_LEDR [5] $end
$var wire 1 ^! ww_LEDR [4] $end
$var wire 1 _! ww_LEDR [3] $end
$var wire 1 `! ww_LEDR [2] $end
$var wire 1 a! ww_LEDR [1] $end
$var wire 1 b! ww_LEDR [0] $end
$var wire 1 c! ww_HEX0 [6] $end
$var wire 1 d! ww_HEX0 [5] $end
$var wire 1 e! ww_HEX0 [4] $end
$var wire 1 f! ww_HEX0 [3] $end
$var wire 1 g! ww_HEX0 [2] $end
$var wire 1 h! ww_HEX0 [1] $end
$var wire 1 i! ww_HEX0 [0] $end
$var wire 1 j! ww_HEX1 [6] $end
$var wire 1 k! ww_HEX1 [5] $end
$var wire 1 l! ww_HEX1 [4] $end
$var wire 1 m! ww_HEX1 [3] $end
$var wire 1 n! ww_HEX1 [2] $end
$var wire 1 o! ww_HEX1 [1] $end
$var wire 1 p! ww_HEX1 [0] $end
$var wire 1 q! ww_HEX2 [6] $end
$var wire 1 r! ww_HEX2 [5] $end
$var wire 1 s! ww_HEX2 [4] $end
$var wire 1 t! ww_HEX2 [3] $end
$var wire 1 u! ww_HEX2 [2] $end
$var wire 1 v! ww_HEX2 [1] $end
$var wire 1 w! ww_HEX2 [0] $end
$var wire 1 x! ww_HEX3 [6] $end
$var wire 1 y! ww_HEX3 [5] $end
$var wire 1 z! ww_HEX3 [4] $end
$var wire 1 {! ww_HEX3 [3] $end
$var wire 1 |! ww_HEX3 [2] $end
$var wire 1 }! ww_HEX3 [1] $end
$var wire 1 ~! ww_HEX3 [0] $end
$var wire 1 !" ww_HEX4 [6] $end
$var wire 1 "" ww_HEX4 [5] $end
$var wire 1 #" ww_HEX4 [4] $end
$var wire 1 $" ww_HEX4 [3] $end
$var wire 1 %" ww_HEX4 [2] $end
$var wire 1 &" ww_HEX4 [1] $end
$var wire 1 '" ww_HEX4 [0] $end
$var wire 1 (" ww_HEX5 [6] $end
$var wire 1 )" ww_HEX5 [5] $end
$var wire 1 *" ww_HEX5 [4] $end
$var wire 1 +" ww_HEX5 [3] $end
$var wire 1 ," ww_HEX5 [2] $end
$var wire 1 -" ww_HEX5 [1] $end
$var wire 1 ." ww_HEX5 [0] $end
$var wire 1 /" ww_SAIDA_AND_HEX0 $end
$var wire 1 0" ww_DIN_HEX [3] $end
$var wire 1 1" ww_DIN_HEX [2] $end
$var wire 1 2" ww_DIN_HEX [1] $end
$var wire 1 3" ww_DIN_HEX [0] $end
$var wire 1 4" ww_SAIDA_AND_HEX1 $end
$var wire 1 5" ww_SAIDA_AND_HEX2 $end
$var wire 1 6" ww_SAIDA_AND_HEX3 $end
$var wire 1 7" ww_SAIDA_AND_HEX4 $end
$var wire 1 8" ww_SAIDA_AND_HEX5 $end
$var wire 1 9" ww_ACUMULADOR [7] $end
$var wire 1 :" ww_ACUMULADOR [6] $end
$var wire 1 ;" ww_ACUMULADOR [5] $end
$var wire 1 <" ww_ACUMULADOR [4] $end
$var wire 1 =" ww_ACUMULADOR [3] $end
$var wire 1 >" ww_ACUMULADOR [2] $end
$var wire 1 ?" ww_ACUMULADOR [1] $end
$var wire 1 @" ww_ACUMULADOR [0] $end
$var wire 1 A" ww_INSTRUCAO [12] $end
$var wire 1 B" ww_INSTRUCAO [11] $end
$var wire 1 C" ww_INSTRUCAO [10] $end
$var wire 1 D" ww_INSTRUCAO [9] $end
$var wire 1 E" ww_INSTRUCAO [8] $end
$var wire 1 F" ww_INSTRUCAO [7] $end
$var wire 1 G" ww_INSTRUCAO [6] $end
$var wire 1 H" ww_INSTRUCAO [5] $end
$var wire 1 I" ww_INSTRUCAO [4] $end
$var wire 1 J" ww_INSTRUCAO [3] $end
$var wire 1 K" ww_INSTRUCAO [2] $end
$var wire 1 L" ww_INSTRUCAO [1] $end
$var wire 1 M" ww_INSTRUCAO [0] $end
$var wire 1 N" \CLOCK_50~input_o\ $end
$var wire 1 O" \KEY[1]~input_o\ $end
$var wire 1 P" \KEY[2]~input_o\ $end
$var wire 1 Q" \KEY[3]~input_o\ $end
$var wire 1 R" \KEY0~input_o\ $end
$var wire 1 S" \KEY1~input_o\ $end
$var wire 1 T" \KEY2~input_o\ $end
$var wire 1 U" \KEY3~input_o\ $end
$var wire 1 V" \FPGA_RESET~input_o\ $end
$var wire 1 W" \SW[8]~input_o\ $end
$var wire 1 X" \SW[9]~input_o\ $end
$var wire 1 Y" \PC_OUT[0]~output_o\ $end
$var wire 1 Z" \PC_OUT[1]~output_o\ $end
$var wire 1 [" \PC_OUT[2]~output_o\ $end
$var wire 1 \" \PC_OUT[3]~output_o\ $end
$var wire 1 ]" \PC_OUT[4]~output_o\ $end
$var wire 1 ^" \PC_OUT[5]~output_o\ $end
$var wire 1 _" \PC_OUT[6]~output_o\ $end
$var wire 1 `" \PC_OUT[7]~output_o\ $end
$var wire 1 a" \PC_OUT[8]~output_o\ $end
$var wire 1 b" \LEDR[0]~output_o\ $end
$var wire 1 c" \LEDR[1]~output_o\ $end
$var wire 1 d" \LEDR[2]~output_o\ $end
$var wire 1 e" \LEDR[3]~output_o\ $end
$var wire 1 f" \LEDR[4]~output_o\ $end
$var wire 1 g" \LEDR[5]~output_o\ $end
$var wire 1 h" \LEDR[6]~output_o\ $end
$var wire 1 i" \LEDR[7]~output_o\ $end
$var wire 1 j" \LEDR[8]~output_o\ $end
$var wire 1 k" \LEDR[9]~output_o\ $end
$var wire 1 l" \HEX0[0]~output_o\ $end
$var wire 1 m" \HEX0[1]~output_o\ $end
$var wire 1 n" \HEX0[2]~output_o\ $end
$var wire 1 o" \HEX0[3]~output_o\ $end
$var wire 1 p" \HEX0[4]~output_o\ $end
$var wire 1 q" \HEX0[5]~output_o\ $end
$var wire 1 r" \HEX0[6]~output_o\ $end
$var wire 1 s" \HEX1[0]~output_o\ $end
$var wire 1 t" \HEX1[1]~output_o\ $end
$var wire 1 u" \HEX1[2]~output_o\ $end
$var wire 1 v" \HEX1[3]~output_o\ $end
$var wire 1 w" \HEX1[4]~output_o\ $end
$var wire 1 x" \HEX1[5]~output_o\ $end
$var wire 1 y" \HEX1[6]~output_o\ $end
$var wire 1 z" \HEX2[0]~output_o\ $end
$var wire 1 {" \HEX2[1]~output_o\ $end
$var wire 1 |" \HEX2[2]~output_o\ $end
$var wire 1 }" \HEX2[3]~output_o\ $end
$var wire 1 ~" \HEX2[4]~output_o\ $end
$var wire 1 !# \HEX2[5]~output_o\ $end
$var wire 1 "# \HEX2[6]~output_o\ $end
$var wire 1 ## \HEX3[0]~output_o\ $end
$var wire 1 $# \HEX3[1]~output_o\ $end
$var wire 1 %# \HEX3[2]~output_o\ $end
$var wire 1 &# \HEX3[3]~output_o\ $end
$var wire 1 '# \HEX3[4]~output_o\ $end
$var wire 1 (# \HEX3[5]~output_o\ $end
$var wire 1 )# \HEX3[6]~output_o\ $end
$var wire 1 *# \HEX4[0]~output_o\ $end
$var wire 1 +# \HEX4[1]~output_o\ $end
$var wire 1 ,# \HEX4[2]~output_o\ $end
$var wire 1 -# \HEX4[3]~output_o\ $end
$var wire 1 .# \HEX4[4]~output_o\ $end
$var wire 1 /# \HEX4[5]~output_o\ $end
$var wire 1 0# \HEX4[6]~output_o\ $end
$var wire 1 1# \HEX5[0]~output_o\ $end
$var wire 1 2# \HEX5[1]~output_o\ $end
$var wire 1 3# \HEX5[2]~output_o\ $end
$var wire 1 4# \HEX5[3]~output_o\ $end
$var wire 1 5# \HEX5[4]~output_o\ $end
$var wire 1 6# \HEX5[5]~output_o\ $end
$var wire 1 7# \HEX5[6]~output_o\ $end
$var wire 1 8# \SAIDA_AND_HEX0~output_o\ $end
$var wire 1 9# \DIN_HEX[0]~output_o\ $end
$var wire 1 :# \DIN_HEX[1]~output_o\ $end
$var wire 1 ;# \DIN_HEX[2]~output_o\ $end
$var wire 1 <# \DIN_HEX[3]~output_o\ $end
$var wire 1 =# \SAIDA_AND_HEX1~output_o\ $end
$var wire 1 ># \SAIDA_AND_HEX2~output_o\ $end
$var wire 1 ?# \SAIDA_AND_HEX3~output_o\ $end
$var wire 1 @# \SAIDA_AND_HEX4~output_o\ $end
$var wire 1 A# \SAIDA_AND_HEX5~output_o\ $end
$var wire 1 B# \ACUMULADOR[0]~output_o\ $end
$var wire 1 C# \ACUMULADOR[1]~output_o\ $end
$var wire 1 D# \ACUMULADOR[2]~output_o\ $end
$var wire 1 E# \ACUMULADOR[3]~output_o\ $end
$var wire 1 F# \ACUMULADOR[4]~output_o\ $end
$var wire 1 G# \ACUMULADOR[5]~output_o\ $end
$var wire 1 H# \ACUMULADOR[6]~output_o\ $end
$var wire 1 I# \ACUMULADOR[7]~output_o\ $end
$var wire 1 J# \INSTRUCAO[0]~output_o\ $end
$var wire 1 K# \INSTRUCAO[1]~output_o\ $end
$var wire 1 L# \INSTRUCAO[2]~output_o\ $end
$var wire 1 M# \INSTRUCAO[3]~output_o\ $end
$var wire 1 N# \INSTRUCAO[4]~output_o\ $end
$var wire 1 O# \INSTRUCAO[5]~output_o\ $end
$var wire 1 P# \INSTRUCAO[6]~output_o\ $end
$var wire 1 Q# \INSTRUCAO[7]~output_o\ $end
$var wire 1 R# \INSTRUCAO[8]~output_o\ $end
$var wire 1 S# \INSTRUCAO[9]~output_o\ $end
$var wire 1 T# \INSTRUCAO[10]~output_o\ $end
$var wire 1 U# \INSTRUCAO[11]~output_o\ $end
$var wire 1 V# \INSTRUCAO[12]~output_o\ $end
$var wire 1 W# \KEY[0]~input_o\ $end
$var wire 1 X# \Processador|incrementaPC|Add0~2\ $end
$var wire 1 Y# \Processador|incrementaPC|Add0~5_sumout\ $end
$var wire 1 Z# \Processador|MUX4x1|saida_MUX[1]~1_combout\ $end
$var wire 1 [# \ROM_instrucao|memROM~7_combout\ $end
$var wire 1 \# \Processador|incrementaPC|Add0~6\ $end
$var wire 1 ]# \Processador|incrementaPC|Add0~9_sumout\ $end
$var wire 1 ^# \Processador|MUX4x1|saida_MUX[2]~2_combout\ $end
$var wire 1 _# \Processador|incrementaPC|Add0~10\ $end
$var wire 1 `# \Processador|incrementaPC|Add0~13_sumout\ $end
$var wire 1 a# \Processador|incrementaPC|Add0~14\ $end
$var wire 1 b# \Processador|incrementaPC|Add0~18\ $end
$var wire 1 c# \Processador|incrementaPC|Add0~22\ $end
$var wire 1 d# \Processador|incrementaPC|Add0~25_sumout\ $end
$var wire 1 e# \Processador|incrementaPC|Add0~26\ $end
$var wire 1 f# \Processador|incrementaPC|Add0~29_sumout\ $end
$var wire 1 g# \Processador|incrementaPC|Add0~30\ $end
$var wire 1 h# \Processador|incrementaPC|Add0~33_sumout\ $end
$var wire 1 i# \ROM_instrucao|memROM~6_combout\ $end
$var wire 1 j# \Processador|incrementaPC|Add0~21_sumout\ $end
$var wire 1 k# \Processador|MUX4x1|saida_MUX[5]~4_combout\ $end
$var wire 1 l# \ROM_instrucao|memROM~5_combout\ $end
$var wire 1 m# \Processador|incrementaPC|Add0~17_sumout\ $end
$var wire 1 n# \Processador|MUX4x1|saida_MUX[4]~3_combout\ $end
$var wire 1 o# \Processador|incrementaPC|Add0~1_sumout\ $end
$var wire 1 p# \Processador|MUX4x1|saida_MUX[0]~0_combout\ $end
$var wire 1 q# \ROM_instrucao|memROM~3_combout\ $end
$var wire 1 r# \Processador|decoder|saida~0_combout\ $end
$var wire 1 s# \Processador|decoder|Equal10~1_combout\ $end
$var wire 1 t# \ROM_instrucao|memROM~1_combout\ $end
$var wire 1 u# \ROM_instrucao|memROM~15_combout\ $end
$var wire 1 v# \SW[0]~input_o\ $end
$var wire 1 w# \Processador|ULA1|Add1~34_cout\ $end
$var wire 1 x# \Processador|ULA1|Add1~1_sumout\ $end
$var wire 1 y# \Processador|ULA1|saida[0]~0_combout\ $end
$var wire 1 z# \Processador|ULA1|saida[0]~1_combout\ $end
$var wire 1 {# \ROM_instrucao|memROM~0_combout\ $end
$var wire 1 |# \ROM_instrucao|memROM~2_combout\ $end
$var wire 1 }# \ROM_instrucao|memROM~4_combout\ $end
$var wire 1 ~# \Processador|decoder|Equal10~0_combout\ $end
$var wire 1 !$ \ROM_instrucao|memROM~10_combout\ $end
$var wire 1 "$ \ROM_instrucao|memROM~8_combout\ $end
$var wire 1 #$ \ROM_instrucao|memROM~11_combout\ $end
$var wire 1 $$ \AndLedR|saida~0_combout\ $end
$var wire 1 %$ \AndLedR|saida~1_combout\ $end
$var wire 1 &$ \ROM_instrucao|memROM~16_combout\ $end
$var wire 1 '$ \SW[1]~input_o\ $end
$var wire 1 ($ \Processador|ULA1|Add1~2\ $end
$var wire 1 )$ \Processador|ULA1|Add1~5_sumout\ $end
$var wire 1 *$ \Processador|ULA1|saida[1]~2_combout\ $end
$var wire 1 +$ \ROM_instrucao|memROM~17_combout\ $end
$var wire 1 ,$ \SW[2]~input_o\ $end
$var wire 1 -$ \Processador|ULA1|Add1~6\ $end
$var wire 1 .$ \Processador|ULA1|Add1~9_sumout\ $end
$var wire 1 /$ \Processador|ULA1|saida[2]~3_combout\ $end
$var wire 1 0$ \SW[3]~input_o\ $end
$var wire 1 1$ \Processador|ULA1|Add1~10\ $end
$var wire 1 2$ \Processador|ULA1|Add1~13_sumout\ $end
$var wire 1 3$ \Processador|ULA1|saida[3]~4_combout\ $end
$var wire 1 4$ \SW[4]~input_o\ $end
$var wire 1 5$ \Processador|ULA1|Add1~14\ $end
$var wire 1 6$ \Processador|ULA1|Add1~17_sumout\ $end
$var wire 1 7$ \Processador|ULA1|saida[4]~5_combout\ $end
$var wire 1 8$ \ROM_instrucao|memROM~18_combout\ $end
$var wire 1 9$ \SW[5]~input_o\ $end
$var wire 1 :$ \Processador|ULA1|Add1~18\ $end
$var wire 1 ;$ \Processador|ULA1|Add1~21_sumout\ $end
$var wire 1 <$ \Processador|ULA1|saida[5]~6_combout\ $end
$var wire 1 =$ \SW[6]~input_o\ $end
$var wire 1 >$ \Processador|ULA1|Add1~22\ $end
$var wire 1 ?$ \Processador|ULA1|Add1~25_sumout\ $end
$var wire 1 @$ \Processador|ULA1|saida[6]~7_combout\ $end
$var wire 1 A$ \SW[7]~input_o\ $end
$var wire 1 B$ \Processador|ULA1|Add1~26\ $end
$var wire 1 C$ \Processador|ULA1|Add1~29_sumout\ $end
$var wire 1 D$ \Processador|ULA1|saida[7]~8_combout\ $end
$var wire 1 E$ \flipFlopLed1|DOUT~0_combout\ $end
$var wire 1 F$ \flipFlopLed1|DOUT~q\ $end
$var wire 1 G$ \AndLed2|saida~0_combout\ $end
$var wire 1 H$ \flipFlopLed2|DOUT~0_combout\ $end
$var wire 1 I$ \flipFlopLed2|DOUT~q\ $end
$var wire 1 J$ \ROM_instrucao|memROM~9_combout\ $end
$var wire 1 K$ \ROM_instrucao|memROM~12_combout\ $end
$var wire 1 L$ \AndHEX0|saida~0_combout\ $end
$var wire 1 M$ \decoderHEX0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 N$ \decoderHEX0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 O$ \decoderHEX0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 P$ \decoderHEX0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Q$ \decoderHEX0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 R$ \decoderHEX0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 S$ \decoderHEX0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 T$ \AndHEX1|saida~0_combout\ $end
$var wire 1 U$ \decoderHEX1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 V$ \decoderHEX1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 W$ \decoderHEX1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 X$ \decoderHEX1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Y$ \decoderHEX1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 Z$ \decoderHEX1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 [$ \decoderHEX1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 \$ \AndHEX2|saida~0_combout\ $end
$var wire 1 ]$ \decoderHEX2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 ^$ \decoderHEX2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 _$ \decoderHEX2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 `$ \decoderHEX2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 a$ \decoderHEX2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 b$ \decoderHEX2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 c$ \decoderHEX2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 d$ \AndHEX3|saida~combout\ $end
$var wire 1 e$ \decoderHEX3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 f$ \decoderHEX3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 g$ \decoderHEX3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 h$ \decoderHEX3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 i$ \decoderHEX3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 j$ \decoderHEX3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 k$ \decoderHEX3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 l$ \AndHEX4|saida~combout\ $end
$var wire 1 m$ \decoderHEX4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 n$ \decoderHEX4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 o$ \decoderHEX4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 p$ \decoderHEX4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 q$ \decoderHEX4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 r$ \decoderHEX4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 s$ \decoderHEX4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 t$ \AndHEX5|saida~combout\ $end
$var wire 1 u$ \decoderHEX5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 v$ \decoderHEX5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 w$ \decoderHEX5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 x$ \decoderHEX5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 y$ \decoderHEX5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 z$ \decoderHEX5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 {$ \decoderHEX5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 |$ \ROM_instrucao|memROM~13_combout\ $end
$var wire 1 }$ \ROM_instrucao|memROM~14_combout\ $end
$var wire 1 ~$ \Processador|REGA|DOUT\ [7] $end
$var wire 1 !% \Processador|REGA|DOUT\ [6] $end
$var wire 1 "% \Processador|REGA|DOUT\ [5] $end
$var wire 1 #% \Processador|REGA|DOUT\ [4] $end
$var wire 1 $% \Processador|REGA|DOUT\ [3] $end
$var wire 1 %% \Processador|REGA|DOUT\ [2] $end
$var wire 1 &% \Processador|REGA|DOUT\ [1] $end
$var wire 1 '% \Processador|REGA|DOUT\ [0] $end
$var wire 1 (% \RegistradorHEX1|DOUT\ [3] $end
$var wire 1 )% \RegistradorHEX1|DOUT\ [2] $end
$var wire 1 *% \RegistradorHEX1|DOUT\ [1] $end
$var wire 1 +% \RegistradorHEX1|DOUT\ [0] $end
$var wire 1 ,% \Processador|PC|DOUT\ [8] $end
$var wire 1 -% \Processador|PC|DOUT\ [7] $end
$var wire 1 .% \Processador|PC|DOUT\ [6] $end
$var wire 1 /% \Processador|PC|DOUT\ [5] $end
$var wire 1 0% \Processador|PC|DOUT\ [4] $end
$var wire 1 1% \Processador|PC|DOUT\ [3] $end
$var wire 1 2% \Processador|PC|DOUT\ [2] $end
$var wire 1 3% \Processador|PC|DOUT\ [1] $end
$var wire 1 4% \Processador|PC|DOUT\ [0] $end
$var wire 1 5% \RegistradorLedR|DOUT\ [7] $end
$var wire 1 6% \RegistradorLedR|DOUT\ [6] $end
$var wire 1 7% \RegistradorLedR|DOUT\ [5] $end
$var wire 1 8% \RegistradorLedR|DOUT\ [4] $end
$var wire 1 9% \RegistradorLedR|DOUT\ [3] $end
$var wire 1 :% \RegistradorLedR|DOUT\ [2] $end
$var wire 1 ;% \RegistradorLedR|DOUT\ [1] $end
$var wire 1 <% \RegistradorLedR|DOUT\ [0] $end
$var wire 1 =% \RegistradorHEX0|DOUT\ [3] $end
$var wire 1 >% \RegistradorHEX0|DOUT\ [2] $end
$var wire 1 ?% \RegistradorHEX0|DOUT\ [1] $end
$var wire 1 @% \RegistradorHEX0|DOUT\ [0] $end
$var wire 1 A% \RegistradorHEX2|DOUT\ [3] $end
$var wire 1 B% \RegistradorHEX2|DOUT\ [2] $end
$var wire 1 C% \RegistradorHEX2|DOUT\ [1] $end
$var wire 1 D% \RegistradorHEX2|DOUT\ [0] $end
$var wire 1 E% \RegistradorHEX3|DOUT\ [3] $end
$var wire 1 F% \RegistradorHEX3|DOUT\ [2] $end
$var wire 1 G% \RegistradorHEX3|DOUT\ [1] $end
$var wire 1 H% \RegistradorHEX3|DOUT\ [0] $end
$var wire 1 I% \RegistradorHEX4|DOUT\ [3] $end
$var wire 1 J% \RegistradorHEX4|DOUT\ [2] $end
$var wire 1 K% \RegistradorHEX4|DOUT\ [1] $end
$var wire 1 L% \RegistradorHEX4|DOUT\ [0] $end
$var wire 1 M% \RegistradorHEX5|DOUT\ [3] $end
$var wire 1 N% \RegistradorHEX5|DOUT\ [2] $end
$var wire 1 O% \RegistradorHEX5|DOUT\ [1] $end
$var wire 1 P% \RegistradorHEX5|DOUT\ [0] $end
$var wire 1 Q% \ALT_INV_SW[7]~input_o\ $end
$var wire 1 R% \ALT_INV_SW[6]~input_o\ $end
$var wire 1 S% \ALT_INV_SW[5]~input_o\ $end
$var wire 1 T% \ALT_INV_SW[4]~input_o\ $end
$var wire 1 U% \ALT_INV_SW[3]~input_o\ $end
$var wire 1 V% \ALT_INV_SW[2]~input_o\ $end
$var wire 1 W% \ALT_INV_SW[1]~input_o\ $end
$var wire 1 X% \ALT_INV_SW[0]~input_o\ $end
$var wire 1 Y% \RegistradorHEX2|ALT_INV_DOUT\ [3] $end
$var wire 1 Z% \RegistradorHEX2|ALT_INV_DOUT\ [2] $end
$var wire 1 [% \RegistradorHEX2|ALT_INV_DOUT\ [1] $end
$var wire 1 \% \RegistradorHEX2|ALT_INV_DOUT\ [0] $end
$var wire 1 ]% \RegistradorHEX1|ALT_INV_DOUT\ [3] $end
$var wire 1 ^% \RegistradorHEX1|ALT_INV_DOUT\ [2] $end
$var wire 1 _% \RegistradorHEX1|ALT_INV_DOUT\ [1] $end
$var wire 1 `% \RegistradorHEX1|ALT_INV_DOUT\ [0] $end
$var wire 1 a% \RegistradorHEX0|ALT_INV_DOUT\ [3] $end
$var wire 1 b% \RegistradorHEX0|ALT_INV_DOUT\ [2] $end
$var wire 1 c% \RegistradorHEX0|ALT_INV_DOUT\ [1] $end
$var wire 1 d% \RegistradorHEX0|ALT_INV_DOUT\ [0] $end
$var wire 1 e% \flipFlopLed2|ALT_INV_DOUT~q\ $end
$var wire 1 f% \flipFlopLed1|ALT_INV_DOUT~q\ $end
$var wire 1 g% \Processador|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 h% \Processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 i% \Processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 j% \Processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 k% \Processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 l% \Processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 m% \Processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 n% \Processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 o% \Processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 p% \Processador|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 q% \Processador|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 r% \Processador|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 s% \Processador|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 t% \Processador|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 u% \Processador|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 v% \Processador|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 w% \Processador|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 x% \Processador|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 y% \Processador|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 z% \Processador|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 {% \Processador|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 |% \Processador|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 }% \Processador|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 ~% \Processador|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 !& \Processador|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 "& \Processador|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 #& \Processador|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 $& \Processador|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 %& \Processador|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 && \Processador|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 '& \ROM_instrucao|ALT_INV_memROM~18_combout\ $end
$var wire 1 (& \ROM_instrucao|ALT_INV_memROM~17_combout\ $end
$var wire 1 )& \ROM_instrucao|ALT_INV_memROM~16_combout\ $end
$var wire 1 *& \ROM_instrucao|ALT_INV_memROM~15_combout\ $end
$var wire 1 +& \Processador|decoder|ALT_INV_Equal10~1_combout\ $end
$var wire 1 ,& \Processador|ULA1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 -& \Processador|decoder|ALT_INV_saida~0_combout\ $end
$var wire 1 .& \AndLed2|ALT_INV_saida~0_combout\ $end
$var wire 1 /& \AndLedR|ALT_INV_saida~0_combout\ $end
$var wire 1 0& \ROM_instrucao|ALT_INV_memROM~12_combout\ $end
$var wire 1 1& \ROM_instrucao|ALT_INV_memROM~11_combout\ $end
$var wire 1 2& \ROM_instrucao|ALT_INV_memROM~10_combout\ $end
$var wire 1 3& \ROM_instrucao|ALT_INV_memROM~9_combout\ $end
$var wire 1 4& \ROM_instrucao|ALT_INV_memROM~8_combout\ $end
$var wire 1 5& \Processador|decoder|ALT_INV_Equal10~0_combout\ $end
$var wire 1 6& \ROM_instrucao|ALT_INV_memROM~7_combout\ $end
$var wire 1 7& \ROM_instrucao|ALT_INV_memROM~6_combout\ $end
$var wire 1 8& \ROM_instrucao|ALT_INV_memROM~5_combout\ $end
$var wire 1 9& \ROM_instrucao|ALT_INV_memROM~4_combout\ $end
$var wire 1 :& \ROM_instrucao|ALT_INV_memROM~3_combout\ $end
$var wire 1 ;& \ROM_instrucao|ALT_INV_memROM~2_combout\ $end
$var wire 1 <& \ROM_instrucao|ALT_INV_memROM~1_combout\ $end
$var wire 1 =& \ROM_instrucao|ALT_INV_memROM~0_combout\ $end
$var wire 1 >& \RegistradorHEX5|ALT_INV_DOUT\ [3] $end
$var wire 1 ?& \RegistradorHEX5|ALT_INV_DOUT\ [2] $end
$var wire 1 @& \RegistradorHEX5|ALT_INV_DOUT\ [1] $end
$var wire 1 A& \RegistradorHEX5|ALT_INV_DOUT\ [0] $end
$var wire 1 B& \RegistradorHEX4|ALT_INV_DOUT\ [3] $end
$var wire 1 C& \RegistradorHEX4|ALT_INV_DOUT\ [2] $end
$var wire 1 D& \RegistradorHEX4|ALT_INV_DOUT\ [1] $end
$var wire 1 E& \RegistradorHEX4|ALT_INV_DOUT\ [0] $end
$var wire 1 F& \RegistradorHEX3|ALT_INV_DOUT\ [3] $end
$var wire 1 G& \RegistradorHEX3|ALT_INV_DOUT\ [2] $end
$var wire 1 H& \RegistradorHEX3|ALT_INV_DOUT\ [1] $end
$var wire 1 I& \RegistradorHEX3|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x.
xj
xk
xl
xm
0#!
0$!
0%!
0&!
0'!
0(!
03!
14!
x5!
16!
17!
18!
19!
1:!
1;!
x<!
xA!
xB!
xC!
xD!
xE!
0/"
04"
05"
06"
07"
08"
xN"
xO"
xP"
xQ"
xR"
xS"
xT"
xU"
xV"
xW"
xX"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
1r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
1)#
0*#
0+#
0,#
0-#
0.#
0/#
10#
01#
02#
03#
04#
05#
06#
17#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
1J#
1K#
1L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
1U#
0V#
1W#
0X#
0Y#
0Z#
1[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
1i#
0j#
0k#
0l#
0m#
0n#
1o#
1p#
0q#
1r#
1s#
1t#
1u#
xv#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
0~#
1!$
1"$
1#$
1$$
0%$
1&$
x'$
0($
0)$
1*$
1+$
x,$
0-$
0.$
1/$
x0$
01$
12$
03$
x4$
05$
16$
07$
08$
x9$
0:$
1;$
0<$
x=$
0>$
1?$
0@$
xA$
0B$
1C$
0D$
0E$
0F$
1G$
0H$
0I$
1J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
1S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
1[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
1c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
1k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
1s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
1{$
0|$
1}$
xQ%
xR%
xS%
xT%
xU%
xV%
xW%
xX%
1e%
1f%
0p%
0q%
0r%
0s%
0t%
1u%
1v%
0w%
1x%
1y%
1z%
1{%
0|%
1'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
10&
01&
02&
03&
04&
15&
06&
07&
18&
09&
1:&
0;&
0<&
0=&
xf
xg
xh
1i
x=!
x>!
x?!
1@!
xF!
xG!
xH!
xI!
xJ!
xK!
xL!
xM!
xN!
xO!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
1c!
0d!
0e!
0f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
0."
00"
01"
02"
03"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
1K"
1L"
1M"
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
0!
0"
0#
0$
0%
0&
0'
0(
0*
0+
0,
0-
1/
00
01
02
03
04
05
16
07
08
09
0:
0;
0<
1=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
1d
1e
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
x)!
x*!
x+!
x,!
x-!
x.!
x/!
x0!
x1!
x2!
$end
#20000
0i
0@!
0W#
#40000
1i
1@!
1W#
14%
1'%
1&%
1%%
0$&
0%&
0&&
0o%
0o#
1X#
0[#
1l#
1q#
0s#
0y#
0{#
0"$
0;$
0G$
1K$
0x#
1($
1)$
1.$
0u%
0v%
1w%
00&
1.&
1r%
14&
1=&
1,&
1+&
0:&
08&
16&
1|%
1;#
1D#
1:#
1C#
19#
1B#
1Y"
0)$
1-$
1Y#
0p#
0r#
1~#
0u#
0}#
xx#
x)$
x.$
x1$
x2$
x6$
x;$
x?$
xC$
0|#
0+$
0&$
0J$
0z#
0*$
0/$
0{%
1v%
11"
1>"
12"
1?"
13"
1@"
1X!
11$
13&
1)&
1(&
1;&
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
19&
1*&
05&
1-&
1-
1,
1+
1(
1'
1&
1"!
1O#
1R#
1S#
1Z#
x5$
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1L$
1H"
1E"
1D"
x:$
1`
1]
1\
0K#
0L#
0J#
x>$
0L"
0K"
0M"
0e
0d
0c
18#
xB$
1/"
1#!
#60000
0i
0@!
0W#
#80000
1i
1@!
1W#
13%
04%
1@%
1>%
1?%
0c%
0b%
0d%
1o%
0n%
0Y#
1\#
1o#
0X#
0l#
1s#
1y#
0$$
0K$
1P$
1Q$
1R$
10&
1/&
0,&
0+&
18&
0|%
1{%
0Y"
1Z"
1Y#
0\#
1]#
0Z#
1p#
1r#
0~#
1x#
1)$
1.$
02$
15$
1%$
0L$
0z%
0{%
0X!
1W!
0]#
1t%
0u%
0v%
0w%
15&
0-&
0"!
1!!
1q"
1p"
1o"
0O#
0R#
0S#
1Z#
1^#
06$
1:$
1z%
07$
0<$
0@$
0D$
0%$
0z#
0*$
0/$
03$
1s%
1d!
1e!
1f!
0H"
0E"
0D"
0^#
0;$
1>$
12
11
10
0`
0]
0\
08#
1r%
0?$
1B$
0/"
1q%
0#!
0C$
1p%
#100000
0i
0@!
0W#
#120000
1i
1@!
1W#
14%
0'%
0&%
0%%
1$&
1%&
1&&
0o%
0o#
1X#
1l#
0q#
0s#
0y#
1$$
1;$
0>$
1K$
0x#
0)$
0.$
1u%
1v%
1w%
00&
0r%
0/&
1,&
1+&
1:&
08&
1|%
0;#
0D#
0:#
0C#
09#
0B#
1Y"
1?$
0B$
0Y#
1\#
0p#
0r#
1~#
1u#
1}#
xx#
x($
x)$
x-$
x.$
x1$
x2$
x5$
x6$
x:$
x;$
x>$
x?$
xC$
1{%
0q%
01"
0>"
02"
0?"
03"
0@"
1X!
1]#
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
09&
0*&
05&
1-&
0-
0,
0+
0(
0'
0&
1"!
1O#
1R#
1S#
0Z#
xB$
0z%
1T$
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1H"
1E"
1D"
1^#
1`
1]
1\
1J#
1M"
1e
1=#
14"
1$!
#140000
0i
0@!
0W#
#160000
1i
1@!
1W#
03%
12%
04%
1o%
0m%
1n%
1Y#
0\#
0]#
1_#
1o#
0X#
0l#
1q#
1s#
1y#
0$$
0K$
10&
1/&
0,&
0+&
0:&
18&
0|%
1z%
0{%
0Y"
1["
0Z"
0Y#
1`#
1]#
0_#
1Z#
0^#
1p#
1r#
0~#
0u#
0}#
1x#
0($
0T$
0z%
1{%
0X!
1V!
0W!
0`#
0w%
19&
1*&
15&
0-&
0"!
0!!
1~
0O#
0R#
0S#
0Z#
1^#
1)$
0-$
0*$
0/$
03$
07$
0<$
0@$
0D$
0x#
1($
0z#
0v%
0H"
0E"
0D"
1.$
01$
1w%
0`
0]
0\
0=#
0J#
0)$
1-$
0u%
12$
05$
1v%
04"
0M"
0.$
11$
0t%
0$!
0e
16$
0:$
1u%
02$
15$
0s%
1;$
0>$
1t%
06$
1:$
0r%
1?$
0B$
1s%
0;$
1>$
0q%
1C$
1r%
0?$
1B$
0p%
1q%
0C$
1p%
#180000
0i
0@!
0W#
#200000
1i
1@!
1W#
14%
0o%
0o#
1X#
1l#
0s#
0y#
1"$
1$$
1;$
0>$
1K$
00&
0r%
0/&
04&
1,&
1+&
08&
1|%
1Y"
1?$
0B$
1Y#
0p#
0r#
1~#
xx#
x($
x)$
x-$
x.$
x1$
x2$
x5$
x6$
x:$
x;$
x>$
x?$
xC$
1&$
1J$
0{%
0q%
1X!
03&
0)&
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
05&
1-&
1"!
1O#
1R#
1S#
1Z#
xB$
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1\$
1H"
1E"
1D"
1`
1]
1\
1K#
1L"
1d
1>#
15"
1%!
#220000
0i
0@!
0W#
#240000
1i
1@!
1W#
13%
04%
1o%
0n%
0Y#
1\#
1o#
0X#
0l#
0q#
1s#
1y#
0"$
1G$
0K$
10&
0.&
14&
0,&
0+&
1:&
18&
0|%
1{%
0Y"
1Z"
1Y#
0\#
0]#
1_#
0Z#
1p#
1r#
0~#
1u#
1}#
0x#
1($
0-$
1z#
0$$
0&$
0G$
0J$
0\$
1z%
0{%
0X!
1W!
1`#
1]#
0_#
13&
1.&
1)&
1/&
1w%
09&
0*&
15&
0-&
0"!
1!!
0O#
0R#
0S#
1Z#
0^#
1.$
01$
1)$
0z%
0*$
0/$
03$
07$
0<$
0@$
0D$
1x#
0($
0)$
1-$
0`#
0v%
0u%
0H"
0E"
0D"
1^#
12$
05$
1v%
0w%
0`
0]
0\
0>#
0K#
1J#
0.$
11$
1)$
0-$
0t%
16$
0:$
0v%
1u%
05"
0L"
1M"
1.$
01$
02$
15$
0s%
0%!
1e
0d
1;$
0>$
1t%
0u%
06$
1:$
12$
05$
0r%
1?$
0B$
0t%
1s%
16$
0:$
0;$
1>$
0q%
1C$
1r%
0s%
0?$
1B$
1;$
0>$
0p%
0r%
1q%
1?$
0B$
0C$
1p%
0q%
1C$
0p%
#260000
0i
0@!
0W#
#280000
1i
1@!
1W#
14%
1'%
0&&
0o%
0o#
1X#
1l#
0s#
0y#
1"$
1$$
0;$
1K$
0x#
1($
1w%
00&
1r%
0/&
04&
1,&
1+&
08&
1|%
19#
1B#
1Y"
0)$
1-$
0Y#
1\#
0p#
0r#
1~#
xx#
x)$
x-$
x.$
x2$
x6$
x;$
x?$
xC$
1&$
1J$
0z#
1{%
1v%
13"
1@"
1X!
0]#
1_#
x1$
03&
0)&
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
05&
1-&
1-
1(
1"!
1O#
1R#
1S#
0Z#
1z%
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1d$
x5$
1`#
1H"
1E"
1D"
0^#
1`
1]
1\
1K#
x:$
1L"
x>$
1d
1?#
xB$
16"
1&!
#300000
0i
0@!
0W#
#320000
1i
1@!
1W#
03%
02%
11%
04%
1H%
0I&
1o%
0l%
1m%
1n%
1Y#
0\#
1]#
0_#
0`#
1a#
1o#
0X#
0l#
1q#
1s#
1y#
0"$
1G$
0K$
1e$
1h$
1i$
1j$
10&
0.&
14&
0,&
0+&
0:&
18&
0|%
0z%
0{%
0Y"
1\"
0["
0Z"
0Y#
1m#
1`#
0a#
0]#
1Z#
1^#
1p#
1r#
0~#
0u#
0}#
0x#
1)$
0-$
0$$
0&$
0G$
0J$
0d$
1z%
0y%
1{%
0X!
1U!
0V!
0W!
0m#
13&
1.&
1)&
1/&
0v%
1w%
19&
1*&
15&
0-&
0"!
0!!
0~
1}
1(#
1'#
1&#
1##
0O#
0R#
0S#
0Z#
1n#
0^#
1.$
01$
1y%
0/$
03$
07$
0<$
0@$
0D$
1x#
0z#
0*$
0)$
1-$
0u%
1y!
1z!
1{!
1~!
0H"
0E"
0D"
0n#
12$
05$
1v%
0w%
1J
1G
1F
1E
0`
0]
0\
0?#
0K#
0J#
0.$
11$
0t%
16$
0:$
1u%
06"
0L"
0M"
02$
15$
0s%
0&!
0e
0d
1;$
0>$
1t%
06$
1:$
0r%
1?$
0B$
1s%
0;$
1>$
0q%
1C$
1r%
0?$
1B$
0p%
1q%
0C$
1p%
#340000
0i
0@!
0W#
#360000
1i
1@!
1W#
14%
0'%
1&&
0o%
0o#
1X#
1l#
0s#
0y#
1{#
1$$
1;$
0>$
1K$
0x#
1w%
00&
0r%
0/&
0=&
1,&
1+&
08&
1|%
09#
0B#
1Y"
1?$
0B$
1Y#
0p#
0r#
1~#
xx#
x($
x)$
x-$
x.$
x1$
x2$
x5$
x6$
x:$
x;$
x>$
x?$
xC$
1|#
1+$
0{%
0q%
03"
0@"
1X!
0(&
0;&
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
05&
1-&
0-
0(
1"!
1O#
1R#
1S#
1Z#
xB$
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1l$
1H"
1E"
1D"
1`
1]
1\
1L#
1K"
1c
1@#
17"
1'!
#380000
0i
0@!
0W#
#400000
1i
1@!
1W#
13%
04%
1o%
0n%
0Y#
1\#
1o#
0X#
0l#
0q#
1s#
1y#
0{#
0$$
0K$
10&
1/&
1=&
0,&
0+&
1:&
18&
0|%
1{%
0Y"
1Z"
1Y#
0\#
1]#
0Z#
1p#
1r#
0~#
1u#
1}#
0x#
1($
01$
1z#
0|#
0+$
0l$
0z%
0{%
0X!
1W!
0]#
1(&
1;&
1w%
09&
0*&
15&
0-&
0"!
1!!
0O#
0R#
0S#
1Z#
1^#
12$
05$
0)$
1-$
1z%
0*$
0/$
03$
07$
0<$
0@$
0D$
1x#
0($
x1$
1v%
0t%
0H"
0E"
0D"
0^#
0.$
11$
16$
0:$
0w%
0`
0]
0\
0@#
0L#
1J#
x2$
x5$
1)$
0-$
0s%
1u%
1;$
0>$
02$
15$
0v%
xt%
07"
0K"
1M"
1.$
01$
x6$
x:$
1t%
0r%
0'!
1e
0c
06$
1:$
1?$
0B$
xs%
0u%
x;$
x>$
12$
05$
0q%
1s%
1C$
0;$
1>$
0t%
xr%
16$
0:$
x?$
xB$
1r%
0p%
0?$
1B$
xq%
0s%
xC$
1;$
0>$
1q%
0C$
0r%
xp%
1?$
0B$
1p%
0q%
1C$
0p%
#420000
0i
0@!
0W#
#440000
1i
1@!
1W#
14%
1'%
0&&
0o%
0o#
1X#
1l#
0s#
0y#
1{#
1$$
0;$
1K$
0x#
1($
1w%
00&
1r%
0/&
0=&
1,&
1+&
08&
1|%
19#
1B#
1Y"
0)$
1-$
0Y#
1\#
0p#
0r#
1~#
xx#
x)$
x-$
x.$
x2$
x6$
x;$
x?$
xC$
1|#
1+$
0z#
1{%
1v%
13"
1@"
1X!
1]#
x1$
0(&
0;&
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
05&
1-&
1-
1(
1"!
1O#
1R#
1S#
0Z#
0z%
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1t$
x5$
1H"
1E"
1D"
1^#
1`
1]
1\
1L#
x:$
1K"
x>$
1c
1A#
xB$
18"
1(!
#460000
0i
0@!
0W#
#480000
1i
1@!
1W#
03%
12%
04%
1P%
0A&
1o%
0m%
1n%
1Y#
0\#
0]#
1_#
0#$
1o#
0X#
0l#
1q#
1s#
1y#
0{#
0$$
0K$
1u$
1x$
1y$
1z$
10&
1/&
1=&
0,&
0+&
0:&
18&
0|%
11&
1z%
0{%
0Y"
1["
0Z"
0Y#
0`#
1a#
1]#
0_#
18$
1Z#
0^#
1p#
1r#
0~#
0u#
0}#
0x#
0)$
1-$
01$
0|#
0+$
0t$
0z%
1{%
0X!
1V!
0W!
1`#
0a#
1m#
1(&
1;&
1v%
1w%
19&
1*&
15&
0-&
0'&
0"!
0!!
1~
16#
15#
14#
11#
0O#
0R#
0S#
0Z#
1^#
12$
05$
1.$
0y%
0/$
03$
07$
0<$
0@$
0D$
1x#
0z#
0*$
0.$
11$
0m#
0u%
0t%
1)"
1*"
1+"
1."
0H"
0E"
0D"
1n#
16$
0:$
1y%
1u%
0w%
1X
1U
1T
1S
0`
0]
0\
0A#
0L#
0J#
02$
15$
0s%
0n#
1;$
0>$
1t%
08"
0K"
0M"
06$
1:$
0r%
0(!
0e
0c
1?$
0B$
1s%
0;$
1>$
0q%
1C$
1r%
0?$
1B$
0p%
1q%
0C$
1p%
#500000
0i
0@!
0W#
#520000
1i
1@!
1W#
14%
0'%
1&&
0o%
0o#
1X#
1l#
0q#
0s#
0y#
0x#
1w%
1,&
1+&
1:&
08&
1|%
09#
0B#
1Y"
1Y#
0p#
0r#
1~#
1u#
1}#
xx#
x($
x)$
x-$
x.$
x1$
x2$
x5$
x6$
x:$
x;$
x>$
x?$
xB$
xC$
0{%
03"
0@"
1X!
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
09&
0*&
05&
1-&
0-
0(
1"!
1R#
1S#
1Z#
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1E"
1D"
1]
1\
1J#
1M"
1e
#540000
0i
0@!
0W#
#560000
1i
1@!
1W#
13%
04%
1o%
0n%
0Y#
1\#
1o#
0X#
0l#
1s#
1y#
0,&
0+&
18&
0|%
1{%
0Y"
1Z"
1Y#
0\#
0]#
1_#
0Z#
1p#
1r#
0~#
1x#
0($
1z#
1z%
0{%
0X!
1W!
0`#
1a#
1]#
0_#
0w%
15&
0-&
0"!
1!!
0R#
0S#
1Z#
0^#
1)$
0-$
0z%
0*$
0/$
03$
07$
0<$
0@$
0D$
1`#
0a#
1m#
0v%
0E"
0D"
1^#
1.$
01$
0y%
0]
0\
0m#
0u%
1n#
12$
05$
1y%
0t%
0n#
16$
0:$
0s%
1;$
0>$
0r%
1?$
0B$
0q%
1C$
0p%
#580000
0i
0@!
0W#
#600000
1i
1@!
1W#
14%
1'%
0&&
0o%
0o#
1X#
1l#
1q#
0s#
0y#
1"$
0x#
1($
1w%
04&
1,&
1+&
0:&
08&
1|%
19#
1B#
1Y"
0)$
1-$
0Y#
1\#
0p#
0r#
1~#
0u#
0}#
xx#
x)$
x-$
x.$
x2$
x6$
x;$
x?$
xC$
1$$
1&$
1G$
1J$
0z#
1{%
1v%
13"
1@"
1X!
0]#
1_#
x1$
03&
0.&
0)&
0/&
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
19&
1*&
05&
1-&
1-
1(
1"!
1R#
1S#
0Z#
1z%
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1H$
x5$
0`#
1a#
1E"
1D"
0^#
1]
1\
1K#
0J#
1m#
x:$
0y%
1L"
0M"
x>$
0e
1d
1n#
xB$
#620000
0i
0@!
0W#
#640000
1i
1@!
1W#
03%
02%
01%
10%
04%
1I$
0e%
1o%
0k%
1l%
1m%
1n%
1Y#
0\#
1]#
0_#
1`#
0a#
0m#
1b#
1r#
0t#
0~#
0}$
1o#
0X#
1[#
0l#
0q#
1y#
1{#
0=&
0,&
1:&
18&
06&
0|%
15&
1<&
0-&
1y%
0z%
0{%
1k"
0Y"
1]"
0\"
0["
0Z"
0Y#
1j#
1m#
0b#
0`#
0]#
03$
07$
0<$
0@$
0D$
0y#
0$$
0&$
0G$
0J$
1|$
1}$
0n#
0r#
1z#
1*$
1/$
1z%
0y%
0x%
1{%
1Y!
0X!
1T!
0U!
0V!
0W!
0j#
1-&
13&
1.&
1)&
1/&
1,&
1n
0"!
0!!
0~
0}
1|
0R#
0S#
0U#
1x%
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
0E"
0D"
0B"
0]
0\
0Z
1U#
1T#
0K#
1B"
1C"
0L"
0d
1[
1Z
#660000
0i
0@!
0W#
#680000
1i
1@!
1W#
00%
1k%
0m#
1n#
1p#
1r#
1s#
1t#
1#$
0|$
01&
0<&
0+&
0-&
1y%
0]"
0n#
0z#
0*$
0/$
03$
07$
0<$
0@$
0D$
1x#
0)$
1-$
1u#
1y#
1|#
1}#
1&$
1+$
1J$
1$$
08$
1G$
0T!
0.&
1'&
0/&
03&
0(&
0)&
09&
0;&
0,&
0*&
1v%
0w%
0|
0T#
0.$
11$
0x#
1z#
1*$
1/$
1)$
0-$
1.$
01$
1u%
0C"
02$
15$
0u%
0v%
1w%
0[
1K#
1J#
1L#
12$
05$
0.$
1t%
06$
1:$
1u%
0t%
1L"
1M"
1K"
16$
0:$
1s%
1e
1d
1c
0;$
1>$
0s%
1;$
0>$
1r%
0?$
1B$
0r%
1?$
0B$
1q%
0C$
0q%
1C$
1p%
0p%
#700000
0i
0@!
0W#
#720000
1i
1@!
1W#
14%
1&%
1%%
0$&
0%&
0o%
0o#
1X#
0[#
1l#
1q#
0s#
0y#
0{#
0"$
0;$
0G$
1K$
0)$
1-$
1.$
0u%
1v%
00&
1.&
1r%
14&
1=&
1,&
1+&
0:&
08&
16&
1|%
1;#
1D#
1:#
1C#
1Y"
0.$
11$
1Y#
0p#
0r#
1~#
0u#
0}#
xx#
x)$
x.$
x2$
x6$
x;$
x?$
xC$
0z#
0|#
0+$
0&$
0J$
0*$
0/$
0{%
1u%
11"
1>"
12"
1?"
1X!
x5$
13&
1)&
1(&
1;&
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
19&
1*&
05&
1-&
1,
1+
1'
1&
1"!
1O#
1R#
1S#
1Z#
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1L$
x:$
1H"
1E"
1D"
1`
1]
1\
0K#
0L#
0J#
x>$
0L"
0K"
0M"
xB$
0e
0d
0c
18#
1/"
1#!
#740000
0i
0@!
0W#
#760000
1i
1@!
1W#
13%
04%
1o%
0n%
0Y#
1\#
1o#
0X#
0l#
1s#
1y#
0$$
0K$
10&
1/&
0,&
0+&
18&
0|%
1{%
0Y"
1Z"
1Y#
0\#
1]#
0Z#
1p#
1r#
0~#
1x#
1)$
1.$
02$
15$
1%$
0L$
0z%
0{%
0X!
1W!
0]#
1t%
0u%
0v%
0w%
15&
0-&
0"!
1!!
0O#
0R#
0S#
1Z#
1^#
06$
1:$
1z%
07$
0<$
0@$
0D$
0%$
0z#
0*$
0/$
03$
1s%
0H"
0E"
0D"
0^#
0;$
1>$
0`
0]
0\
08#
1r%
0?$
1B$
0/"
1q%
0#!
0C$
1p%
#780000
0i
0@!
0W#
#800000
1i
1@!
1W#
14%
0'%
0&%
0%%
1$&
1%&
1&&
0o%
0o#
1X#
1l#
0q#
0s#
0y#
1$$
1;$
0>$
1K$
0x#
0)$
0.$
1u%
1v%
1w%
00&
0r%
0/&
1,&
1+&
1:&
08&
1|%
0;#
0D#
0:#
0C#
09#
0B#
1Y"
1?$
0B$
0Y#
1\#
0p#
0r#
1~#
1u#
1}#
xx#
x($
x)$
x-$
x.$
x1$
x2$
x5$
x6$
x:$
x;$
x>$
x?$
xC$
1{%
0q%
01"
0>"
02"
0?"
03"
0@"
1X!
1]#
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
09&
0*&
05&
1-&
0-
0,
0+
0(
0'
0&
1"!
1O#
1R#
1S#
0Z#
xB$
0z%
1T$
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1H"
1E"
1D"
1^#
1`
1]
1\
1J#
1M"
1e
1=#
14"
1$!
#820000
0i
0@!
0W#
#840000
1i
1@!
1W#
03%
12%
04%
1o%
0m%
1n%
1Y#
0\#
0]#
1_#
1o#
0X#
0l#
1q#
1s#
1y#
0$$
0K$
10&
1/&
0,&
0+&
0:&
18&
0|%
1z%
0{%
0Y"
1["
0Z"
0Y#
1`#
1]#
0_#
1Z#
0^#
1p#
1r#
0~#
0u#
0}#
1x#
0($
0T$
0z%
1{%
0X!
1V!
0W!
0`#
0w%
19&
1*&
15&
0-&
0"!
0!!
1~
0O#
0R#
0S#
0Z#
1^#
1)$
0-$
0*$
0/$
03$
07$
0<$
0@$
0D$
0x#
1($
0z#
0v%
0H"
0E"
0D"
1.$
01$
1w%
0`
0]
0\
0=#
0J#
0)$
1-$
0u%
12$
05$
1v%
04"
0M"
0.$
11$
0t%
0$!
0e
16$
0:$
1u%
02$
15$
0s%
1;$
0>$
1t%
06$
1:$
0r%
1?$
0B$
1s%
0;$
1>$
0q%
1C$
1r%
0?$
1B$
0p%
1q%
0C$
1p%
#860000
0i
0@!
0W#
#880000
1i
1@!
1W#
14%
0o%
0o#
1X#
1l#
0s#
0y#
1"$
1$$
1;$
0>$
1K$
00&
0r%
0/&
04&
1,&
1+&
08&
1|%
1Y"
1?$
0B$
1Y#
0p#
0r#
1~#
xx#
x($
x)$
x-$
x.$
x1$
x2$
x5$
x6$
x:$
x;$
x>$
x?$
xC$
1&$
1J$
0{%
0q%
1X!
03&
0)&
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
05&
1-&
1"!
1O#
1R#
1S#
1Z#
xB$
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1\$
1H"
1E"
1D"
1`
1]
1\
1K#
1L"
1d
1>#
15"
1%!
#900000
0i
0@!
0W#
#920000
1i
1@!
1W#
13%
04%
1o%
0n%
0Y#
1\#
1o#
0X#
0l#
0q#
1s#
1y#
0"$
1G$
0K$
10&
0.&
14&
0,&
0+&
1:&
18&
0|%
1{%
0Y"
1Z"
1Y#
0\#
0]#
1_#
0Z#
1p#
1r#
0~#
1u#
1}#
0x#
1($
0-$
1z#
0$$
0&$
0G$
0J$
0H$
0\$
1z%
0{%
0X!
1W!
1`#
1]#
0_#
13&
1.&
1)&
1/&
1w%
09&
0*&
15&
0-&
0"!
1!!
0O#
0R#
0S#
1Z#
0^#
1.$
01$
1)$
0z%
0*$
0/$
03$
07$
0<$
0@$
0D$
1x#
0($
0)$
1-$
1H$
0`#
0v%
0u%
0H"
0E"
0D"
1^#
12$
05$
1v%
0w%
0`
0]
0\
0>#
0K#
1J#
0.$
11$
1)$
0-$
0t%
16$
0:$
0v%
1u%
05"
0L"
1M"
1.$
01$
02$
15$
0s%
0%!
1e
0d
1;$
0>$
1t%
0u%
06$
1:$
12$
05$
0r%
1?$
0B$
0t%
1s%
16$
0:$
0;$
1>$
0q%
1C$
1r%
0s%
0?$
1B$
1;$
0>$
0p%
0r%
1q%
1?$
0B$
0C$
1p%
0q%
1C$
0p%
#940000
0i
0@!
0W#
#960000
1i
1@!
1W#
14%
1'%
0&&
0o%
0o#
1X#
1l#
0s#
0y#
1"$
1$$
0;$
1K$
0x#
1($
1w%
00&
1r%
0/&
04&
1,&
1+&
08&
1|%
19#
1B#
1Y"
0)$
1-$
0Y#
1\#
0p#
0r#
1~#
xx#
x)$
x-$
x.$
x2$
x6$
x;$
x?$
xC$
1&$
1J$
0z#
1{%
1v%
13"
1@"
1X!
0]#
1_#
x1$
03&
0)&
xp%
xq%
xr%
xs%
xt%
xu%
xv%
xw%
05&
1-&
1-
1(
1"!
1O#
1R#
1S#
0Z#
1z%
xz#
x*$
x/$
x3$
x7$
x<$
x@$
xD$
1d$
x5$
1`#
1H"
1E"
1D"
0^#
1`
1]
1\
1K#
x:$
1L"
x>$
1d
1?#
xB$
16"
1&!
#980000
0i
0@!
0W#
#1000000
