#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jul 18 12:01:19 2025
# Process ID: 52435
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/impl_FPMult_300MHz.runs/impl_1
# Command line: vivado -log top_FPMult_Test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_FPMult_Test.tcl -notrace
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/impl_FPMult_300MHz.runs/impl_1/top_FPMult_Test.vdi
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/impl_FPMult_300MHz.runs/impl_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 3741.129 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPMult_Test.tcl -notrace
Command: link_design -top top_FPMult_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.629 ; gain = 0.000 ; free physical = 23575 ; free virtual = 34872
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/temp_300MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/temp_300MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 1.666667 which will be rounded to 1.667 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/temp_300MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/temp_300MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.094 ; gain = 0.000 ; free physical = 23477 ; free virtual = 34774
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2224.094 ; gain = 508.379 ; free physical = 23477 ; free virtual = 34774
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2312.906 ; gain = 88.812 ; free physical = 23478 ; free virtual = 34776

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c716a650

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2701.727 ; gain = 388.820 ; free physical = 23071 ; free virtual = 34368

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c716a650

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2980.617 ; gain = 0.000 ; free physical = 22819 ; free virtual = 34116
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c716a650

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2980.617 ; gain = 0.000 ; free physical = 22819 ; free virtual = 34116
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 183b1ed9f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2980.617 ; gain = 0.000 ; free physical = 22819 ; free virtual = 34116
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 183b1ed9f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3012.633 ; gain = 32.016 ; free physical = 22819 ; free virtual = 34116
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 183b1ed9f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3012.633 ; gain = 32.016 ; free physical = 22819 ; free virtual = 34116
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 183b1ed9f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3012.633 ; gain = 32.016 ; free physical = 22819 ; free virtual = 34116
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.633 ; gain = 0.000 ; free physical = 22819 ; free virtual = 34116
Ending Logic Optimization Task | Checksum: 2a5ee216c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3012.633 ; gain = 32.016 ; free physical = 22819 ; free virtual = 34116

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2a5ee216c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3012.633 ; gain = 0.000 ; free physical = 22819 ; free virtual = 34116

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2a5ee216c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.633 ; gain = 0.000 ; free physical = 22819 ; free virtual = 34116

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.633 ; gain = 0.000 ; free physical = 22819 ; free virtual = 34116
Ending Netlist Obfuscation Task | Checksum: 2a5ee216c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.633 ; gain = 0.000 ; free physical = 22819 ; free virtual = 34116
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3012.633 ; gain = 788.539 ; free physical = 22819 ; free virtual = 34116
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3036.645 ; gain = 16.008 ; free physical = 22818 ; free virtual = 34116
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/impl_FPMult_300MHz.runs/impl_1/top_FPMult_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMult_Test_drc_opted.rpt -pb top_FPMult_Test_drc_opted.pb -rpx top_FPMult_Test_drc_opted.rpx
Command: report_drc -file top_FPMult_Test_drc_opted.rpt -pb top_FPMult_Test_drc_opted.pb -rpx top_FPMult_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/impl_FPMult_300MHz.runs/impl_1/top_FPMult_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22795 ; free virtual = 34092
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c5b4a921

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22795 ; free virtual = 34092
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22795 ; free virtual = 34092

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5bfb67aa

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22793 ; free virtual = 34091

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6e35db25

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22793 ; free virtual = 34091

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6e35db25

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22793 ; free virtual = 34091
Phase 1 Placer Initialization | Checksum: 6e35db25

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22793 ; free virtual = 34091

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8fec81e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22793 ; free virtual = 34090

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 114a0d8ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22793 ; free virtual = 34090

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 114a0d8ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22793 ; free virtual = 34090

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: a67d96c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22767 ; free virtual = 34065

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22760 ; free virtual = 34057

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: a67d96c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22760 ; free virtual = 34057
Phase 2.4 Global Placement Core | Checksum: 9d3d2459

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22760 ; free virtual = 34057
Phase 2 Global Placement | Checksum: 9d3d2459

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22760 ; free virtual = 34057

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1468b1d8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22760 ; free virtual = 34057

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a7c91652

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22760 ; free virtual = 34057

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1abc98389

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22760 ; free virtual = 34057

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19339304c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22760 ; free virtual = 34057

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1354038b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22755 ; free virtual = 34052

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21e018ff5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22754 ; free virtual = 34052

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19077e8d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22754 ; free virtual = 34052

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 165e64c09

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22754 ; free virtual = 34052

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 152ad5e0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22754 ; free virtual = 34052
Phase 3 Detail Placement | Checksum: 152ad5e0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22754 ; free virtual = 34052

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cd9d596b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.411 | TNS=-34.075 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b7bcf8e1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22754 ; free virtual = 34052
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 21a3406aa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22754 ; free virtual = 34052
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cd9d596b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22754 ; free virtual = 34052

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.347. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1596d2da7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22437 ; free virtual = 33735

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22437 ; free virtual = 33735
Phase 4.1 Post Commit Optimization | Checksum: 1596d2da7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22437 ; free virtual = 33735

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1596d2da7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22437 ; free virtual = 33735

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1596d2da7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22437 ; free virtual = 33735
Phase 4.3 Placer Reporting | Checksum: 1596d2da7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22437 ; free virtual = 33735

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22437 ; free virtual = 33735

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22437 ; free virtual = 33735
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 209aa4f1b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22437 ; free virtual = 33735
Ending Placer Task | Checksum: 19a8348bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22436 ; free virtual = 33734
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22447 ; free virtual = 33745
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22446 ; free virtual = 33745
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/impl_FPMult_300MHz.runs/impl_1/top_FPMult_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPMult_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22440 ; free virtual = 33738
INFO: [runtcl-4] Executing : report_utilization -file top_FPMult_Test_utilization_placed.rpt -pb top_FPMult_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPMult_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22449 ; free virtual = 33749
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22440 ; free virtual = 33739
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.02s |  WALL: 0.03s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22440 ; free virtual = 33739

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.347 | TNS=-32.878 |
Phase 1 Physical Synthesis Initialization | Checksum: 264ac651d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22402 ; free virtual = 33737
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.347 | TNS=-32.878 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 264ac651d

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22403 ; free virtual = 33737

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.347 | TNS=-32.878 |
INFO: [Physopt 32-702] Processed net uut/RoundingAdder/Cin_0_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net uut/SignificandMultiplication/Cin_0_d1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.342 | TNS=-32.873 |
INFO: [Physopt 32-710] Processed net uut/SignificandMultiplication/Cin. Critical path length was reduced through logic transformation on cell uut/SignificandMultiplication/Cin_0_d1_i_1_comp.
INFO: [Physopt 32-735] Processed net uut/SignificandMultiplication/Cin_0_d1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.274 | TNS=-32.783 |
INFO: [Physopt 32-663] Processed net uut/SignificandMultiplication/Cin_0_d1_i_2_n_0.  Re-placed instance uut/SignificandMultiplication/Cin_0_d1_i_2_comp
INFO: [Physopt 32-735] Processed net uut/SignificandMultiplication/Cin_0_d1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.213 | TNS=-32.722 |
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin_0_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/RR__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/RoundingAdder/Cin_0_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin_0_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/RR__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.213 | TNS=-32.722 |
Phase 3 Critical Path Optimization | Checksum: 264ac651d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22332 ; free virtual = 33678

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.213 | TNS=-32.722 |
INFO: [Physopt 32-702] Processed net uut/RoundingAdder/Cin_0_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin_0_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/RR__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/RoundingAdder/Cin_0_d1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin_0_d1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/Cin. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net uut/SignificandMultiplication/RR__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.213 | TNS=-32.722 |
Phase 4 Critical Path Optimization | Checksum: 264ac651d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22319 ; free virtual = 33665
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22319 ; free virtual = 33665
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.213 | TNS=-32.722 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.134  |          0.156  |            0  |              0  |                     3  |           0  |           2  |  00:00:02  |
|  Total          |          0.134  |          0.156  |            0  |              0  |                     3  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22319 ; free virtual = 33665
Ending Physical Synthesis Task | Checksum: 2c91e7396

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22319 ; free virtual = 33665
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3129.492 ; gain = 0.000 ; free physical = 22318 ; free virtual = 33664
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/impl_FPMult_300MHz.runs/impl_1/top_FPMult_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e19a9f06 ConstDB: 0 ShapeSum: f2d65ebb RouteDB: 0
Post Restoration Checksum: NetGraph: d0abe59a NumContArr: 7c89752e Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14d355ac8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3157.199 ; gain = 27.707 ; free physical = 22357 ; free virtual = 33667

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14d355ac8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3190.199 ; gain = 60.707 ; free physical = 22318 ; free virtual = 33628

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14d355ac8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3190.199 ; gain = 60.707 ; free physical = 22318 ; free virtual = 33628
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1689c6190

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3205.496 ; gain = 76.004 ; free physical = 22291 ; free virtual = 33601
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.251 | TNS=-32.930| WHS=-0.044 | THS=-0.182 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 58
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 58
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 12d8dcc62

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22283 ; free virtual = 33593

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12d8dcc62

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22283 ; free virtual = 33593
Phase 3 Initial Routing | Checksum: f815e077

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22282 ; free virtual = 33592
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===================================+
| Launch Setup Clock | Launch Hold Clock | Pin                               |
+====================+===================+===================================+
| sys_clk_pin        | sys_clk_pin       | uut/RoundingAdder/X_1_d1_reg[8]/D |
| sys_clk_pin        | sys_clk_pin       | uut/RoundingAdder/X_1_d1_reg[9]/D |
+--------------------+-------------------+-----------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.310 | TNS=-34.816| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1719f89da

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22279 ; free virtual = 33589

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.991 | TNS=-35.246| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ebfa0261

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22286 ; free virtual = 33596
Phase 4 Rip-up And Reroute | Checksum: 1ebfa0261

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22286 ; free virtual = 33596

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b2a04c6f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22286 ; free virtual = 33596
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.231 | TNS=-33.629| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2336a3145

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22286 ; free virtual = 33596

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2336a3145

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22286 ; free virtual = 33596
Phase 5 Delay and Skew Optimization | Checksum: 2336a3145

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22286 ; free virtual = 33596

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f74bf8a4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22286 ; free virtual = 33596
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.231 | TNS=-33.535| WHS=0.195  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f74bf8a4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22286 ; free virtual = 33596
Phase 6 Post Hold Fix | Checksum: 1f74bf8a4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22286 ; free virtual = 33596

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0182356 %
  Global Horizontal Routing Utilization  = 0.0139955 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e848e59b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22286 ; free virtual = 33596

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e848e59b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3212.371 ; gain = 82.879 ; free physical = 22288 ; free virtual = 33598

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 227199198

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3228.379 ; gain = 98.887 ; free physical = 22288 ; free virtual = 33598

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.231 | TNS=-33.535| WHS=0.195  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 227199198

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3228.379 ; gain = 98.887 ; free physical = 22288 ; free virtual = 33598
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3228.379 ; gain = 98.887 ; free physical = 22320 ; free virtual = 33630

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3228.379 ; gain = 98.887 ; free physical = 22320 ; free virtual = 33630
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3228.379 ; gain = 0.000 ; free physical = 22321 ; free virtual = 33631
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/impl_FPMult_300MHz.runs/impl_1/top_FPMult_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMult_Test_drc_routed.rpt -pb top_FPMult_Test_drc_routed.pb -rpx top_FPMult_Test_drc_routed.rpx
Command: report_drc -file top_FPMult_Test_drc_routed.rpt -pb top_FPMult_Test_drc_routed.pb -rpx top_FPMult_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/impl_FPMult_300MHz.runs/impl_1/top_FPMult_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPMult_Test_methodology_drc_routed.rpt -pb top_FPMult_Test_methodology_drc_routed.pb -rpx top_FPMult_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPMult_Test_methodology_drc_routed.rpt -pb top_FPMult_Test_methodology_drc_routed.pb -rpx top_FPMult_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMult/300MHz/impl_FPMult_300MHz.runs/impl_1/top_FPMult_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPMult_Test_power_routed.rpt -pb top_FPMult_Test_power_summary_routed.pb -rpx top_FPMult_Test_power_routed.rpx
Command: report_power -file top_FPMult_Test_power_routed.rpt -pb top_FPMult_Test_power_summary_routed.pb -rpx top_FPMult_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
151 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPMult_Test_route_status.rpt -pb top_FPMult_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMult_Test_timing_summary_routed.rpt -pb top_FPMult_Test_timing_summary_routed.pb -rpx top_FPMult_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPMult_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPMult_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPMult_Test_bus_skew_routed.rpt -pb top_FPMult_Test_bus_skew_routed.pb -rpx top_FPMult_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 12:02:26 2025...
