
*** Running vivado
    with args -log thinpad_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source thinpad_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source thinpad_top.tcl -notrace
Command: synth_design -top thinpad_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12200 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1013.320 ; gain = 234.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'pll_example' [D:/Vivado/repos/CPUProject/thinpad_top.runs/synth_1/.Xil/Vivado-26740-ozy/realtime/pll_example_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_example' (1#1) [D:/Vivado/repos/CPUProject/thinpad_top.runs/synth_1/.Xil/Vivado-26740-ozy/realtime/pll_example_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'm_CPU' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control' (3#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/ALU_Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (4#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/ALU_Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (5#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXT16TO32' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/EXT16TO32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EXT16TO32' (6#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/EXT16TO32.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-226] default block is never used [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/ALU.v:32]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'inout_top' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/inout_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'inout_top' (8#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/inout_top.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'O_data_out' does not match port width (32) of module 'inout_top' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:157]
INFO: [Synth 8-251] i:x [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:182]
INFO: [Synth 8-251] PC:xxxxxxxx,instruction:xxxxxxxx [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:184]
INFO: [Synth 8-251] instruction[31:26]:6'bxxxxxx,rs:5'bxxxxx,rt:5'bxxxxx,rd:5'bxxxxx,func:6'bxxxxxx,imm:16'bxxxxxxxxxxxxxxxx [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:185]
INFO: [Synth 8-251] read_data1:xxxxxxxx,read_data2:xxxxxxxx,reg_write_data:xxxxxxxx,dm_read_data:x [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:186]
INFO: [Synth 8-251] ALU_op1:xxxxxxxx,ALU_op2:xxxxxxxx,ALU_result:xxxxxxxx,zero:x,PCsrc:1'bx,Memtoreg:1'bx,bne_addr:xxxxxxxx
 [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:187]
WARNING: [Synth 8-567] referenced signal 'instruction' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'write_register' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'read_data1' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'read_data2' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'reg_write_data' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'dm_read_data' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'ALU_op1' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'ALU_op2' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'ALU_result' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'zero' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'PCsrc' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'MemtoReg' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
WARNING: [Synth 8-567] referenced signal 'bne_addr' should be on the sensitivity list [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:181]
INFO: [Synth 8-6155] done synthesizing module 'm_CPU' (9#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/m_CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SEG7_LUT' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/SEG7_LUT.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SEG7_LUT' (10#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/SEG7_LUT.v:1]
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v:75]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v:191]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 21 - type: integer 
	Parameter ShiftLimiter bound to: 7 - type: integer 
	Parameter Inc bound to: 3221 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen' (11#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v:191]
WARNING: [Synth 8-6014] Unused sequential element GapCnt_reg was removed.  [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v:176]
WARNING: [Synth 8-6014] Unused sequential element RxD_endofpacket_reg was removed.  [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v:178]
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (12#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v:75]
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v:14]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen__parameterized0' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v:191]
	Parameter ClkFrequency bound to: 50000000 - type: integer 
	Parameter Baud bound to: 9600 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 21 - type: integer 
	Parameter ShiftLimiter bound to: 4 - type: integer 
	Parameter Inc bound to: 403 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen__parameterized0' (12#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v:191]
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (13#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/async.v:14]
INFO: [Synth 8-6157] synthesizing module 'vga' [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/vga.v:15]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter HSIZE bound to: 800 - type: integer 
	Parameter HFP bound to: 856 - type: integer 
	Parameter HSP bound to: 976 - type: integer 
	Parameter HMAX bound to: 1040 - type: integer 
	Parameter VSIZE bound to: 600 - type: integer 
	Parameter VFP bound to: 637 - type: integer 
	Parameter VSP bound to: 643 - type: integer 
	Parameter VMAX bound to: 666 - type: integer 
	Parameter HSPP bound to: 1 - type: integer 
	Parameter VSPP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga' (14#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/vga.v:15]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:37]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:39]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:40]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:41]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:42]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:43]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:44]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (15#1) [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/thinpad_top.v:3]
WARNING: [Synth 8-3331] design ALU_Control has unconnected port func[5]
WARNING: [Synth 8-3331] design ALU_Control has unconnected port func[4]
WARNING: [Synth 8-3331] design ALU_Control has unconnected port func[3]
WARNING: [Synth 8-3331] design ALU_Control has unconnected port func[2]
WARNING: [Synth 8-3331] design ALU_Control has unconnected port func[1]
WARNING: [Synth 8-3331] design Control has unconnected port OP_code[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[22]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[21]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[20]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_rp_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_vpen
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_ce_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_oe_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_we_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_byte_n
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_d[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port clk_11M0592
WARNING: [Synth 8-3331] design thinpad_top has unconnected port touch_btn[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port touch_btn[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port touch_btn[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port touch_btn[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[31]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[30]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[29]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[28]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[27]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[26]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[25]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[24]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[23]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[22]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[21]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[20]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dip_sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1087.398 ; gain = 308.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1087.398 ; gain = 308.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1087.398 ; gain = 308.211
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1087.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc] for cell 'clock_gen'
Finished Parsing XDC File [d:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc] for cell 'clock_gen'
Parsing XDC File [D:/Vivado/repos/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/Vivado/repos/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
WARNING: [Constraints 18-619] A clock with name 'clk_50M' already exists, overwriting the previous clock with the same name. [D:/Vivado/repos/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [D:/Vivado/repos/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [D:/Vivado/repos/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
CRITICAL WARNING: [Constraints 18-1055] Clock 'cpuclk' completely overrides clock 'clock_gen/clk_out1', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_generated_clock -name cpuclk -source [get_ports clk_50M] -multiply_by 1 [get_pins clock_gen/clk_out1], [D:/Vivado/repos/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:312]
Previous: create_generated_clock -source [get_ports clk_50M] -edges {1 2 3} -edge_shift {0.000 4.286 8.571} [get_pins clock_gen/clk_out1], [d:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc:2]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [D:/Vivado/repos/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Vivado/repos/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/thinpad_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado/repos/CPUProject/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thinpad_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thinpad_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1195.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1195.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1195.676 ; gain = 416.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1195.676 ; gain = 416.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_50M. (constraint file  d:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_50M. (constraint file  d:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clock_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1195.676 ; gain = 416.488
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Vivado/repos/CPUProject/thinpad_top.srcs/sources_1/new/ALU.v:32]
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'async_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE4 |                      00000000010 |                             0001
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE3 |                      00000010000 |                             1010
                 iSTATE1 |                      00000100000 |                             1011
                 iSTATE2 |                      00001000000 |                             1100
                  iSTATE |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE0 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                  iSTATE |                      00000000010 |                             0100
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE4 |                      00000010000 |                             1010
                 iSTATE2 |                      00000100000 |                             1011
                 iSTATE3 |                      00001000000 |                             1100
                 iSTATE0 |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE1 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1195.676 ; gain = 416.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module thinpad_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ALU_Control 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module m_CPU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
Module BaudTickGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
Module BaudTickGen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
Module async_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design thinpad_top has port dpy0[0] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port dpy1[0] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[3] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[2] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[1] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_be_n[0] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_ce_n driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_oe_n driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port base_ram_we_n driven by constant 1
WARNING: [Synth 8-3917] design thinpad_top has port ext_ram_be_n[3] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port ext_ram_be_n[2] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port ext_ram_be_n[1] driven by constant 0
WARNING: [Synth 8-3917] design thinpad_top has port ext_ram_be_n[0] driven by constant 0
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[22]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[21]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[20]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1195.676 ; gain = 416.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------+-----------+----------------------+--------------+
|thinpad_top | cpu/regfile/regfile_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+-------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_50M'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1195.676 ; gain = 416.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1197.199 ; gain = 418.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives   | 
+------------+-------------------------+-----------+----------------------+--------------+
|thinpad_top | cpu/regfile/regfile_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+-------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1198.480 ; gain = 419.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1203.285 ; gain = 424.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1203.285 ; gain = 424.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1203.285 ; gain = 424.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1203.285 ; gain = 424.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1203.285 ; gain = 424.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1203.285 ; gain = 424.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll_example   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |pll_example |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |    31|
|4     |LUT1        |    16|
|5     |LUT2        |    14|
|6     |LUT3        |    34|
|7     |LUT4        |    68|
|8     |LUT5        |    78|
|9     |LUT6        |    86|
|10    |RAM32M      |    12|
|11    |FDCE        |    15|
|12    |FDPE        |     3|
|13    |FDRE        |   148|
|14    |FDSE        |     5|
|15    |IBUF        |    34|
|16    |IOBUF       |    32|
|17    |OBUF        |    99|
|18    |OBUFT       |    29|
+------+------------+------+

Report Instance Areas: 
+------+-----------------+----------------------------+------+
|      |Instance         |Module                      |Cells |
+------+-----------------+----------------------------+------+
|1     |top              |                            |   708|
|2     |  cpu            |m_CPU                       |   247|
|3     |    alu          |ALU                         |    57|
|4     |    pc           |PC                          |    55|
|5     |    regfile      |regfile                     |   130|
|6     |  ext_uart_r     |async_receiver              |    77|
|7     |    tickgen      |BaudTickGen                 |    41|
|8     |  ext_uart_t     |async_transmitter           |    69|
|9     |    tickgen      |BaudTickGen__parameterized0 |    37|
|10    |  segH           |SEG7_LUT                    |     7|
|11    |  segL           |SEG7_LUT_0                  |     7|
|12    |  vga800x600at75 |vga                         |    60|
+------+-----------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1203.285 ; gain = 424.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 97 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1203.285 ; gain = 315.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1203.285 ; gain = 424.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1211.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 142 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1217.285 ; gain = 759.535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.285 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/repos/CPUProject/thinpad_top.runs/synth_1/thinpad_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file thinpad_top_utilization_synth.rpt -pb thinpad_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 22:53:54 2024...
