// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/23/2021 16:24:35"

// 
// Device: Altera 10CL016YU484C8G Package UFBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module llrf_afe_fpga_test (
	\int_dds[0].slp ,
	\int_dds[0].dis ,
	\int_dds[0].data ,
	\int_dds[1].slp ,
	\int_dds[1].dis ,
	\int_dds[1].data ,
	\int_dds[2].slp ,
	\int_dds[2].dis ,
	\int_dds[2].data ,
	\int_dds[3].slp ,
	\int_dds[3].dis ,
	\int_dds[3].data ,
	\dds_sync(n) ,
	\spi_mosi[0](n) ,
	\spi_mosi[1](n) ,
	\spi_mosi[2](n) ,
	\spi_mosi[3](n) ,
	\spi_miso[0](n) ,
	\spi_miso[1](n) ,
	\spi_miso[2](n) ,
	\spi_miso[3](n) ,
	\spi_sclk(n) ,
	\spi_cs(n) ,
	\out_clk_100MHz(n) ,
	\in_clk_100MHz(n) ,
	\reserve_lvds[3](n) ,
	\reserve_lvds[2](n) ,
	\reserve_lvds[1](n) ,
	\reserve_lvds[0](n) ,
	\int_dds_clk_in(n) ,
	int_dds_fb,
	dds_sync,
	int_dds_clk_in,
	int_rio_out,
	int_rio_in,
	int_dds_pll_ref_sel,
	int_dds_pll_sclk,
	int_dds_pll_sdi,
	int_dds_pll_cs,
	int_dds_pll_reset,
	int_dds_pll_sdo,
	int_status_0,
	int_status_1,
	int_mfm_b_ref,
	int_mfm_b_p,
	int_mfm_b_m,
	int_mfm_a0,
	int_mfm_a1,
	int_mfm_sdo,
	int_mfm_sck,
	int_mfm_busy,
	int_mfm_cnv,
	ext_rio_in,
	ext_rio_out,
	i2c_sda,
	i2c_scl,
	i2c_alert,
	fpga_rx,
	fpga_tx,
	spi_mosi,
	spi_miso,
	spi_sclk,
	spi_cs,
	out_clk_100MHz,
	sys_clk,
	in_clk_100MHz,
	reserve_lvds,
	reserve_3v3,
	reserve_2v5);
output 	\int_dds[0].slp ;
output 	\int_dds[0].dis ;
output 	[13:0] \int_dds[0].data ;
output 	\int_dds[1].slp ;
output 	\int_dds[1].dis ;
output 	[13:0] \int_dds[1].data ;
output 	\int_dds[2].slp ;
output 	\int_dds[2].dis ;
output 	[13:0] \int_dds[2].data ;
output 	\int_dds[3].slp ;
output 	\int_dds[3].dis ;
output 	[13:0] \int_dds[3].data ;
input 	\dds_sync(n) ;
input 	\spi_mosi[0](n) ;
input 	\spi_mosi[1](n) ;
input 	\spi_mosi[2](n) ;
input 	\spi_mosi[3](n) ;
output 	\spi_miso[0](n) ;
output 	\spi_miso[1](n) ;
output 	\spi_miso[2](n) ;
output 	\spi_miso[3](n) ;
input 	\spi_sclk(n) ;
input 	\spi_cs(n) ;
output 	\out_clk_100MHz(n) ;
input 	\in_clk_100MHz(n) ;
input 	\reserve_lvds[3](n) ;
input 	\reserve_lvds[2](n) ;
input 	\reserve_lvds[1](n) ;
input 	\reserve_lvds[0](n) ;
input 	\int_dds_clk_in(n) ;
input 	[3:0] int_dds_fb;
input 	dds_sync;
input 	int_dds_clk_in;
output 	[7:0] int_rio_out;
input 	[7:0] int_rio_in;
output 	int_dds_pll_ref_sel;
output 	int_dds_pll_sclk;
output 	int_dds_pll_sdi;
output 	int_dds_pll_cs;
output 	int_dds_pll_reset;
input 	int_dds_pll_sdo;
output 	int_status_0;
output 	int_status_1;
output 	int_mfm_b_ref;
output 	int_mfm_b_p;
output 	int_mfm_b_m;
output 	int_mfm_a0;
output 	int_mfm_a1;
output 	int_mfm_sdo;
output 	int_mfm_sck;
output 	int_mfm_busy;
output 	int_mfm_cnv;
output 	[7:0] ext_rio_in;
input 	[7:0] ext_rio_out;
input 	i2c_sda;
input 	i2c_scl;
input 	i2c_alert;
input 	fpga_rx;
output 	fpga_tx;
input 	[3:0] spi_mosi;
output 	[3:0] spi_miso;
input 	spi_sclk;
input 	spi_cs;
output 	out_clk_100MHz;
input 	sys_clk;
input 	in_clk_100MHz;
input 	[0:3] reserve_lvds;
input 	[0:7] reserve_3v3;
input 	[0:7] reserve_2v5;

// Design Ports Information
// int_dds[0].slp	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].dis	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[0]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[1]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[2]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[3]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[4]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[5]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[6]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[7]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[8]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[9]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[10]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[11]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[12]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[0].data[13]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].slp	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].dis	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[3]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[4]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[5]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[6]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[7]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[8]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[10]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[11]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[12]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[1].data[13]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].slp	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].dis	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[0]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[1]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[2]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[3]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[5]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[6]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[8]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[9]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[10]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[11]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[12]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[2].data[13]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].slp	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].dis	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[0]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[1]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[3]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[4]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[5]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[6]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[7]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[8]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[9]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[10]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[11]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[12]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds[3].data[13]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_fb[0]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_dds_fb[1]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_dds_fb[2]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_dds_fb[3]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dds_sync	=>  Location: PIN_K18,	 I/O Standard: LVDS,	 Current Strength: Default
// int_rio_out[0]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[1]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[2]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[4]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[5]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[6]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_rio_out[7]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_ref_sel	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_sclk	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_sdi	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_cs	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_reset	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_dds_pll_sdo	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_status_0	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_status_1	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_b_ref	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_b_p	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_b_m	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_a0	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_a1	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_sdo	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_sck	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_busy	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// int_mfm_cnv	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ext_rio_in[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[1]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[2]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[3]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[4]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[5]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[6]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_in[7]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_sda	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i2c_scl	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i2c_alert	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fpga_rx	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fpga_tx	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// spi_mosi[0]	=>  Location: PIN_B21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[1]	=>  Location: PIN_C21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[2]	=>  Location: PIN_D21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[3]	=>  Location: PIN_E21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_miso[0]	=>  Location: PIN_F19,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[1]	=>  Location: PIN_G17,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[2]	=>  Location: PIN_H17,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[3]	=>  Location: PIN_H19,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_sclk	=>  Location: PIN_G21,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_cs	=>  Location: PIN_F21,	 I/O Standard: LVDS,	 Current Strength: Default
// out_clk_100MHz	=>  Location: PIN_E5,	 I/O Standard: mini-LVDS_E_3R,	 Current Strength: Maximum Current
// in_clk_100MHz	=>  Location: PIN_B12,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[3]	=>  Location: PIN_H16,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[2]	=>  Location: PIN_L15,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[1]	=>  Location: PIN_J21,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[0]	=>  Location: PIN_H21,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_3v3[7]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_3v3[6]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_3v3[5]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_3v3[4]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_3v3[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_3v3[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_3v3[1]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_3v3[0]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[5]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[3]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[1]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserve_2v5[0]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// int_dds_clk_in	=>  Location: PIN_B11,	 I/O Standard: LVDS,	 Current Strength: Default
// sys_clk	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ext_rio_out[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[2]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[3]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[6]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ext_rio_out[7]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// int_rio_in[0]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[1]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[3]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[4]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[6]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// int_rio_in[7]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dds_sync(n)	=>  Location: PIN_K17,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[0](n)	=>  Location: PIN_B22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[1](n)	=>  Location: PIN_C22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[2](n)	=>  Location: PIN_D22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_mosi[3](n)	=>  Location: PIN_E22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_miso[0](n)	=>  Location: PIN_F20,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[1](n)	=>  Location: PIN_F17,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[2](n)	=>  Location: PIN_G18,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_miso[3](n)	=>  Location: PIN_H20,	 I/O Standard: LVDS,	 Current Strength: Maximum Current
// spi_sclk(n)	=>  Location: PIN_G22,	 I/O Standard: LVDS,	 Current Strength: Default
// spi_cs(n)	=>  Location: PIN_F22,	 I/O Standard: LVDS,	 Current Strength: Default
// out_clk_100MHz(n)	=>  Location: PIN_E6,	 I/O Standard: mini-LVDS_E_3R,	 Current Strength: Maximum Current
// in_clk_100MHz(n)	=>  Location: PIN_A12,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[3](n)	=>  Location: PIN_J17,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[2](n)	=>  Location: PIN_L16,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[1](n)	=>  Location: PIN_J22,	 I/O Standard: LVDS,	 Current Strength: Default
// reserve_lvds[0](n)	=>  Location: PIN_H22,	 I/O Standard: LVDS,	 Current Strength: Default
// int_dds_clk_in(n)	=>  Location: PIN_A11,	 I/O Standard: LVDS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \int_dds_fb[0]~input_o ;
wire \int_dds_fb[1]~input_o ;
wire \int_dds_fb[2]~input_o ;
wire \int_dds_fb[3]~input_o ;
wire \dds_sync~input_o ;
wire \int_dds_pll_sdo~input_o ;
wire \i2c_sda~input_o ;
wire \i2c_scl~input_o ;
wire \i2c_alert~input_o ;
wire \fpga_rx~input_o ;
wire \spi_mosi[0]~input_o ;
wire \spi_mosi[1]~input_o ;
wire \spi_mosi[2]~input_o ;
wire \spi_mosi[3]~input_o ;
wire \spi_sclk~input_o ;
wire \spi_cs~input_o ;
wire \in_clk_100MHz~input_o ;
wire \reserve_lvds[3]~input_o ;
wire \reserve_lvds[2]~input_o ;
wire \reserve_lvds[1]~input_o ;
wire \reserve_lvds[0]~input_o ;
wire \reserve_3v3[7]~input_o ;
wire \reserve_3v3[6]~input_o ;
wire \reserve_3v3[5]~input_o ;
wire \reserve_3v3[4]~input_o ;
wire \reserve_3v3[3]~input_o ;
wire \reserve_3v3[2]~input_o ;
wire \reserve_3v3[1]~input_o ;
wire \reserve_3v3[0]~input_o ;
wire \reserve_2v5[7]~input_o ;
wire \reserve_2v5[6]~input_o ;
wire \reserve_2v5[5]~input_o ;
wire \reserve_2v5[4]~input_o ;
wire \reserve_2v5[3]~input_o ;
wire \reserve_2v5[2]~input_o ;
wire \reserve_2v5[1]~input_o ;
wire \reserve_2v5[0]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \int_dds_clk_in~input_o ;
wire \int_dds_clk_in~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \dds_gen[0].dds_inst|phase_accum[1]~90_combout ;
wire \sys_clk~input_o ;
wire \sys_clk~inputclkctrl_outclk ;
wire \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ;
wire \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ;
wire \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ;
wire \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout ;
wire \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout ;
wire \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout ;
wire \sys_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \dds_gen[0].dds_inst|phase_accum[2]~30_combout ;
wire \dds_gen[0].dds_inst|phase_accum[2]~31 ;
wire \dds_gen[0].dds_inst|phase_accum[3]~32_combout ;
wire \dds_gen[0].dds_inst|phase_accum[3]~33 ;
wire \dds_gen[0].dds_inst|phase_accum[4]~34_combout ;
wire \dds_gen[0].dds_inst|phase_accum[4]~35 ;
wire \dds_gen[0].dds_inst|phase_accum[5]~36_combout ;
wire \dds_gen[0].dds_inst|phase_accum[5]~37 ;
wire \dds_gen[0].dds_inst|phase_accum[6]~38_combout ;
wire \dds_gen[0].dds_inst|phase_accum[6]~39 ;
wire \dds_gen[0].dds_inst|phase_accum[7]~40_combout ;
wire \dds_gen[0].dds_inst|phase_accum[7]~41 ;
wire \dds_gen[0].dds_inst|phase_accum[8]~42_combout ;
wire \dds_gen[0].dds_inst|phase_accum[8]~43 ;
wire \dds_gen[0].dds_inst|phase_accum[9]~44_combout ;
wire \dds_gen[0].dds_inst|phase_accum[9]~45 ;
wire \dds_gen[0].dds_inst|phase_accum[10]~46_combout ;
wire \dds_gen[0].dds_inst|phase_accum[10]~47 ;
wire \dds_gen[0].dds_inst|phase_accum[11]~48_combout ;
wire \dds_gen[0].dds_inst|phase_accum[11]~49 ;
wire \dds_gen[0].dds_inst|phase_accum[12]~50_combout ;
wire \dds_gen[0].dds_inst|phase_accum[12]~51 ;
wire \dds_gen[0].dds_inst|phase_accum[13]~52_combout ;
wire \dds_gen[0].dds_inst|phase_accum[13]~53 ;
wire \dds_gen[0].dds_inst|phase_accum[14]~54_combout ;
wire \dds_gen[0].dds_inst|phase_accum[14]~55 ;
wire \dds_gen[0].dds_inst|phase_accum[15]~56_combout ;
wire \dds_gen[0].dds_inst|phase_accum[15]~57 ;
wire \dds_gen[0].dds_inst|phase_accum[16]~58_combout ;
wire \dds_gen[0].dds_inst|phase_accum[16]~59 ;
wire \dds_gen[0].dds_inst|phase_accum[17]~60_combout ;
wire \dds_gen[0].dds_inst|phase_accum[17]~61 ;
wire \dds_gen[0].dds_inst|phase_accum[18]~62_combout ;
wire \dds_gen[0].dds_inst|phase_accum[18]~63 ;
wire \dds_gen[0].dds_inst|phase_accum[19]~64_combout ;
wire \dds_gen[0].dds_inst|phase_accum[19]~65 ;
wire \dds_gen[0].dds_inst|phase_accum[20]~66_combout ;
wire \dds_gen[0].dds_inst|phase_accum[20]~67 ;
wire \dds_gen[0].dds_inst|phase_accum[21]~68_combout ;
wire \dds_gen[0].dds_inst|phase_accum[21]~69 ;
wire \dds_gen[0].dds_inst|phase_accum[22]~70_combout ;
wire \dds_gen[0].dds_inst|sin_addr[0]~feeder_combout ;
wire \dds_gen[0].dds_inst|phase_accum[22]~71 ;
wire \dds_gen[0].dds_inst|phase_accum[23]~72_combout ;
wire \dds_gen[0].dds_inst|sin_addr[1]~feeder_combout ;
wire \dds_gen[0].dds_inst|phase_accum[23]~73 ;
wire \dds_gen[0].dds_inst|phase_accum[24]~74_combout ;
wire \dds_gen[0].dds_inst|sin_addr[2]~feeder_combout ;
wire \dds_gen[0].dds_inst|phase_accum[24]~75 ;
wire \dds_gen[0].dds_inst|phase_accum[25]~76_combout ;
wire \dds_gen[0].dds_inst|sin_addr[3]~feeder_combout ;
wire \dds_gen[0].dds_inst|phase_accum[25]~77 ;
wire \dds_gen[0].dds_inst|phase_accum[26]~78_combout ;
wire \dds_gen[0].dds_inst|sin_addr[4]~feeder_combout ;
wire \dds_gen[0].dds_inst|phase_accum[26]~79 ;
wire \dds_gen[0].dds_inst|phase_accum[27]~80_combout ;
wire \dds_gen[0].dds_inst|sin_addr[5]~feeder_combout ;
wire \dds_gen[0].dds_inst|phase_accum[27]~81 ;
wire \dds_gen[0].dds_inst|phase_accum[28]~82_combout ;
wire \dds_gen[0].dds_inst|sin_addr[6]~feeder_combout ;
wire \dds_gen[0].dds_inst|phase_accum[28]~83 ;
wire \dds_gen[0].dds_inst|phase_accum[29]~84_combout ;
wire \dds_gen[0].dds_inst|sin_addr[7]~feeder_combout ;
wire \dds_gen[0].dds_inst|phase_accum[29]~85 ;
wire \dds_gen[0].dds_inst|phase_accum[30]~86_combout ;
wire \dds_gen[0].dds_inst|sin_addr[8]~feeder_combout ;
wire \dds_gen[0].dds_inst|phase_accum[30]~87 ;
wire \dds_gen[0].dds_inst|phase_accum[31]~88_combout ;
wire \dds_gen[0].dds_inst|sin_addr[9]~feeder_combout ;
wire \int_dds[0].data[0]~reg0_q ;
wire \int_dds[0].data[1]~reg0_q ;
wire \int_dds[0].data[2]~reg0_q ;
wire \int_dds[0].data[3]~reg0_q ;
wire \int_dds[0].data[4]~reg0_q ;
wire \int_dds[0].data[5]~reg0_q ;
wire \int_dds[0].data[6]~reg0_q ;
wire \int_dds[0].data[7]~reg0_q ;
wire \int_dds[0].data[8]~reg0_q ;
wire \int_dds[0].data[9]~reg0_q ;
wire \int_dds[0].data[10]~reg0_q ;
wire \int_dds[0].data[11]~reg0_q ;
wire \int_dds[0].data[12]~reg0_q ;
wire \int_dds[0].data[13]~reg0_q ;
wire \int_dds[1].data[0]~reg0_q ;
wire \int_dds[1].data[1]~reg0_q ;
wire \int_dds[1].data[2]~reg0_q ;
wire \int_dds[1].data[3]~reg0_q ;
wire \int_dds[1].data[4]~reg0_q ;
wire \int_dds[1].data[5]~reg0_q ;
wire \int_dds[1].data[6]~reg0_q ;
wire \int_dds[1].data[7]~reg0_q ;
wire \int_dds[1].data[8]~reg0_q ;
wire \int_dds[1].data[9]~reg0_q ;
wire \int_dds[1].data[10]~reg0_q ;
wire \int_dds[1].data[11]~reg0_q ;
wire \int_dds[1].data[12]~reg0_q ;
wire \int_dds[1].data[13]~reg0_q ;
wire \int_dds[2].data[0]~reg0_q ;
wire \int_dds[2].data[1]~reg0_q ;
wire \int_dds[2].data[2]~reg0_q ;
wire \int_dds[2].data[3]~reg0_q ;
wire \int_dds[2].data[4]~reg0_q ;
wire \int_dds[2].data[5]~reg0_q ;
wire \int_dds[2].data[6]~reg0_q ;
wire \int_dds[2].data[7]~reg0_q ;
wire \int_dds[2].data[8]~reg0_q ;
wire \int_dds[2].data[9]~reg0_q ;
wire \int_dds[2].data[10]~reg0_q ;
wire \int_dds[2].data[11]~reg0_q ;
wire \int_dds[2].data[12]~reg0_q ;
wire \int_dds[2].data[13]~reg0_q ;
wire \int_dds[3].data[0]~reg0_q ;
wire \int_dds[3].data[1]~reg0_q ;
wire \int_dds[3].data[2]~reg0_q ;
wire \int_dds[3].data[3]~reg0_q ;
wire \int_dds[3].data[4]~reg0_q ;
wire \int_dds[3].data[5]~reg0_q ;
wire \int_dds[3].data[6]~reg0_q ;
wire \int_dds[3].data[7]~reg0_q ;
wire \int_dds[3].data[8]~reg0_q ;
wire \int_dds[3].data[9]~reg0_q ;
wire \int_dds[3].data[10]~reg0_q ;
wire \int_dds[3].data[11]~reg0_q ;
wire \int_dds[3].data[12]~reg0_q ;
wire \int_dds[3].data[13]~reg0_q ;
wire \ext_rio_out[0]~input_o ;
wire \rio_out[0]~feeder_combout ;
wire \int_rio_out[0]~reg0feeder_combout ;
wire \int_rio_out[0]~reg0_q ;
wire \ext_rio_out[1]~input_o ;
wire \rio_out[1]~feeder_combout ;
wire \int_rio_out[1]~reg0feeder_combout ;
wire \int_rio_out[1]~reg0_q ;
wire \ext_rio_out[2]~input_o ;
wire \rio_out[2]~feeder_combout ;
wire \int_rio_out[2]~reg0feeder_combout ;
wire \int_rio_out[2]~reg0_q ;
wire \ext_rio_out[3]~input_o ;
wire \rio_out[3]~feeder_combout ;
wire \int_rio_out[3]~reg0feeder_combout ;
wire \int_rio_out[3]~reg0_q ;
wire \ext_rio_out[4]~input_o ;
wire \rio_out[4]~feeder_combout ;
wire \int_rio_out[4]~reg0feeder_combout ;
wire \int_rio_out[4]~reg0_q ;
wire \ext_rio_out[5]~input_o ;
wire \rio_out[5]~feeder_combout ;
wire \int_rio_out[5]~reg0feeder_combout ;
wire \int_rio_out[5]~reg0_q ;
wire \ext_rio_out[6]~input_o ;
wire \rio_out[6]~feeder_combout ;
wire \int_rio_out[6]~reg0feeder_combout ;
wire \int_rio_out[6]~reg0_q ;
wire \ext_rio_out[7]~input_o ;
wire \rio_out[7]~feeder_combout ;
wire \int_rio_out[7]~reg0feeder_combout ;
wire \int_rio_out[7]~reg0_q ;
wire \int_rio_in[0]~input_o ;
wire \rio_in[0]~feeder_combout ;
wire \ext_rio_in[0]~reg0feeder_combout ;
wire \ext_rio_in[0]~reg0_q ;
wire \int_rio_in[1]~input_o ;
wire \rio_in[1]~feeder_combout ;
wire \ext_rio_in[1]~reg0feeder_combout ;
wire \ext_rio_in[1]~reg0_q ;
wire \int_rio_in[2]~input_o ;
wire \rio_in[2]~feeder_combout ;
wire \ext_rio_in[2]~reg0feeder_combout ;
wire \ext_rio_in[2]~reg0_q ;
wire \int_rio_in[3]~input_o ;
wire \rio_in[3]~feeder_combout ;
wire \ext_rio_in[3]~reg0feeder_combout ;
wire \ext_rio_in[3]~reg0_q ;
wire \int_rio_in[4]~input_o ;
wire \rio_in[4]~feeder_combout ;
wire \ext_rio_in[4]~reg0feeder_combout ;
wire \ext_rio_in[4]~reg0_q ;
wire \int_rio_in[5]~input_o ;
wire \rio_in[5]~feeder_combout ;
wire \ext_rio_in[5]~reg0feeder_combout ;
wire \ext_rio_in[5]~reg0_q ;
wire \int_rio_in[6]~input_o ;
wire \rio_in[6]~feeder_combout ;
wire \ext_rio_in[6]~reg0feeder_combout ;
wire \ext_rio_in[6]~reg0_q ;
wire \int_rio_in[7]~input_o ;
wire \ext_rio_in[7]~reg0feeder_combout ;
wire \ext_rio_in[7]~reg0_q ;
wire \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff_outclk ;
wire \out_clk_100MHz~output_pseudo_diff_o ;
wire \out_clk_100MHz~output_pseudo_diffoutn ;
wire [15:0] \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [15:0] \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [4:0] \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [32:0] \dds_gen[0].dds_inst|phase_accum ;
wire [15:0] \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] rio_out;
wire [15:0] \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a ;
wire [7:0] rio_in;
wire [9:0] \dds_gen[0].dds_inst|sin_addr ;

wire [4:0] \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [8:0] \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [8:0] \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [8:0] \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [8:0] \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [8:0] \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [8:0] \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];

assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [5];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [6];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [7];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [8];

assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];

assign \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [1];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [2];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [3];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [4];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [5];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [6];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [7];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [8];

assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [1];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [2];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [3];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [4];
assign \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [5];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2] = \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [6];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3] = \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [7];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4] = \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [8];

assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5] = \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6] = \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7] = \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8] = \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9] = \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10] = \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11] = \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12] = \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13] = \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];

assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14] = \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15] = \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];

// Location: IOOBUF_X0_Y8_N9
cyclone10lp_io_obuf \int_dds[0].slp~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].slp ),
	.obar());
// synopsys translate_off
defparam \int_dds[0].slp~output .bus_hold = "false";
defparam \int_dds[0].slp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cyclone10lp_io_obuf \int_dds[0].dis~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].dis ),
	.obar());
// synopsys translate_off
defparam \int_dds[0].dis~output .bus_hold = "false";
defparam \int_dds[0].dis~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cyclone10lp_io_obuf \int_dds[0].data[0]~output (
	.i(\int_dds[0].data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[0]~output .bus_hold = "false";
defparam \int_dds[0].data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cyclone10lp_io_obuf \int_dds[0].data[1]~output (
	.i(\int_dds[0].data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[1]~output .bus_hold = "false";
defparam \int_dds[0].data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cyclone10lp_io_obuf \int_dds[0].data[2]~output (
	.i(\int_dds[0].data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[2]~output .bus_hold = "false";
defparam \int_dds[0].data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cyclone10lp_io_obuf \int_dds[0].data[3]~output (
	.i(\int_dds[0].data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[3]~output .bus_hold = "false";
defparam \int_dds[0].data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cyclone10lp_io_obuf \int_dds[0].data[4]~output (
	.i(\int_dds[0].data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[4]~output .bus_hold = "false";
defparam \int_dds[0].data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cyclone10lp_io_obuf \int_dds[0].data[5]~output (
	.i(\int_dds[0].data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[5]~output .bus_hold = "false";
defparam \int_dds[0].data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cyclone10lp_io_obuf \int_dds[0].data[6]~output (
	.i(\int_dds[0].data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[6]~output .bus_hold = "false";
defparam \int_dds[0].data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cyclone10lp_io_obuf \int_dds[0].data[7]~output (
	.i(\int_dds[0].data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[7]~output .bus_hold = "false";
defparam \int_dds[0].data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cyclone10lp_io_obuf \int_dds[0].data[8]~output (
	.i(\int_dds[0].data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[8]~output .bus_hold = "false";
defparam \int_dds[0].data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cyclone10lp_io_obuf \int_dds[0].data[9]~output (
	.i(\int_dds[0].data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[9]~output .bus_hold = "false";
defparam \int_dds[0].data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cyclone10lp_io_obuf \int_dds[0].data[10]~output (
	.i(\int_dds[0].data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[10]~output .bus_hold = "false";
defparam \int_dds[0].data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N2
cyclone10lp_io_obuf \int_dds[0].data[11]~output (
	.i(\int_dds[0].data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[11]~output .bus_hold = "false";
defparam \int_dds[0].data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cyclone10lp_io_obuf \int_dds[0].data[12]~output (
	.i(\int_dds[0].data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[12]~output .bus_hold = "false";
defparam \int_dds[0].data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cyclone10lp_io_obuf \int_dds[0].data[13]~output (
	.i(\int_dds[0].data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[0].data [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[0].data[13]~output .bus_hold = "false";
defparam \int_dds[0].data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cyclone10lp_io_obuf \int_dds[1].slp~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].slp ),
	.obar());
// synopsys translate_off
defparam \int_dds[1].slp~output .bus_hold = "false";
defparam \int_dds[1].slp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cyclone10lp_io_obuf \int_dds[1].dis~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].dis ),
	.obar());
// synopsys translate_off
defparam \int_dds[1].dis~output .bus_hold = "false";
defparam \int_dds[1].dis~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cyclone10lp_io_obuf \int_dds[1].data[0]~output (
	.i(\int_dds[1].data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[0]~output .bus_hold = "false";
defparam \int_dds[1].data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cyclone10lp_io_obuf \int_dds[1].data[1]~output (
	.i(\int_dds[1].data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[1]~output .bus_hold = "false";
defparam \int_dds[1].data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cyclone10lp_io_obuf \int_dds[1].data[2]~output (
	.i(\int_dds[1].data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[2]~output .bus_hold = "false";
defparam \int_dds[1].data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cyclone10lp_io_obuf \int_dds[1].data[3]~output (
	.i(\int_dds[1].data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[3]~output .bus_hold = "false";
defparam \int_dds[1].data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cyclone10lp_io_obuf \int_dds[1].data[4]~output (
	.i(\int_dds[1].data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[4]~output .bus_hold = "false";
defparam \int_dds[1].data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cyclone10lp_io_obuf \int_dds[1].data[5]~output (
	.i(\int_dds[1].data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[5]~output .bus_hold = "false";
defparam \int_dds[1].data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cyclone10lp_io_obuf \int_dds[1].data[6]~output (
	.i(\int_dds[1].data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[6]~output .bus_hold = "false";
defparam \int_dds[1].data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
cyclone10lp_io_obuf \int_dds[1].data[7]~output (
	.i(\int_dds[1].data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[7]~output .bus_hold = "false";
defparam \int_dds[1].data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
cyclone10lp_io_obuf \int_dds[1].data[8]~output (
	.i(\int_dds[1].data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[8]~output .bus_hold = "false";
defparam \int_dds[1].data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
cyclone10lp_io_obuf \int_dds[1].data[9]~output (
	.i(\int_dds[1].data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[9]~output .bus_hold = "false";
defparam \int_dds[1].data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
cyclone10lp_io_obuf \int_dds[1].data[10]~output (
	.i(\int_dds[1].data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[10]~output .bus_hold = "false";
defparam \int_dds[1].data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
cyclone10lp_io_obuf \int_dds[1].data[11]~output (
	.i(\int_dds[1].data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[11]~output .bus_hold = "false";
defparam \int_dds[1].data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cyclone10lp_io_obuf \int_dds[1].data[12]~output (
	.i(\int_dds[1].data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[12]~output .bus_hold = "false";
defparam \int_dds[1].data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cyclone10lp_io_obuf \int_dds[1].data[13]~output (
	.i(\int_dds[1].data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[1].data [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[1].data[13]~output .bus_hold = "false";
defparam \int_dds[1].data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclone10lp_io_obuf \int_dds[2].slp~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].slp ),
	.obar());
// synopsys translate_off
defparam \int_dds[2].slp~output .bus_hold = "false";
defparam \int_dds[2].slp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cyclone10lp_io_obuf \int_dds[2].dis~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].dis ),
	.obar());
// synopsys translate_off
defparam \int_dds[2].dis~output .bus_hold = "false";
defparam \int_dds[2].dis~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cyclone10lp_io_obuf \int_dds[2].data[0]~output (
	.i(\int_dds[2].data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[0]~output .bus_hold = "false";
defparam \int_dds[2].data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cyclone10lp_io_obuf \int_dds[2].data[1]~output (
	.i(\int_dds[2].data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[1]~output .bus_hold = "false";
defparam \int_dds[2].data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cyclone10lp_io_obuf \int_dds[2].data[2]~output (
	.i(\int_dds[2].data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[2]~output .bus_hold = "false";
defparam \int_dds[2].data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cyclone10lp_io_obuf \int_dds[2].data[3]~output (
	.i(\int_dds[2].data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[3]~output .bus_hold = "false";
defparam \int_dds[2].data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cyclone10lp_io_obuf \int_dds[2].data[4]~output (
	.i(\int_dds[2].data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[4]~output .bus_hold = "false";
defparam \int_dds[2].data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cyclone10lp_io_obuf \int_dds[2].data[5]~output (
	.i(\int_dds[2].data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[5]~output .bus_hold = "false";
defparam \int_dds[2].data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cyclone10lp_io_obuf \int_dds[2].data[6]~output (
	.i(\int_dds[2].data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[6]~output .bus_hold = "false";
defparam \int_dds[2].data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cyclone10lp_io_obuf \int_dds[2].data[7]~output (
	.i(\int_dds[2].data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[7]~output .bus_hold = "false";
defparam \int_dds[2].data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cyclone10lp_io_obuf \int_dds[2].data[8]~output (
	.i(\int_dds[2].data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[8]~output .bus_hold = "false";
defparam \int_dds[2].data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cyclone10lp_io_obuf \int_dds[2].data[9]~output (
	.i(\int_dds[2].data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[9]~output .bus_hold = "false";
defparam \int_dds[2].data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cyclone10lp_io_obuf \int_dds[2].data[10]~output (
	.i(\int_dds[2].data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[10]~output .bus_hold = "false";
defparam \int_dds[2].data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cyclone10lp_io_obuf \int_dds[2].data[11]~output (
	.i(\int_dds[2].data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[11]~output .bus_hold = "false";
defparam \int_dds[2].data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cyclone10lp_io_obuf \int_dds[2].data[12]~output (
	.i(\int_dds[2].data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[12]~output .bus_hold = "false";
defparam \int_dds[2].data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cyclone10lp_io_obuf \int_dds[2].data[13]~output (
	.i(\int_dds[2].data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[2].data [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[2].data[13]~output .bus_hold = "false";
defparam \int_dds[2].data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cyclone10lp_io_obuf \int_dds[3].slp~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].slp ),
	.obar());
// synopsys translate_off
defparam \int_dds[3].slp~output .bus_hold = "false";
defparam \int_dds[3].slp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cyclone10lp_io_obuf \int_dds[3].dis~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].dis ),
	.obar());
// synopsys translate_off
defparam \int_dds[3].dis~output .bus_hold = "false";
defparam \int_dds[3].dis~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclone10lp_io_obuf \int_dds[3].data[0]~output (
	.i(\int_dds[3].data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [0]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[0]~output .bus_hold = "false";
defparam \int_dds[3].data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cyclone10lp_io_obuf \int_dds[3].data[1]~output (
	.i(\int_dds[3].data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [1]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[1]~output .bus_hold = "false";
defparam \int_dds[3].data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclone10lp_io_obuf \int_dds[3].data[2]~output (
	.i(\int_dds[3].data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [2]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[2]~output .bus_hold = "false";
defparam \int_dds[3].data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cyclone10lp_io_obuf \int_dds[3].data[3]~output (
	.i(\int_dds[3].data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [3]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[3]~output .bus_hold = "false";
defparam \int_dds[3].data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cyclone10lp_io_obuf \int_dds[3].data[4]~output (
	.i(\int_dds[3].data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [4]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[4]~output .bus_hold = "false";
defparam \int_dds[3].data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cyclone10lp_io_obuf \int_dds[3].data[5]~output (
	.i(\int_dds[3].data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [5]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[5]~output .bus_hold = "false";
defparam \int_dds[3].data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cyclone10lp_io_obuf \int_dds[3].data[6]~output (
	.i(\int_dds[3].data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [6]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[6]~output .bus_hold = "false";
defparam \int_dds[3].data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cyclone10lp_io_obuf \int_dds[3].data[7]~output (
	.i(\int_dds[3].data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [7]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[7]~output .bus_hold = "false";
defparam \int_dds[3].data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cyclone10lp_io_obuf \int_dds[3].data[8]~output (
	.i(\int_dds[3].data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [8]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[8]~output .bus_hold = "false";
defparam \int_dds[3].data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cyclone10lp_io_obuf \int_dds[3].data[9]~output (
	.i(\int_dds[3].data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [9]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[9]~output .bus_hold = "false";
defparam \int_dds[3].data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cyclone10lp_io_obuf \int_dds[3].data[10]~output (
	.i(\int_dds[3].data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [10]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[10]~output .bus_hold = "false";
defparam \int_dds[3].data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cyclone10lp_io_obuf \int_dds[3].data[11]~output (
	.i(\int_dds[3].data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [11]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[11]~output .bus_hold = "false";
defparam \int_dds[3].data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclone10lp_io_obuf \int_dds[3].data[12]~output (
	.i(\int_dds[3].data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [12]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[12]~output .bus_hold = "false";
defparam \int_dds[3].data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cyclone10lp_io_obuf \int_dds[3].data[13]~output (
	.i(\int_dds[3].data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\int_dds[3].data [13]),
	.obar());
// synopsys translate_off
defparam \int_dds[3].data[13]~output .bus_hold = "false";
defparam \int_dds[3].data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cyclone10lp_io_obuf \int_rio_out[0]~output (
	.i(\int_rio_out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[0]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[0]~output .bus_hold = "false";
defparam \int_rio_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cyclone10lp_io_obuf \int_rio_out[1]~output (
	.i(\int_rio_out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[1]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[1]~output .bus_hold = "false";
defparam \int_rio_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cyclone10lp_io_obuf \int_rio_out[2]~output (
	.i(\int_rio_out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[2]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[2]~output .bus_hold = "false";
defparam \int_rio_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cyclone10lp_io_obuf \int_rio_out[3]~output (
	.i(\int_rio_out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[3]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[3]~output .bus_hold = "false";
defparam \int_rio_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cyclone10lp_io_obuf \int_rio_out[4]~output (
	.i(\int_rio_out[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[4]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[4]~output .bus_hold = "false";
defparam \int_rio_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cyclone10lp_io_obuf \int_rio_out[5]~output (
	.i(\int_rio_out[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[5]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[5]~output .bus_hold = "false";
defparam \int_rio_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cyclone10lp_io_obuf \int_rio_out[6]~output (
	.i(\int_rio_out[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[6]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[6]~output .bus_hold = "false";
defparam \int_rio_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cyclone10lp_io_obuf \int_rio_out[7]~output (
	.i(\int_rio_out[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_rio_out[7]),
	.obar());
// synopsys translate_off
defparam \int_rio_out[7]~output .bus_hold = "false";
defparam \int_rio_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cyclone10lp_io_obuf \int_dds_pll_ref_sel~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_ref_sel),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_ref_sel~output .bus_hold = "false";
defparam \int_dds_pll_ref_sel~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cyclone10lp_io_obuf \int_dds_pll_sclk~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_sclk),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_sclk~output .bus_hold = "false";
defparam \int_dds_pll_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cyclone10lp_io_obuf \int_dds_pll_sdi~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_sdi),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_sdi~output .bus_hold = "false";
defparam \int_dds_pll_sdi~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cyclone10lp_io_obuf \int_dds_pll_cs~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_cs),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_cs~output .bus_hold = "false";
defparam \int_dds_pll_cs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cyclone10lp_io_obuf \int_dds_pll_reset~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_dds_pll_reset),
	.obar());
// synopsys translate_off
defparam \int_dds_pll_reset~output .bus_hold = "false";
defparam \int_dds_pll_reset~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
cyclone10lp_io_obuf \int_status_0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_status_0),
	.obar());
// synopsys translate_off
defparam \int_status_0~output .bus_hold = "false";
defparam \int_status_0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
cyclone10lp_io_obuf \int_status_1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_status_1),
	.obar());
// synopsys translate_off
defparam \int_status_1~output .bus_hold = "false";
defparam \int_status_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cyclone10lp_io_obuf \int_mfm_b_ref~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_b_ref),
	.obar());
// synopsys translate_off
defparam \int_mfm_b_ref~output .bus_hold = "false";
defparam \int_mfm_b_ref~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cyclone10lp_io_obuf \int_mfm_b_p~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_b_p),
	.obar());
// synopsys translate_off
defparam \int_mfm_b_p~output .bus_hold = "false";
defparam \int_mfm_b_p~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cyclone10lp_io_obuf \int_mfm_b_m~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_b_m),
	.obar());
// synopsys translate_off
defparam \int_mfm_b_m~output .bus_hold = "false";
defparam \int_mfm_b_m~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cyclone10lp_io_obuf \int_mfm_a0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_a0),
	.obar());
// synopsys translate_off
defparam \int_mfm_a0~output .bus_hold = "false";
defparam \int_mfm_a0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cyclone10lp_io_obuf \int_mfm_a1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_a1),
	.obar());
// synopsys translate_off
defparam \int_mfm_a1~output .bus_hold = "false";
defparam \int_mfm_a1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cyclone10lp_io_obuf \int_mfm_sdo~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_sdo),
	.obar());
// synopsys translate_off
defparam \int_mfm_sdo~output .bus_hold = "false";
defparam \int_mfm_sdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cyclone10lp_io_obuf \int_mfm_sck~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_sck),
	.obar());
// synopsys translate_off
defparam \int_mfm_sck~output .bus_hold = "false";
defparam \int_mfm_sck~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cyclone10lp_io_obuf \int_mfm_busy~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_busy),
	.obar());
// synopsys translate_off
defparam \int_mfm_busy~output .bus_hold = "false";
defparam \int_mfm_busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cyclone10lp_io_obuf \int_mfm_cnv~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(int_mfm_cnv),
	.obar());
// synopsys translate_off
defparam \int_mfm_cnv~output .bus_hold = "false";
defparam \int_mfm_cnv~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cyclone10lp_io_obuf \ext_rio_in[0]~output (
	.i(\ext_rio_in[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[0]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[0]~output .bus_hold = "false";
defparam \ext_rio_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N2
cyclone10lp_io_obuf \ext_rio_in[1]~output (
	.i(\ext_rio_in[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[1]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[1]~output .bus_hold = "false";
defparam \ext_rio_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N9
cyclone10lp_io_obuf \ext_rio_in[2]~output (
	.i(\ext_rio_in[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[2]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[2]~output .bus_hold = "false";
defparam \ext_rio_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N16
cyclone10lp_io_obuf \ext_rio_in[3]~output (
	.i(\ext_rio_in[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[3]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[3]~output .bus_hold = "false";
defparam \ext_rio_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N23
cyclone10lp_io_obuf \ext_rio_in[4]~output (
	.i(\ext_rio_in[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[4]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[4]~output .bus_hold = "false";
defparam \ext_rio_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y11_N2
cyclone10lp_io_obuf \ext_rio_in[5]~output (
	.i(\ext_rio_in[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[5]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[5]~output .bus_hold = "false";
defparam \ext_rio_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N9
cyclone10lp_io_obuf \ext_rio_in[6]~output (
	.i(\ext_rio_in[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[6]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[6]~output .bus_hold = "false";
defparam \ext_rio_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N16
cyclone10lp_io_obuf \ext_rio_in[7]~output (
	.i(\ext_rio_in[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ext_rio_in[7]),
	.obar());
// synopsys translate_off
defparam \ext_rio_in[7]~output .bus_hold = "false";
defparam \ext_rio_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cyclone10lp_io_obuf \fpga_tx~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fpga_tx),
	.obar());
// synopsys translate_off
defparam \fpga_tx~output .bus_hold = "false";
defparam \fpga_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N16
cyclone10lp_io_obuf \spi_miso[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[0]),
	.obar(\spi_miso[0](n) ));
// synopsys translate_off
defparam \spi_miso[0]~output .bus_hold = "false";
defparam \spi_miso[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N2
cyclone10lp_io_obuf \spi_miso[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[1]),
	.obar(\spi_miso[1](n) ));
// synopsys translate_off
defparam \spi_miso[1]~output .bus_hold = "false";
defparam \spi_miso[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cyclone10lp_io_obuf \spi_miso[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[2]),
	.obar(\spi_miso[2](n) ));
// synopsys translate_off
defparam \spi_miso[2]~output .bus_hold = "false";
defparam \spi_miso[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cyclone10lp_io_obuf \spi_miso[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi_miso[3]),
	.obar(\spi_miso[3](n) ));
// synopsys translate_off
defparam \spi_miso[3]~output .bus_hold = "false";
defparam \spi_miso[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N30
cyclone10lp_io_obuf \out_clk_100MHz~output (
	.i(\out_clk_100MHz~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_clk_100MHz),
	.obar());
// synopsys translate_off
defparam \out_clk_100MHz~output .bus_hold = "false";
defparam \out_clk_100MHz~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N23
cyclone10lp_io_obuf \out_clk_100MHz~output(n) (
	.i(\out_clk_100MHz~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\out_clk_100MHz(n) ),
	.obar());
// synopsys translate_off
defparam \out_clk_100MHz~output(n) .bus_hold = "false";
defparam \out_clk_100MHz~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N22
cyclone10lp_io_ibuf \int_dds_clk_in~input (
	.i(int_dds_clk_in),
	.ibar(\int_dds_clk_in(n) ),
	.o(\int_dds_clk_in~input_o ));
// synopsys translate_off
defparam \int_dds_clk_in~input .bus_hold = "false";
defparam \int_dds_clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G13
cyclone10lp_clkctrl \int_dds_clk_in~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\int_dds_clk_in~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\int_dds_clk_in~inputclkctrl_outclk ));
// synopsys translate_off
defparam \int_dds_clk_in~inputclkctrl .clock_type = "global clock";
defparam \int_dds_clk_in~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N20
cyclone10lp_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N0
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[1]~90 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[1]~90_combout  = !\dds_gen[0].dds_inst|phase_accum [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[0].dds_inst|phase_accum [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|phase_accum[1]~90_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[1]~90 .lut_mask = 16'h0F0F;
defparam \dds_gen[0].dds_inst|phase_accum[1]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
cyclone10lp_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cyclone10lp_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N12
cyclone10lp_lcell_comb \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2 .lut_mask = 16'h0000;
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N18
cyclone10lp_lcell_comb \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0 .lut_mask = 16'h0000;
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N4
cyclone10lp_lcell_comb \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout  = LCELL(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1 .lut_mask = 16'h0000;
defparam \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N6
cyclone10lp_lcell_comb \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout  = (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ) # (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout )

	.dataa(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.datab(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.datac(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8 .lut_mask = 16'hEEEE;
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|le_comb8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N14
cyclone10lp_lcell_comb \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout  = (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ) # (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout )

	.dataa(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.datab(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.datac(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9 .lut_mask = 16'hFAFA;
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|le_comb9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N26
cyclone10lp_lcell_comb \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10 (
// Equation(s):
// \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout  = (\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ) # ((\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout  & 
// \sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ))

	.dataa(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_2~combout ),
	.datab(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_0~combout ),
	.datac(\sys_pll_inst|altpll_component|auto_generated|remap_decoy_le3a_1~combout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout ),
	.cout());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10 .lut_mask = 16'hEAEA;
defparam \sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|le_comb10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_3
cyclone10lp_pll \sys_pll_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\sys_clk~inputclkctrl_outclk }),
	.phasecounterselect({\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le5|wire_le_comb10_combout ,\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le4|wire_le_comb9_combout ,
\sys_pll_inst|altpll_component|auto_generated|altpll_dyn_phase_le2|wire_le_comb8_combout }),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\sys_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 10000;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .m = 6;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \sys_pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: FF_X15_Y4_N1
dffeas \dds_gen[0].dds_inst|phase_accum[1] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[1]~90_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[1] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N2
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[2]~30 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[2]~30_combout  = (\dds_gen[0].dds_inst|phase_accum [1] & (\dds_gen[0].dds_inst|phase_accum [2] $ (VCC))) # (!\dds_gen[0].dds_inst|phase_accum [1] & (\dds_gen[0].dds_inst|phase_accum [2] & VCC))
// \dds_gen[0].dds_inst|phase_accum[2]~31  = CARRY((\dds_gen[0].dds_inst|phase_accum [1] & \dds_gen[0].dds_inst|phase_accum [2]))

	.dataa(\dds_gen[0].dds_inst|phase_accum [1]),
	.datab(\dds_gen[0].dds_inst|phase_accum [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|phase_accum[2]~30_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[2]~31 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[2]~30 .lut_mask = 16'h6688;
defparam \dds_gen[0].dds_inst|phase_accum[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N3
dffeas \dds_gen[0].dds_inst|phase_accum[2] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[2] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N4
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[3]~32 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[3]~32_combout  = (\dds_gen[0].dds_inst|phase_accum [3] & (\dds_gen[0].dds_inst|phase_accum[2]~31  & VCC)) # (!\dds_gen[0].dds_inst|phase_accum [3] & (!\dds_gen[0].dds_inst|phase_accum[2]~31 ))
// \dds_gen[0].dds_inst|phase_accum[3]~33  = CARRY((!\dds_gen[0].dds_inst|phase_accum [3] & !\dds_gen[0].dds_inst|phase_accum[2]~31 ))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[2]~31 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[3]~32_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[3]~33 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[3]~32 .lut_mask = 16'hC303;
defparam \dds_gen[0].dds_inst|phase_accum[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \dds_gen[0].dds_inst|phase_accum[3] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[3]~32_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[3] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N6
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[4]~34 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[4]~34_combout  = (\dds_gen[0].dds_inst|phase_accum [4] & (\dds_gen[0].dds_inst|phase_accum[3]~33  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [4] & (!\dds_gen[0].dds_inst|phase_accum[3]~33  & VCC))
// \dds_gen[0].dds_inst|phase_accum[4]~35  = CARRY((\dds_gen[0].dds_inst|phase_accum [4] & !\dds_gen[0].dds_inst|phase_accum[3]~33 ))

	.dataa(\dds_gen[0].dds_inst|phase_accum [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[3]~33 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[4]~34_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[4]~35 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[4]~34 .lut_mask = 16'hA50A;
defparam \dds_gen[0].dds_inst|phase_accum[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N7
dffeas \dds_gen[0].dds_inst|phase_accum[4] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[4]~34_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[4] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N8
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[5]~36 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[5]~36_combout  = (\dds_gen[0].dds_inst|phase_accum [5] & (\dds_gen[0].dds_inst|phase_accum[4]~35  & VCC)) # (!\dds_gen[0].dds_inst|phase_accum [5] & (!\dds_gen[0].dds_inst|phase_accum[4]~35 ))
// \dds_gen[0].dds_inst|phase_accum[5]~37  = CARRY((!\dds_gen[0].dds_inst|phase_accum [5] & !\dds_gen[0].dds_inst|phase_accum[4]~35 ))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[4]~35 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[5]~36_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[5]~37 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[5]~36 .lut_mask = 16'hC303;
defparam \dds_gen[0].dds_inst|phase_accum[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N9
dffeas \dds_gen[0].dds_inst|phase_accum[5] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[5] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N10
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[6]~38 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[6]~38_combout  = (\dds_gen[0].dds_inst|phase_accum [6] & (\dds_gen[0].dds_inst|phase_accum[5]~37  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [6] & (!\dds_gen[0].dds_inst|phase_accum[5]~37  & VCC))
// \dds_gen[0].dds_inst|phase_accum[6]~39  = CARRY((\dds_gen[0].dds_inst|phase_accum [6] & !\dds_gen[0].dds_inst|phase_accum[5]~37 ))

	.dataa(\dds_gen[0].dds_inst|phase_accum [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[5]~37 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[6]~38_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[6]~39 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[6]~38 .lut_mask = 16'hA50A;
defparam \dds_gen[0].dds_inst|phase_accum[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N11
dffeas \dds_gen[0].dds_inst|phase_accum[6] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[6]~38_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[6] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N12
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[7]~40 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[7]~40_combout  = (\dds_gen[0].dds_inst|phase_accum [7] & (\dds_gen[0].dds_inst|phase_accum[6]~39  & VCC)) # (!\dds_gen[0].dds_inst|phase_accum [7] & (!\dds_gen[0].dds_inst|phase_accum[6]~39 ))
// \dds_gen[0].dds_inst|phase_accum[7]~41  = CARRY((!\dds_gen[0].dds_inst|phase_accum [7] & !\dds_gen[0].dds_inst|phase_accum[6]~39 ))

	.dataa(\dds_gen[0].dds_inst|phase_accum [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[6]~39 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[7]~40_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[7]~41 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[7]~40 .lut_mask = 16'hA505;
defparam \dds_gen[0].dds_inst|phase_accum[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N13
dffeas \dds_gen[0].dds_inst|phase_accum[7] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[7]~40_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[7] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[8]~42 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[8]~42_combout  = (\dds_gen[0].dds_inst|phase_accum [8] & (\dds_gen[0].dds_inst|phase_accum[7]~41  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [8] & (!\dds_gen[0].dds_inst|phase_accum[7]~41  & VCC))
// \dds_gen[0].dds_inst|phase_accum[8]~43  = CARRY((\dds_gen[0].dds_inst|phase_accum [8] & !\dds_gen[0].dds_inst|phase_accum[7]~41 ))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[7]~41 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[8]~42_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[8]~43 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[8]~42 .lut_mask = 16'hC30C;
defparam \dds_gen[0].dds_inst|phase_accum[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N15
dffeas \dds_gen[0].dds_inst|phase_accum[8] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[8]~42_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[8] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N16
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[9]~44 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[9]~44_combout  = (\dds_gen[0].dds_inst|phase_accum [9] & (\dds_gen[0].dds_inst|phase_accum[8]~43  & VCC)) # (!\dds_gen[0].dds_inst|phase_accum [9] & (!\dds_gen[0].dds_inst|phase_accum[8]~43 ))
// \dds_gen[0].dds_inst|phase_accum[9]~45  = CARRY((!\dds_gen[0].dds_inst|phase_accum [9] & !\dds_gen[0].dds_inst|phase_accum[8]~43 ))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[8]~43 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[9]~44_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[9]~45 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[9]~44 .lut_mask = 16'hC303;
defparam \dds_gen[0].dds_inst|phase_accum[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \dds_gen[0].dds_inst|phase_accum[9] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[9]~44_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[9] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N18
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[10]~46 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[10]~46_combout  = (\dds_gen[0].dds_inst|phase_accum [10] & (\dds_gen[0].dds_inst|phase_accum[9]~45  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [10] & (!\dds_gen[0].dds_inst|phase_accum[9]~45  & VCC))
// \dds_gen[0].dds_inst|phase_accum[10]~47  = CARRY((\dds_gen[0].dds_inst|phase_accum [10] & !\dds_gen[0].dds_inst|phase_accum[9]~45 ))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[9]~45 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[10]~46_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[10]~47 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[10]~46 .lut_mask = 16'hC30C;
defparam \dds_gen[0].dds_inst|phase_accum[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N19
dffeas \dds_gen[0].dds_inst|phase_accum[10] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[10]~46_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[10] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N20
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[11]~48 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[11]~48_combout  = (\dds_gen[0].dds_inst|phase_accum [11] & (\dds_gen[0].dds_inst|phase_accum[10]~47  & VCC)) # (!\dds_gen[0].dds_inst|phase_accum [11] & (!\dds_gen[0].dds_inst|phase_accum[10]~47 ))
// \dds_gen[0].dds_inst|phase_accum[11]~49  = CARRY((!\dds_gen[0].dds_inst|phase_accum [11] & !\dds_gen[0].dds_inst|phase_accum[10]~47 ))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[10]~47 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[11]~48_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[11]~49 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[11]~48 .lut_mask = 16'hC303;
defparam \dds_gen[0].dds_inst|phase_accum[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N21
dffeas \dds_gen[0].dds_inst|phase_accum[11] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[11]~48_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[11] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[12]~50 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[12]~50_combout  = (\dds_gen[0].dds_inst|phase_accum [12] & (\dds_gen[0].dds_inst|phase_accum[11]~49  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [12] & (!\dds_gen[0].dds_inst|phase_accum[11]~49  & VCC))
// \dds_gen[0].dds_inst|phase_accum[12]~51  = CARRY((\dds_gen[0].dds_inst|phase_accum [12] & !\dds_gen[0].dds_inst|phase_accum[11]~49 ))

	.dataa(\dds_gen[0].dds_inst|phase_accum [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[11]~49 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[12]~50_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[12]~51 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[12]~50 .lut_mask = 16'hA50A;
defparam \dds_gen[0].dds_inst|phase_accum[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \dds_gen[0].dds_inst|phase_accum[12] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[12]~50_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[12] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[13]~52 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[13]~52_combout  = (\dds_gen[0].dds_inst|phase_accum [13] & (\dds_gen[0].dds_inst|phase_accum[12]~51  & VCC)) # (!\dds_gen[0].dds_inst|phase_accum [13] & (!\dds_gen[0].dds_inst|phase_accum[12]~51 ))
// \dds_gen[0].dds_inst|phase_accum[13]~53  = CARRY((!\dds_gen[0].dds_inst|phase_accum [13] & !\dds_gen[0].dds_inst|phase_accum[12]~51 ))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[12]~51 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[13]~52_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[13]~53 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[13]~52 .lut_mask = 16'hC303;
defparam \dds_gen[0].dds_inst|phase_accum[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N25
dffeas \dds_gen[0].dds_inst|phase_accum[13] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[13]~52_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[13] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N26
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[14]~54 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[14]~54_combout  = (\dds_gen[0].dds_inst|phase_accum [14] & (\dds_gen[0].dds_inst|phase_accum[13]~53  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [14] & (!\dds_gen[0].dds_inst|phase_accum[13]~53  & VCC))
// \dds_gen[0].dds_inst|phase_accum[14]~55  = CARRY((\dds_gen[0].dds_inst|phase_accum [14] & !\dds_gen[0].dds_inst|phase_accum[13]~53 ))

	.dataa(\dds_gen[0].dds_inst|phase_accum [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[13]~53 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[14]~54_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[14]~55 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[14]~54 .lut_mask = 16'hA50A;
defparam \dds_gen[0].dds_inst|phase_accum[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N27
dffeas \dds_gen[0].dds_inst|phase_accum[14] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[14]~54_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[14] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[15]~56 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[15]~56_combout  = (\dds_gen[0].dds_inst|phase_accum [15] & (\dds_gen[0].dds_inst|phase_accum[14]~55  & VCC)) # (!\dds_gen[0].dds_inst|phase_accum [15] & (!\dds_gen[0].dds_inst|phase_accum[14]~55 ))
// \dds_gen[0].dds_inst|phase_accum[15]~57  = CARRY((!\dds_gen[0].dds_inst|phase_accum [15] & !\dds_gen[0].dds_inst|phase_accum[14]~55 ))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[14]~55 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[15]~56_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[15]~57 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[15]~56 .lut_mask = 16'hC303;
defparam \dds_gen[0].dds_inst|phase_accum[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N29
dffeas \dds_gen[0].dds_inst|phase_accum[15] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[15]~56_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[15] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N30
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[16]~58 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[16]~58_combout  = (\dds_gen[0].dds_inst|phase_accum [16] & (\dds_gen[0].dds_inst|phase_accum[15]~57  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [16] & (!\dds_gen[0].dds_inst|phase_accum[15]~57  & VCC))
// \dds_gen[0].dds_inst|phase_accum[16]~59  = CARRY((\dds_gen[0].dds_inst|phase_accum [16] & !\dds_gen[0].dds_inst|phase_accum[15]~57 ))

	.dataa(\dds_gen[0].dds_inst|phase_accum [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[15]~57 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[16]~58_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[16]~59 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[16]~58 .lut_mask = 16'hA50A;
defparam \dds_gen[0].dds_inst|phase_accum[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y4_N31
dffeas \dds_gen[0].dds_inst|phase_accum[16] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[16]~58_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[16] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N0
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[17]~60 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[17]~60_combout  = (\dds_gen[0].dds_inst|phase_accum [17] & (!\dds_gen[0].dds_inst|phase_accum[16]~59 )) # (!\dds_gen[0].dds_inst|phase_accum [17] & ((\dds_gen[0].dds_inst|phase_accum[16]~59 ) # (GND)))
// \dds_gen[0].dds_inst|phase_accum[17]~61  = CARRY((!\dds_gen[0].dds_inst|phase_accum[16]~59 ) # (!\dds_gen[0].dds_inst|phase_accum [17]))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[16]~59 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[17]~60_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[17]~61 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[17]~60 .lut_mask = 16'h3C3F;
defparam \dds_gen[0].dds_inst|phase_accum[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N1
dffeas \dds_gen[0].dds_inst|phase_accum[17] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[17]~60_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[17] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N2
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[18]~62 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[18]~62_combout  = (\dds_gen[0].dds_inst|phase_accum [18] & (\dds_gen[0].dds_inst|phase_accum[17]~61  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [18] & (!\dds_gen[0].dds_inst|phase_accum[17]~61  & VCC))
// \dds_gen[0].dds_inst|phase_accum[18]~63  = CARRY((\dds_gen[0].dds_inst|phase_accum [18] & !\dds_gen[0].dds_inst|phase_accum[17]~61 ))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[17]~61 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[18]~62_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[18]~63 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[18]~62 .lut_mask = 16'hC30C;
defparam \dds_gen[0].dds_inst|phase_accum[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N3
dffeas \dds_gen[0].dds_inst|phase_accum[18] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[18]~62_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[18] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N4
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[19]~64 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[19]~64_combout  = (\dds_gen[0].dds_inst|phase_accum [19] & (!\dds_gen[0].dds_inst|phase_accum[18]~63 )) # (!\dds_gen[0].dds_inst|phase_accum [19] & ((\dds_gen[0].dds_inst|phase_accum[18]~63 ) # (GND)))
// \dds_gen[0].dds_inst|phase_accum[19]~65  = CARRY((!\dds_gen[0].dds_inst|phase_accum[18]~63 ) # (!\dds_gen[0].dds_inst|phase_accum [19]))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[18]~63 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[19]~64_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[19]~65 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[19]~64 .lut_mask = 16'h3C3F;
defparam \dds_gen[0].dds_inst|phase_accum[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N5
dffeas \dds_gen[0].dds_inst|phase_accum[19] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[19]~64_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[19] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N6
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[20]~66 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[20]~66_combout  = (\dds_gen[0].dds_inst|phase_accum [20] & (\dds_gen[0].dds_inst|phase_accum[19]~65  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [20] & (!\dds_gen[0].dds_inst|phase_accum[19]~65  & VCC))
// \dds_gen[0].dds_inst|phase_accum[20]~67  = CARRY((\dds_gen[0].dds_inst|phase_accum [20] & !\dds_gen[0].dds_inst|phase_accum[19]~65 ))

	.dataa(\dds_gen[0].dds_inst|phase_accum [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[19]~65 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[20]~66_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[20]~67 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[20]~66 .lut_mask = 16'hA50A;
defparam \dds_gen[0].dds_inst|phase_accum[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N7
dffeas \dds_gen[0].dds_inst|phase_accum[20] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[20]~66_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[20] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N8
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[21]~68 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[21]~68_combout  = (\dds_gen[0].dds_inst|phase_accum [21] & (!\dds_gen[0].dds_inst|phase_accum[20]~67 )) # (!\dds_gen[0].dds_inst|phase_accum [21] & ((\dds_gen[0].dds_inst|phase_accum[20]~67 ) # (GND)))
// \dds_gen[0].dds_inst|phase_accum[21]~69  = CARRY((!\dds_gen[0].dds_inst|phase_accum[20]~67 ) # (!\dds_gen[0].dds_inst|phase_accum [21]))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[20]~67 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[21]~68_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[21]~69 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[21]~68 .lut_mask = 16'h3C3F;
defparam \dds_gen[0].dds_inst|phase_accum[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N9
dffeas \dds_gen[0].dds_inst|phase_accum[21] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[21]~68_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[21] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N10
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[22]~70 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[22]~70_combout  = (\dds_gen[0].dds_inst|phase_accum [22] & (\dds_gen[0].dds_inst|phase_accum[21]~69  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [22] & (!\dds_gen[0].dds_inst|phase_accum[21]~69  & VCC))
// \dds_gen[0].dds_inst|phase_accum[22]~71  = CARRY((\dds_gen[0].dds_inst|phase_accum [22] & !\dds_gen[0].dds_inst|phase_accum[21]~69 ))

	.dataa(\dds_gen[0].dds_inst|phase_accum [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[21]~69 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[22]~70_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[22]~71 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[22]~70 .lut_mask = 16'hA50A;
defparam \dds_gen[0].dds_inst|phase_accum[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N11
dffeas \dds_gen[0].dds_inst|phase_accum[22] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[22]~70_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[22] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N0
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|sin_addr[0]~feeder (
// Equation(s):
// \dds_gen[0].dds_inst|sin_addr[0]~feeder_combout  = \dds_gen[0].dds_inst|phase_accum [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[0].dds_inst|phase_accum [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|sin_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[0]~feeder .lut_mask = 16'hF0F0;
defparam \dds_gen[0].dds_inst|sin_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N1
dffeas \dds_gen[0].dds_inst|sin_addr[0] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|sin_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|sin_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[0] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|sin_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N12
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[23]~72 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[23]~72_combout  = (\dds_gen[0].dds_inst|phase_accum [23] & (!\dds_gen[0].dds_inst|phase_accum[22]~71 )) # (!\dds_gen[0].dds_inst|phase_accum [23] & ((\dds_gen[0].dds_inst|phase_accum[22]~71 ) # (GND)))
// \dds_gen[0].dds_inst|phase_accum[23]~73  = CARRY((!\dds_gen[0].dds_inst|phase_accum[22]~71 ) # (!\dds_gen[0].dds_inst|phase_accum [23]))

	.dataa(\dds_gen[0].dds_inst|phase_accum [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[22]~71 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[23]~72_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[23]~73 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[23]~72 .lut_mask = 16'h5A5F;
defparam \dds_gen[0].dds_inst|phase_accum[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N13
dffeas \dds_gen[0].dds_inst|phase_accum[23] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[23]~72_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[23] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N4
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|sin_addr[1]~feeder (
// Equation(s):
// \dds_gen[0].dds_inst|sin_addr[1]~feeder_combout  = \dds_gen[0].dds_inst|phase_accum [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[0].dds_inst|phase_accum [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|sin_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[1]~feeder .lut_mask = 16'hF0F0;
defparam \dds_gen[0].dds_inst|sin_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N5
dffeas \dds_gen[0].dds_inst|sin_addr[1] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|sin_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|sin_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[1] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|sin_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N14
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[24]~74 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[24]~74_combout  = (\dds_gen[0].dds_inst|phase_accum [24] & (\dds_gen[0].dds_inst|phase_accum[23]~73  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [24] & (!\dds_gen[0].dds_inst|phase_accum[23]~73  & VCC))
// \dds_gen[0].dds_inst|phase_accum[24]~75  = CARRY((\dds_gen[0].dds_inst|phase_accum [24] & !\dds_gen[0].dds_inst|phase_accum[23]~73 ))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[23]~73 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[24]~74_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[24]~75 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[24]~74 .lut_mask = 16'hC30C;
defparam \dds_gen[0].dds_inst|phase_accum[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N15
dffeas \dds_gen[0].dds_inst|phase_accum[24] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[24]~74_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[24] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N16
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|sin_addr[2]~feeder (
// Equation(s):
// \dds_gen[0].dds_inst|sin_addr[2]~feeder_combout  = \dds_gen[0].dds_inst|phase_accum [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[0].dds_inst|phase_accum [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|sin_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[2]~feeder .lut_mask = 16'hF0F0;
defparam \dds_gen[0].dds_inst|sin_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N17
dffeas \dds_gen[0].dds_inst|sin_addr[2] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|sin_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|sin_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[2] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|sin_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N16
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[25]~76 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[25]~76_combout  = (\dds_gen[0].dds_inst|phase_accum [25] & (!\dds_gen[0].dds_inst|phase_accum[24]~75 )) # (!\dds_gen[0].dds_inst|phase_accum [25] & ((\dds_gen[0].dds_inst|phase_accum[24]~75 ) # (GND)))
// \dds_gen[0].dds_inst|phase_accum[25]~77  = CARRY((!\dds_gen[0].dds_inst|phase_accum[24]~75 ) # (!\dds_gen[0].dds_inst|phase_accum [25]))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[24]~75 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[25]~76_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[25]~77 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[25]~76 .lut_mask = 16'h3C3F;
defparam \dds_gen[0].dds_inst|phase_accum[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N17
dffeas \dds_gen[0].dds_inst|phase_accum[25] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[25]~76_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[25] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N2
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|sin_addr[3]~feeder (
// Equation(s):
// \dds_gen[0].dds_inst|sin_addr[3]~feeder_combout  = \dds_gen[0].dds_inst|phase_accum [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|phase_accum [25]),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|sin_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[0].dds_inst|sin_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N3
dffeas \dds_gen[0].dds_inst|sin_addr[3] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|sin_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|sin_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[3] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|sin_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N18
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[26]~78 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[26]~78_combout  = (\dds_gen[0].dds_inst|phase_accum [26] & (\dds_gen[0].dds_inst|phase_accum[25]~77  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [26] & (!\dds_gen[0].dds_inst|phase_accum[25]~77  & VCC))
// \dds_gen[0].dds_inst|phase_accum[26]~79  = CARRY((\dds_gen[0].dds_inst|phase_accum [26] & !\dds_gen[0].dds_inst|phase_accum[25]~77 ))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[25]~77 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[26]~78_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[26]~79 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[26]~78 .lut_mask = 16'hC30C;
defparam \dds_gen[0].dds_inst|phase_accum[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N19
dffeas \dds_gen[0].dds_inst|phase_accum[26] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[26]~78_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[26] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N24
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|sin_addr[4]~feeder (
// Equation(s):
// \dds_gen[0].dds_inst|sin_addr[4]~feeder_combout  = \dds_gen[0].dds_inst|phase_accum [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|phase_accum [26]),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|sin_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[0].dds_inst|sin_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N25
dffeas \dds_gen[0].dds_inst|sin_addr[4] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|sin_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|sin_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[4] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|sin_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N20
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[27]~80 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[27]~80_combout  = (\dds_gen[0].dds_inst|phase_accum [27] & (!\dds_gen[0].dds_inst|phase_accum[26]~79 )) # (!\dds_gen[0].dds_inst|phase_accum [27] & ((\dds_gen[0].dds_inst|phase_accum[26]~79 ) # (GND)))
// \dds_gen[0].dds_inst|phase_accum[27]~81  = CARRY((!\dds_gen[0].dds_inst|phase_accum[26]~79 ) # (!\dds_gen[0].dds_inst|phase_accum [27]))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[26]~79 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[27]~80_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[27]~81 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[27]~80 .lut_mask = 16'h3C3F;
defparam \dds_gen[0].dds_inst|phase_accum[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N21
dffeas \dds_gen[0].dds_inst|phase_accum[27] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[27]~80_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[27] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N30
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|sin_addr[5]~feeder (
// Equation(s):
// \dds_gen[0].dds_inst|sin_addr[5]~feeder_combout  = \dds_gen[0].dds_inst|phase_accum [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\dds_gen[0].dds_inst|phase_accum [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|sin_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[5]~feeder .lut_mask = 16'hF0F0;
defparam \dds_gen[0].dds_inst|sin_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N31
dffeas \dds_gen[0].dds_inst|sin_addr[5] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|sin_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|sin_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[5] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|sin_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N22
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[28]~82 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[28]~82_combout  = (\dds_gen[0].dds_inst|phase_accum [28] & (\dds_gen[0].dds_inst|phase_accum[27]~81  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [28] & (!\dds_gen[0].dds_inst|phase_accum[27]~81  & VCC))
// \dds_gen[0].dds_inst|phase_accum[28]~83  = CARRY((\dds_gen[0].dds_inst|phase_accum [28] & !\dds_gen[0].dds_inst|phase_accum[27]~81 ))

	.dataa(\dds_gen[0].dds_inst|phase_accum [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[27]~81 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[28]~82_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[28]~83 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[28]~82 .lut_mask = 16'hA50A;
defparam \dds_gen[0].dds_inst|phase_accum[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N23
dffeas \dds_gen[0].dds_inst|phase_accum[28] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[28]~82_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[28] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N20
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|sin_addr[6]~feeder (
// Equation(s):
// \dds_gen[0].dds_inst|sin_addr[6]~feeder_combout  = \dds_gen[0].dds_inst|phase_accum [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|phase_accum [28]),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|sin_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[6]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[0].dds_inst|sin_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N21
dffeas \dds_gen[0].dds_inst|sin_addr[6] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|sin_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|sin_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[6] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|sin_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N24
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[29]~84 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[29]~84_combout  = (\dds_gen[0].dds_inst|phase_accum [29] & (!\dds_gen[0].dds_inst|phase_accum[28]~83 )) # (!\dds_gen[0].dds_inst|phase_accum [29] & ((\dds_gen[0].dds_inst|phase_accum[28]~83 ) # (GND)))
// \dds_gen[0].dds_inst|phase_accum[29]~85  = CARRY((!\dds_gen[0].dds_inst|phase_accum[28]~83 ) # (!\dds_gen[0].dds_inst|phase_accum [29]))

	.dataa(gnd),
	.datab(\dds_gen[0].dds_inst|phase_accum [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[28]~83 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[29]~84_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[29]~85 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[29]~84 .lut_mask = 16'h3C3F;
defparam \dds_gen[0].dds_inst|phase_accum[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N25
dffeas \dds_gen[0].dds_inst|phase_accum[29] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[29]~84_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[29] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|sin_addr[7]~feeder (
// Equation(s):
// \dds_gen[0].dds_inst|sin_addr[7]~feeder_combout  = \dds_gen[0].dds_inst|phase_accum [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|phase_accum [29]),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|sin_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[7]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[0].dds_inst|sin_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N23
dffeas \dds_gen[0].dds_inst|sin_addr[7] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|sin_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|sin_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[7] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|sin_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N26
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[30]~86 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[30]~86_combout  = (\dds_gen[0].dds_inst|phase_accum [30] & (\dds_gen[0].dds_inst|phase_accum[29]~85  $ (GND))) # (!\dds_gen[0].dds_inst|phase_accum [30] & (!\dds_gen[0].dds_inst|phase_accum[29]~85  & VCC))
// \dds_gen[0].dds_inst|phase_accum[30]~87  = CARRY((\dds_gen[0].dds_inst|phase_accum [30] & !\dds_gen[0].dds_inst|phase_accum[29]~85 ))

	.dataa(\dds_gen[0].dds_inst|phase_accum [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dds_gen[0].dds_inst|phase_accum[29]~85 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[30]~86_combout ),
	.cout(\dds_gen[0].dds_inst|phase_accum[30]~87 ));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[30]~86 .lut_mask = 16'hA50A;
defparam \dds_gen[0].dds_inst|phase_accum[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N27
dffeas \dds_gen[0].dds_inst|phase_accum[30] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[30]~86_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[30] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N8
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|sin_addr[8]~feeder (
// Equation(s):
// \dds_gen[0].dds_inst|sin_addr[8]~feeder_combout  = \dds_gen[0].dds_inst|phase_accum [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|phase_accum [30]),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|sin_addr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[8]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[0].dds_inst|sin_addr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N9
dffeas \dds_gen[0].dds_inst|sin_addr[8] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|sin_addr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|sin_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[8] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|sin_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N28
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|phase_accum[31]~88 (
// Equation(s):
// \dds_gen[0].dds_inst|phase_accum[31]~88_combout  = \dds_gen[0].dds_inst|phase_accum[30]~87  $ (\dds_gen[0].dds_inst|phase_accum [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|phase_accum [31]),
	.cin(\dds_gen[0].dds_inst|phase_accum[30]~87 ),
	.combout(\dds_gen[0].dds_inst|phase_accum[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[31]~88 .lut_mask = 16'h0FF0;
defparam \dds_gen[0].dds_inst|phase_accum[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y3_N29
dffeas \dds_gen[0].dds_inst|phase_accum[31] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|phase_accum[31]~88_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|phase_accum [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|phase_accum[31] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|phase_accum[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N12
cyclone10lp_lcell_comb \dds_gen[0].dds_inst|sin_addr[9]~feeder (
// Equation(s):
// \dds_gen[0].dds_inst|sin_addr[9]~feeder_combout  = \dds_gen[0].dds_inst|phase_accum [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dds_gen[0].dds_inst|phase_accum [31]),
	.cin(gnd),
	.combout(\dds_gen[0].dds_inst|sin_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[9]~feeder .lut_mask = 16'hFF00;
defparam \dds_gen[0].dds_inst|sin_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N13
dffeas \dds_gen[0].dds_inst|sin_addr[9] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|sin_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dds_gen[0].dds_inst|sin_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dds_gen[0].dds_inst|sin_addr[9] .is_wysiwyg = "true";
defparam \dds_gen[0].dds_inst|sin_addr[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y8_N0
cyclone10lp_ram_block \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\int_dds_clk_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout }),
	.portaaddr({\dds_gen[0].dds_inst|sin_addr [9],\dds_gen[0].dds_inst|sin_addr [8],\dds_gen[0].dds_inst|sin_addr [7],\dds_gen[0].dds_inst|sin_addr [6],\dds_gen[0].dds_inst|sin_addr [5],\dds_gen[0].dds_inst|sin_addr [4],\dds_gen[0].dds_inst|sin_addr [3],\dds_gen[0].dds_inst|sin_addr [2],
\dds_gen[0].dds_inst|sin_addr [1],\dds_gen[0].dds_inst|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dds:dds_gen[0].dds_inst|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_dif1:auto_generated|ALTSYNCRAM";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 9;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 9;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y13_N25
dffeas \int_dds[0].data[0]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y13_N18
dffeas \int_dds[0].data[1]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N11
dffeas \int_dds[0].data[2]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N4
dffeas \int_dds[0].data[3]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y13_N4
dffeas \int_dds[0].data[4]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y13_N11
dffeas \int_dds[0].data[5]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y8_N18
dffeas \int_dds[0].data[6]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y8_N25
dffeas \int_dds[0].data[7]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y7_N4
dffeas \int_dds[0].data[8]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y7_N0
cyclone10lp_ram_block \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\int_dds_clk_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc}),
	.portaaddr({\dds_gen[0].dds_inst|sin_addr [9],\dds_gen[0].dds_inst|sin_addr [8],\dds_gen[0].dds_inst|sin_addr [7],\dds_gen[0].dds_inst|sin_addr [6],\dds_gen[0].dds_inst|sin_addr [5],\dds_gen[0].dds_inst|sin_addr [4],\dds_gen[0].dds_inst|sin_addr [3],\dds_gen[0].dds_inst|sin_addr [2],
\dds_gen[0].dds_inst|sin_addr [1],\dds_gen[0].dds_inst|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dds:dds_gen[0].dds_inst|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_dif1:auto_generated|ALTSYNCRAM";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 9;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 9;
defparam \dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y7_N11
dffeas \int_dds[0].data[9]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y6_N25
dffeas \int_dds[0].data[10]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y5_N4
dffeas \int_dds[0].data[11]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y4_N11
dffeas \int_dds[0].data[12]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y4_N18
dffeas \int_dds[0].data[13]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[0].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[0].data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[0].data[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[0].data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y11_N25
dffeas \int_dds[1].data[0]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y11_N18
dffeas \int_dds[1].data[1]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y9_N4
dffeas \int_dds[1].data[2]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y10_N25
dffeas \int_dds[1].data[3]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y6_N0
cyclone10lp_ram_block \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\int_dds_clk_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout }),
	.portaaddr({\dds_gen[0].dds_inst|sin_addr [9],\dds_gen[0].dds_inst|sin_addr [8],\dds_gen[0].dds_inst|sin_addr [7],\dds_gen[0].dds_inst|sin_addr [6],\dds_gen[0].dds_inst|sin_addr [5],\dds_gen[0].dds_inst|sin_addr [4],\dds_gen[0].dds_inst|sin_addr [3],\dds_gen[0].dds_inst|sin_addr [2],
\dds_gen[0].dds_inst|sin_addr [1],\dds_gen[0].dds_inst|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dds:dds_gen[1].dds_inst|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_dif1:auto_generated|ALTSYNCRAM";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y10_N11
dffeas \int_dds[1].data[4]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y10_N4
dffeas \int_dds[1].data[5]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y3_N4
dffeas \int_dds[1].data[6]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y3_N11
dffeas \int_dds[1].data[7]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y2_N4
dffeas \int_dds[1].data[8]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y2_N11
dffeas \int_dds[1].data[9]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y2_N18
dffeas \int_dds[1].data[10]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y2_N25
dffeas \int_dds[1].data[11]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y9_N18
dffeas \int_dds[1].data[12]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y4_N0
cyclone10lp_ram_block \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\int_dds_clk_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc}),
	.portaaddr({\dds_gen[0].dds_inst|sin_addr [9],\dds_gen[0].dds_inst|sin_addr [8],\dds_gen[0].dds_inst|sin_addr [7],\dds_gen[0].dds_inst|sin_addr [6],\dds_gen[0].dds_inst|sin_addr [5],\dds_gen[0].dds_inst|sin_addr [4],\dds_gen[0].dds_inst|sin_addr [3],\dds_gen[0].dds_inst|sin_addr [2],
\dds_gen[0].dds_inst|sin_addr [1],\dds_gen[0].dds_inst|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dds:dds_gen[1].dds_inst|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_dif1:auto_generated|ALTSYNCRAM";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 10;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 9;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 2;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 1023;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 10;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 9;
defparam \dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y9_N11
dffeas \int_dds[1].data[13]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[1].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[1].data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[1].data[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[1].data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X7_Y0_N4
dffeas \int_dds[2].data[0]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X7_Y0_N11
dffeas \int_dds[2].data[1]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X9_Y0_N25
dffeas \int_dds[2].data[2]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X9_Y0_N32
dffeas \int_dds[2].data[3]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X3_Y0_N32
dffeas \int_dds[2].data[4]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N4
dffeas \int_dds[2].data[5]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y0_N11
dffeas \int_dds[2].data[6]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y0_N18
dffeas \int_dds[2].data[7]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y1_N0
cyclone10lp_ram_block \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\int_dds_clk_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout }),
	.portaaddr({\dds_gen[0].dds_inst|sin_addr [9],\dds_gen[0].dds_inst|sin_addr [8],\dds_gen[0].dds_inst|sin_addr [7],\dds_gen[0].dds_inst|sin_addr [6],\dds_gen[0].dds_inst|sin_addr [5],\dds_gen[0].dds_inst|sin_addr [4],\dds_gen[0].dds_inst|sin_addr [3],\dds_gen[0].dds_inst|sin_addr [2],
\dds_gen[0].dds_inst|sin_addr [1],\dds_gen[0].dds_inst|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dds:dds_gen[2].dds_inst|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_dif1:auto_generated|ALTSYNCRAM";
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 9;
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 9;
defparam \dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: DDIOOUTCELL_X9_Y0_N11
dffeas \int_dds[2].data[8]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X9_Y0_N18
dffeas \int_dds[2].data[9]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X7_Y0_N25
dffeas \int_dds[2].data[10]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X7_Y0_N18
dffeas \int_dds[2].data[11]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X3_Y0_N25
dffeas \int_dds[2].data[12]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X3_Y0_N18
dffeas \int_dds[2].data[13]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[2].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[2].data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[2].data[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[2].data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X16_Y0_N4
dffeas \int_dds[3].data[0]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[0]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X16_Y0_N11
dffeas \int_dds[3].data[1]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[1]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X19_Y0_N4
dffeas \int_dds[3].data[2]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[2]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y2_N0
cyclone10lp_ram_block \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\int_dds_clk_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc,\~GND~combout ,vcc}),
	.portaaddr({\dds_gen[0].dds_inst|sin_addr [9],\dds_gen[0].dds_inst|sin_addr [8],\dds_gen[0].dds_inst|sin_addr [7],\dds_gen[0].dds_inst|sin_addr [6],\dds_gen[0].dds_inst|sin_addr [5],\dds_gen[0].dds_inst|sin_addr [4],\dds_gen[0].dds_inst|sin_addr [3],\dds_gen[0].dds_inst|sin_addr [2],
\dds_gen[0].dds_inst|sin_addr [1],\dds_gen[0].dds_inst|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dds:dds_gen[3].dds_inst|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_dif1:auto_generated|ALTSYNCRAM";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 9;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 9;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: DDIOOUTCELL_X19_Y0_N11
dffeas \int_dds[3].data[3]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[3]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X19_Y0_N18
dffeas \int_dds[3].data[4]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[4]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X19_Y0_N25
dffeas \int_dds[3].data[5]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[5]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y0_N32
dffeas \int_dds[3].data[6]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[6]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X9_Y0_N4
dffeas \int_dds[3].data[7]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[7]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N25
dffeas \int_dds[3].data[8]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[8]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N32
dffeas \int_dds[3].data[9]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[9]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N11
dffeas \int_dds[3].data[10]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[10]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N18
dffeas \int_dds[3].data[11]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[11]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X13_Y3_N0
cyclone10lp_ram_block \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\int_dds_clk_in~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,vcc,\~GND~combout }),
	.portaaddr({\dds_gen[0].dds_inst|sin_addr [9],\dds_gen[0].dds_inst|sin_addr [8],\dds_gen[0].dds_inst|sin_addr [7],\dds_gen[0].dds_inst|sin_addr [6],\dds_gen[0].dds_inst|sin_addr [5],\dds_gen[0].dds_inst|sin_addr [4],\dds_gen[0].dds_inst|sin_addr [3],\dds_gen[0].dds_inst|sin_addr [2],
\dds_gen[0].dds_inst|sin_addr [1],\dds_gen[0].dds_inst|sin_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dds:dds_gen[3].dds_inst|dds_sin_mem:dds_sin_mem_inst|altsyncram:altsyncram_component|altsyncram_dif1:auto_generated|ALTSYNCRAM";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 10;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 9;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 1023;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 1024;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 10;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 9;
defparam \dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: DDIOOUTCELL_X14_Y0_N4
dffeas \int_dds[3].data[12]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[12]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X14_Y0_N11
dffeas \int_dds[3].data[13]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\dds_gen[3].dds_inst|dds_sin_mem_inst|altsyncram_component|auto_generated|q_a [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_dds[3].data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_dds[3].data[13]~reg0 .is_wysiwyg = "true";
defparam \int_dds[3].data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N1
cyclone10lp_io_ibuf \ext_rio_out[0]~input (
	.i(ext_rio_out[0]),
	.ibar(gnd),
	.o(\ext_rio_out[0]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[0]~input .bus_hold = "false";
defparam \ext_rio_out[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N20
cyclone10lp_lcell_comb \rio_out[0]~feeder (
// Equation(s):
// \rio_out[0]~feeder_combout  = \ext_rio_out[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ext_rio_out[0]~input_o ),
	.cin(gnd),
	.combout(\rio_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_out[0]~feeder .lut_mask = 16'hFF00;
defparam \rio_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N21
dffeas \rio_out[0] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_out[0] .is_wysiwyg = "true";
defparam \rio_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N20
cyclone10lp_lcell_comb \int_rio_out[0]~reg0feeder (
// Equation(s):
// \int_rio_out[0]~reg0feeder_combout  = rio_out[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_out[0]),
	.cin(gnd),
	.combout(\int_rio_out[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_rio_out[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_rio_out[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N21
dffeas \int_rio_out[0]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_rio_out[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_rio_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_rio_out[0]~reg0 .is_wysiwyg = "true";
defparam \int_rio_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N8
cyclone10lp_io_ibuf \ext_rio_out[1]~input (
	.i(ext_rio_out[1]),
	.ibar(gnd),
	.o(\ext_rio_out[1]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[1]~input .bus_hold = "false";
defparam \ext_rio_out[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N22
cyclone10lp_lcell_comb \rio_out[1]~feeder (
// Equation(s):
// \rio_out[1]~feeder_combout  = \ext_rio_out[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ext_rio_out[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rio_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_out[1]~feeder .lut_mask = 16'hF0F0;
defparam \rio_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N23
dffeas \rio_out[1] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_out[1] .is_wysiwyg = "true";
defparam \rio_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N0
cyclone10lp_lcell_comb \int_rio_out[1]~reg0feeder (
// Equation(s):
// \int_rio_out[1]~reg0feeder_combout  = rio_out[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_out[1]),
	.cin(gnd),
	.combout(\int_rio_out[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_rio_out[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_rio_out[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N1
dffeas \int_rio_out[1]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_rio_out[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_rio_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_rio_out[1]~reg0 .is_wysiwyg = "true";
defparam \int_rio_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y8_N22
cyclone10lp_io_ibuf \ext_rio_out[2]~input (
	.i(ext_rio_out[2]),
	.ibar(gnd),
	.o(\ext_rio_out[2]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[2]~input .bus_hold = "false";
defparam \ext_rio_out[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N18
cyclone10lp_lcell_comb \rio_out[2]~feeder (
// Equation(s):
// \rio_out[2]~feeder_combout  = \ext_rio_out[2]~input_o 

	.dataa(\ext_rio_out[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rio_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_out[2]~feeder .lut_mask = 16'hAAAA;
defparam \rio_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \rio_out[2] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_out[2] .is_wysiwyg = "true";
defparam \rio_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N10
cyclone10lp_lcell_comb \int_rio_out[2]~reg0feeder (
// Equation(s):
// \int_rio_out[2]~reg0feeder_combout  = rio_out[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_out[2]),
	.cin(gnd),
	.combout(\int_rio_out[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_rio_out[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_rio_out[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N11
dffeas \int_rio_out[2]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_rio_out[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_rio_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_rio_out[2]~reg0 .is_wysiwyg = "true";
defparam \int_rio_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y7_N1
cyclone10lp_io_ibuf \ext_rio_out[3]~input (
	.i(ext_rio_out[3]),
	.ibar(gnd),
	.o(\ext_rio_out[3]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[3]~input .bus_hold = "false";
defparam \ext_rio_out[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N6
cyclone10lp_lcell_comb \rio_out[3]~feeder (
// Equation(s):
// \rio_out[3]~feeder_combout  = \ext_rio_out[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ext_rio_out[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rio_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_out[3]~feeder .lut_mask = 16'hF0F0;
defparam \rio_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N7
dffeas \rio_out[3] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_out[3] .is_wysiwyg = "true";
defparam \rio_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N2
cyclone10lp_lcell_comb \int_rio_out[3]~reg0feeder (
// Equation(s):
// \int_rio_out[3]~reg0feeder_combout  = rio_out[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_out[3]),
	.cin(gnd),
	.combout(\int_rio_out[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_rio_out[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_rio_out[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N3
dffeas \int_rio_out[3]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_rio_out[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_rio_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_rio_out[3]~reg0 .is_wysiwyg = "true";
defparam \int_rio_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N1
cyclone10lp_io_ibuf \ext_rio_out[4]~input (
	.i(ext_rio_out[4]),
	.ibar(gnd),
	.o(\ext_rio_out[4]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[4]~input .bus_hold = "false";
defparam \ext_rio_out[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N8
cyclone10lp_lcell_comb \rio_out[4]~feeder (
// Equation(s):
// \rio_out[4]~feeder_combout  = \ext_rio_out[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ext_rio_out[4]~input_o ),
	.cin(gnd),
	.combout(\rio_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_out[4]~feeder .lut_mask = 16'hFF00;
defparam \rio_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N9
dffeas \rio_out[4] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_out[4] .is_wysiwyg = "true";
defparam \rio_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N4
cyclone10lp_lcell_comb \int_rio_out[4]~reg0feeder (
// Equation(s):
// \int_rio_out[4]~reg0feeder_combout  = rio_out[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(rio_out[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_rio_out[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_rio_out[4]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_rio_out[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N5
dffeas \int_rio_out[4]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_rio_out[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_rio_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_rio_out[4]~reg0 .is_wysiwyg = "true";
defparam \int_rio_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y5_N8
cyclone10lp_io_ibuf \ext_rio_out[5]~input (
	.i(ext_rio_out[5]),
	.ibar(gnd),
	.o(\ext_rio_out[5]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[5]~input .bus_hold = "false";
defparam \ext_rio_out[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N24
cyclone10lp_lcell_comb \rio_out[5]~feeder (
// Equation(s):
// \rio_out[5]~feeder_combout  = \ext_rio_out[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ext_rio_out[5]~input_o ),
	.cin(gnd),
	.combout(\rio_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_out[5]~feeder .lut_mask = 16'hFF00;
defparam \rio_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N25
dffeas \rio_out[5] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_out[5] .is_wysiwyg = "true";
defparam \rio_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N14
cyclone10lp_lcell_comb \int_rio_out[5]~reg0feeder (
// Equation(s):
// \int_rio_out[5]~reg0feeder_combout  = rio_out[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_out[5]),
	.cin(gnd),
	.combout(\int_rio_out[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_rio_out[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_rio_out[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N15
dffeas \int_rio_out[5]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_rio_out[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_rio_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_rio_out[5]~reg0 .is_wysiwyg = "true";
defparam \int_rio_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y4_N8
cyclone10lp_io_ibuf \ext_rio_out[6]~input (
	.i(ext_rio_out[6]),
	.ibar(gnd),
	.o(\ext_rio_out[6]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[6]~input .bus_hold = "false";
defparam \ext_rio_out[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N14
cyclone10lp_lcell_comb \rio_out[6]~feeder (
// Equation(s):
// \rio_out[6]~feeder_combout  = \ext_rio_out[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ext_rio_out[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rio_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_out[6]~feeder .lut_mask = 16'hF0F0;
defparam \rio_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N15
dffeas \rio_out[6] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_out[6] .is_wysiwyg = "true";
defparam \rio_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N0
cyclone10lp_lcell_comb \int_rio_out[6]~reg0feeder (
// Equation(s):
// \int_rio_out[6]~reg0feeder_combout  = rio_out[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(rio_out[6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\int_rio_out[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_rio_out[6]~reg0feeder .lut_mask = 16'hF0F0;
defparam \int_rio_out[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N1
dffeas \int_rio_out[6]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_rio_out[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_rio_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_rio_out[6]~reg0 .is_wysiwyg = "true";
defparam \int_rio_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y3_N1
cyclone10lp_io_ibuf \ext_rio_out[7]~input (
	.i(ext_rio_out[7]),
	.ibar(gnd),
	.o(\ext_rio_out[7]~input_o ));
// synopsys translate_off
defparam \ext_rio_out[7]~input .bus_hold = "false";
defparam \ext_rio_out[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N10
cyclone10lp_lcell_comb \rio_out[7]~feeder (
// Equation(s):
// \rio_out[7]~feeder_combout  = \ext_rio_out[7]~input_o 

	.dataa(\ext_rio_out[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\rio_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_out[7]~feeder .lut_mask = 16'hAAAA;
defparam \rio_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N11
dffeas \rio_out[7] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_out[7] .is_wysiwyg = "true";
defparam \rio_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N30
cyclone10lp_lcell_comb \int_rio_out[7]~reg0feeder (
// Equation(s):
// \int_rio_out[7]~reg0feeder_combout  = rio_out[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_out[7]),
	.cin(gnd),
	.combout(\int_rio_out[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \int_rio_out[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \int_rio_out[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N31
dffeas \int_rio_out[7]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\int_rio_out[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\int_rio_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \int_rio_out[7]~reg0 .is_wysiwyg = "true";
defparam \int_rio_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cyclone10lp_io_ibuf \int_rio_in[0]~input (
	.i(int_rio_in[0]),
	.ibar(gnd),
	.o(\int_rio_in[0]~input_o ));
// synopsys translate_off
defparam \int_rio_in[0]~input .bus_hold = "false";
defparam \int_rio_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N18
cyclone10lp_lcell_comb \rio_in[0]~feeder (
// Equation(s):
// \rio_in[0]~feeder_combout  = \int_rio_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_rio_in[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rio_in[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_in[0]~feeder .lut_mask = 16'hF0F0;
defparam \rio_in[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N19
dffeas \rio_in[0] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_in[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_in[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_in[0] .is_wysiwyg = "true";
defparam \rio_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N28
cyclone10lp_lcell_comb \ext_rio_in[0]~reg0feeder (
// Equation(s):
// \ext_rio_in[0]~reg0feeder_combout  = rio_in[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_in[0]),
	.cin(gnd),
	.combout(\ext_rio_in[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ext_rio_in[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \ext_rio_in[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N29
dffeas \ext_rio_in[0]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\ext_rio_in[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ext_rio_in[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ext_rio_in[0]~reg0 .is_wysiwyg = "true";
defparam \ext_rio_in[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N29
cyclone10lp_io_ibuf \int_rio_in[1]~input (
	.i(int_rio_in[1]),
	.ibar(gnd),
	.o(\int_rio_in[1]~input_o ));
// synopsys translate_off
defparam \int_rio_in[1]~input .bus_hold = "false";
defparam \int_rio_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N16
cyclone10lp_lcell_comb \rio_in[1]~feeder (
// Equation(s):
// \rio_in[1]~feeder_combout  = \int_rio_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_rio_in[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rio_in[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_in[1]~feeder .lut_mask = 16'hF0F0;
defparam \rio_in[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N17
dffeas \rio_in[1] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_in[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_in[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_in[1] .is_wysiwyg = "true";
defparam \rio_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N8
cyclone10lp_lcell_comb \ext_rio_in[1]~reg0feeder (
// Equation(s):
// \ext_rio_in[1]~reg0feeder_combout  = rio_in[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_in[1]),
	.cin(gnd),
	.combout(\ext_rio_in[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ext_rio_in[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \ext_rio_in[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N9
dffeas \ext_rio_in[1]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\ext_rio_in[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ext_rio_in[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ext_rio_in[1]~reg0 .is_wysiwyg = "true";
defparam \ext_rio_in[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N22
cyclone10lp_io_ibuf \int_rio_in[2]~input (
	.i(int_rio_in[2]),
	.ibar(gnd),
	.o(\int_rio_in[2]~input_o ));
// synopsys translate_off
defparam \int_rio_in[2]~input .bus_hold = "false";
defparam \int_rio_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N6
cyclone10lp_lcell_comb \rio_in[2]~feeder (
// Equation(s):
// \rio_in[2]~feeder_combout  = \int_rio_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_rio_in[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rio_in[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_in[2]~feeder .lut_mask = 16'hF0F0;
defparam \rio_in[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N7
dffeas \rio_in[2] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_in[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_in[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_in[2] .is_wysiwyg = "true";
defparam \rio_in[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N16
cyclone10lp_lcell_comb \ext_rio_in[2]~reg0feeder (
// Equation(s):
// \ext_rio_in[2]~reg0feeder_combout  = rio_in[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_in[2]),
	.cin(gnd),
	.combout(\ext_rio_in[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ext_rio_in[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \ext_rio_in[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \ext_rio_in[2]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\ext_rio_in[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ext_rio_in[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ext_rio_in[2]~reg0 .is_wysiwyg = "true";
defparam \ext_rio_in[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N29
cyclone10lp_io_ibuf \int_rio_in[3]~input (
	.i(int_rio_in[3]),
	.ibar(gnd),
	.o(\int_rio_in[3]~input_o ));
// synopsys translate_off
defparam \int_rio_in[3]~input .bus_hold = "false";
defparam \int_rio_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N26
cyclone10lp_lcell_comb \rio_in[3]~feeder (
// Equation(s):
// \rio_in[3]~feeder_combout  = \int_rio_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\int_rio_in[3]~input_o ),
	.cin(gnd),
	.combout(\rio_in[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_in[3]~feeder .lut_mask = 16'hFF00;
defparam \rio_in[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N27
dffeas \rio_in[3] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_in[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_in[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_in[3] .is_wysiwyg = "true";
defparam \rio_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N26
cyclone10lp_lcell_comb \ext_rio_in[3]~reg0feeder (
// Equation(s):
// \ext_rio_in[3]~reg0feeder_combout  = rio_in[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_in[3]),
	.cin(gnd),
	.combout(\ext_rio_in[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ext_rio_in[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \ext_rio_in[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N27
dffeas \ext_rio_in[3]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\ext_rio_in[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ext_rio_in[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ext_rio_in[3]~reg0 .is_wysiwyg = "true";
defparam \ext_rio_in[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cyclone10lp_io_ibuf \int_rio_in[4]~input (
	.i(int_rio_in[4]),
	.ibar(gnd),
	.o(\int_rio_in[4]~input_o ));
// synopsys translate_off
defparam \int_rio_in[4]~input .bus_hold = "false";
defparam \int_rio_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N12
cyclone10lp_lcell_comb \rio_in[4]~feeder (
// Equation(s):
// \rio_in[4]~feeder_combout  = \int_rio_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_rio_in[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rio_in[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_in[4]~feeder .lut_mask = 16'hF0F0;
defparam \rio_in[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N13
dffeas \rio_in[4] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_in[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_in[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_in[4] .is_wysiwyg = "true";
defparam \rio_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N30
cyclone10lp_lcell_comb \ext_rio_in[4]~reg0feeder (
// Equation(s):
// \ext_rio_in[4]~reg0feeder_combout  = rio_in[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_in[4]),
	.cin(gnd),
	.combout(\ext_rio_in[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ext_rio_in[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \ext_rio_in[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N31
dffeas \ext_rio_in[4]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\ext_rio_in[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ext_rio_in[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ext_rio_in[4]~reg0 .is_wysiwyg = "true";
defparam \ext_rio_in[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclone10lp_io_ibuf \int_rio_in[5]~input (
	.i(int_rio_in[5]),
	.ibar(gnd),
	.o(\int_rio_in[5]~input_o ));
// synopsys translate_off
defparam \int_rio_in[5]~input .bus_hold = "false";
defparam \int_rio_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N24
cyclone10lp_lcell_comb \rio_in[5]~feeder (
// Equation(s):
// \rio_in[5]~feeder_combout  = \int_rio_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_rio_in[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rio_in[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_in[5]~feeder .lut_mask = 16'hF0F0;
defparam \rio_in[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N25
dffeas \rio_in[5] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_in[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_in[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_in[5] .is_wysiwyg = "true";
defparam \rio_in[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y4_N22
cyclone10lp_lcell_comb \ext_rio_in[5]~reg0feeder (
// Equation(s):
// \ext_rio_in[5]~reg0feeder_combout  = rio_in[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_in[5]),
	.cin(gnd),
	.combout(\ext_rio_in[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ext_rio_in[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \ext_rio_in[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y4_N23
dffeas \ext_rio_in[5]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\ext_rio_in[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ext_rio_in[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ext_rio_in[5]~reg0 .is_wysiwyg = "true";
defparam \ext_rio_in[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N22
cyclone10lp_io_ibuf \int_rio_in[6]~input (
	.i(int_rio_in[6]),
	.ibar(gnd),
	.o(\int_rio_in[6]~input_o ));
// synopsys translate_off
defparam \int_rio_in[6]~input .bus_hold = "false";
defparam \int_rio_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N28
cyclone10lp_lcell_comb \rio_in[6]~feeder (
// Equation(s):
// \rio_in[6]~feeder_combout  = \int_rio_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\int_rio_in[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\rio_in[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rio_in[6]~feeder .lut_mask = 16'hF0F0;
defparam \rio_in[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N29
dffeas \rio_in[6] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\rio_in[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_in[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_in[6] .is_wysiwyg = "true";
defparam \rio_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N4
cyclone10lp_lcell_comb \ext_rio_in[6]~reg0feeder (
// Equation(s):
// \ext_rio_in[6]~reg0feeder_combout  = rio_in[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_in[6]),
	.cin(gnd),
	.combout(\ext_rio_in[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ext_rio_in[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \ext_rio_in[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N5
dffeas \ext_rio_in[6]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\ext_rio_in[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ext_rio_in[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ext_rio_in[6]~reg0 .is_wysiwyg = "true";
defparam \ext_rio_in[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N29
cyclone10lp_io_ibuf \int_rio_in[7]~input (
	.i(int_rio_in[7]),
	.ibar(gnd),
	.o(\int_rio_in[7]~input_o ));
// synopsys translate_off
defparam \int_rio_in[7]~input .bus_hold = "false";
defparam \int_rio_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y4_N13
dffeas \rio_in[7] (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\int_rio_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rio_in[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rio_in[7] .is_wysiwyg = "true";
defparam \rio_in[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y4_N2
cyclone10lp_lcell_comb \ext_rio_in[7]~reg0feeder (
// Equation(s):
// \ext_rio_in[7]~reg0feeder_combout  = rio_in[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rio_in[7]),
	.cin(gnd),
	.combout(\ext_rio_in[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ext_rio_in[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \ext_rio_in[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y4_N3
dffeas \ext_rio_in[7]~reg0 (
	.clk(\int_dds_clk_in~inputclkctrl_outclk ),
	.d(\ext_rio_in[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\sys_pll_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ext_rio_in[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ext_rio_in[7]~reg0 .is_wysiwyg = "true";
defparam \ext_rio_in[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL3E0
cyclone10lp_clkctrl \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff_outclk ));
// synopsys translate_off
defparam \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff .clock_type = "external clock output";
defparam \sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff .ena_register_mode = "double register";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X1_Y29_N34
cyclone10lp_pseudo_diff_out \out_clk_100MHz~output_pseudo_diff (
	.i(\sys_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_out_clk_100MHz_7e_output_pseudo_diff_outclk ),
	.o(\out_clk_100MHz~output_pseudo_diff_o ),
	.obar(\out_clk_100MHz~output_pseudo_diffoutn ));

// Location: IOIBUF_X0_Y12_N15
cyclone10lp_io_ibuf \int_dds_fb[0]~input (
	.i(int_dds_fb[0]),
	.ibar(gnd),
	.o(\int_dds_fb[0]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[0]~input .bus_hold = "false";
defparam \int_dds_fb[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N22
cyclone10lp_io_ibuf \int_dds_fb[1]~input (
	.i(int_dds_fb[1]),
	.ibar(gnd),
	.o(\int_dds_fb[1]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[1]~input .bus_hold = "false";
defparam \int_dds_fb[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cyclone10lp_io_ibuf \int_dds_fb[2]~input (
	.i(int_dds_fb[2]),
	.ibar(gnd),
	.o(\int_dds_fb[2]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[2]~input .bus_hold = "false";
defparam \int_dds_fb[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
cyclone10lp_io_ibuf \int_dds_fb[3]~input (
	.i(int_dds_fb[3]),
	.ibar(gnd),
	.o(\int_dds_fb[3]~input_o ));
// synopsys translate_off
defparam \int_dds_fb[3]~input .bus_hold = "false";
defparam \int_dds_fb[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N8
cyclone10lp_io_ibuf \dds_sync~input (
	.i(dds_sync),
	.ibar(\dds_sync(n) ),
	.o(\dds_sync~input_o ));
// synopsys translate_off
defparam \dds_sync~input .bus_hold = "false";
defparam \dds_sync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cyclone10lp_io_ibuf \int_dds_pll_sdo~input (
	.i(int_dds_pll_sdo),
	.ibar(gnd),
	.o(\int_dds_pll_sdo~input_o ));
// synopsys translate_off
defparam \int_dds_pll_sdo~input .bus_hold = "false";
defparam \int_dds_pll_sdo~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N15
cyclone10lp_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y0_N22
cyclone10lp_io_ibuf \i2c_scl~input (
	.i(i2c_scl),
	.ibar(gnd),
	.o(\i2c_scl~input_o ));
// synopsys translate_off
defparam \i2c_scl~input .bus_hold = "false";
defparam \i2c_scl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclone10lp_io_ibuf \i2c_alert~input (
	.i(i2c_alert),
	.ibar(gnd),
	.o(\i2c_alert~input_o ));
// synopsys translate_off
defparam \i2c_alert~input .bus_hold = "false";
defparam \i2c_alert~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cyclone10lp_io_ibuf \fpga_rx~input (
	.i(fpga_rx),
	.ibar(gnd),
	.o(\fpga_rx~input_o ));
// synopsys translate_off
defparam \fpga_rx~input .bus_hold = "false";
defparam \fpga_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N1
cyclone10lp_io_ibuf \spi_mosi[0]~input (
	.i(spi_mosi[0]),
	.ibar(\spi_mosi[0](n) ),
	.o(\spi_mosi[0]~input_o ));
// synopsys translate_off
defparam \spi_mosi[0]~input .bus_hold = "false";
defparam \spi_mosi[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N15
cyclone10lp_io_ibuf \spi_mosi[1]~input (
	.i(spi_mosi[1]),
	.ibar(\spi_mosi[1](n) ),
	.o(\spi_mosi[1]~input_o ));
// synopsys translate_off
defparam \spi_mosi[1]~input .bus_hold = "false";
defparam \spi_mosi[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N1
cyclone10lp_io_ibuf \spi_mosi[2]~input (
	.i(spi_mosi[2]),
	.ibar(\spi_mosi[2](n) ),
	.o(\spi_mosi[2]~input_o ));
// synopsys translate_off
defparam \spi_mosi[2]~input .bus_hold = "false";
defparam \spi_mosi[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N8
cyclone10lp_io_ibuf \spi_mosi[3]~input (
	.i(spi_mosi[3]),
	.ibar(\spi_mosi[3](n) ),
	.o(\spi_mosi[3]~input_o ));
// synopsys translate_off
defparam \spi_mosi[3]~input .bus_hold = "false";
defparam \spi_mosi[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cyclone10lp_io_ibuf \spi_sclk~input (
	.i(spi_sclk),
	.ibar(\spi_sclk(n) ),
	.o(\spi_sclk~input_o ));
// synopsys translate_off
defparam \spi_sclk~input .bus_hold = "false";
defparam \spi_sclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N15
cyclone10lp_io_ibuf \spi_cs~input (
	.i(spi_cs),
	.ibar(\spi_cs(n) ),
	.o(\spi_cs~input_o ));
// synopsys translate_off
defparam \spi_cs~input .bus_hold = "false";
defparam \spi_cs~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N8
cyclone10lp_io_ibuf \in_clk_100MHz~input (
	.i(in_clk_100MHz),
	.ibar(\in_clk_100MHz(n) ),
	.o(\in_clk_100MHz~input_o ));
// synopsys translate_off
defparam \in_clk_100MHz~input .bus_hold = "false";
defparam \in_clk_100MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N15
cyclone10lp_io_ibuf \reserve_lvds[3]~input (
	.i(reserve_lvds[3]),
	.ibar(\reserve_lvds[3](n) ),
	.o(\reserve_lvds[3]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[3]~input .bus_hold = "false";
defparam \reserve_lvds[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y17_N1
cyclone10lp_io_ibuf \reserve_lvds[2]~input (
	.i(reserve_lvds[2]),
	.ibar(\reserve_lvds[2](n) ),
	.o(\reserve_lvds[2]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[2]~input .bus_hold = "false";
defparam \reserve_lvds[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N22
cyclone10lp_io_ibuf \reserve_lvds[1]~input (
	.i(reserve_lvds[1]),
	.ibar(\reserve_lvds[1](n) ),
	.o(\reserve_lvds[1]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[1]~input .bus_hold = "false";
defparam \reserve_lvds[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y21_N22
cyclone10lp_io_ibuf \reserve_lvds[0]~input (
	.i(reserve_lvds[0]),
	.ibar(\reserve_lvds[0](n) ),
	.o(\reserve_lvds[0]~input_o ));
// synopsys translate_off
defparam \reserve_lvds[0]~input .bus_hold = "false";
defparam \reserve_lvds[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cyclone10lp_io_ibuf \reserve_3v3[7]~input (
	.i(reserve_3v3[7]),
	.ibar(gnd),
	.o(\reserve_3v3[7]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[7]~input .bus_hold = "false";
defparam \reserve_3v3[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N29
cyclone10lp_io_ibuf \reserve_3v3[6]~input (
	.i(reserve_3v3[6]),
	.ibar(gnd),
	.o(\reserve_3v3[6]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[6]~input .bus_hold = "false";
defparam \reserve_3v3[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N8
cyclone10lp_io_ibuf \reserve_3v3[5]~input (
	.i(reserve_3v3[5]),
	.ibar(gnd),
	.o(\reserve_3v3[5]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[5]~input .bus_hold = "false";
defparam \reserve_3v3[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y0_N15
cyclone10lp_io_ibuf \reserve_3v3[4]~input (
	.i(reserve_3v3[4]),
	.ibar(gnd),
	.o(\reserve_3v3[4]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[4]~input .bus_hold = "false";
defparam \reserve_3v3[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cyclone10lp_io_ibuf \reserve_3v3[3]~input (
	.i(reserve_3v3[3]),
	.ibar(gnd),
	.o(\reserve_3v3[3]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[3]~input .bus_hold = "false";
defparam \reserve_3v3[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cyclone10lp_io_ibuf \reserve_3v3[2]~input (
	.i(reserve_3v3[2]),
	.ibar(gnd),
	.o(\reserve_3v3[2]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[2]~input .bus_hold = "false";
defparam \reserve_3v3[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N29
cyclone10lp_io_ibuf \reserve_3v3[1]~input (
	.i(reserve_3v3[1]),
	.ibar(gnd),
	.o(\reserve_3v3[1]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[1]~input .bus_hold = "false";
defparam \reserve_3v3[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
cyclone10lp_io_ibuf \reserve_3v3[0]~input (
	.i(reserve_3v3[0]),
	.ibar(gnd),
	.o(\reserve_3v3[0]~input_o ));
// synopsys translate_off
defparam \reserve_3v3[0]~input .bus_hold = "false";
defparam \reserve_3v3[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N15
cyclone10lp_io_ibuf \reserve_2v5[7]~input (
	.i(reserve_2v5[7]),
	.ibar(gnd),
	.o(\reserve_2v5[7]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[7]~input .bus_hold = "false";
defparam \reserve_2v5[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N22
cyclone10lp_io_ibuf \reserve_2v5[6]~input (
	.i(reserve_2v5[6]),
	.ibar(gnd),
	.o(\reserve_2v5[6]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[6]~input .bus_hold = "false";
defparam \reserve_2v5[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N29
cyclone10lp_io_ibuf \reserve_2v5[5]~input (
	.i(reserve_2v5[5]),
	.ibar(gnd),
	.o(\reserve_2v5[5]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[5]~input .bus_hold = "false";
defparam \reserve_2v5[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N1
cyclone10lp_io_ibuf \reserve_2v5[4]~input (
	.i(reserve_2v5[4]),
	.ibar(gnd),
	.o(\reserve_2v5[4]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[4]~input .bus_hold = "false";
defparam \reserve_2v5[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N22
cyclone10lp_io_ibuf \reserve_2v5[3]~input (
	.i(reserve_2v5[3]),
	.ibar(gnd),
	.o(\reserve_2v5[3]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[3]~input .bus_hold = "false";
defparam \reserve_2v5[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N29
cyclone10lp_io_ibuf \reserve_2v5[2]~input (
	.i(reserve_2v5[2]),
	.ibar(gnd),
	.o(\reserve_2v5[2]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[2]~input .bus_hold = "false";
defparam \reserve_2v5[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N22
cyclone10lp_io_ibuf \reserve_2v5[1]~input (
	.i(reserve_2v5[1]),
	.ibar(gnd),
	.o(\reserve_2v5[1]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[1]~input .bus_hold = "false";
defparam \reserve_2v5[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N29
cyclone10lp_io_ibuf \reserve_2v5[0]~input (
	.i(reserve_2v5[0]),
	.ibar(gnd),
	.o(\reserve_2v5[0]~input_o ));
// synopsys translate_off
defparam \reserve_2v5[0]~input .bus_hold = "false";
defparam \reserve_2v5[0]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
