#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Wed Jan 24 13:28:48 2018
# Process ID: 19500
# Current directory: G:/XILINX/EchoSmall
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14912 G:\XILINX\EchoSmall\EchoSmall.xpr
# Log file: G:/XILINX/EchoSmall/vivado.log
# Journal file: G:/XILINX/EchoSmall\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/XILINX/EchoSmall/EchoSmall.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 778.063 ; gain = 70.922
update_compile_order -fileset sources_1
file mkdir G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/new
close [ open G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/new/Buttons2LEDs.v w ]
add_files G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/new/Buttons2LEDs.v
update_compile_order -fileset sources_1
file mkdir G:/XILINX/EchoSmall/EchoSmall.srcs/constrs_1
file mkdir G:/XILINX/EchoSmall/EchoSmall.srcs/constrs_1/new
close [ open G:/XILINX/EchoSmall/EchoSmall.srcs/constrs_1/new/ArtyZ7.xdc w ]
add_files -fileset constrs_1 G:/XILINX/EchoSmall/EchoSmall.srcs/constrs_1/new/ArtyZ7.xdc
open_bd_design {G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <BaseSystem> from BD file <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 899.445 ; gain = 78.492
create_bd_cell -type module -reference Buttons2LEDs Buttons2LEDs_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
set_property location {1 206 -396} [get_bd_cells Buttons2LEDs_0]
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/ui/bd_9b410480.ui> 
update_module_reference BaseSystem_Buttons2LEDs_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_0 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
INFO: [IP_Flow 19-4702] Upgrade has renamed port 'rgb_leds' as 'RGB_LEDs'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'btns'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'leds'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'sws'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'buttonLEDs'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'pushButtons'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'switches'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'BaseSystem_Buttons2LEDs_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'BaseSystem_Buttons2LEDs_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
update_compile_order -fileset sources_1
set_property location {1 229 -346} [get_bd_cells Buttons2LEDs_0]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Buttons2LEDs_0/pushButtons
/Buttons2LEDs_0/switches

startgroup
make_bd_pins_external  [get_bd_pins Buttons2LEDs_0/buttonLEDs]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Buttons2LEDs_0/RGB_LEDs]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Buttons2LEDs_0/pushButtons]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Buttons2LEDs_0/switches]
endgroup
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
set_property name btns [get_bd_ports pushButtons_0]
set_property name sws [get_bd_ports switches_0]
set_property name btn_leds [get_bd_ports buttonLEDs_0]
set_property name leds [get_bd_ports btn_leds]
set_property name rgb_leds [get_bd_ports RGB_LEDs_0]
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/ui/bd_9b410480.ui> 
update_module_reference BaseSystem_Buttons2LEDs_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_0 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'BaseSystem_Buttons2LEDs_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'BaseSystem_Buttons2LEDs_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'BaseSystem_Buttons2LEDs_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/ui/bd_9b410480.ui> 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins Buttons2LEDs_0/clk]
endgroup
set_property location {-35 -324} [get_bd_ports sws]
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/ui/bd_9b410480.ui> 
update_compile_order -fileset sources_1
update_module_reference BaseSystem_Buttons2LEDs_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_0 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'RGB_LEDs'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rgbLEDs'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'BaseSystem_Buttons2LEDs_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'RGB_LEDs' is not found on the upgraded version of the cell '/Buttons2LEDs_0'. Its connection to the net 'Buttons2LEDs_0_RGB_LEDs' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'BaseSystem_Buttons2LEDs_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <Buttons2LEDs_0_RGB_LEDs> has no source
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
update_compile_order -fileset sources_1
connect_bd_net [get_bd_ports rgb_leds] [get_bd_pins Buttons2LEDs_0/rgbLEDs]
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
validate_bd_design -force
ERROR: [BD 41-1698] Source file(s) change detected for reference-cells in block-design 'BaseSystem'. 
Please update source file(s) for these cells as per recommendations, if required. After that refresh these reference-cells in this block-design.

List of reference-cells which need to be refreshed are:
 * /Buttons2LEDs_0
	Detected change in top-Hdl file for block-Hdl based cell.

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_module_reference BaseSystem_Buttons2LEDs_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_0 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
update_module_reference BaseSystem_Buttons2LEDs_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_0 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
update_module_reference BaseSystem_Buttons2LEDs_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_0 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'BaseSystem.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/sim/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hdl/BaseSystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Buttons2LEDs_0 .
Exporting to file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem.hwh
Generated Block Design Tcl file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem_bd.tcl
Generated Hardware Definition File G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.hwdef
[Wed Jan 24 13:54:12 2018] Launched BaseSystem_Buttons2LEDs_0_0_synth_1, synth_1...
Run output will be captured here:
BaseSystem_Buttons2LEDs_0_0_synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/BaseSystem_Buttons2LEDs_0_0_synth_1/runme.log
synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/synth_1/runme.log
[Wed Jan 24 13:54:12 2018] Launched impl_1...
Run output will be captured here: G:/XILINX/EchoSmall/EchoSmall.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1019.762 ; gain = 77.836
delete_bd_objs [get_bd_nets Buttons2LEDs_0_buttonLEDs]
connect_bd_net [get_bd_ports leds] [get_bd_pins Buttons2LEDs_0/buttonLEDs]
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
reset_run synth_1
reset_run BaseSystem_Buttons2LEDs_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/sim/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hdl/BaseSystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Buttons2LEDs_0 .
Exporting to file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem.hwh
Generated Block Design Tcl file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem_bd.tcl
Generated Hardware Definition File G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.hwdef
[Wed Jan 24 13:57:51 2018] Launched BaseSystem_Buttons2LEDs_0_0_synth_1, synth_1...
Run output will be captured here:
BaseSystem_Buttons2LEDs_0_0_synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/BaseSystem_Buttons2LEDs_0_0_synth_1/runme.log
synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/synth_1/runme.log
[Wed Jan 24 13:57:51 2018] Launched impl_1...
Run output will be captured here: G:/XILINX/EchoSmall/EchoSmall.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.125 ; gain = 34.613
update_module_reference BaseSystem_Buttons2LEDs_0_0
CRITICAL WARNING: [HDL 9-281] Cannot open include file "util.h". [G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/new/Buttons2LEDs.v:22]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/new/Buttons2LEDs.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Buttons2LEDs'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_0 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference BaseSystem_Buttons2LEDs_0_0
CRITICAL WARNING: [HDL 9-281] Cannot open include file "util.vh". [G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/new/Buttons2LEDs.v:22]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/new/Buttons2LEDs.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Buttons2LEDs'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_0 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference BaseSystem_Buttons2LEDs_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_0 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
reset_run synth_1
update_module_reference BaseSystem_Buttons2LEDs_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_0 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
delete_bd_objs [get_bd_nets pushButtons_0_1]
delete_bd_objs [get_bd_nets switches_0_1]
delete_bd_objs [get_bd_nets Buttons2LEDs_0_buttonLEDs]
delete_bd_objs [get_bd_nets Buttons2LEDs_0_RGB_LEDs]
update_module_reference BaseSystem_Buttons2LEDs_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_0 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/ui/bd_9b410480.ui> 
connect_bd_net [get_bd_ports leds] [get_bd_pins Buttons2LEDs_0/buttonLEDs]
connect_bd_net [get_bd_ports rgb_leds] [get_bd_pins Buttons2LEDs_0/rgbLEDs]
startgroup
connect_bd_net [get_bd_ports sws] [get_bd_pins Buttons2LEDs_0/switches]
endgroup
startgroup
connect_bd_net [get_bd_ports btns] [get_bd_pins Buttons2LEDs_0/pushButtons]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/ui/bd_9b410480.ui> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'BaseSystem.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/sim/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hdl/BaseSystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Buttons2LEDs_0 .
Exporting to file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem.hwh
Generated Block Design Tcl file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem_bd.tcl
Generated Hardware Definition File G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.hwdef
[Wed Jan 24 14:12:53 2018] Launched BaseSystem_Buttons2LEDs_0_0_synth_1, synth_1...
Run output will be captured here:
BaseSystem_Buttons2LEDs_0_0_synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/BaseSystem_Buttons2LEDs_0_0_synth_1/runme.log
synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/synth_1/runme.log
[Wed Jan 24 14:12:53 2018] Launched impl_1...
Run output will be captured here: G:/XILINX/EchoSmall/EchoSmall.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1271.668 ; gain = 40.117
delete_bd_objs [get_bd_nets sws_1] [get_bd_nets Buttons2LEDs_0_rgbLEDs] [get_bd_nets Buttons2LEDs_0_buttonLEDs] [get_bd_nets btns_1] [get_bd_cells Buttons2LEDs_0]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Buttons2LEDs Buttons2LEDs_0
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins Buttons2LEDs_0/clk]
set_property location {-15 210} [get_bd_ports btns]
set_property location {-17 238} [get_bd_ports sws]
connect_bd_net [get_bd_ports btns] [get_bd_pins Buttons2LEDs_0/pushButtons]
connect_bd_net [get_bd_ports sws] [get_bd_pins Buttons2LEDs_0/switches]
set_property location {471 193} [get_bd_ports leds]
set_property location {465 216} [get_bd_ports rgb_leds]
connect_bd_net [get_bd_ports rgb_leds] [get_bd_pins Buttons2LEDs_0/rgbLEDs]
connect_bd_net [get_bd_ports leds] [get_bd_pins Buttons2LEDs_0/buttonLEDs]
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/ui/bd_9b410480.ui> 
update_compile_order -fileset sources_1
regenerate_bd_layout
delete_bd_objs [get_bd_nets sws_1] [get_bd_nets Buttons2LEDs_0_buttonLEDs] [get_bd_nets btns_1] [get_bd_nets Buttons2LEDs_0_rgbLEDs] [get_bd_cells Buttons2LEDs_0]
update_compile_order -fileset sources_1
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets sws_1] [get_bd_nets Buttons2LEDs_0_buttonLEDs] [get_bd_nets btns_1] [get_bd_nets Buttons2LEDs_0_rgbLEDs] [get_bd_cells Buttons2LEDs_0]'
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
make_bd_pins_external  [get_bd_pins Buttons2LEDs_0/clk]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/ui/bd_9b410480.ui> 
set_property name clk [get_bd_ports clk_0]
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/ui/bd_9b410480.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/sim/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hdl/BaseSystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Buttons2LEDs_0 .
Exporting to file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem.hwh
Generated Block Design Tcl file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem_bd.tcl
Generated Hardware Definition File G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.hwdef
[Wed Jan 24 14:33:54 2018] Launched BaseSystem_Buttons2LEDs_0_1_synth_1, synth_1...
Run output will be captured here:
BaseSystem_Buttons2LEDs_0_1_synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/BaseSystem_Buttons2LEDs_0_1_synth_1/runme.log
synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/synth_1/runme.log
[Wed Jan 24 14:33:55 2018] Launched impl_1...
Run output will be captured here: G:/XILINX/EchoSmall/EchoSmall.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1336.695 ; gain = 36.645
make_wrapper -files [get_files G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd] -top
update_module_reference BaseSystem_Buttons2LEDs_0_1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_1 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'clk'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'BaseSystem_Buttons2LEDs_0_1'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk_A'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'BaseSystem_Buttons2LEDs_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'clk' is not found on the upgraded version of the cell '/Buttons2LEDs_0'. Its connection to the net 'clk_0_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'BaseSystem_Buttons2LEDs_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.430 ; gain = 0.000
connect_bd_net [get_bd_ports clk] [get_bd_pins Buttons2LEDs_0/clk_A]
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(clk) and /Buttons2LEDs_0/clk_A(undef)
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
set_property name clk_A [get_bd_ports clk]
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/ui/bd_9b410480.ui> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'BaseSystem.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/sim/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hdl/BaseSystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Buttons2LEDs_0 .
Exporting to file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem.hwh
Generated Block Design Tcl file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem_bd.tcl
Generated Hardware Definition File G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.hwdef
[Wed Jan 24 14:40:52 2018] Launched BaseSystem_Buttons2LEDs_0_1_synth_1, synth_1...
Run output will be captured here:
BaseSystem_Buttons2LEDs_0_1_synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/BaseSystem_Buttons2LEDs_0_1_synth_1/runme.log
synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/synth_1/runme.log
[Wed Jan 24 14:40:52 2018] Launched impl_1...
Run output will be captured here: G:/XILINX/EchoSmall/EchoSmall.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1382.059 ; gain = 21.629
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 24 14:45:42 2018] Launched synth_1...
Run output will be captured here: G:/XILINX/EchoSmall/EchoSmall.runs/synth_1/runme.log
[Wed Jan 24 14:45:42 2018] Launched impl_1...
Run output will be captured here: G:/XILINX/EchoSmall/EchoSmall.runs/impl_1/runme.log
update_module_reference BaseSystem_Buttons2LEDs_0_1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/XILINX/EchoSmall/EchoSmall.runs/BaseSystem_Buttons2LEDs_0_1_synth_1

INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_1 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_A(clk) and /Buttons2LEDs_0_upgraded_ipi/clk_A(undef)
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1405.723 ; gain = 0.000
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/sim/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hdl/BaseSystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Buttons2LEDs_0 .
Exporting to file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem.hwh
Generated Block Design Tcl file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem_bd.tcl
Generated Hardware Definition File G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.hwdef
[Wed Jan 24 14:47:28 2018] Launched BaseSystem_Buttons2LEDs_0_1_synth_1, synth_1...
Run output will be captured here:
BaseSystem_Buttons2LEDs_0_1_synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/BaseSystem_Buttons2LEDs_0_1_synth_1/runme.log
synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/synth_1/runme.log
[Wed Jan 24 14:47:28 2018] Launched impl_1...
Run output will be captured here: G:/XILINX/EchoSmall/EchoSmall.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1424.617 ; gain = 18.895
delete_bd_objs [get_bd_nets clk_0_1] [get_bd_ports clk_A]
connect_bd_net [get_bd_pins Buttons2LEDs_0/clk_A] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /Buttons2LEDs_0/clk_A(undef)
regenerate_bd_layout
reset_run impl_1
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/ui/bd_9b410480.ui> 
update_module_reference BaseSystem_Buttons2LEDs_0_1
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_1 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'BaseSystem_Buttons2LEDs_0_1'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk_A'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'BaseSystem_Buttons2LEDs_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'clk_A' is not found on the upgraded version of the cell '/Buttons2LEDs_0'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'BaseSystem_Buttons2LEDs_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
connect_bd_net [get_bd_pins Buttons2LEDs_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/sim/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hdl/BaseSystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Buttons2LEDs_0 .
Exporting to file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem.hwh
Generated Block Design Tcl file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem_bd.tcl
Generated Hardware Definition File G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.hwdef
[Wed Jan 24 14:51:46 2018] Launched BaseSystem_Buttons2LEDs_0_1_synth_1, synth_1...
Run output will be captured here:
BaseSystem_Buttons2LEDs_0_1_synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/BaseSystem_Buttons2LEDs_0_1_synth_1/runme.log
synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/synth_1/runme.log
[Wed Jan 24 14:51:46 2018] Launched impl_1...
Run output will be captured here: G:/XILINX/EchoSmall/EchoSmall.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1467.770 ; gain = 19.289
file copy -force G:/XILINX/EchoSmall/EchoSmall.runs/impl_1/BaseSystem_wrapper.sysdef G:/XILINX/EchoSmall/EchoSmall.sdk/BaseSystem_wrapper.hdf

launch_sdk -workspace G:/XILINX/EchoSmall/EchoSmall.sdk -hwspec G:/XILINX/EchoSmall/EchoSmall.sdk/BaseSystem_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace G:/XILINX/EchoSmall/EchoSmall.sdk -hwspec G:/XILINX/EchoSmall/EchoSmall.sdk/BaseSystem_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_module_reference BaseSystem_Buttons2LEDs_0_1
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Downloads/vivadoIPLib/ip'.
Upgrading 'G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd'
INFO: [IP_Flow 19-1972] Upgraded BaseSystem_Buttons2LEDs_0_1 from Buttons2LEDs_v1_0 1.0 to Buttons2LEDs_v1_0 1.0
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.176 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/BaseSystem.bd> 
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/sim/BaseSystem.v
VHDL Output written to : G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hdl/BaseSystem_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Buttons2LEDs_0 .
Exporting to file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem.hwh
Generated Block Design Tcl file G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/hw_handoff/BaseSystem_bd.tcl
Generated Hardware Definition File G:/XILINX/EchoSmall/EchoSmall.srcs/sources_1/bd/BaseSystem/synth/BaseSystem.hwdef
[Wed Jan 24 15:32:52 2018] Launched BaseSystem_Buttons2LEDs_0_1_synth_1, synth_1...
Run output will be captured here:
BaseSystem_Buttons2LEDs_0_1_synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/BaseSystem_Buttons2LEDs_0_1_synth_1/runme.log
synth_1: G:/XILINX/EchoSmall/EchoSmall.runs/synth_1/runme.log
[Wed Jan 24 15:32:52 2018] Launched impl_1...
Run output will be captured here: G:/XILINX/EchoSmall/EchoSmall.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1512.156 ; gain = 19.980
file copy -force G:/XILINX/EchoSmall/EchoSmall.runs/impl_1/BaseSystem_wrapper.sysdef G:/XILINX/EchoSmall/EchoSmall.sdk/BaseSystem_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 24 15:47:35 2018...
