#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 25 03:34:28 2023
# Process ID: 31104
# Current directory: C:/Users/sergi/project_mips/project_mips.runs/synth_1
# Command line: vivado.exe -log test_env.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl
# Log file: C:/Users/sergi/project_mips/project_mips.runs/synth_1/test_env.vds
# Journal file: C:/Users/sergi/project_mips/project_mips.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 283.277 ; gain = 73.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/test_env.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory_VHDL' [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/Instruction_Memory_VHDL.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory_VHDL' (1#1) [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/Instruction_Memory_VHDL.vhd:32]
INFO: [Synth 8-638] synthesizing module 'control_unit_VHDL' [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/control_unit_vhdl.vhd:33]
INFO: [Synth 8-226] default block is never used [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/control_unit_vhdl.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'control_unit_VHDL' (2#1) [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/control_unit_vhdl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'register_file_VHDL' [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/register_file.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'register_file_VHDL' (3#1) [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/register_file.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ALU_Control_VHDL' [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/ALU_Control_VHDL.vhd:33]
INFO: [Synth 8-226] default block is never used [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/ALU_Control_VHDL.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ALU_Control_VHDL' (4#1) [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/ALU_Control_VHDL.vhd:33]
INFO: [Synth 8-638] synthesizing module 'ALU_VHDL' [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/ALU_VHDL.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ALU_VHDL' (5#1) [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/ALU_VHDL.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Data_Memory_VHDL' [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/Data_Memory_VHDL.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory_VHDL' (6#1) [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/Data_Memory_VHDL.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'test_env' (7#1) [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/test_env.vhd:34]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[15]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[14]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[13]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[12]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[11]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[10]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[9]
WARNING: [Synth 8-3331] design Data_Memory_VHDL has unconnected port mem_access_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 320.672 ; gain = 110.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 320.672 ; gain = 110.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sergi/project_mips/project_mips.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/sergi/project_mips/project_mips.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 608.742 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_array_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_array_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/sergi/project_mips/project_mips.srcs/sources_1/new/test_env.vhd:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	  16 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
Module Instruction_Memory_VHDL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
Module control_unit_VHDL 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
Module register_file_VHDL 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module ALU_Control_VHDL 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module ALU_VHDL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
Module Data_Memory_VHDL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Instruction_Memory/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[0][0]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[2][0]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[5][0]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[6][0]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][15]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][14]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][13]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][12]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][11]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][10]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][9]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][8]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][7]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][6]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][5]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][4]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][3]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][2]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][1]) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (register_file/reg_array_reg[7][0]) is unused and will be removed from module test_env.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------+-----------+----------------------+------------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------------+-----------+----------------------+------------------+
|test_env    | data_memory/RAM_reg | Implied   | 256 x 16             | RAM256X1S x 16   | 
+------------+---------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    23|
|3     |LUT1      |    16|
|4     |LUT2      |    16|
|5     |LUT3      |    41|
|6     |LUT4      |    47|
|7     |LUT5      |    47|
|8     |LUT6      |   124|
|9     |RAM256X1S |    16|
|10    |FDCE      |    60|
|11    |FDPE      |     4|
|12    |IBUF      |     2|
|13    |OBUF      |    32|
+------+----------+------+

Report Instance Areas: 
+------+----------------+-------------------+------+
|      |Instance        |Module             |Cells |
+------+----------------+-------------------+------+
|1     |top             |                   |   429|
|2     |  alu           |ALU_VHDL           |    36|
|3     |  data_memory   |Data_Memory_VHDL   |    17|
|4     |  register_file |register_file_VHDL |   262|
+------+----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 608.742 ; gain = 398.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 608.742 ; gain = 110.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 608.742 ; gain = 398.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 608.742 ; gain = 398.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/sergi/project_mips/project_mips.runs/synth_1/test_env.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 608.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 03:34:50 2023...
