<<<<<<< HEAD:Lectures/Memory/output_files/RAM_Memory.eda.rpt
EDA Netlist Writer report for RAM_Memory
Sat Nov 09 21:33:57 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
=======
EDA Netlist Writer report for ProgramCounter_8Bits
Sun Nov 03 23:51:59 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
>>>>>>> parent of e50d8b1... ProgramCounter:Lectures/Program Counter LAB/ProgramCounter_8Bits.eda.rpt


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
<<<<<<< HEAD:Lectures/Memory/output_files/RAM_Memory.eda.rpt
; EDA Netlist Writer Status ; Successful - Sat Nov 09 21:33:57 2019 ;
; Revision Name             ; RAM_Memory                            ;
; Top-level Entity Name     ; RAM                                   ;
; Family                    ; Cyclone IV E                          ;
=======
; EDA Netlist Writer Status ; Successful - Sun Nov 03 23:51:59 2019 ;
; Revision Name             ; ProgramCounter_8Bits                  ;
; Top-level Entity Name     ; ProgramCounterTopLevel                ;
; Family                    ; Stratix II                            ;
>>>>>>> parent of e50d8b1... ProgramCounter:Lectures/Program Counter LAB/ProgramCounter_8Bits.eda.rpt
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                        ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Option                                                                                            ; Setting                ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (VHDL) ;
; Generate netlist for functional simulation only                                                   ; Off                    ;
; Time scale                                                                                        ; 1 ps                   ;
; Truncate long hierarchy paths                                                                     ; Off                    ;
; Map illegal HDL characters                                                                        ; Off                    ;
; Flatten buses into individual nodes                                                               ; Off                    ;
; Maintain hierarchy                                                                                ; Off                    ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                    ;
; Enable glitch filtering                                                                           ; Off                    ;
; Do not write top level VHDL entity                                                                ; Off                    ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                    ;
; Architecture name in VHDL output netlist                                                          ; structure              ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                    ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                    ;
+---------------------------------------------------------------------------------------------------+------------------------+


<<<<<<< HEAD:Lectures/Memory/output_files/RAM_Memory.eda.rpt
+-----------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                ;
+-----------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+
; D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/RAM_Memory_7_1200mv_100c_slow.vho       ;
; D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/RAM_Memory_7_1200mv_-40c_slow.vho       ;
; D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/RAM_Memory_min_1200mv_-40c_fast.vho     ;
; D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/RAM_Memory.vho                          ;
; D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/RAM_Memory_7_1200mv_100c_vhd_slow.sdo   ;
; D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/RAM_Memory_7_1200mv_-40c_vhd_slow.sdo   ;
; D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/RAM_Memory_min_1200mv_-40c_vhd_fast.sdo ;
; D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/RAM_Memory_vhd.sdo                      ;
+-----------------------------------------------------------------------------------------------------------+
=======
+----------------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------+
; E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/simulation/modelsim/ProgramCounter_8Bits.vho     ;
; E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/simulation/modelsim/ProgramCounter_8Bits_vhd.sdo ;
+----------------------------------------------------------------------------------------------------------------------------+
>>>>>>> parent of e50d8b1... ProgramCounter:Lectures/Program Counter LAB/ProgramCounter_8Bits.eda.rpt


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
<<<<<<< HEAD:Lectures/Memory/output_files/RAM_Memory.eda.rpt
Info: Running Quartus II 64-Bit EDA Netlist Writer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Nov 09 21:33:56 2019
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off RAM_Memory -c RAM_Memory
Info (204019): Generated file RAM_Memory_7_1200mv_100c_slow.vho in folder "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file RAM_Memory_7_1200mv_-40c_slow.vho in folder "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file RAM_Memory_min_1200mv_-40c_fast.vho in folder "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file RAM_Memory.vho in folder "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file RAM_Memory_7_1200mv_100c_vhd_slow.sdo in folder "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file RAM_Memory_7_1200mv_-40c_vhd_slow.sdo in folder "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file RAM_Memory_min_1200mv_-40c_vhd_fast.sdo in folder "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file RAM_Memory_vhd.sdo in folder "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4551 megabytes
    Info: Processing ended: Sat Nov 09 21:33:57 2019
    Info: Elapsed time: 00:00:01
=======
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 03 23:51:59 2019
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off ProgramCounter_8Bits -c ProgramCounter_8Bits
Info: Generated files "ProgramCounter_8Bits.vho" and "ProgramCounter_8Bits_vhd.sdo" in directory "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Sun Nov 03 23:51:59 2019
    Info: Elapsed time: 00:00:00
>>>>>>> parent of e50d8b1... ProgramCounter:Lectures/Program Counter LAB/ProgramCounter_8Bits.eda.rpt
    Info: Total CPU time (on all processors): 00:00:01


