m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture
Eadd16
Z1 w1553704946
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd
Z5 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd
l0
L6
VP@ULM0UQeimzH3gDCKhFg3
!s100 Ofjh4?TVKOnHfOeQQQT9F1
Z6 OV;C;10.5b;63
33
Z7 !s110 1553707387
!i10b 1
Z8 !s108 1553707387.000000
Z9 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd|
Z10 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd|
!i113 1
Z11 o-quiet -2008 -work lib
Z12 tExplicit 1 CvgOpt 0
Artl
R2
R3
DEx4 work 5 add16 0 22 P@ULM0UQeimzH3gDCKhFg3
l25
L14
VL^M5ZDJf1:ia:g0AZbnkK1
!s100 RTm6WoZ?dkG61<5Cf8G710
R6
33
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ealu
R1
R2
R3
R0
Z13 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd
Z14 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd
l0
L4
V54SlA6aQZmGU:D2ALWA162
!s100 PhRlAXDnGCRMS<<FDBBP_2
R6
33
R7
!i10b 1
R8
Z15 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd|
Z16 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 3 alu 0 22 54SlA6aQZmGU:D2ALWA162
l81
L20
V;3?3zmO<zV2D8DS4E0]EG1
!s100 1A;?USOe^;Q?LW8_R5;az3
R6
33
R7
!i10b 1
R8
R15
R16
!i113 1
R11
R12
Eand16
Z17 w1553704945
R2
R3
R0
Z18 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd
Z19 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd
l0
L4
Vh]ej`Ck73hG:Zd8Jo=jjc1
!s100 4g2NdCHBc<J3K7jR5WC:B0
R6
33
Z20 !s110 1553707346
!i10b 1
Z21 !s108 1553707346.000000
Z22 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd|
Z23 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 and16 0 22 h]ej`Ck73hG:Zd8Jo=jjc1
l12
L11
V1mZ^gXES>3dmbge0SHz??1
!s100 M4aA[F>g<3L>IIJQ93jZ10
R6
33
R20
!i10b 1
R21
R22
R23
!i113 1
R11
R12
Ebarrelshifter16
Z24 w1553704883
R2
R3
R0
Z25 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd
Z26 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd
l0
L4
V5[h]I7=h]?dc4<<Vlg5T<0
!s100 W]^JZCg1HIZ[U7cW:3Q^60
R6
33
R20
!i10b 1
R21
Z27 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd|
Z28 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 15 barrelshifter16 0 22 5[h]I7=h]?dc4<<Vlg5T<0
l13
L12
Va>;?1Cl@Y9Q@oZE12^_530
!s100 n[lk8QaMdBBQX3kVWmVDh1
R6
33
R20
!i10b 1
R21
R27
R28
!i113 1
R11
R12
Ebinarydigit
R1
R2
R3
R0
Z29 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd
Z30 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd
l0
L8
VWn5KV8Ee<4d>9MeW[aC0P3
!s100 cM?[c8[fiGe2ckJ:MTMZ>1
R6
33
R7
!i10b 1
R8
Z31 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd|
Z32 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 11 binarydigit 0 22 Wn5KV8Ee<4d>9MeW[aC0P3
l41
L17
VKEh7iGenP@FJe7Z:65B7Y1
!s100 4_jOfNfWN2L6=TzDBV6eP3
R6
33
R7
!i10b 1
R8
R31
R32
!i113 1
R11
R12
Ecomparador16
R1
R2
R3
R0
Z33 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd
Z34 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd
l0
L8
VbbjmeK1BQ4Kb7jBbI77Rg2
!s100 6Q613_:GLMIK913:C5DoD3
R6
33
R7
!i10b 1
R8
Z35 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd|
Z36 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 12 comparador16 0 22 bbjmeK1BQ4Kb7jBbI77Rg2
l21
L16
VYe^;6CS5HC?TYZGn]dm3o1
!s100 M[N2i:FC2eaNJefSZ]inH3
R6
33
R7
!i10b 1
R8
R35
R36
!i113 1
R11
R12
Edmux2way
R17
R2
R3
R0
Z37 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd
Z38 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd
l0
L4
V>:IF]Koi99f<cJ0CmCAM51
!s100 Mk4MPhHXoJhVbDN8OhUzJ0
R6
33
R20
!i10b 1
R21
Z39 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd|
Z40 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 8 dmux2way 0 22 >:IF]Koi99f<cJ0CmCAM51
l13
L12
V@Ra1b2bUe__<T=A7cf@7i2
!s100 Ue3b^fAObkO]2o6HT`<YZ1
R6
33
R20
!i10b 1
R21
R39
R40
!i113 1
R11
R12
Edmux4way
R17
R2
R3
R0
Z41 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd
Z42 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd
l0
L4
VchCWhU[f@SDYOfM[z`KAD3
!s100 ;Fe6?`C@SB@=WbZbaI^E^0
R6
33
R20
!i10b 1
R21
Z43 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd|
Z44 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 8 dmux4way 0 22 chCWhU[f@SDYOfM[z`KAD3
l15
L14
VO3lLWCFBMF<BXii;[:Pcn1
!s100 k][Tz7<Wk:]^hV48K;5ZM3
R6
33
R20
!i10b 1
R21
R43
R44
!i113 1
R11
R12
Edmux8way
R17
R2
R3
R0
Z45 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd
Z46 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd
l0
L4
V4@:^4]]>d5jd<9PRAJQi32
!s100 zC5^AWzR72_D_1oKAO8`>2
R6
33
R20
!i10b 1
R21
Z47 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd|
Z48 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 8 dmux8way 0 22 4@:^4]]>d5jd<9PRAJQi32
l19
L18
V7`GMgKGGhFmDE=;ccRTI]1
!s100 ekMi@c^U:=k`=^UO3_@zX2
R6
33
R20
!i10b 1
R21
R47
R48
!i113 1
R11
R12
Eflipflopd
R1
R2
R3
R0
Z49 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd
Z50 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd
l0
L4
V]WKZMhHJD?D?mHbm>nZ<F1
!s100 kS@jVjG313fzIanUcbak22
R6
33
R7
!i10b 1
R8
Z51 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd|
Z52 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 9 flipflopd 0 22 ]WKZMhHJD?D?mHbm>nZ<F1
l16
L14
VUa04fDP9cejfXEkgV0R<;1
!s100 f_;7=^:iR8EAEUUO7d`V22
R6
33
R7
!i10b 1
R8
R51
R52
!i113 1
R11
R12
Efulladder
R1
R2
R3
R0
Z53 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd
Z54 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd
l0
L10
V;RB>US:oiVgf@@2;ERnEW2
!s100 ^oFEXWUb;T^9LUJXBGnJH2
R6
33
R7
!i10b 1
R8
Z55 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd|
Z56 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 9 fulladder 0 22 ;RB>US:oiVgf@@2;ERnEW2
l22
L17
VdVV6QGINM2oMOW22gDdgb1
!s100 3NSh?`XiUWV13T?Mb=?mF3
R6
33
R7
!i10b 1
R8
R55
R56
!i113 1
R11
R12
Ehalfadder
R1
R2
R3
R0
Z57 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd
Z58 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd
l0
L4
V3Gkf1zjf2jEn:d9T7lUni3
!s100 gJV[=1m_:6B:D;@DzCQ1C1
R6
33
R7
!i10b 1
R8
Z59 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd|
Z60 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 9 halfadder 0 22 3Gkf1zjf2jEn:d9T7lUni3
l13
L11
Vn5I8OVXZa8m>F<9QM[BfJ1
!s100 Y_LYYQkLg`7R^N9`O<g`_2
R6
33
R7
!i10b 1
R8
R59
R60
!i113 1
R11
R12
Einc16
R1
R2
R3
R0
Z61 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd
Z62 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd
l0
L6
VN]01=oJCR?5_K@:U;Czmi3
!s100 HXzjjiFWlFIH>`VLQC_3O3
R6
33
R7
!i10b 1
R8
Z63 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd|
Z64 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 5 inc16 0 22 N]01=oJCR?5_K@:U;Czmi3
l25
L13
Vb[nQ71c1iFh0eXGYPM:2L1
!s100 Q0LGlT?aa7GVOI@_zIOJG3
R6
33
R7
!i10b 1
R8
R63
R64
!i113 1
R11
R12
Einversor16
R1
R2
R3
R0
Z65 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd
Z66 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd
l0
L8
VVkHiPDk`Ml2f_7V714<nn2
!s100 :1_@R;4H?WBDlVmIlH2LX3
R6
33
R7
!i10b 1
R8
Z67 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd|
Z68 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 10 inversor16 0 22 VkHiPDk`Ml2f_7V714<nn2
l18
L16
VY^:jK;W3:hl8Uf3[YkUoe0
!s100 3zTIglTknP?VUL9]f05>L3
R6
33
R7
!i10b 1
R8
R67
R68
!i113 1
R11
R12
Emux16
R17
R2
R3
R0
Z69 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd
Z70 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd
l0
L4
V^KK7>>=?KzfHlc;dK>^H53
!s100 IzGKQCSkQ7RCdJh>^j0Q61
R6
33
R20
!i10b 1
R21
Z71 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd|
Z72 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 mux16 0 22 ^KK7>>=?KzfHlc;dK>^H53
l13
L12
VA9CBbX`=UmlYDl5^4R^bT2
!s100 E1Y6_B5^lXhVFg9[e0kV<1
R6
33
R20
!i10b 1
R21
R71
R72
!i113 1
R11
R12
Emux2way
R17
R2
R3
R0
Z73 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd
Z74 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd
l0
L4
V5Md04iB]KYYIl:m:EPnQ[3
!s100 L]VTV_?L9fN8g2_`K9nZQ2
R6
33
R20
!i10b 1
R21
Z75 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd|
Z76 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 7 mux2way 0 22 5Md04iB]KYYIl:m:EPnQ[3
l13
L12
V?[CF`QSAfdf;^K9fFU8Ni2
!s100 c5_P6Y7RTXVJlh;cGSiHO1
R6
33
R20
!i10b 1
R21
R75
R76
!i113 1
R11
R12
Emux4way
R17
R2
R3
R0
Z77 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd
Z78 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd
l0
L4
VS6DJa:23Uele:d0oQjjO[0
!s100 X`n8^nYIhlnNgIfP_EkID1
R6
33
R20
!i10b 1
R21
Z79 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd|
Z80 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 7 mux4way 0 22 S6DJa:23Uele:d0oQjjO[0
l15
L14
Vzhcl;FZLg0B@RGMkMBUjJ1
!s100 Q;En?OkDQzCQ5CTCj[J6D1
R6
33
R20
!i10b 1
R21
R79
R80
!i113 1
R11
R12
Emux4way16
R17
R2
R3
R0
Z81 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd
Z82 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd
l0
L4
VgIliodZR>K=jaJZeHi]]@1
!s100 8]mCOPe5cHg3o24Lz?cGK0
R6
33
R20
!i10b 1
R21
Z83 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd|
Z84 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 9 mux4way16 0 22 gIliodZR>K=jaJZeHi]]@1
l15
L14
VSdU2]>W<=8G]@MYK[`z202
!s100 dK2IX=AVe@@PAfY>eRAJ82
R6
33
R20
!i10b 1
R21
R83
R84
!i113 1
R11
R12
Emux8way
R17
R2
R3
R0
Z85 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd
Z86 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd
l0
L4
VcMIZim^j_>0TGlG7NC03C3
!s100 ^ag5`^MlkFaAfCaX]@3>L0
R6
33
R20
!i10b 1
R21
Z87 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd|
Z88 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 7 mux8way 0 22 cMIZim^j_>0TGlG7NC03C3
l19
L18
VUCk_eQPo6YB3gnZbo9>Lb2
!s100 >QhjSl=WYD8]39HUom45e1
R6
33
R20
!i10b 1
R21
R87
R88
!i113 1
R11
R12
Emux8way16
R17
R2
R3
R0
Z89 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd
Z90 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd
l0
L4
V7MWl=:zn]>Q>M5K]`_b<60
!s100 @m115@68;o9gzO2VgfBG]0
R6
33
R20
!i10b 1
R21
Z91 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd|
Z92 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 9 mux8way16 0 22 7MWl=:zn]>Q>M5K]`_b<60
l20
L18
V^:]<ZC`[o]0Gk]VHjn]:M1
!s100 8gM]:^m6ZEe^MLJInhl:_2
R6
33
R20
!i10b 1
R21
R91
R92
!i113 1
R11
R12
Enand_z01
Z93 w1551834909
R2
R3
R0
Z94 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd
Z95 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd
l0
L4
VMV:88zTBEe:UQ96>jlUfI0
!s100 0d61a09AXn6n_X_jb>Bo?2
R6
33
R20
!i10b 1
Z96 !s108 1553707345.000000
Z97 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd|
Z98 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 8 nand_z01 0 22 MV:88zTBEe:UQ96>jlUfI0
l13
L12
VgmedaE[cIG6HG?Zc`NOz20
!s100 =^5mGJ3^jCjomNfP9B_k40
R6
33
R20
!i10b 1
R96
R97
R98
!i113 1
R11
R12
Enor8way
R17
R2
R3
R0
Z99 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd
Z100 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd
l0
L4
VI6@ZGJd>JSC7UGzNAn6GU2
!s100 bzc2JH[>FOP2l:COLj<IY2
R6
33
Z101 !s110 1553707345
!i10b 1
R96
Z102 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd|
Z103 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 7 nor8way 0 22 I6@ZGJd>JSC7UGzNAn6GU2
l18
L17
VdJP0Z5kecD2Z]0l2?fPUd2
!s100 R`KGk@SVzBGLVS=>Z?m>m2
R6
33
R101
!i10b 1
R96
R102
R103
!i113 1
R11
R12
Enot16
R17
R2
R3
R0
Z104 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd
Z105 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd
l0
L4
VC]SG@M]l`d<egUIK]zP2?0
!s100 fYJ1`YCnUZe9F?2KLeD4V3
R6
33
R101
!i10b 1
R96
Z106 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd|
Z107 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 not16 0 22 C]SG@M]l`d<egUIK]zP2?0
l11
L10
VP?Ef>GhlhD=QmEJ`<dL?O1
!s100 P@eS`NjMhZN;TX_i2ZHR:0
R6
33
R101
!i10b 1
R96
R106
R107
!i113 1
R11
R12
Eor16
R17
R2
R3
R0
Z108 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd
Z109 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd
l0
L4
VFm015BPNjKE2P[ZaFANAP1
!s100 >QKR87GJWMdVLQz<g8^hf0
R6
33
R101
!i10b 1
R96
Z110 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd|
Z111 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 4 or16 0 22 Fm015BPNjKE2P[ZaFANAP1
l12
L11
V6E]mEizSLZ5foX0aZMb=Q1
!s100 2C7JPCJBl=26c]0>fV<ZF3
R6
33
R101
!i10b 1
R96
R110
R111
!i113 1
R11
R12
Eor8way
R17
R2
R3
R0
Z112 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd
Z113 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd
l0
L4
V6_>9FK_U9`n7]^73i4MMa1
!s100 Ag3dFfPkCD2FhoYEajciW3
R6
33
R101
!i10b 1
R96
Z114 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd|
Z115 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 6 or8way 0 22 6_>9FK_U9`n7]^73i4MMa1
l18
L17
VA[]h8S^U7Pc_ci4E16S:O2
!s100 nRNn2R^2omeC8_c?D^T]b0
R6
33
R101
!i10b 1
R96
R114
R115
!i113 1
R11
R12
Epc
R1
Z116 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
R0
Z117 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd
Z118 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd
l0
L5
Vd_nA>JOFzm>5[MinFg4dK3
!s100 9a25hFgnTe3hOFW4BDljJ3
R6
33
R7
!i10b 1
R8
Z119 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd|
Z120 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/PC.vhd|
!i113 1
R11
R12
Aarch
R116
R2
R3
DEx4 work 2 pc 0 22 d_nA>JOFzm>5[MinFg4dK3
l45
L16
VI9UelL>^@=d90c`h_4Ez^1
!s100 jOgga?odL1]XSo>BefO@91
R6
33
R7
!i10b 1
R8
R119
R120
!i113 1
R11
R12
Eram4k
R1
R2
R3
R0
Z121 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd
Z122 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd
l0
L9
Vfg=3@Ka0nRk@SOk@SC4dN3
!s100 nozDn<TmY6jJgYkcYcJfT3
R6
33
R7
!i10b 1
R8
Z123 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd|
Z124 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 ram4k 0 22 fg=3@Ka0nRk@SOk@SC4dN3
l68
L19
VziN0[9lcRH]0VOna;7kbB3
!s100 eYH:=1dR;CNc1L7Vmf8cd0
R6
33
R7
!i10b 1
R8
R123
R124
!i113 1
R11
R12
Eram512
R1
R2
R3
R0
Z125 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd
Z126 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd
l0
L8
V8[<08i[R4ikhzV`Li1VTh1
!s100 1@Ji=O6R2bCM?3<4JVEVe1
R6
33
R7
!i10b 1
R8
Z127 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd|
Z128 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 6 ram512 0 22 8[<08i[R4ikhzV`Li1VTh1
l67
L18
V1Y@;J^:391;O<hJ@_Jz<S1
!s100 ;fTdZcE0j@[;lfjjU?KOm2
R6
33
R7
!i10b 1
R8
R127
R128
!i113 1
R11
R12
Eram64
R1
R2
R3
R0
Z129 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd
Z130 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd
l0
L8
VHRL`C4[eJ50a:k2gb[ecM2
!s100 gg_:9eMG?gXI@fHk9bKn=3
R6
33
R7
!i10b 1
R8
Z131 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd|
Z132 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 5 ram64 0 22 HRL`C4[eJ50a:k2gb[ecM2
l67
L18
V^2khP]iSK7c><Yi]W9kbm0
!s100 Vl;0;@0SYZQV7mL51]]iI0
R6
33
R7
!i10b 1
R8
R131
R132
!i113 1
R11
R12
Eram8
R1
R2
R3
R0
Z133 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd
Z134 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd
l0
L5
VAITzzD[MDEPK>_=g6bT4M1
!s100 iz[TLOz=`T00oLjEDN71e3
R6
33
R7
!i10b 1
R8
Z135 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd|
Z136 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 4 ram8 0 22 AITzzD[MDEPK>_=g6bT4M1
l58
L15
VMKkG38zTbG<7^bUg8c_Pf0
!s100 <dfWSG]zm`gVGkF4QOkCB1
R6
33
R7
!i10b 1
R8
R135
R136
!i113 1
R11
R12
Eregister16
R1
R2
R3
R0
Z137 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd
Z138 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd
l0
L9
V7k0U95Q2zb=RbQc_7[[o`0
!s100 mT`HPISj:?NXia2Ug1BH;2
R6
33
R7
!i10b 1
Z139 !s108 1553707386.000000
Z140 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd|
Z141 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 10 register16 0 22 7k0U95Q2zb=RbQc_7[[o`0
l32
L18
VT_nO7]X7U?7]oGjgX4d]n3
!s100 BdmBFCVY2i<WV5CR`if<;2
R6
33
R7
!i10b 1
R139
R140
R141
!i113 1
R11
R12
Eregister32
R1
R2
R3
R0
Z142 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd
Z143 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd
l0
L8
VP]c@k:W8fWg]Xko[>MWb^1
!s100 []:^=AY8a3]ML1PkdZ@Ea3
R6
33
Z144 !s110 1553707386
!i10b 1
R139
Z145 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd|
Z146 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 10 register32 0 22 P]c@k:W8fWg]Xko[>MWb^1
l31
L17
VE8[GX2fF[Hl[2kA0GIihK2
!s100 KM01U?kG[KKhLLQh`TA153
R6
33
R144
!i10b 1
R139
R145
R146
!i113 1
R11
R12
Eregister64
R1
R2
R3
R0
Z147 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd
Z148 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd
l0
L9
Vb=N9C2VhMa5W_J0Vg@7ZA1
!s100 ie`_;[0B=D]I;7<d3W[^<3
R6
33
R144
!i10b 1
R139
Z149 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd|
Z150 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 10 register64 0 22 b=N9C2VhMa5W_J0Vg@7ZA1
l31
L18
V9LeM7`_Kj^<AOS=[l05;e3
!s100 PdRdAFafLHAnC`OZ]Q^WI3
R6
33
R144
!i10b 1
R139
R149
R150
!i113 1
R11
R12
Eregister8
R1
R2
R3
R0
Z151 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd
Z152 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd
l0
L8
V9P<nc9YOOPP_Z`H4KFKkR3
!s100 RH;m?0bQIi^ohZMhS9XdS0
R6
33
R144
!i10b 1
R139
Z153 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd|
Z154 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd|
!i113 1
R11
R12
Aarch
R2
R3
DEx4 work 9 register8 0 22 9P<nc9YOOPP_Z`H4KFKkR3
l32
L17
V9RdSBP41ekzWLRAh>3g7L3
!s100 4bBS6Z703CPY5fbSUTJa=3
R6
33
R144
!i10b 1
R139
R153
R154
!i113 1
R11
R12
Eshiftleft16
R1
R2
R3
R0
Z155 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/shiftLeft16.vhd
Z156 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/shiftLeft16.vhd
l0
L4
V@2nReEAYn>bjXm29I?SQm2
!s100 1902TTC_G^KcRLnmR@j;J3
R6
33
R7
!i10b 1
R8
Z157 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/shiftLeft16.vhd|
Z158 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/shiftLeft16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 11 shiftleft16 0 22 @2nReEAYn>bjXm29I?SQm2
l14
L12
V:SA=m<5B1XeC@JY9mOQ`50
!s100 nooCYELBd=``g>ZAS`8RS1
R6
33
R7
!i10b 1
R8
R157
R158
!i113 1
R11
R12
Etb_and16
R93
Z159 D^#x9 vunit_lib 13 vunit_context 0 22 5PF4h;N3nzRfAo898Q8WS3
Z160 DPx9 vunit_lib 18 run_deprecated_pkg 0 22 06HHNn=l0Y?PoSLo8^<h00
Z161 DPx9 vunit_lib 10 runner_pkg 0 22 NQlg?N:7cfzSYD?FX_C9W0
Z162 DPx9 vunit_lib 7 run_pkg 0 22 ?ilEX`>N>LaongBVTRfDn1
Z163 DPx9 vunit_lib 13 run_types_pkg 0 22 ]8KoceJmoGz<@LgQaN5R62
Z164 DPx9 vunit_lib 20 check_deprecated_pkg 0 22 Y>TVz>[kI8XoP@P02gCOJ2
Z165 DPx9 vunit_lib 9 check_pkg 0 22 k_?TDGU?=n?1Z0oahO>zF0
Z166 DPx9 vunit_lib 11 checker_pkg 0 22 E?dhhcE;9VWnHLW[lW4`Y1
Z167 DPx9 vunit_lib 8 stop_pkg 0 22 UjKiHFdPQ97>_>m`nM3cg3
Z168 DPx9 vunit_lib 8 core_pkg 0 22 0M7EG>QDghVT?B78KOYPn0
Z169 DPx9 vunit_lib 18 log_deprecated_pkg 0 22 Q7[lfBh_WC:ca^W64YP1U2
Z170 DPx9 vunit_lib 9 print_pkg 0 22 z3A9G[B4JdMci]Ub;PK=S3
Z171 DPx9 vunit_lib 4 path 0 22 ]@TR:IFM`TWfiVL<ZjY=I3
Z172 DPx9 vunit_lib 15 log_handler_pkg 0 22 nl_I;6SFb6@cB[0oB[Gm?1
Z173 DPx9 vunit_lib 8 ansi_pkg 0 22 h9cG]NHf=IYSX>SV5U_OM1
Z174 DPx9 vunit_lib 14 log_levels_pkg 0 22 jGUFnEUH1mU?HKm3YRPGj3
Z175 DPx9 vunit_lib 10 logger_pkg 0 22 Jj3MC9=bR4jQbFA1jSDXY2
Z176 DPx9 vunit_lib 10 dictionary 0 22 _W8>On_YoEFWEDP8TQC@R0
Z177 DPx9 vunit_lib 10 string_ops 0 22 >6lVd?dSYVCeeU;1?_=bg2
Z178 D^#x9 vunit_lib 18 data_types_context 0 22 1?>9FT=3YA15`7IYa:H9b2
Z179 DPx9 vunit_lib 8 dict_pkg 0 22 ehbf8zR4VgoO:66`0b==c3
Z180 DPx9 vunit_lib 19 string_ptr_pool_pkg 0 22 I^`873Q>JaL`RoU3I`C2H1
Z181 DPx9 vunit_lib 14 queue_pool_pkg 0 22 Z[=D0HJacYBCm0dE3aodk1
Z182 DPx9 vunit_lib 17 integer_array_pkg 0 22 CJcNR>m;3A:?0bl`^YYN^0
Z183 DPx9 vunit_lib 14 string_ptr_pkg 0 22 BcAU_Z][LeU1aR2CQKdF;1
Z184 DPx9 vunit_lib 9 queue_pkg 0 22 ;89lc5:Q?7a@<EYe0_F1m0
Z185 DPx9 vunit_lib 27 integer_vector_ptr_pool_pkg 0 22 >4MC1]6h[egYG8GmK_OaU3
Z186 DPx9 vunit_lib 17 codec_builder_pkg 0 22 lMzaQB]AGo[9c?7g60J_93
Z187 DPx4 ieee 11 numeric_bit 0 22 d<O?S;AIQfOzoHU3FDK]23
Z188 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
Z189 DPx4 ieee 12 math_complex 0 22 5i:;_e<WQ2;?b7>BdkGQL0
Z190 DPx9 vunit_lib 9 codec_pkg 0 22 VE]>YKnj@eiUJ<U1YSEXb3
Z191 DPx9 vunit_lib 22 integer_vector_ptr_pkg 0 22 KNo?M3?g8Rc_m:IGUMQ<m0
R116
R2
R3
R0
Z192 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_And16.vhd
Z193 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_And16.vhd
l0
L13
V1l8:dSVWjB<iIjT;WU>WZ3
!s100 CN7c7aBK0baLh=7NmPS<<2
R6
33
R101
!i10b 1
R96
Z194 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_And16.vhd|
Z195 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_And16.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R187
R188
R189
R190
R191
R116
R2
R3
DEx4 work 8 tb_and16 0 22 1l8:dSVWjB<iIjT;WU>WZ3
l32
L17
V_58XEK>b=zbOjozAC1l0Z1
!s100 WJmoR^37l[LV^2c3[l:?h2
R6
33
R101
!i10b 1
R96
R194
R195
!i113 1
R11
R12
Etb_binarydigit
R24
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z196 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd
Z197 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd
l0
L12
VeZdN;[`k75J1zD5APC6fg3
!s100 REZ_kKK2zd=H>`S1=_`0j1
R6
33
R144
!i10b 1
R139
Z198 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd|
Z199 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_BinaryDigit.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 14 tb_binarydigit 0 22 eZdN;[`k75J1zD5APC6fg3
l30
L16
VKd=2>Jmm=9>NQb3Z;X8<62
!s100 _Df=?QK0n=JAafNOPGKlB1
R6
33
R144
!i10b 1
R139
R198
R199
!i113 1
R11
R12
Etb_dmux2way
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z200 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux2Way.vhd
Z201 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux2Way.vhd
l0
L12
VG:gDjdXf`XMEEa6MSKYg91
!s100 [1Z=A_3fz?JUHBkFamn6I2
R6
33
R101
!i10b 1
R96
Z202 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux2Way.vhd|
Z203 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux2Way.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 11 tb_dmux2way 0 22 G:gDjdXf`XMEEa6MSKYg91
l32
L16
VDm_GBa2jNQ_8VXCA117M30
!s100 @DI4BcE3UzJlH?;L;jEf?1
R6
33
R101
!i10b 1
R96
R202
R203
!i113 1
R11
R12
Etb_dmux4way
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z204 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux4Way.vhd
Z205 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux4Way.vhd
l0
L12
V`Ee`nD5m75@]0SXha_9SP1
!s100 5L:fMX;o]V`Iz=oWiK7[U2
R6
33
R101
!i10b 1
R96
Z206 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux4Way.vhd|
Z207 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux4Way.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 11 tb_dmux4way 0 22 `Ee`nD5m75@]0SXha_9SP1
l35
L16
VSM[4jB<_PLa9jmAFkgWGh3
!s100 [YVIiZd:^?CfOM_1KRJ6D1
R6
33
R101
!i10b 1
R96
R206
R207
!i113 1
R11
R12
Etb_dmux8way
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z208 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux8Way.vhd
Z209 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux8Way.vhd
l0
L12
VHiaKRaP^V6`K]LiSlL30K2
!s100 iehVRVU^^QCZmlH98YUAo2
R6
33
R101
!i10b 1
R96
Z210 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux8Way.vhd|
Z211 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_DMux8Way.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 11 tb_dmux8way 0 22 HiaKRaP^V6`K]LiSlL30K2
l40
L16
V6iLV1FmJK[lBEf9a<nNFY2
!s100 :O5V><E[DHfg[QCh@MEW?0
R6
33
R101
!i10b 1
R96
R210
R211
!i113 1
R11
R12
Etb_flipflopd
R24
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z212 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd
Z213 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd
l0
L12
VfHc44cLl@IDQ114>GSdm^1
!s100 Mz2D0a_Fee>:O9S6F=zIz1
R6
33
R144
!i10b 1
R139
Z214 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd|
Z215 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 12 tb_flipflopd 0 22 fHc44cLl@IDQ114>GSdm^1
l34
L16
VIHiV[c8L:CBS]OB;O:EVN0
!s100 a6MHG1EBa9Nb]mc;S:Oo40
R6
33
R144
!i10b 1
R139
R214
R215
!i113 1
R11
R12
Etb_mux16
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z216 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux16.vhd
Z217 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux16.vhd
l0
L12
V5Z]ZkVV6VIZMS?M8>MR6?2
!s100 3n31zl2E@ZdA]^PRFF7mX1
R6
33
R101
!i10b 1
R96
Z218 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux16.vhd|
Z219 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux16.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 8 tb_mux16 0 22 5Z]ZkVV6VIZMS?M8>MR6?2
l35
L16
Vl0<P7f?DK:K<WBC^8=l_J0
!s100 _[gD@0eCl^OmRb>=1PdWG0
R6
33
R101
!i10b 1
R96
R218
R219
!i113 1
R11
R12
Etb_mux2way
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z220 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux2Way.vhd
Z221 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux2Way.vhd
l0
L12
V95m^RLJlHFlg>N:l43E;U2
!s100 A<l=WNIfZE5maHh?`UzL72
R6
33
R101
!i10b 1
R96
Z222 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux2Way.vhd|
Z223 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux2Way.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 10 tb_mux2way 0 22 95m^RLJlHFlg>N:l43E;U2
l32
L16
VD`SMZV<VN@]Zj`X`oIWR40
!s100 bjFhmkV5n7d[QIH@5TSaI2
R6
33
R101
!i10b 1
R96
R222
R223
!i113 1
R11
R12
Etb_mux4way
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z224 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux4Way.vhd
Z225 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux4Way.vhd
l0
L12
VAda6XcZ=REYG4gJAeGf1g1
!s100 jG^of^A;C2;2>ja<A[@JO0
R6
33
R101
!i10b 1
R96
Z226 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux4Way.vhd|
Z227 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux4Way.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 10 tb_mux4way 0 22 Ada6XcZ=REYG4gJAeGf1g1
l35
L16
VX`8@PBLHzYTLa?JdIbHE03
!s100 gXA=dn=b>Z2@hV2`gc]:U1
R6
33
R101
!i10b 1
R96
R226
R227
!i113 1
R11
R12
Etb_mux4way16
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z228 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux4Way16.vhd
Z229 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux4Way16.vhd
l0
L12
VDS:56mK]g96;>;b?Lmk=50
!s100 I3Z6UV8_2?^?2NkM`FklZ0
R6
33
R101
!i10b 1
R96
Z230 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux4Way16.vhd|
Z231 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux4Way16.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 12 tb_mux4way16 0 22 DS:56mK]g96;>;b?Lmk=50
l36
L16
VUbQKM0iCbm^gj=96Vz>EK2
!s100 042^83_gZ@o:m_;VHHIMR1
R6
33
R101
!i10b 1
R96
R230
R231
!i113 1
R11
R12
Etb_mux8way
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z232 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux8Way.vhd
Z233 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux8Way.vhd
l0
L12
VPDf@K^Ye<I;N8zF2dLHNh1
!s100 [UnHZFZVDODn]FGh@[^VQ1
R6
33
R101
!i10b 1
R96
Z234 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux8Way.vhd|
Z235 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux8Way.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 10 tb_mux8way 0 22 PDf@K^Ye<I;N8zF2dLHNh1
l39
L16
V3_LaUF7iL>5=1L3dVWMmb1
!s100 egl4lWEKo9bzC^cB7e0>S3
R6
33
R101
!i10b 1
R96
R234
R235
!i113 1
R11
R12
Etb_mux8way16
Z236 w1552649931
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z237 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux8Way16.vhd
Z238 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux8Way16.vhd
l0
L12
VP9KBZQlE49@LXezA7:F?E0
!s100 J4P_l7gI=?QB@ao:I]^Qg1
R6
33
R101
!i10b 1
R96
Z239 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux8Way16.vhd|
Z240 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Mux8Way16.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 12 tb_mux8way16 0 22 P9KBZQlE49@LXezA7:F?E0
l39
L16
VQ5;nb4]:P7h5GSJ1zzi6m0
!s100 O3S;LRjj7ikB3l_lNYmLX2
R6
33
R101
!i10b 1
R96
R239
R240
!i113 1
R11
R12
Etb_nand
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z241 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_nand.vhd
Z242 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_nand.vhd
l0
L12
VnQ]o>b3kU]B^zW0_j^FD=0
!s100 aMe6E3WRV^[86=G6LDNL=3
R6
33
Z243 !s110 1553707344
!i10b 1
Z244 !s108 1553707344.000000
Z245 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_nand.vhd|
Z246 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_nand.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 7 tb_nand 0 22 nQ]o>b3kU]B^zW0_j^FD=0
l31
L16
V>?RSYYhYbnnS;oFKL?<;Q2
!s100 AJmQ519?D1JO_LjI_>>9S3
R6
33
R243
!i10b 1
R244
R245
R246
!i113 1
R11
R12
Etb_nor8way
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z247 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Nor8Way.vhd
Z248 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Nor8Way.vhd
l0
L12
V=KAhzYIkhoeK=m8Ue0bFN2
!s100 6bboNo6b<mcRjn]lTR`Cj0
R6
33
R101
!i10b 1
R96
Z249 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Nor8Way.vhd|
Z250 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Nor8Way.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 10 tb_nor8way 0 22 =KAhzYIkhoeK=m8Ue0bFN2
l37
L16
VIF8XCzmcimb5_1A1II<VI3
!s100 m]^U7f[SnJ`8nojj:RB460
R6
33
R101
!i10b 1
R96
R249
R250
!i113 1
R11
R12
Etb_not16
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z251 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Not16.vhd
Z252 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Not16.vhd
l0
L12
Vi;?K[CJOlH`^5nSY>YMhz3
!s100 4dm6NASM[>mYeOOAV9?jT3
R6
33
R101
!i10b 1
R96
Z253 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Not16.vhd|
Z254 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Not16.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 8 tb_not16 0 22 i;?K[CJOlH`^5nSY>YMhz3
l30
L16
VcjQ41@S]5o<nlCc;mGN@z0
!s100 ;JWNCWY]42[HK>5iD7^1G2
R6
33
R101
!i10b 1
R96
R253
R254
!i113 1
R11
R12
Etb_or16
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z255 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Or16.vhd
Z256 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Or16.vhd
l0
L12
V=Yc8_oJ3PKMZS6m_d<=6l2
!s100 gFNQ;eQ3H<gUII[Ri?G:X1
R6
33
R101
!i10b 1
R96
Z257 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Or16.vhd|
Z258 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Or16.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 7 tb_or16 0 22 =Yc8_oJ3PKMZS6m_d<=6l2
l31
L16
VgoOTUdbJNVf3OF_Lg7D7k0
!s100 YSIe8^Jc<BgJgkbW0__:H3
R6
33
R101
!i10b 1
R96
R257
R258
!i113 1
R11
R12
Etb_or8way
R93
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z259 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Or8Way.vhd
Z260 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Or8Way.vhd
l0
L12
VF1NRUj=[@hQ<4nhTNgo<20
!s100 lIW3RH9SMR6k_FRD;XMDH0
R6
33
R101
!i10b 1
R244
Z261 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Or8Way.vhd|
Z262 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/C-LogicaCombinacional/tests/tst/tb_Or8Way.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 9 tb_or8way 0 22 F1NRUj=[@hQ<4nhTNgo<20
l37
L16
V<zKl85E6CW180eRX`5=U<2
!s100 lB=i[zXIgdCI?ALi308bh2
R6
33
R101
!i10b 1
R244
R261
R262
!i113 1
R11
R12
Etb_pc
R24
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z263 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_PC.vhd
Z264 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_PC.vhd
l0
L12
V[D81CnT42QfXRm1@aNo2J3
!s100 J1Nhc5dRMT]HPgKQlP41`2
R6
33
R144
!i10b 1
R139
Z265 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_PC.vhd|
Z266 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_PC.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 5 tb_pc 0 22 [D81CnT42QfXRm1@aNo2J3
l36
L16
VkSb2C>@Sg9hd00Z615lWi2
!s100 gTVPQ>S<;`ADO:mz?E8=V2
R6
33
R144
!i10b 1
R139
R265
R266
!i113 1
R11
R12
Etb_ram4k
R24
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z267 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram4K.vhd
Z268 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram4K.vhd
l0
L12
V=>6D5eeL;?13G@G71zeCU2
!s100 S9=3b[obZ2Ifm=SDXZIHm0
R6
33
R144
!i10b 1
R139
Z269 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram4K.vhd|
Z270 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram4K.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 8 tb_ram4k 0 22 =>6D5eeL;?13G@G71zeCU2
l34
L16
VNgj1Gf_aGa^4NKfMK_Ckg2
!s100 BFQ_jZhlTB3TfccoV?;d<2
R6
33
R144
!i10b 1
R139
R269
R270
!i113 1
R11
R12
Etb_ram512
R24
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z271 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram512.vhd
Z272 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram512.vhd
l0
L12
V:TniVicX8?K4l3BY6h9i73
!s100 l[>z```f9OPCKU2R:Hh8R1
R6
33
R144
!i10b 1
R139
Z273 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram512.vhd|
Z274 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram512.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 9 tb_ram512 0 22 :TniVicX8?K4l3BY6h9i73
l34
L16
VNhhS6>;z?AUYb_??T5TA[1
!s100 QC3ejk5B^f0<Y;dZP>QQ10
R6
33
R144
!i10b 1
R139
R273
R274
!i113 1
R11
R12
Etb_ram64
R24
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z275 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd
Z276 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd
l0
L12
V[7Hg?PIf1`A6bH;:KPAF<3
!s100 [fgR]GASWg6=mal6K<jlZ2
R6
33
R144
!i10b 1
R139
Z277 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd|
Z278 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram64.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 8 tb_ram64 0 22 [7Hg?PIf1`A6bH;:KPAF<3
l34
L16
VBBLCTe1j9bdzIfWY0OB`e0
!s100 OoUcloWF7[f`7LMoS3ln=1
R6
33
R144
!i10b 1
R139
R277
R278
!i113 1
R11
R12
Etb_ram8
R24
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z279 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram8.vhd
Z280 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram8.vhd
l0
L12
VUBHLN;M<bN6Hj2X]Ib7d:3
!s100 Y@[3l6FJmbm8KH45_S7L80
R6
33
R144
!i10b 1
R139
Z281 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram8.vhd|
Z282 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Ram8.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 7 tb_ram8 0 22 UBHLN;M<bN6Hj2X]Ib7d:3
l34
L16
VaaP3jO[kE2E>cTfQUUSkm1
!s100 MQ=<K@hcHE]gIeD7:^@0Z2
R6
33
R144
!i10b 1
R139
R281
R282
!i113 1
R11
R12
Etb_register16
R24
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z283 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register16.vhd
Z284 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register16.vhd
l0
L12
VneGCFDX;acZZ2Gi0=VNBK1
!s100 B0ho:<MTRHJJGgA2N_GAD0
R6
33
R144
!i10b 1
R139
Z285 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register16.vhd|
Z286 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register16.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 13 tb_register16 0 22 neGCFDX;acZZ2Gi0=VNBK1
l32
L16
VFbQE38jBKL0e>@UeWX0SW3
!s100 I604lb[IJ^nY<ASXgeJ;31
R6
33
R144
!i10b 1
R139
R285
R286
!i113 1
R11
R12
Etb_register32
R24
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z287 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register32.vhd
Z288 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register32.vhd
l0
L12
VSJ0`l8SZa2l=_YO77RYHV0
!s100 W3LMbeI<dMFOf]X`Ylj^02
R6
33
R144
!i10b 1
R139
Z289 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register32.vhd|
Z290 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register32.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 13 tb_register32 0 22 SJ0`l8SZa2l=_YO77RYHV0
l32
L16
VBB2zbhlVLSg>K5RU7:VkS2
!s100 I>Fbf_[e0E>SXZWe5HRKD1
R6
33
R144
!i10b 1
R139
R289
R290
!i113 1
R11
R12
Etb_register64
R24
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z291 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register64.vhd
Z292 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register64.vhd
l0
L12
V>E:WiDI``GMka=5UM>kU80
!s100 _BznoGzmY[T[:okRZGRm52
R6
33
R144
!i10b 1
R139
Z293 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register64.vhd|
Z294 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register64.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 13 tb_register64 0 22 >E:WiDI``GMka=5UM>kU80
l32
L16
V35O2n8Y5Y1DOdc2XSPB:A1
!s100 _QIf<:8PL@ZjN;;_P?gFU1
R6
33
R144
!i10b 1
R139
R293
R294
!i113 1
R11
R12
Etb_register8
R24
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
R0
Z295 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register8.vhd
Z296 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register8.vhd
l0
L12
Vge:MDKDbHAAL_cJ9i[6Q^1
!s100 >fTU?2ZCn[TWhMe34oW7;2
R6
33
R144
!i10b 1
R139
Z297 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register8.vhd|
Z298 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_Register8.vhd|
!i113 1
R11
R12
Atb
R159
R160
R161
R162
R163
R164
R165
R166
R167
R168
R169
R170
R171
R172
R173
R174
R175
R176
R177
R178
R179
R180
R181
R182
R183
R184
R185
R186
R116
R187
R188
R189
R190
R191
R2
R3
DEx4 work 12 tb_register8 0 22 ge:MDKDbHAAL_cJ9i[6Q^1
l32
L16
VEaM<N?99684DFW03eKFfl1
!s100 63e6UF7nF;eGd3djL28R03
R6
33
R144
!i10b 1
R139
R297
R298
!i113 1
R11
R12
Ezerador16
R1
R2
R3
R0
Z299 8/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd
Z300 F/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd
l0
L5
VzQ4fWefBG[=4LClU:T4LN2
!s100 mm74FVI^0hNB:]fXbJ0R83
R6
33
R7
!i10b 1
R8
Z301 !s90 -quiet|-modelsimini|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd|
Z302 !s107 /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd|
!i113 1
R11
R12
Artl
R2
R3
DEx4 work 9 zerador16 0 22 zQ4fWefBG[=4LClU:T4LN2
l16
L13
V7AR[DMZ>^[YKS;X]0WmZR1
!s100 M=Ya>og]K?ogTQ3R5;VLI3
R6
33
R7
!i10b 1
R8
R301
R302
!i113 1
R11
R12
