<!DOCTYPE html>
<html lang="en">

<head>
	<link rel="stylesheet" href="styles.css">
	<meta content="text/html; charset=utf-8" http-equiv="Content-Type">
	<title>Yi-Chung Chen's Website</title>
</head>

<body>
	<div class="sidenav-container">
		<iframe src="nav.html"></iframe>
	</div>
	<div class="mainpara">
		<h1>Research</h1>

		<h3>Current:</h3>
		<ul>
			<li>
				Tiny RISC-V on FPGA: Hardware Library for Integration.
			</li>
			<li>
				LLVM-based HW-SW co-design for RISC-V.
			</li>
			<li>
				RISC-V Verification and Compliance.
			</li>
			<li>
				Cyber Security: Penetration Test Platform.
			</li>
			<li>
				Self-sustainable IoT.
			</li>
			<li>
				Ultra low-power Inference on FPGA.
			</li>
			<li>
				Neuromorphic Computing: Brain-inspired Computing.
			</li>
			<li>
				Electronic Design Automation: 3-D IC, Thermal Analyzer.
			</li>
		</ul>
		<h3>Discontinued:</h3>
		<ul>
			<li>
				Modular placer and router for FPGA.
			</li>
			<li>
				Hierarchical power estimator for FPGA.
			</li>
			<li>
				Architecture, Circuit and Application for ReRAM FPGA.
			</li>
			<li>
				Model, Structure and Circuit for ReRAM Nonvolatile Memory.
			</li>
			<li>
				Device and Process Design of Schottky Barrier MOSFET for Sub-30nm CMOS Technology.
			</li>
		</ul>
	</div>
</body>

</html>