#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f98f2304080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f98f23041f0 .scope module, "rbo_ethpack_tb" "rbo_ethpack_tb" 3 4;
 .timescale 0 0;
v0x600000ccd560_0 .var "clk", 0 0;
v0x600000ccd5f0_0 .net "phy_txd", 1 0, v0x600000cccbd0_0;  1 drivers
v0x600000ccd680_0 .net "phy_txen", 0 0, v0x600000cccc60_0;  1 drivers
v0x600000ccd710_0 .var "pixel", 7 0;
v0x600000ccd7a0_0 .net "pixel_addr", 23 0, v0x600000ccd290_0;  1 drivers
v0x600000ccd830_0 .net "rbo_axiod", 1 0, v0x600000cccfc0_0;  1 drivers
v0x600000ccd8c0_0 .net "rbo_axiov", 0 0, v0x600000ccd050_0;  1 drivers
v0x600000ccd950_0 .var "rst", 0 0;
v0x600000ccd9e0_0 .net "stall", 0 0, v0x600000cccd80_0;  1 drivers
S_0x7f98f2304360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 59, 3 59 0, S_0x7f98f23041f0;
 .timescale 0 0;
v0x600000ccc000_0 .var/2s "i", 31 0;
S_0x7f98f23044d0 .scope module, "eth_packer" "eth_packer" 3 28, 4 4 0, S_0x7f98f23041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "stall";
    .port_info 5 /OUTPUT 1 "phy_txen";
    .port_info 6 /OUTPUT 2 "phy_txd";
P_0x7f98f2304640 .param/l "ADDR_DIBITS" 0 4 19, +C4<000000000000000000000000000010111>;
P_0x7f98f2304680 .param/l "CRC_DIBITS" 0 4 21, +C4<000000000000000000000000000001111>;
P_0x7f98f23046c0 .param/l "DEST_ADDR_DIBIT" 0 4 15, C4<11>;
P_0x7f98f2304700 .param/l "IFG_PERIOD" 0 4 22, +C4<000000000000000000000000000101111>;
P_0x7f98f2304740 .param/l "LEN_DIBITS" 0 4 23, +C4<000000000000000000000000000000111>;
P_0x7f98f2304780 .param/l "MIN_DATA_DIBITS" 0 4 20, +C4<000000000000000000000000000010011>;
P_0x7f98f23047c0 .param/l "PREAMBLE_DIBITS" 0 4 18, +C4<000000000000000000000000000011011>;
P_0x7f98f2304800 .param/l "SOURCE_ADDR" 0 4 16, C4<011010010110100101011010000001100101010010010001>;
enum0x600000cc8510 .enum2/s (32)
   "Idle" 0,
   "SendPre" 1,
   "SendSFD" 2,
   "SendDestAddr" 3,
   "SendSourceAddr" 4,
   "SendLength" 5,
   "SendData" 6,
   "SendTail" 7
 ;
v0x600000ccc630_0 .var "audio_counter", 8 0;
v0x600000ccc6c0_0 .net "axiid", 1 0, v0x600000cccfc0_0;  alias, 1 drivers
v0x600000ccc750_0 .net "axiiv", 0 0, v0x600000ccd050_0;  alias, 1 drivers
v0x600000ccc7e0_0 .var "byte_bit_counter", 2 0;
v0x600000ccc870_0 .net "cksum", 31 0, L_0x6000015c8070;  1 drivers
v0x600000ccc900_0 .var "cksum_axiiv", 0 0;
L_0x7f98f2063008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000ccc990_0 .net "cksum_calculated", 0 0, L_0x7f98f2063008;  1 drivers
v0x600000ccca20_0 .net "clk", 0 0, v0x600000ccd560_0;  1 drivers
v0x600000cccab0_0 .var "crc32rst", 0 0;
v0x600000cccb40_0 .var "dibit_counter", 12 0;
v0x600000cccbd0_0 .var "phy_txd", 1 0;
v0x600000cccc60_0 .var "phy_txen", 0 0;
v0x600000ccccf0_0 .net "rst", 0 0, v0x600000ccd950_0;  1 drivers
v0x600000cccd80_0 .var "stall", 0 0;
v0x600000ccce10_0 .var "state", 3 0;
E_0x6000030c0540/0 .event edge, v0x600000ccce10_0, v0x600000cccb40_0, v0x600000ccc6c0_0, v0x600000ccc7e0_0;
E_0x6000030c0540/1 .event edge, v0x600000ccc240_0;
E_0x6000030c0540 .event/or E_0x6000030c0540/0, E_0x6000030c0540/1;
S_0x7f98f2304840 .scope module, "crc32" "crc32" 4 46, 5 22 0, S_0x7f98f23044d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 32 "axiod";
L_0x6000015c8070 .functor NOT 32, v0x600000ccc360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600000ccc120_0 .net "axiid", 1 0, v0x600000cccbd0_0;  alias, 1 drivers
v0x600000ccc1b0_0 .net "axiiv", 0 0, v0x600000ccc900_0;  1 drivers
v0x600000ccc240_0 .net "axiod", 31 0, L_0x6000015c8070;  alias, 1 drivers
v0x600000ccc2d0_0 .net "axiov", 0 0, L_0x7f98f2063008;  alias, 1 drivers
v0x600000ccc360_0 .var "caxiod", 31 0;
v0x600000ccc3f0_0 .net "clk", 0 0, v0x600000ccd560_0;  alias, 1 drivers
v0x600000ccc480_0 .var/i "i", 31 0;
v0x600000ccc510_0 .net "rst", 0 0, v0x600000cccab0_0;  1 drivers
v0x600000ccc5a0_0 .var "saxiod", 31 0;
E_0x6000030c0720 .event posedge, v0x600000ccc3f0_0;
E_0x6000030c0e70 .event edge, v0x600000ccc360_0, v0x600000ccc120_0;
S_0x7f98f23049b0 .scope module, "reverse_bit_order" "reverse_bit_order" 3 18, 6 4 0, S_0x7f98f23041f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pixel";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
    .port_info 6 /OUTPUT 24 "pixel_addr";
enum0x600000cc8000 .enum2/s (32)
   "SendAddress" 0,
   "SendPixel" 1,
   "SendAudio" 2
 ;
v0x600000cccea0_0 .var "addr_bit_counter", 5 0;
v0x600000cccf30_0 .var "audio_counter", 8 0;
v0x600000cccfc0_0 .var "axiod", 1 0;
v0x600000ccd050_0 .var "axiov", 0 0;
v0x600000ccd0e0_0 .var "byte_bit_counter", 3 0;
v0x600000ccd170_0 .net "clk", 0 0, v0x600000ccd560_0;  alias, 1 drivers
v0x600000ccd200_0 .net "pixel", 7 0, v0x600000ccd710_0;  1 drivers
v0x600000ccd290_0 .var "pixel_addr", 23 0;
v0x600000ccd320_0 .var "pixel_counter", 8 0;
v0x600000ccd3b0_0 .net "rst", 0 0, v0x600000ccd950_0;  alias, 1 drivers
v0x600000ccd440_0 .net "stall", 0 0, v0x600000cccd80_0;  alias, 1 drivers
v0x600000ccd4d0_0 .var "state", 1 0;
E_0x6000030c00c0/0 .event edge, v0x600000ccccf0_0, v0x600000ccd4d0_0, v0x600000ccd0e0_0, v0x600000cccea0_0;
E_0x6000030c00c0/1 .event edge, v0x600000ccd290_0, v0x600000ccd200_0;
E_0x6000030c00c0 .event/or E_0x6000030c00c0/0, E_0x6000030c00c0/1;
    .scope S_0x7f98f23049b0;
T_0 ;
Ewait_0 .event/or E_0x6000030c00c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x600000ccd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000cccfc0_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000ccd4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000cccfc0_0, 0, 2;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_0.7, 5;
    %load/vec4 v0x600000cccea0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_0.9, 5;
    %load/vec4 v0x600000ccd290_0;
    %pushi/vec4 17, 0, 32;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x600000ccd290_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000cccfc0_0, 0, 2;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x600000cccea0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_0.11, 5;
    %load/vec4 v0x600000ccd290_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x600000ccd290_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000cccfc0_0, 0, 2;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x600000cccea0_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_0.13, 5;
    %load/vec4 v0x600000ccd290_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x600000ccd290_0;
    %load/vec4 v0x600000ccd0e0_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000cccfc0_0, 0, 2;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000cccfc0_0, 0, 2;
T_0.14 ;
T_0.12 ;
T_0.10 ;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x600000ccd200_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x600000ccd200_0;
    %load/vec4 v0x600000ccd0e0_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000cccfc0_0, 0, 2;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x600000ccd200_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x600000ccd200_0;
    %load/vec4 v0x600000ccd0e0_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000cccfc0_0, 0, 2;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f98f23049b0;
T_1 ;
    %wait E_0x6000030c0720;
    %load/vec4 v0x600000ccd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000ccd290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000ccd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ccd050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600000cccea0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000ccd0e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000ccd320_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000cccf30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600000ccd440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600000ccd4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ccd050_0, 0;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000ccd0e0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x600000ccd0e0_0;
    %addi 2, 0, 4;
    %assign/vec4 v0x600000ccd0e0_0, 0;
T_1.9 ;
    %load/vec4 v0x600000cccea0_0;
    %pad/u 32;
    %cmpi/u 12, 0, 32;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0x600000cccea0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600000cccea0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600000cccea0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600000ccd4d0_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ccd050_0, 0;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x600000ccd290_0;
    %pad/u 32;
    %cmpi/u 76800, 0, 32;
    %jmp/0xz  T_1.14, 5;
    %load/vec4 v0x600000ccd290_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x600000ccd290_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x600000ccd290_0, 0;
T_1.15 ;
T_1.12 ;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.16, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000ccd0e0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v0x600000ccd0e0_0;
    %addi 2, 0, 4;
    %assign/vec4 v0x600000ccd0e0_0, 0;
T_1.17 ;
    %load/vec4 v0x600000ccd320_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_1.18, 5;
    %load/vec4 v0x600000ccd0e0_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v0x600000ccd320_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000ccd320_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600000ccd4d0_0, 0;
T_1.19 ;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000ccd050_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x600000ccd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600000ccd4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000ccd050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600000cccea0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600000ccd0e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000ccd320_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000cccf30_0, 0;
T_1.20 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f98f2304840;
T_2 ;
    %wait E_0x6000030c0e70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ccc480_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x600000ccc480_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x600000ccc480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 32;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 32;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 32;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 32;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 32;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.2 ;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.3 ;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.4 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.5 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.6 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.7 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.8 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.9 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.10 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.11 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.12 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.13 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.14 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.15 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 1, 2;
    %xor;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.16 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.17 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.18 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.19 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.20 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.21 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.22 ;
    %load/vec4 v0x600000ccc360_0;
    %load/vec4 v0x600000ccc480_0;
    %subi 2, 0, 32;
    %part/s 1;
    %load/vec4 v0x600000ccc360_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x600000ccc120_0;
    %parti/s 1, 0, 2;
    %xor;
    %xor;
    %ix/getv/s 4, v0x600000ccc480_0;
    %store/vec4 v0x600000ccc5a0_0, 4, 1;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %load/vec4 v0x600000ccc480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000ccc480_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f98f2304840;
T_3 ;
    %wait E_0x6000030c0720;
    %load/vec4 v0x600000ccc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x600000ccc360_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000ccc1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x600000ccc5a0_0;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x600000ccc360_0;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x600000ccc360_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f98f23044d0;
T_4 ;
Ewait_1 .event/or E_0x6000030c0540, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x600000ccce10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x600000ccce10_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ccc900_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ccc900_0, 0, 1;
T_4.1 ;
    %load/vec4 v0x600000ccce10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cccc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccd80_0, 0, 1;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cccc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccd80_0, 0, 1;
    %jmp T_4.11;
T_4.3 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cccc60_0, 0, 1;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccc60_0, 0, 1;
T_4.13 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 33;
    %cmpi/u 27, 0, 33;
    %jmp/0xz  T_4.14, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccd80_0, 0, 1;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccc60_0, 0, 1;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
T_4.21 ;
T_4.19 ;
T_4.17 ;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccc60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccd80_0, 0, 1;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccd80_0, 0, 1;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccc60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccd80_0, 0, 1;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccc60_0, 0, 1;
    %load/vec4 v0x600000ccc6c0_0;
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000cccd80_0, 0, 1;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccc60_0, 0, 1;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.22, 5;
    %load/vec4 v0x600000ccc870_0;
    %pushi/vec4 25, 0, 32;
    %load/vec4 v0x600000ccc7e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x600000ccc870_0;
    %pushi/vec4 24, 0, 32;
    %load/vec4 v0x600000ccc7e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.24, 5;
    %load/vec4 v0x600000ccc870_0;
    %pushi/vec4 17, 0, 32;
    %load/vec4 v0x600000ccc7e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x600000ccc870_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600000ccc7e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.26, 5;
    %load/vec4 v0x600000ccc870_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x600000ccc7e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x600000ccc870_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x600000ccc7e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 32;
    %cmpi/u 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.28, 5;
    %load/vec4 v0x600000ccc870_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x600000ccc7e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x600000ccc870_0;
    %load/vec4 v0x600000ccc7e0_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000cccbd0_0, 0, 2;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x600000ccc870_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x600000ccc7e0_0;
    %pad/u 32;
    %add;
    %part/u 1;
    %load/vec4 v0x600000ccc870_0;
    %load/vec4 v0x600000ccc7e0_0;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600000cccbd0_0, 0, 2;
T_4.29 ;
T_4.27 ;
T_4.25 ;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000cccd80_0, 0, 1;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f98f23044d0;
T_5 ;
    %wait E_0x6000030c0720;
    %load/vec4 v0x600000ccccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000ccce10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000ccc7e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000ccc630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000cccab0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000ccce10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000ccc7e0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600000ccc630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000cccab0_0, 0;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 33;
    %cmpi/u 47, 0, 33;
    %jmp/0xz  T_5.11, 5;
    %load/vec4 v0x600000cccb40_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600000ccce10_0, 0;
    %vpi_call/w 4 149 "$display", "Sending Pre Now" {0 0 0};
T_5.12 ;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 33;
    %cmpi/u 27, 0, 33;
    %jmp/0xz  T_5.13, 5;
    %load/vec4 v0x600000cccb40_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 33;
    %cmpi/e 27, 0, 33;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600000ccce10_0, 0;
    %vpi_call/w 4 159 "$display", "Sending SFD Now" {0 0 0};
T_5.15 ;
T_5.14 ;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_5.17, 5;
    %load/vec4 v0x600000cccb40_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.19, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600000ccce10_0, 0;
    %vpi_call/w 4 169 "$display", "Sending Dest Now" {0 0 0};
T_5.19 ;
T_5.18 ;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000cccab0_0, 0;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 33;
    %cmpi/u 23, 0, 33;
    %jmp/0xz  T_5.21, 5;
    %load/vec4 v0x600000cccb40_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600000ccce10_0, 0;
    %vpi_call/w 4 179 "$display", "Sending Source Now" {0 0 0};
T_5.22 ;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000cccab0_0, 0;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 33;
    %cmpi/u 23, 0, 33;
    %jmp/0xz  T_5.23, 5;
    %load/vec4 v0x600000cccb40_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600000ccce10_0, 0;
    %vpi_call/w 4 189 "$display", "Sending Length Now" {0 0 0};
T_5.24 ;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000cccab0_0, 0;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 33;
    %cmpi/u 7, 0, 33;
    %jmp/0xz  T_5.25, 5;
    %load/vec4 v0x600000cccb40_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600000ccce10_0, 0;
    %vpi_call/w 4 199 "$display", "Sending Data Now" {0 0 0};
T_5.26 ;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000cccab0_0, 0;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 33;
    %cmpi/u 19, 0, 33;
    %jmp/0xz  T_5.27, 5;
    %load/vec4 v0x600000cccb40_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %jmp T_5.28;
T_5.27 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600000ccce10_0, 0;
    %vpi_call/w 4 209 "$display", "Sending Tail Now" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000ccc7e0_0, 0;
T_5.28 ;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x600000ccc7e0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000ccc7e0_0, 0;
    %jmp T_5.30;
T_5.29 ;
    %load/vec4 v0x600000ccc7e0_0;
    %addi 2, 0, 3;
    %assign/vec4 v0x600000ccc7e0_0, 0;
T_5.30 ;
    %load/vec4 v0x600000cccb40_0;
    %pad/u 33;
    %cmpi/u 15, 0, 33;
    %jmp/0xz  T_5.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000cccab0_0, 0;
    %load/vec4 v0x600000cccb40_0;
    %addi 1, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %jmp T_5.32;
T_5.31 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x600000cccb40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000ccce10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000cccab0_0, 0;
T_5.32 ;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f98f23041f0;
T_6 ;
    %delay 1316134912, 2328;
    %load/vec4 v0x600000ccd560_0;
    %nor/r;
    %store/vec4 v0x600000ccd560_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f98f23041f0;
T_7 ;
    %vpi_call/w 3 44 "$dumpfile", "obj/rbo_ethpack_tb.vcd" {0 0 0};
    %vpi_call/w 3 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f98f23041f0 {0 0 0};
    %vpi_call/w 3 46 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ccd560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ccd950_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000ccd950_0, 0, 1;
    %delay 2632269824, 4656;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000ccd950_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000ccd710_0, 0, 8;
    %delay 1316134912, 2328;
    %fork t_1, S_0x7f98f2304360;
    %jmp t_0;
    .scope S_0x7f98f2304360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000ccc000_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x600000ccc000_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x600000ccd9e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600000ccd710_0, 0, 8;
T_7.2 ;
    %delay 2632269824, 4656;
    %load/vec4 v0x600000ccc000_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x600000ccc000_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x7f98f23041f0;
t_0 %join;
    %delay 969572352, 9313;
    %vpi_call/w 3 70 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/rbo_ethpack_tb.sv";
    "src/eth_packer.sv";
    "src/crc32.sv";
    "src/reverse_bit_order.sv";
