$date
	Wed Jun 11 08:53:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dram_controller $end
$var wire 32 ! dram_dq [31:0] $end
$var wire 1 " dram_we $end
$var wire 1 # dram_ras $end
$var wire 1 $ dram_dqs $end
$var wire 4 % dram_dm [3:0] $end
$var wire 1 & dram_cs $end
$var wire 1 ' dram_ck $end
$var wire 1 ( dram_cas $end
$var wire 3 ) dram_ba [2:0] $end
$var wire 14 * dram_addr [13:0] $end
$var wire 1 + M2_AXI4_WREADY $end
$var wire 1 , M2_AXI4_RVALID $end
$var wire 2 - M2_AXI4_RRESP [1:0] $end
$var wire 1 . M2_AXI4_RLAST $end
$var wire 4 / M2_AXI4_RID [3:0] $end
$var wire 32 0 M2_AXI4_RDATA [31:0] $end
$var wire 1 1 M2_AXI4_BVALID $end
$var wire 2 2 M2_AXI4_BRESP [1:0] $end
$var wire 4 3 M2_AXI4_BID [3:0] $end
$var wire 1 4 M2_AXI4_AWREADY $end
$var wire 1 5 M2_AXI4_ARREADY $end
$var parameter 32 6 ADDR_WIDTH $end
$var parameter 32 7 AXI4_ID_WIDTH $end
$var parameter 32 8 DATA_WIDTH $end
$var reg 32 9 M2_AXI4_ARADDR [31:0] $end
$var reg 2 : M2_AXI4_ARBURST [1:0] $end
$var reg 4 ; M2_AXI4_ARID [3:0] $end
$var reg 8 < M2_AXI4_ARLEN [7:0] $end
$var reg 3 = M2_AXI4_ARSIZE [2:0] $end
$var reg 1 > M2_AXI4_ARVALID $end
$var reg 32 ? M2_AXI4_AWADDR [31:0] $end
$var reg 2 @ M2_AXI4_AWBURST [1:0] $end
$var reg 4 A M2_AXI4_AWID [3:0] $end
$var reg 8 B M2_AXI4_AWLEN [7:0] $end
$var reg 3 C M2_AXI4_AWSIZE [2:0] $end
$var reg 1 D M2_AXI4_AWVALID $end
$var reg 1 E M2_AXI4_BREADY $end
$var reg 1 F M2_AXI4_RREADY $end
$var reg 32 G M2_AXI4_WDATA [31:0] $end
$var reg 1 H M2_AXI4_WLAST $end
$var reg 4 I M2_AXI4_WSTRB [3:0] $end
$var reg 1 J M2_AXI4_WVALID $end
$var reg 1 K clk $end
$var reg 1 L rst_n $end
$scope module dut $end
$var wire 32 M M2_AXI4_ARADDR [31:0] $end
$var wire 2 N M2_AXI4_ARBURST [1:0] $end
$var wire 4 O M2_AXI4_ARID [3:0] $end
$var wire 8 P M2_AXI4_ARLEN [7:0] $end
$var wire 3 Q M2_AXI4_ARSIZE [2:0] $end
$var wire 1 > M2_AXI4_ARVALID $end
$var wire 32 R M2_AXI4_AWADDR [31:0] $end
$var wire 2 S M2_AXI4_AWBURST [1:0] $end
$var wire 4 T M2_AXI4_AWID [3:0] $end
$var wire 8 U M2_AXI4_AWLEN [7:0] $end
$var wire 3 V M2_AXI4_AWSIZE [2:0] $end
$var wire 1 D M2_AXI4_AWVALID $end
$var wire 1 E M2_AXI4_BREADY $end
$var wire 1 F M2_AXI4_RREADY $end
$var wire 32 W M2_AXI4_WDATA [31:0] $end
$var wire 1 H M2_AXI4_WLAST $end
$var wire 4 X M2_AXI4_WSTRB [3:0] $end
$var wire 1 J M2_AXI4_WVALID $end
$var wire 1 K clk $end
$var wire 32 Y dram_dq [31:0] $end
$var wire 1 L rst_n $end
$var parameter 2 Z ADDR_PHASE $end
$var parameter 32 [ ADDR_WIDTH $end
$var parameter 32 \ AXI4_ID_WIDTH $end
$var parameter 2 ] DATA_PHASE $end
$var parameter 32 ^ DATA_WIDTH $end
$var parameter 2 _ IDLE $end
$var parameter 2 ` RESP_PHASE $end
$var reg 1 5 M2_AXI4_ARREADY $end
$var reg 1 4 M2_AXI4_AWREADY $end
$var reg 4 a M2_AXI4_BID [3:0] $end
$var reg 2 b M2_AXI4_BRESP [1:0] $end
$var reg 1 1 M2_AXI4_BVALID $end
$var reg 32 c M2_AXI4_RDATA [31:0] $end
$var reg 4 d M2_AXI4_RID [3:0] $end
$var reg 1 . M2_AXI4_RLAST $end
$var reg 2 e M2_AXI4_RRESP [1:0] $end
$var reg 1 , M2_AXI4_RVALID $end
$var reg 1 + M2_AXI4_WREADY $end
$var reg 14 f dram_addr [13:0] $end
$var reg 3 g dram_ba [2:0] $end
$var reg 1 ( dram_cas $end
$var reg 1 ' dram_ck $end
$var reg 1 & dram_cs $end
$var reg 1 h dram_data_oe $end
$var reg 32 i dram_data_out [31:0] $end
$var reg 4 j dram_dm [3:0] $end
$var reg 1 $ dram_dqs $end
$var reg 1 # dram_ras $end
$var reg 1 " dram_we $end
$var reg 32 k read_addr [31:0] $end
$var reg 8 l read_count [7:0] $end
$var reg 32 m read_data_reg [31:0] $end
$var reg 1 n read_data_valid $end
$var reg 4 o read_id [3:0] $end
$var reg 8 p read_len [7:0] $end
$var reg 2 q read_state [1:0] $end
$var reg 32 r write_addr [31:0] $end
$var reg 8 s write_count [7:0] $end
$var reg 4 t write_id [3:0] $end
$var reg 8 u write_len [7:0] $end
$var reg 2 v write_state [1:0] $end
$upscope $end
$scope module lpddr4_inst $end
$var wire 14 w addr [13:0] $end
$var wire 3 x ba [2:0] $end
$var wire 1 ( cas $end
$var wire 1 ' clk $end
$var wire 1 & cs $end
$var wire 4 y dm [3:0] $end
$var wire 32 z dq [31:0] $end
$var wire 1 $ dqs $end
$var wire 1 # ras $end
$var wire 1 " we $end
$var wire 12 { word_addr [11:0] $end
$var wire 12 | mem_addr [11:0] $end
$var reg 32 } data_out [31:0] $end
$var reg 1 ~ output_enable $end
$upscope $end
$scope task axi_read $end
$var reg 32 !" addr [31:0] $end
$var reg 4 "" id [3:0] $end
$upscope $end
$scope task axi_write $end
$var reg 32 #" addr [31:0] $end
$var reg 32 $" data [31:0] $end
$var reg 4 %" id [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 `
b0 _
b100000 ^
b10 ]
b100 \
b100000 [
b1 Z
b100000 8
b100 7
b100000 6
$end
#0
$dumpvars
bx %"
bx $"
bx #"
bx ""
bx !"
0~
b0 }
b0 |
b0 {
bz z
bx y
b0 x
b0 w
b0 v
bx u
bx t
b0 s
bx r
b0 q
bx p
bx o
0n
bx m
b0 l
bx k
bx j
bx i
0h
b0 g
b0 f
b0 e
bx d
bx c
b0 b
bx a
bz Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
0L
0K
0J
bx I
xH
bx G
0F
0E
0D
bx C
bx B
bx A
bx @
bx ?
0>
bx =
bx <
bx ;
bx :
bx 9
05
04
bx 3
b0 2
01
bx 0
bx /
0.
b0 -
0,
0+
b0 *
b0 )
1(
0'
1&
bx %
x$
1#
1"
bz !
$end
#5000
1K
#10000
0K
#15000
1K
#20000
0K
1L
#25000
1'
15
14
1K
#30000
0K
b1 ""
b0 !"
#35000
05
b1 q
b0 p
b0 k
b1 o
0'
1F
1>
b1 :
b1 N
b10 =
b10 Q
b0 <
b0 P
b0 9
b0 M
b1 ;
b1 O
1K
#40000
0K
#45000
b0 !
b0 Y
b0 z
1~
1'
b10 q
0(
0#
0&
0>
1K
#50000
0K
#55000
1&
1n
b0 m
0'
1K
#60000
0K
#65000
bz !
bz Y
bz z
0~
1'
1.
1,
b0 0
b0 c
b1 /
b1 d
1K
#70000
0K
#75000
0.
0,
b0 q
0n
b100 k
b1 l
0'
1K
#80000
0K
#85000
1'
15
b10 ""
b100 !"
0F
1K
#90000
0K
#95000
05
b1 q
b0 l
b10 o
0'
1F
1>
b100 9
b100 M
b10 ;
b10 O
1K
#100000
0K
#105000
b0 !
b0 Y
b0 z
1~
1'
b10 q
b1 *
b1 f
b1 w
0&
0>
1K
#110000
0K
#115000
1&
1n
0'
1K
#120000
0K
#125000
bz !
bz Y
bz z
0~
1'
1.
1,
b10 /
b10 d
1K
#130000
0K
#135000
0.
0,
b0 q
0n
b1000 k
b1 l
0'
1K
#140000
0K
#145000
1'
15
b11 ""
b1000 !"
0F
1K
#150000
0K
#155000
05
b1 q
b0 l
b11 o
0'
1F
1>
b1000 9
b1000 M
b11 ;
b11 O
1K
#160000
0K
#165000
b0 !
b0 Y
b0 z
1~
1'
b10 q
b10 *
b10 f
b10 w
0&
0>
1K
#170000
0K
#175000
1&
1n
0'
1K
#180000
0K
#185000
bz !
bz Y
bz z
0~
1'
1.
1,
b11 /
b11 d
1K
#190000
0K
#195000
0.
0,
b0 q
0n
b1100 k
b1 l
0'
1K
#200000
0K
#205000
1'
15
b100 ""
b1100 !"
0F
1K
#210000
0K
#215000
05
b1 q
b0 l
b100 o
0'
1F
1>
b1100 9
b1100 M
b100 ;
b100 O
1K
#220000
0K
#225000
b0 !
b0 Y
b0 z
1~
1'
b10 q
b11 *
b11 f
b11 w
0&
0>
1K
#230000
0K
#235000
1&
1n
0'
1K
#240000
0K
#245000
bz !
bz Y
bz z
0~
1'
1.
1,
b100 /
b100 d
1K
#250000
0K
#255000
0.
0,
b0 q
0n
b10000 k
b1 l
0'
1K
#260000
0K
#265000
1'
15
b101 ""
b10000 !"
0F
1K
#270000
0K
#275000
05
b1 q
b0 l
b101 o
0'
1F
1>
b10000 9
b10000 M
b101 ;
b101 O
1K
#280000
0K
#285000
b0 !
b0 Y
b0 z
1~
b1 |
b1 {
1'
b10 q
b100 *
b100 f
b100 w
0&
0>
1K
#290000
0K
#295000
1&
1n
0'
1K
#300000
0K
#305000
bz !
bz Y
bz z
0~
1'
1.
1,
b101 /
b101 d
1K
#310000
0K
#315000
0.
0,
b0 q
0n
b10100 k
b1 l
0'
1K
#320000
0K
#325000
1'
15
b110 ""
b10100 !"
0F
1K
#330000
0K
#335000
05
b1 q
b0 l
b110 o
0'
1F
1>
b10100 9
b10100 M
b110 ;
b110 O
1K
#340000
0K
#345000
b10001000100010001000100010001 !
b10001000100010001000100010001 Y
b10001000100010001000100010001 z
1~
b10001000100010001000100010001 }
1'
b10 q
b101 *
b101 f
b101 w
0&
0>
1K
#350000
0K
#355000
1&
1n
b10001000100010001000100010001 m
0'
1K
#360000
0K
#365000
bz !
bz Y
bz z
0~
1'
1.
1,
b10001000100010001000100010001 0
b10001000100010001000100010001 c
b110 /
b110 d
1K
#370000
0K
#375000
0.
0,
b0 q
0n
b11000 k
b1 l
0'
1K
#380000
0K
#385000
1'
15
b111 %"
b11011110101011011011111011101111 $"
b100000 #"
0F
1K
#390000
0K
#395000
1+
04
b10 v
b0 u
b100000 r
b111 t
0'
1D
b1 @
b1 S
b10 C
b10 V
b0 B
b0 U
b100000 ?
b100000 R
b111 A
b111 T
1K
#400000
0K
#405000
b10 |
b11011110101011011011111011101111 !
b11011110101011011011111011101111 Y
b11011110101011011011111011101111 z
b10 {
1'
0+
b11 v
b100100 r
b1 s
b0 %
b0 j
b0 y
1h
b11011110101011011011111011101111 i
b1000 *
b1000 f
b1000 w
0"
0&
1E
1J
1H
b1111 I
b1111 X
b11011110101011011011111011101111 G
b11011110101011011011111011101111 W
0D
1K
#410000
0K
#415000
bz !
bz Y
bz z
11
b111 3
b111 a
1"
0h
1&
0'
0H
0J
1K
#420000
0K
#425000
1'
b0 v
01
1K
#430000
0K
#435000
14
0'
0E
1K
#440000
0K
#445000
1'
1K
#450000
0K
#455000
05
b1 q
b0 l
b100000 k
b1000 o
0'
1F
1>
b100000 9
b100000 M
b1000 ;
b1000 O
1K
b1000 ""
b100000 !"
#460000
0K
#465000
b100010001000100010001000100010 !
b100010001000100010001000100010 Y
b100010001000100010001000100010 z
1~
b100010001000100010001000100010 }
1'
b10 q
0&
0>
1K
#470000
0K
#475000
1&
1n
b100010001000100010001000100010 m
0'
1K
#480000
0K
#485000
bz !
bz Y
bz z
0~
1'
1.
1,
b100010001000100010001000100010 0
b100010001000100010001000100010 c
b1000 /
b1000 d
1K
#490000
0K
#495000
0.
0,
b0 q
0n
b100100 k
b1 l
0'
1K
#500000
0K
#505000
1'
15
b1001 %"
b11001010111111101011101010111110 $"
b100100 #"
0F
1K
#510000
0K
#515000
1+
04
b10 v
b0 s
b1001 t
0'
1D
b100100 ?
b100100 R
b1001 A
b1001 T
1K
#520000
0K
#525000
b11001010111111101011101010111110 !
b11001010111111101011101010111110 Y
b11001010111111101011101010111110 z
1'
0+
b11 v
b101000 r
b1 s
1h
b11001010111111101011101010111110 i
b1001 *
b1001 f
b1001 w
0"
0&
1E
1J
1H
b11001010111111101011101010111110 G
b11001010111111101011101010111110 W
0D
1K
#530000
0K
#535000
bz !
bz Y
bz z
11
b1001 3
b1001 a
1"
0h
1&
0'
0H
0J
1K
#540000
0K
#545000
1'
b0 v
01
1K
#550000
0K
#555000
14
0'
0E
1K
#560000
0K
#565000
1'
1K
#570000
0K
#575000
05
b1 q
b0 l
b1010 o
0'
1F
1>
b100100 9
b100100 M
b1010 ;
b1010 O
1K
b1010 ""
b100100 !"
#580000
0K
#585000
b11001010111111101011101010111110 !
b11001010111111101011101010111110 Y
b11001010111111101011101010111110 z
1~
b11001010111111101011101010111110 }
1'
b10 q
0&
0>
1K
#590000
0K
#595000
1&
1n
b11001010111111101011101010111110 m
0'
1K
#600000
0K
#605000
bz !
bz Y
bz z
0~
1'
1.
1,
b11001010111111101011101010111110 0
b11001010111111101011101010111110 c
b1010 /
b1010 d
1K
#610000
0K
#615000
0.
0,
b0 q
0n
b101000 k
b1 l
0'
1K
#620000
0K
#625000
1'
15
b1011 ""
b100000 !"
0F
1K
#630000
0K
#635000
05
b1 q
b0 l
b100000 k
b1011 o
0'
1F
1>
b100000 9
b100000 M
b1011 ;
b1011 O
1K
#640000
0K
#645000
b11001010111111101011101010111110 !
b11001010111111101011101010111110 Y
b11001010111111101011101010111110 z
1~
1'
b10 q
b1000 *
b1000 f
b1000 w
0&
0>
1K
#650000
0K
#655000
1&
1n
0'
1K
#660000
0K
#665000
bz !
bz Y
bz z
0~
1'
1.
1,
b1011 /
b1011 d
1K
#670000
0K
#675000
0.
0,
b0 q
0n
b100100 k
b1 l
0'
1K
#680000
0K
#685000
1'
15
b1100 ""
b100100 !"
0F
1K
#690000
0K
#695000
05
b1 q
b0 l
b1100 o
0'
1F
1>
b100100 9
b100100 M
b1100 ;
b1100 O
1K
#700000
0K
#705000
b11001010111111101011101010111110 !
b11001010111111101011101010111110 Y
b11001010111111101011101010111110 z
1~
1'
b10 q
b1001 *
b1001 f
b1001 w
0&
0>
1K
#710000
0K
#715000
1&
1n
0'
1K
#720000
0K
#725000
bz !
bz Y
bz z
0~
1'
1.
1,
b1100 /
b1100 d
1K
#730000
0K
#735000
0.
0,
b0 q
0n
b101000 k
b1 l
0'
1K
#740000
0K
#745000
1'
15
0F
1K
#750000
0K
#755000
0'
1K
#760000
0K
#765000
1'
1K
#770000
0K
#775000
0'
1K
#780000
0K
#785000
1'
1K
#790000
0K
#795000
0'
1K
#800000
0K
#805000
1'
1K
#810000
0K
#815000
0'
1K
#820000
0K
#825000
1'
1K
#830000
0K
#835000
0'
1K
#840000
0K
#845000
1'
1K
