/* This file has been automatically generated, you must _NOT_ edit it directly. (Sun Feb 05 12:38:19 2017) */
#include "x86_architecture.hpp"
const X86Architecture::TDisassembler X86Architecture::m_Table_2[0x100] =
{
  &X86Architecture::Table_2_00,
  &X86Architecture::Table_2_01,
  &X86Architecture::Table_2_02,
  &X86Architecture::Table_2_03,
  &X86Architecture::Table_2_04,
  &X86Architecture::Table_2_05,
  &X86Architecture::Table_2_06,
  &X86Architecture::Table_2_07,
  &X86Architecture::Table_2_08,
  &X86Architecture::Table_2_09,
  &X86Architecture::Table_2_0a,
  &X86Architecture::Table_2_0b,
  &X86Architecture::Table_2_0c,
  &X86Architecture::Table_2_0d,
  &X86Architecture::Table_2_0e,
  &X86Architecture::Table_2_0f,
  &X86Architecture::Table_2_10,
  &X86Architecture::Table_2_11,
  &X86Architecture::Table_2_12,
  &X86Architecture::Table_2_13,
  &X86Architecture::Table_2_14,
  &X86Architecture::Table_2_15,
  &X86Architecture::Table_2_16,
  &X86Architecture::Table_2_17,
  &X86Architecture::Table_2_18,
  &X86Architecture::Table_2_19,
  &X86Architecture::Table_2_1a,
  &X86Architecture::Table_2_1b,
  &X86Architecture::Table_2_1c,
  &X86Architecture::Table_2_1d,
  &X86Architecture::Table_2_1e,
  &X86Architecture::Table_2_1f,
  &X86Architecture::Table_2_20,
  &X86Architecture::Table_2_21,
  &X86Architecture::Table_2_22,
  &X86Architecture::Table_2_23,
  &X86Architecture::Table_2_24,
  &X86Architecture::Table_2_25,
  &X86Architecture::Table_2_26,
  &X86Architecture::Table_2_27,
  &X86Architecture::Table_2_28,
  &X86Architecture::Table_2_29,
  &X86Architecture::Table_2_2a,
  &X86Architecture::Table_2_2b,
  &X86Architecture::Table_2_2c,
  &X86Architecture::Table_2_2d,
  &X86Architecture::Table_2_2e,
  &X86Architecture::Table_2_2f,
  &X86Architecture::Table_2_30,
  &X86Architecture::Table_2_31,
  &X86Architecture::Table_2_32,
  &X86Architecture::Table_2_33,
  &X86Architecture::Table_2_34,
  &X86Architecture::Table_2_35,
  &X86Architecture::Table_2_36,
  &X86Architecture::Table_2_37,
  &X86Architecture::Table_2_38,
  &X86Architecture::Table_2_39,
  &X86Architecture::Table_2_3a,
  &X86Architecture::Table_2_3b,
  &X86Architecture::Table_2_3c,
  &X86Architecture::Table_2_3d,
  &X86Architecture::Table_2_3e,
  &X86Architecture::Table_2_3f,
  &X86Architecture::Table_2_40,
  &X86Architecture::Table_2_41,
  &X86Architecture::Table_2_42,
  &X86Architecture::Table_2_43,
  &X86Architecture::Table_2_44,
  &X86Architecture::Table_2_45,
  &X86Architecture::Table_2_46,
  &X86Architecture::Table_2_47,
  &X86Architecture::Table_2_48,
  &X86Architecture::Table_2_49,
  &X86Architecture::Table_2_4a,
  &X86Architecture::Table_2_4b,
  &X86Architecture::Table_2_4c,
  &X86Architecture::Table_2_4d,
  &X86Architecture::Table_2_4e,
  &X86Architecture::Table_2_4f,
  &X86Architecture::Table_2_50,
  &X86Architecture::Table_2_51,
  &X86Architecture::Table_2_52,
  &X86Architecture::Table_2_53,
  &X86Architecture::Table_2_54,
  &X86Architecture::Table_2_55,
  &X86Architecture::Table_2_56,
  &X86Architecture::Table_2_57,
  &X86Architecture::Table_2_58,
  &X86Architecture::Table_2_59,
  &X86Architecture::Table_2_5a,
  &X86Architecture::Table_2_5b,
  &X86Architecture::Table_2_5c,
  &X86Architecture::Table_2_5d,
  &X86Architecture::Table_2_5e,
  &X86Architecture::Table_2_5f,
  &X86Architecture::Table_2_60,
  &X86Architecture::Table_2_61,
  &X86Architecture::Table_2_62,
  &X86Architecture::Table_2_63,
  &X86Architecture::Table_2_64,
  &X86Architecture::Table_2_65,
  &X86Architecture::Table_2_66,
  &X86Architecture::Table_2_67,
  &X86Architecture::Table_2_68,
  &X86Architecture::Table_2_69,
  &X86Architecture::Table_2_6a,
  &X86Architecture::Table_2_6b,
  &X86Architecture::Table_2_6c,
  &X86Architecture::Table_2_6d,
  &X86Architecture::Table_2_6e,
  &X86Architecture::Table_2_6f,
  &X86Architecture::Table_2_70,
  &X86Architecture::Table_2_71,
  &X86Architecture::Table_2_72,
  &X86Architecture::Table_2_73,
  &X86Architecture::Table_2_74,
  &X86Architecture::Table_2_75,
  &X86Architecture::Table_2_76,
  &X86Architecture::Table_2_77,
  &X86Architecture::Table_2_78,
  &X86Architecture::Table_2_79,
  &X86Architecture::Table_2_7a,
  &X86Architecture::Table_2_7b,
  &X86Architecture::Table_2_7c,
  &X86Architecture::Table_2_7d,
  &X86Architecture::Table_2_7e,
  &X86Architecture::Table_2_7f,
  &X86Architecture::Table_2_80,
  &X86Architecture::Table_2_81,
  &X86Architecture::Table_2_82,
  &X86Architecture::Table_2_83,
  &X86Architecture::Table_2_84,
  &X86Architecture::Table_2_85,
  &X86Architecture::Table_2_86,
  &X86Architecture::Table_2_87,
  &X86Architecture::Table_2_88,
  &X86Architecture::Table_2_89,
  &X86Architecture::Table_2_8a,
  &X86Architecture::Table_2_8b,
  &X86Architecture::Table_2_8c,
  &X86Architecture::Table_2_8d,
  &X86Architecture::Table_2_8e,
  &X86Architecture::Table_2_8f,
  &X86Architecture::Table_2_90,
  &X86Architecture::Table_2_91,
  &X86Architecture::Table_2_92,
  &X86Architecture::Table_2_93,
  &X86Architecture::Table_2_94,
  &X86Architecture::Table_2_95,
  &X86Architecture::Table_2_96,
  &X86Architecture::Table_2_97,
  &X86Architecture::Table_2_98,
  &X86Architecture::Table_2_99,
  &X86Architecture::Table_2_9a,
  &X86Architecture::Table_2_9b,
  &X86Architecture::Table_2_9c,
  &X86Architecture::Table_2_9d,
  &X86Architecture::Table_2_9e,
  &X86Architecture::Table_2_9f,
  &X86Architecture::Table_2_a0,
  &X86Architecture::Table_2_a1,
  &X86Architecture::Table_2_a2,
  &X86Architecture::Table_2_a3,
  &X86Architecture::Table_2_a4,
  &X86Architecture::Table_2_a5,
  &X86Architecture::Table_2_a6,
  &X86Architecture::Table_2_a7,
  &X86Architecture::Table_2_a8,
  &X86Architecture::Table_2_a9,
  &X86Architecture::Table_2_aa,
  &X86Architecture::Table_2_ab,
  &X86Architecture::Table_2_ac,
  &X86Architecture::Table_2_ad,
  &X86Architecture::Table_2_ae,
  &X86Architecture::Table_2_af,
  &X86Architecture::Table_2_b0,
  &X86Architecture::Table_2_b1,
  &X86Architecture::Table_2_b2,
  &X86Architecture::Table_2_b3,
  &X86Architecture::Table_2_b4,
  &X86Architecture::Table_2_b5,
  &X86Architecture::Table_2_b6,
  &X86Architecture::Table_2_b7,
  &X86Architecture::Table_2_b8,
  &X86Architecture::Table_2_b9,
  &X86Architecture::Table_2_ba,
  &X86Architecture::Table_2_bb,
  &X86Architecture::Table_2_bc,
  &X86Architecture::Table_2_bd,
  &X86Architecture::Table_2_be,
  &X86Architecture::Table_2_bf,
  &X86Architecture::Table_2_c0,
  &X86Architecture::Table_2_c1,
  &X86Architecture::Table_2_c2,
  &X86Architecture::Table_2_c3,
  &X86Architecture::Table_2_c4,
  &X86Architecture::Table_2_c5,
  &X86Architecture::Table_2_c6,
  &X86Architecture::Table_2_c7,
  &X86Architecture::Table_2_c8,
  &X86Architecture::Table_2_c9,
  &X86Architecture::Table_2_ca,
  &X86Architecture::Table_2_cb,
  &X86Architecture::Table_2_cc,
  &X86Architecture::Table_2_cd,
  &X86Architecture::Table_2_ce,
  &X86Architecture::Table_2_cf,
  &X86Architecture::Table_2_d0,
  &X86Architecture::Table_2_d1,
  &X86Architecture::Table_2_d2,
  &X86Architecture::Table_2_d3,
  &X86Architecture::Table_2_d4,
  &X86Architecture::Table_2_d5,
  &X86Architecture::Table_2_d6,
  &X86Architecture::Table_2_d7,
  &X86Architecture::Table_2_d8,
  &X86Architecture::Table_2_d9,
  &X86Architecture::Table_2_da,
  &X86Architecture::Table_2_db,
  &X86Architecture::Table_2_dc,
  &X86Architecture::Table_2_dd,
  &X86Architecture::Table_2_de,
  &X86Architecture::Table_2_df,
  &X86Architecture::Table_2_e0,
  &X86Architecture::Table_2_e1,
  &X86Architecture::Table_2_e2,
  &X86Architecture::Table_2_e3,
  &X86Architecture::Table_2_e4,
  &X86Architecture::Table_2_e5,
  &X86Architecture::Table_2_e6,
  &X86Architecture::Table_2_e7,
  &X86Architecture::Table_2_e8,
  &X86Architecture::Table_2_e9,
  &X86Architecture::Table_2_ea,
  &X86Architecture::Table_2_eb,
  &X86Architecture::Table_2_ec,
  &X86Architecture::Table_2_ed,
  &X86Architecture::Table_2_ee,
  &X86Architecture::Table_2_ef,
  &X86Architecture::Table_2_f0,
  &X86Architecture::Table_2_f1,
  &X86Architecture::Table_2_f2,
  &X86Architecture::Table_2_f3,
  &X86Architecture::Table_2_f4,
  &X86Architecture::Table_2_f5,
  &X86Architecture::Table_2_f6,
  &X86Architecture::Table_2_f7,
  &X86Architecture::Table_2_f8,
  &X86Architecture::Table_2_f9,
  &X86Architecture::Table_2_fa,
  &X86Architecture::Table_2_fb,
  &X86Architecture::Table_2_fc,
  &X86Architecture::Table_2_fd,
  &X86Architecture::Table_2_fe,
  &X86Architecture::Table_2_ff
};

/** group:
 * opcode: 00
 * sub_opcodes: [{'mnemonic': 'sldt', 'operand': ['Mw']}, {'mnemonic': 'sldt', 'operand': ['Rv'], 'attr': ['na16']}]
 *
 * opcode: 01
 * sub_opcodes: [{'mnemonic': 'str', 'operand': ['Mw']}, {'mnemonic': 'str', 'operand': ['Rv'], 'attr': ['na16']}]
 *
 * opcode: 02
 * sub_opcodes: [{'mnemonic': 'lldt', 'operand': ['Mw']}, {'mnemonic': 'lldt', 'operand': ['Rv'], 'attr': ['na16']}]
 *
 * opcode: 03
 * sub_opcodes: [{'mnemonic': 'ltr', 'operand': ['Mw']}, {'mnemonic': 'ltr', 'operand': ['Rv'], 'attr': ['na16']}]
 *
 * opcode: 04
 * sub_opcodes: [{'mnemonic': 'verr', 'operand': ['Mw']}, {'mnemonic': 'verr', 'operand': ['Rv'], 'attr': ['na16']}]
 *
 * opcode: 05
 * sub_opcodes: [{'mnemonic': 'verw', 'operand': ['Mw']}, {'mnemonic': 'verw', 'operand': ['Rv'], 'attr': ['na16']}]
 *
 * mnemonic: jmpe
 * operand: ['Ev']
 * opcode: 06
 * attr: ['ia64']
 *
 * opcode: 07
 * invalid
 *
**/
bool X86Architecture::Table_2_00(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      if ((Mode == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (Mode != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Sldt);
        if (Operand__Rv(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Sldt);
        if (Operand__Mw(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x1:
      if ((Mode == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (Mode != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Str);
        if (Operand__Rv(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Str);
        if (Operand__Mw(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x2:
      if ((Mode == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (Mode != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Lldt);
        if (Operand__Rv(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Lldt);
        if (Operand__Mw(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x3:
      if ((Mode == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (Mode != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Ltr);
        if (Operand__Rv(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Ltr);
        if (Operand__Mw(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x4:
      if ((Mode == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (Mode != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Verr);
        if (Operand__Rv(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Verr);
        if (Operand__Mw(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x5:
      if ((Mode == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (Mode != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Verw);
        if (Operand__Rv(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Verw);
        if (Operand__Mw(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x6:
      if (m_CfgMdl.GetEnum("Vendor") == X86_ProcType_IA64)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Jmpe);
        if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
        return false;
    case 0x7:
      return false;
    default:
      return false;
    }
}

/** group:
 * opcode: 00
 * sub_opcodes: [{'mnemonic': 'sgdt', 'operand': ['Mp'], 'constraint': 'f64'}, {'mnemonic': 'vmcall', 'suffix': 193}, {'mnemonic': 'vmlaunch', 'suffix': 194}, {'mnemonic': 'vmresume', 'suffix': 195}, {'mnemonic': 'vmxoff', 'suffix': 196}]
 *
 * opcode: 01
 * sub_opcodes: [{'mnemonic': 'sidt', 'operand': ['Mp'], 'constraint': 'f64'}, {'mnemonic': 'monitor', 'suffix': 200}, {'mnemonic': 'mwait', 'suffix': 201}]
 *
 * opcode: 02
 * sub_opcodes: [{'mnemonic': 'lgdt', 'operand': ['Mp'], 'constraint': 'f64'}, {'mnemonic': 'xgetbv', 'suffix': 208}, {'mnemonic': 'xsetbv', 'suffix': 209}]
 *
 * opcode: 03
 * sub_opcodes: [{'mnemonic': 'lidt', 'operand': ['Mp'], 'constraint': 'f64'}, {'mnemonic': 'vmrun', 'suffix': 216}, {'mnemonic': 'vmmcall', 'suffix': 217}, {'mnemonic': 'vmload', 'suffix': 218}, {'mnemonic': 'vmsave', 'suffix': 219}, {'mnemonic': 'stgi', 'suffix': 220}, {'mnemonic': 'clgi', 'suffix': 221}, {'mnemonic': 'skinit', 'suffix': 222}, {'mnemonic': 'invlpga', 'suffix': 223}]
 *
 * opcode: 04
 * sub_opcodes: [{'mnemonic': 'smsw', 'operand': ['Mw']}, {'mnemonic': 'smsw', 'operand': ['Rv'], 'attr': ['na16']}]
 *
 * opcode: 05
 * invalid
 *
 * opcode: 06
 * sub_opcodes: [{'mnemonic': 'lmsw', 'operand': ['Mw']}, {'mnemonic': 'lmsw', 'operand': ['Rv'], 'attr': ['na16']}]
 *
 * opcode: 07
 * sub_opcodes: [{'mnemonic': 'invlpg', 'operand': ['M']}, {'mnemonic': 'swapgs', 'suffix': 248}, {'mnemonic': 'rdtscp', 'suffix': 249}]
 *
**/
bool X86Architecture::Table_2_01(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      {
        u8 Suffix;
        if (!rBinStrm.Read(Offset + 0, Suffix))
          return false;

        if (Suffix == 0xc4)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Vmxoff);
          return true;
        }
        else if (Suffix == 0xc3)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Vmresume);
          return true;
        }
        else if (Suffix == 0xc2)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Vmlaunch);
          return true;
        }
        else if (Suffix == 0xc1)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Vmcall);
          return true;
        }
        else
        {
          rInsn.Size()++;
          rInsn.SetOpcode(X86_Opcode_Sgdt);
          if (Operand__Mp(rBinStrm, Offset, rInsn, Mode) == false)
          {
            return false;
          }
          return true;
        }
      }
    case 0x1:
      {
        u8 Suffix;
        if (!rBinStrm.Read(Offset + 0, Suffix))
          return false;

        if (Suffix == 0xc9)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Mwait);
          return true;
        }
        else if (Suffix == 0xc8)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Monitor);
          return true;
        }
        else
        {
          rInsn.Size()++;
          rInsn.SetOpcode(X86_Opcode_Sidt);
          if (Operand__Mp(rBinStrm, Offset, rInsn, Mode) == false)
          {
            return false;
          }
          return true;
        }
      }
    case 0x2:
      {
        u8 Suffix;
        if (!rBinStrm.Read(Offset + 0, Suffix))
          return false;

        if (Suffix == 0xd1)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Xsetbv);
          return true;
        }
        else if (Suffix == 0xd0)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Xgetbv);
          return true;
        }
        else
        {
          rInsn.Size()++;
          rInsn.SetOpcode(X86_Opcode_Lgdt);
          if (Operand__Mp(rBinStrm, Offset, rInsn, Mode) == false)
          {
            return false;
          }
          return true;
        }
      }
    case 0x3:
      {
        u8 Suffix;
        if (!rBinStrm.Read(Offset + 0, Suffix))
          return false;

        if (Suffix == 0xdf)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Invlpga);
          return true;
        }
        else if (Suffix == 0xde)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Skinit);
          return true;
        }
        else if (Suffix == 0xdd)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Clgi);
          return true;
        }
        else if (Suffix == 0xdc)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Stgi);
          return true;
        }
        else if (Suffix == 0xdb)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Vmsave);
          return true;
        }
        else if (Suffix == 0xda)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Vmload);
          return true;
        }
        else if (Suffix == 0xd9)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Vmmcall);
          return true;
        }
        else if (Suffix == 0xd8)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Vmrun);
          return true;
        }
        else
        {
          rInsn.Size()++;
          rInsn.SetOpcode(X86_Opcode_Lidt);
          if (Operand__Mp(rBinStrm, Offset, rInsn, Mode) == false)
          {
            return false;
          }
          return true;
        }
      }
    case 0x4:
      if ((Mode == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (Mode != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Smsw);
        if (Operand__Rv(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Smsw);
        if (Operand__Mw(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x5:
      return false;
    case 0x6:
      if ((Mode == X86_Bit_16 && rInsn.Prefix() & X86_Prefix_AdSize) || (Mode != X86_Bit_16 && !(rInsn.Prefix() & X86_Prefix_AdSize)))
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Lmsw);
        if (Operand__Rv(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Lmsw);
        if (Operand__Mw(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x7:
      {
        u8 Suffix;
        if (!rBinStrm.Read(Offset + 0, Suffix))
          return false;

        if (Suffix == 0xf9)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Rdtscp);
          return true;
        }
        else if (Suffix == 0xf8)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Swapgs);
          return true;
        }
        else
        {
          rInsn.Size()++;
          rInsn.SetOpcode(X86_Opcode_Invlpg);
          if (Operand__M(rBinStrm, Offset, rInsn, Mode) == false)
          {
            return false;
          }
          return true;
        }
      }
    default:
      return false;
    }
}

/** instruction
 * mnemonic: lar
 * operand: ['Gv', 'Ew']
 * opcode: 02
**/
bool X86Architecture::Table_2_02(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Lar);
    if (Operand__Gv_Ew(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    return true;
}

/** instruction
 * mnemonic: lsl
 * operand: ['Gv', 'Ew']
 * opcode: 03
**/
bool X86Architecture::Table_2_03(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Lsl);
    if (Operand__Gv_Ew(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    return true;
}

/** instruction
 * mnemonic: loadall
 * opcode: 04
 * cpu_model: == X86_Arch_80286
**/
bool X86Architecture::Table_2_04(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") == X86_Arch_80286)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Loadall);
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: 05
 *
 * mnemonic: loadall
 * cpu_model: == X86_Arch_80286
 *
 * mnemonic: syscall
 * semantic: 
 * cpu_model: >= X86_Arch_K6_2
 *
**/
bool X86Architecture::Table_2_05(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_K6_2)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Syscall);
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") == X86_Arch_80286)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Loadall);
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: clts
 * opcode: 06
**/
bool X86Architecture::Table_2_06(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Clts);
    return true;
}

/** instructions
 * opcode: 07
 *
 * mnemonic: loadall
 * cpu_model: == X86_Arch_80386
 *
 * mnemonic: sysret
 * semantic: 
 * cpu_model: >= X86_Arch_K6_2
 *
**/
bool X86Architecture::Table_2_07(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_K6_2)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Sysret);
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") == X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Loadall);
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: invd
 * opcode: 08
 * cpu_model: >= X86_Arch_80486
**/
bool X86Architecture::Table_2_08(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Invd);
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: wbindvd
 * opcode: 09
 * cpu_model: >= X86_Arch_80486
**/
bool X86Architecture::Table_2_09(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Wbindvd);
      return true;
    }
    else
      return false;
}

/** instruction
 * opcode: 0a
 * invalid
**/
bool X86Architecture::Table_2_0a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * mnemonic: ud1
 * opcode: 0b
 * cpu_model: >= X86_Arch_80286
**/
bool X86Architecture::Table_2_0b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80286)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ud1);
      return true;
    }
    else
      return false;
}

/** instruction
 * opcode: 0c
 * invalid
**/
bool X86Architecture::Table_2_0c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: 0d
 *
 * invalid
 *
 * mnemonic: nop
 * semantic: program.id = program.id;

 * attr: ['amd']
 * reference: group_3DNOW1
 * operand: ['M']
 * cpu_model: >= X86_Arch_Pentium_pro
 *
**/
bool X86Architecture::Table_2_0d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Pentium_pro && m_CfgMdl.GetEnum("Vendor") == X86_ProcType_AMD)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Nop);
      if (Operand__M(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 0e
 *
 * invalid
 *
 * mnemonic: femms
 * attr: ['amd']
 *
**/
bool X86Architecture::Table_2_0e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Vendor") == X86_ProcType_AMD)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Femms);
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 0f
 *
 * invalid
 * reference: table_3DNOW1
 * cpu_model: >= X86_Arch_K6_2
 *
**/
bool X86Architecture::Table_2_0f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_K6_2)
    {
      return false; /* INVALID */
    }
    return false;
}

/** instructions
 * opcode: 10
 *
 * mnemonic: umov
 * operand: ['Eb', 'Gb']
 * cpu_model: == X86_Arch_80386
 *
 * mnemonic: movups
 * operand: ['Vx', 'Wx']
 * semantic: op0.val = op1.val;

 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movupd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: movss
 * operand: ['Vo', 'Wod']
 * prefix: f3
 * semantic: alloc_var('tmp_val', op0.bit);
if __code and is_id_and_mem(op0, op1):
  op0.val = bit_cast(op1.val, int_type128);
if __code and is_mem_and_id(op0, op1):
  tmp_val = op0.val >> int(op0.bit, 32)
  tmp_val = tmp_val << int(op0.bit, 32)
  tmp_val += bit_cast(op1.val, int_type32)
  op0.val = tmp_val;
if __code and is_id_and_id(op0, op1):
  tmp_val = op0.val >> int(op0.bit, 32)
  tmp_val = tmp_val << int(op0.bit, 32)
  tmp_val += bit_cast(op1.val, int_type32)
  op0.val = tmp_val;
free_var('tmp_val');

 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movsd
 * operand: ['Vo', 'Woq']
 * prefix: f2
 * semantic: alloc_var('tmp_val', op0.bit);
if __code and is_id_and_mem(op0, op1):
  op0.val = bit_cast(op1.val, int_type128);
if __code and is_mem_and_id(op0, op1):
  op0.val = bit_cast(op1.val, int_type64);
if __code and is_id_and_id(op0, op1):
  tmp_val = op0.val >> int(op0.bit, 64)
  tmp_val = tmp_val << int(op0.bit, 64)
  tmp_val += bit_cast(op1.val, int_type64)
  op0.val = tmp_val;
free_var('tmp_val');

 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_10(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movsd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('tmp_val', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: if __code and is_id_and_mem(op0, op1):
          op0.val = bit_cast(op1.val, int_type128) */
        if ((Expr::TestKind(Expression::Id, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Mem, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(128, 128))));
        }
        /* semantic: if __code and is_mem_and_id(op0, op1):
          op0.val = bit_cast(op1.val, int_type64) */
        if ((Expr::TestKind(Expression::Mem, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Id, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(64, 64))));
        }
        /* semantic: if __code and is_id_and_id(op0, op1):
          tmp_val = op0.val >> int(op0.bit, 64)
          tmp_val = tmp_val << int(op0.bit, 64)
          tmp_val += bit_cast(op1.val, int_type64)
          op0.val = tmp_val */
        if ((Expr::TestKind(Expression::Id, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Id, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x40))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x40))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAdd,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(64, 64))))
          );
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeVar("tmp_val", VariableExpression::Use)));
        }
        /* semantic: free_var('tmp_val') */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('tmp_val', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: if __code and is_id_and_mem(op0, op1):
          op0.val = bit_cast(op1.val, int_type128) */
        if ((Expr::TestKind(Expression::Id, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Mem, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(128, 128))));
        }
        /* semantic: if __code and is_mem_and_id(op0, op1):
          tmp_val = op0.val >> int(op0.bit, 32)
          tmp_val = tmp_val << int(op0.bit, 32)
          tmp_val += bit_cast(op1.val, int_type32)
          op0.val = tmp_val */
        if ((Expr::TestKind(Expression::Mem, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Id, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x20))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x20))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAdd,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(32, 32))))
          );
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeVar("tmp_val", VariableExpression::Use)));
        }
        /* semantic: if __code and is_id_and_id(op0, op1):
          tmp_val = op0.val >> int(op0.bit, 32)
          tmp_val = tmp_val << int(op0.bit, 32)
          tmp_val += bit_cast(op1.val, int_type32)
          op0.val = tmp_val */
        if ((Expr::TestKind(Expression::Id, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Id, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x20))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x20))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAdd,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(32, 32))))
          );
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeVar("tmp_val", VariableExpression::Use)));
        }
        /* semantic: free_var('tmp_val') */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movupd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movups);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = op1.val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") == X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Umov);
      if (Operand__Eb_Gb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 11
 *
 * mnemonic: umov
 * operand: ['Ev', 'Gv']
 * cpu_model: == X86_Arch_80386
 *
 * mnemonic: movups
 * operand: ['Wx', 'Vx']
 * semantic: op0.val = op1.val;

 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movupd
 * operand: ['Wx', 'Vx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: movss
 * operand: ['Wod', 'Vo']
 * prefix: f3
 * semantic: alloc_var('tmp_val', op0.bit);
if __code and is_id_and_mem(op0, op1):
  op0.val = bit_cast(op1.val, int_type128);
if __code and is_mem_and_id(op0, op1):
  tmp_val = op0.val >> int(op0.bit, 32)
  tmp_val = tmp_val << int(op0.bit, 32)
  tmp_val += bit_cast(op1.val, int_type32)
  op0.val = tmp_val;
if __code and is_id_and_id(op0, op1):
  tmp_val = op0.val >> int(op0.bit, 32)
  tmp_val = tmp_val << int(op0.bit, 32)
  tmp_val += bit_cast(op1.val, int_type32)
  op0.val = tmp_val;
free_var('tmp_val');

 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movsd
 * operand: ['Woq', 'Vo']
 * prefix: f2
 * semantic: alloc_var('tmp_val', op0.bit);
if __code and is_id_and_mem(op0, op1):
  op0.val = bit_cast(op1.val, int_type128);
if __code and is_mem_and_id(op0, op1):
  op0.val = bit_cast(op1.val, int_type64);
if __code and is_id_and_id(op0, op1):
  tmp_val = op0.val >> int(op0.bit, 64)
  tmp_val = tmp_val << int(op0.bit, 64)
  tmp_val += bit_cast(op1.val, int_type64)
  op0.val = tmp_val;
free_var('tmp_val');

 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_11(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movsd);
      if (Operand__Woq_Vo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('tmp_val', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: if __code and is_id_and_mem(op0, op1):
          op0.val = bit_cast(op1.val, int_type128) */
        if ((Expr::TestKind(Expression::Id, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Mem, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(128, 128))));
        }
        /* semantic: if __code and is_mem_and_id(op0, op1):
          op0.val = bit_cast(op1.val, int_type64) */
        if ((Expr::TestKind(Expression::Mem, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Id, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(64, 64))));
        }
        /* semantic: if __code and is_id_and_id(op0, op1):
          tmp_val = op0.val >> int(op0.bit, 64)
          tmp_val = tmp_val << int(op0.bit, 64)
          tmp_val += bit_cast(op1.val, int_type64)
          op0.val = tmp_val */
        if ((Expr::TestKind(Expression::Id, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Id, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x40))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x40))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAdd,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(64, 64))))
          );
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeVar("tmp_val", VariableExpression::Use)));
        }
        /* semantic: free_var('tmp_val') */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movss);
      if (Operand__Wod_Vo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('tmp_val', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: if __code and is_id_and_mem(op0, op1):
          op0.val = bit_cast(op1.val, int_type128) */
        if ((Expr::TestKind(Expression::Id, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Mem, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(128, 128))));
        }
        /* semantic: if __code and is_mem_and_id(op0, op1):
          tmp_val = op0.val >> int(op0.bit, 32)
          tmp_val = tmp_val << int(op0.bit, 32)
          tmp_val += bit_cast(op1.val, int_type32)
          op0.val = tmp_val */
        if ((Expr::TestKind(Expression::Mem, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Id, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x20))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x20))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAdd,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(32, 32))))
          );
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeVar("tmp_val", VariableExpression::Use)));
        }
        /* semantic: if __code and is_id_and_id(op0, op1):
          tmp_val = op0.val >> int(op0.bit, 32)
          tmp_val = tmp_val << int(op0.bit, 32)
          tmp_val += bit_cast(op1.val, int_type32)
          op0.val = tmp_val */
        if ((Expr::TestKind(Expression::Id, rInsn.GetOperand(0)) && Expr::TestKind(Expression::Id, rInsn.GetOperand(1))))
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x20))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x20))));
          AllExpr.push_back(Expr::MakeAssign(
            Expr::MakeVar("tmp_val", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAdd,
              Expr::MakeVar("tmp_val", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(32, 32))))
          );
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeVar("tmp_val", VariableExpression::Use)));
        }
        /* semantic: free_var('tmp_val') */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movupd);
      if (Operand__Wx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movups);
      if (Operand__Wx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = op1.val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") == X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Umov);
      if (Operand__Ev_Gv(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 12
 *
 * mnemonic: umov
 * operand: ['Gb', 'Ev']
 * cpu_model: == X86_Arch_80386
 *
 * mnemonic: movlps
 * operand: ['Vo', 'Woq']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movlpd
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: movsldup
 * operand: ['Vx', 'Wx']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse3
 *
 * mnemonic: movddup
 * operand: ['Vo', 'Woq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse3
 *
**/
bool X86Architecture::Table_2_12(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse3 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movddup);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse3 && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movsldup);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movlpd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movlps);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") == X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Umov);
      if (Operand__Gb_Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 13
 *
 * mnemonic: umov
 * operand: ['Gv', 'Ev']
 * cpu_model: == X86_Arch_80386
 *
 * mnemonic: movlps
 * operand: ['Woq', 'Vo']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movlpd
 * operand: ['Woq', 'Vo']
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_13(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movlpd);
      if (Operand__Woq_Vo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movlps);
      if (Operand__Woq_Vo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") == X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Umov);
      if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 14
 *
 * invalid
 *
 * mnemonic: unpcklps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: unpcklpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_14(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Unpcklpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Unpcklps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 15
 *
 * invalid
 *
 * mnemonic: unpckhps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: unpckhpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_15(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Unpckhpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Unpckhps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 16
 *
 * invalid
 *
 * mnemonic: movhps
 * operand: ['Vo', 'Woq']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movhpd
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: movshdup
 * operand: ['Vx', 'Wx']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse3
 *
**/
bool X86Architecture::Table_2_16(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse3 && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movshdup);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movhpd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movhps);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 17
 *
 * invalid
 *
 * mnemonic: movhps
 * operand: ['Woq', 'Vo']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movhpd
 * operand: ['Woq', 'Vo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_17(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movhpd);
      if (Operand__Woq_Vo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movhps);
      if (Operand__Woq_Vo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** group:
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 00
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 01
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 02
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 03
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 04
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 05
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 06
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 07
 * semantic: program.id = program.id;

 *
**/
bool X86Architecture::Table_2_18(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x1:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x2:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x3:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x4:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x5:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x6:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x7:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    default:
      return false;
    }
}

/** group:
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 00
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 01
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 02
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 03
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 04
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 05
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 06
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 07
 * semantic: program.id = program.id;

 *
**/
bool X86Architecture::Table_2_19(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x1:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x2:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x3:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x4:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x5:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x6:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x7:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    default:
      return false;
    }
}

/** group:
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 00
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 01
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 02
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 03
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 04
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 05
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 06
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 07
 * semantic: program.id = program.id;

 *
**/
bool X86Architecture::Table_2_1a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x1:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x2:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x3:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x4:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x5:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x6:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x7:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    default:
      return false;
    }
}

/** group:
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 00
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 01
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 02
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 03
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 04
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 05
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 06
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 07
 * semantic: program.id = program.id;

 *
**/
bool X86Architecture::Table_2_1b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x1:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x2:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x3:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x4:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x5:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x6:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x7:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    default:
      return false;
    }
}

/** group:
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 00
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 01
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 02
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 03
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 04
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 05
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 06
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 07
 * semantic: program.id = program.id;

 *
**/
bool X86Architecture::Table_2_1c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x1:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x2:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x3:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x4:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x5:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x6:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x7:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    default:
      return false;
    }
}

/** group:
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 00
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 01
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 02
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 03
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 04
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 05
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 06
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 07
 * semantic: program.id = program.id;

 *
**/
bool X86Architecture::Table_2_1d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x1:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x2:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x3:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x4:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x5:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x6:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x7:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    default:
      return false;
    }
}

/** group:
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 00
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 01
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 02
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 03
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 04
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 05
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 06
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 07
 * semantic: program.id = program.id;

 *
**/
bool X86Architecture::Table_2_1e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x1:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x2:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x3:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x4:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x5:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x6:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x7:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    default:
      return false;
    }
}

/** group:
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 00
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 01
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 02
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 03
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 04
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 05
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 06
 * semantic: program.id = program.id;

 *
 * mnemonic: hint_nop
 * operand: ['Ev']
 * opcode: 07
 * semantic: program.id = program.id;

 *
**/
bool X86Architecture::Table_2_1f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x1:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x2:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x3:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x4:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x5:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x6:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x7:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hint_nop);
      if (Operand__Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: program.id = program.id */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    default:
      return false;
    }
}

/** instructions
 * opcode: 20
 *
 * invalid
 *
 * mnemonic: mov
 * operand: ['Ry', 'Cy']
 * cpu_model: >= X86_Arch_80386
 * constraint: f64
 *
**/
bool X86Architecture::Table_2_20(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      if (Operand__Ry_Cy(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 21
 *
 * invalid
 *
 * mnemonic: mov
 * operand: ['Ry', 'Dy']
 * cpu_model: >= X86_Arch_80386
 * constraint: f64
 *
**/
bool X86Architecture::Table_2_21(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      if (Operand__Ry_Dy(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 22
 *
 * invalid
 *
 * mnemonic: mov
 * operand: ['Dy', 'Ry']
 * cpu_model: >= X86_Arch_80386
 * constraint: f64
 *
**/
bool X86Architecture::Table_2_22(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      if (Operand__Dy_Ry(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 23
 *
 * invalid
 *
 * mnemonic: mov
 * operand: ['Dy', 'Ry']
 * cpu_model: >= X86_Arch_80386
 * constraint: f64
 *
**/
bool X86Architecture::Table_2_23(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      if (Operand__Dy_Ry(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 24
 *
 * invalid
 *
 * mnemonic: mov
 * semantic: op0.val = op1.val;

 * attr: ['amd']
 * reference: table_sse5a
 * operand: ['Ry', 'Ty']
 * cpu_model: == X86_Arch_80386
 *
**/
bool X86Architecture::Table_2_24(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") == X86_Arch_80386 && m_CfgMdl.GetEnum("Vendor") == X86_ProcType_AMD)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      if (Operand__Ry_Ty(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = op1.val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 25
 *
 * invalid
 * reference: table_sse5a
 * attr: ['amd']
 *
**/
bool X86Architecture::Table_2_25(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Vendor") == X86_ProcType_AMD)
    {
      return false; /* INVALID */
    }
    return false;
}

/** instructions
 * opcode: 26
 *
 * invalid
 *
 * mnemonic: mov
 * operand: ['Ty', 'Ry']
 * semantic: op0.val = op1.val;

 * cpu_model: == X86_Arch_80386
 * constraint: f64
 *
**/
bool X86Architecture::Table_2_26(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") == X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mov);
      if (Operand__Ty_Ry(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = op1.val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instruction
 * opcode: 27
 * invalid
**/
bool X86Architecture::Table_2_27(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instructions
 * opcode: 28
 *
 * mnemonic: movaps
 * operand: ['Vx', 'Wx']
 * semantic: op0.val = op1.val;

 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movapd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_28(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movapd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movaps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = op1.val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 29
 *
 * mnemonic: movaps
 * operand: ['Wx', 'Vx']
 * semantic: op0.val = op1.val;

 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movapd
 * operand: ['Wx', 'Vx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_29(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movapd);
      if (Operand__Wx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movaps);
      if (Operand__Wx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = op1.val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 2a
 *
 * mnemonic: cvtpi2ps
 * operand: ['Vo', 'Mq']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: cvtpi2ps
 * operand: ['Vo', 'Nq']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: cvtpi2pd
 * operand: ['Vo', 'Mq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: cvtpi2pd
 * operand: ['Vo', 'Nq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: cvtsi2ss
 * operand: ['Vo', 'Ey']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: cvtsi2sd
 * operand: ['Vo', 'Ey']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_2a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtsi2sd);
      if (Operand__Vo_Ey(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtsi2ss);
      if (Operand__Vo_Ey(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpi2pd);
      if (Operand__Vo_Nq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpi2pd);
      if (Operand__Vo_Mq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpi2ps);
      if (Operand__Vo_Nq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpi2ps);
      if (Operand__Vo_Mq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 2b
 *
 * mnemonic: movntps
 * operand: ['Mx', 'Vx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movntpd
 * operand: ['Mx', 'Vx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: movntss
 * operand: ['Md', 'Vo']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse4a
 *
 * mnemonic: movntsd
 * operand: ['Mq', 'Vo']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse4a
 *
**/
bool X86Architecture::Table_2_2b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse4a && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movntsd);
      if (Operand__Mq_Vo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse4a && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movntss);
      if (Operand__Md_Vo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movntpd);
      if (Operand__Mx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movntps);
      if (Operand__Mx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 2c
 *
 * mnemonic: cvttps2pi
 * operand: ['Pq', 'Woq']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: cvttpd2pi
 * operand: ['Pq', 'Wo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2_mmx
 *
 * mnemonic: cvttss2si
 * operand: ['Gy', 'Wod']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: cvttsd2si
 * operand: ['Gy', 'Woq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_2c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvttsd2si);
      if (Operand__Gy_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvttss2si);
      if (Operand__Gy_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2_mmx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvttpd2pi);
      if (Operand__Pq_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvttps2pi);
      if (Operand__Pq_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 2d
 *
 * mnemonic: cvtps2pi
 * operand: ['Pq', 'Woq']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: cvtpd2pi
 * operand: ['Pq', 'Wo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2_mmx
 *
 * mnemonic: cvtss2si
 * operand: ['Gy', 'Wod']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: cvtsd2si
 * operand: ['Gy', 'Woq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_2d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtsd2si);
      if (Operand__Gy_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtss2si);
      if (Operand__Gy_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2_mmx && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpd2pi);
      if (Operand__Pq_Wo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtps2pi);
      if (Operand__Pq_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 2e
 *
 * mnemonic: ucomiss
 * operand: ['Vo', 'Wod']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: ucomisd
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_2e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ucomisd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ucomiss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 2f
 *
 * mnemonic: comiss
 * operand: ['Vo', 'Wod']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: comisd
 * operand: ['Vo', 'Woq']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_2f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Comisd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Comiss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: wrmsr
 * opcode: 30
**/
bool X86Architecture::Table_2_30(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Wrmsr);
    return true;
}

/** instruction
 * mnemonic: rdtsc
 * opcode: 31
 * semantic: eax.id = int32(0);
edx.id = int32(0);

**/
bool X86Architecture::Table_2_31(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Rdtsc);
    {
      Expression::LSPType AllExpr;
      /* semantic: eax.id = int32(0) */
      AllExpr.push_back(Expr::MakeAssign(
        Expr::MakeId(X86_Reg_Eax, &m_CpuInfo),
        Expr::MakeBitVector(32, 0x0)));
      /* semantic: edx.id = int32(0) */
      AllExpr.push_back(Expr::MakeAssign(
        Expr::MakeId(X86_Reg_Edx, &m_CpuInfo),
        Expr::MakeBitVector(32, 0x0)));
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: rdmsr
 * opcode: 32
**/
bool X86Architecture::Table_2_32(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Rdmsr);
    return true;
}

/** instruction
 * mnemonic: rdpmc
 * opcode: 33
**/
bool X86Architecture::Table_2_33(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Rdpmc);
    return true;
}

/** instruction
 * mnemonic: sysenter
 * opcode: 34
 * semantic: 
 * attr: ['intel']
**/
bool X86Architecture::Table_2_34(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Vendor") == X86_ProcType_INTEL)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Sysenter);
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: sysexit
 * opcode: 35
 * semantic: 
 * attr: ['intel']
**/
bool X86Architecture::Table_2_35(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Vendor") == X86_ProcType_INTEL)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Sysexit);
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: 36
 *
 * invalid
 *
 * mnemonic: rdshr
 * operand: ['Ed']
 * attr: ['cyrix']
 *
**/
bool X86Architecture::Table_2_36(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Vendor") == X86_ProcType_CYRIX)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Rdshr);
      if (Operand__Ed(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 37
 *
 * mnemonic: getsec
 *
 * mnemonic: wrshr
 * operand: ['Ed']
 * attr: ['cyrix']
 *
**/
bool X86Architecture::Table_2_37(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Vendor") == X86_ProcType_CYRIX)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Wrshr);
      if (Operand__Ed(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Getsec);
      return true;
    }
}

/** instructions
 * opcode: 38
 *
 * reference: table_3_38
 *
 * mnemonic: smint
 * attr: ['cyrix']
 * cpu_model: >= X86_Arch_80486
 *
 * mnemonic: smint
 * attr: ['cyrix']
 * cpu_model: >= X86_Arch_Geode_lx
 *
**/
bool X86Architecture::Table_2_38(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Geode_lx && m_CfgMdl.GetEnum("Vendor") == X86_ProcType_CYRIX)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Smint);
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486 && m_CfgMdl.GetEnum("Vendor") == X86_ProcType_CYRIX)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Smint);
      return true;
    }
    else
    {
      u8 Opcode;
      if (!rBinStrm.Read(Offset, Opcode))
        return false;

      rInsn.Size()++;
      if (Opcode + 1 > sizeof(m_Table_3_38))
        return false;
      return (this->*m_Table_3_38[Opcode])(rBinStrm, Offset + 1, rInsn, Mode);
    }
}

/** instruction
 * mnemonic: dmint
 * opcode: 39
 * attr: ['cyrix']
 * cpu_model: >= X86_Arch_Geode_lx
**/
bool X86Architecture::Table_2_39(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Geode_lx && m_CfgMdl.GetEnum("Vendor") == X86_ProcType_CYRIX)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Dmint);
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: 3a
 *
 * reference: table_3_3A
 *
 * mnemonic: bb0_reset
 * attr: ['cyrix']
 * cpu_model: >= X86_Arch_Cyrix_gx1
 *
 * mnemonic: rdm
 * attr: ['cyrix']
 * cpu_model: >= X86_Arch_Geode_lx
 *
**/
bool X86Architecture::Table_2_3a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Geode_lx && m_CfgMdl.GetEnum("Vendor") == X86_ProcType_CYRIX)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Rdm);
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Cyrix_gx1 && m_CfgMdl.GetEnum("Vendor") == X86_ProcType_CYRIX)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bb0_reset);
      return true;
    }
    else
    {
      u8 Opcode;
      if (!rBinStrm.Read(Offset, Opcode))
        return false;

      rInsn.Size()++;
      if (Opcode + 1 > sizeof(m_Table_3_3a))
        return false;
      return (this->*m_Table_3_3a[Opcode])(rBinStrm, Offset + 1, rInsn, Mode);
    }
}

/** instruction
 * mnemonic: bb1_reset
 * opcode: 3b
 * attr: ['cyrix']
 * cpu_model: >= X86_Arch_Cyrix_gx1
**/
bool X86Architecture::Table_2_3b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Cyrix_gx1 && m_CfgMdl.GetEnum("Vendor") == X86_ProcType_CYRIX)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bb1_reset);
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: cpu_write
 * opcode: 3c
 * attr: ['cyrix']
 * cpu_model: >= X86_Arch_Cyrix_gx1
**/
bool X86Architecture::Table_2_3c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Cyrix_gx1 && m_CfgMdl.GetEnum("Vendor") == X86_ProcType_CYRIX)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cpu_write);
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: cpu_read
 * opcode: 3d
 * attr: ['cyrix']
 * cpu_model: >= X86_Arch_Cyrix_gx1
**/
bool X86Architecture::Table_2_3d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Cyrix_gx1 && m_CfgMdl.GetEnum("Vendor") == X86_ProcType_CYRIX)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cpu_read);
      return true;
    }
    else
      return false;
}

/** instruction
 * opcode: 3e
 * invalid
**/
bool X86Architecture::Table_2_3e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * mnemonic: altinst
 * opcode: 3f
 * attr: ['cyrix']
 * cpu_model: >= X86_Arch_Centaur_ais
**/
bool X86Architecture::Table_2_3f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Centaur_ais && m_CfgMdl.GetEnum("Vendor") == X86_ProcType_CYRIX)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Altinst);
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: cmovo
 * operand: ['Gv', 'Ev']
 * test_flags: ['of']
 * semantic: if __expr and of.id == int1(1): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 40
**/
bool X86Architecture::Table_2_40(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovo);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlOf);
      /* semantic: if __expr and of.id == int1(1): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeId(X86_FlOf, &m_CpuInfo),
        Expr::MakeBitVector(1, 0x1),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovno
 * operand: ['Gv', 'Ev']
 * test_flags: ['of']
 * semantic: if __expr and of.id == int1(0): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 41
**/
bool X86Architecture::Table_2_41(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovno);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlOf);
      /* semantic: if __expr and of.id == int1(0): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeId(X86_FlOf, &m_CpuInfo),
        Expr::MakeBitVector(1, 0x0),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovb
 * operand: ['Gv', 'Ev']
 * test_flags: ['cf']
 * semantic: if __expr and cf.id == int1(1): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 42
**/
bool X86Architecture::Table_2_42(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovb);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlCf);
      /* semantic: if __expr and cf.id == int1(1): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeId(X86_FlCf, &m_CpuInfo),
        Expr::MakeBitVector(1, 0x1),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovnb
 * operand: ['Gv', 'Ev']
 * test_flags: ['cf']
 * semantic: if __expr and cf.id == int1(0): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 43
**/
bool X86Architecture::Table_2_43(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnb);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlCf);
      /* semantic: if __expr and cf.id == int1(0): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeId(X86_FlCf, &m_CpuInfo),
        Expr::MakeBitVector(1, 0x0),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovz
 * operand: ['Gv', 'Ev']
 * test_flags: ['zf']
 * semantic: if __expr and zf.id == int1(1): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 44
**/
bool X86Architecture::Table_2_44(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovz);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlZf);
      /* semantic: if __expr and zf.id == int1(1): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeId(X86_FlZf, &m_CpuInfo),
        Expr::MakeBitVector(1, 0x1),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovnz
 * operand: ['Gv', 'Ev']
 * test_flags: ['zf']
 * semantic: if __expr and zf.id == int1(0): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 45
**/
bool X86Architecture::Table_2_45(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnz);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlZf);
      /* semantic: if __expr and zf.id == int1(0): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeId(X86_FlZf, &m_CpuInfo),
        Expr::MakeBitVector(1, 0x0),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovbe
 * operand: ['Gv', 'Ev']
 * test_flags: ['zf', 'cf']
 * semantic: if __expr and (cf.id | zf.id) != int1(0): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 46
**/
bool X86Architecture::Table_2_46(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovbe);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlZf | X86_FlCf);
      /* semantic: if __expr and (cf.id | zf.id) != int1(0): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondNe,
        Expr::MakeBinOp(
          OperationExpression::OpOr,
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeId(X86_FlZf, &m_CpuInfo)),
        Expr::MakeBitVector(1, 0x0),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovnbe
 * operand: ['Gv', 'Ev']
 * test_flags: ['zf', 'cf']
 * semantic: if __expr and (cf.id | zf.id) == int1(0): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 47
**/
bool X86Architecture::Table_2_47(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnbe);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlZf | X86_FlCf);
      /* semantic: if __expr and (cf.id | zf.id) == int1(0): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeBinOp(
          OperationExpression::OpOr,
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeId(X86_FlZf, &m_CpuInfo)),
        Expr::MakeBitVector(1, 0x0),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovs
 * operand: ['Gv', 'Ev']
 * test_flags: ['sf']
 * semantic: if __expr and sf.id == int1(1): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 48
**/
bool X86Architecture::Table_2_48(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovs);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlSf);
      /* semantic: if __expr and sf.id == int1(1): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeId(X86_FlSf, &m_CpuInfo),
        Expr::MakeBitVector(1, 0x1),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovns
 * operand: ['Gv', 'Ev']
 * test_flags: ['sf']
 * semantic: if __expr and sf.id == int1(0): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 49
**/
bool X86Architecture::Table_2_49(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovns);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlSf);
      /* semantic: if __expr and sf.id == int1(0): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeId(X86_FlSf, &m_CpuInfo),
        Expr::MakeBitVector(1, 0x0),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovp
 * operand: ['Gv', 'Ev']
 * test_flags: ['pf']
 * semantic: if __expr and pf.id == int1(1): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 4a
**/
bool X86Architecture::Table_2_4a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovp);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlPf);
      /* semantic: if __expr and pf.id == int1(1): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeId(X86_FlPf, &m_CpuInfo),
        Expr::MakeBitVector(1, 0x1),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovnp
 * operand: ['Gv', 'Ev']
 * test_flags: ['pf']
 * semantic: if __expr and pf.id == int1(0): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 4b
**/
bool X86Architecture::Table_2_4b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnp);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlPf);
      /* semantic: if __expr and pf.id == int1(0): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeId(X86_FlPf, &m_CpuInfo),
        Expr::MakeBitVector(1, 0x0),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovl
 * operand: ['Gv', 'Ev']
 * test_flags: ['of', 'sf']
 * semantic: if __expr and (sf.id ^ of.id) != int1(0): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 4c
**/
bool X86Architecture::Table_2_4c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovl);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlOf | X86_FlSf);
      /* semantic: if __expr and (sf.id ^ of.id) != int1(0): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondNe,
        Expr::MakeBinOp(
          OperationExpression::OpXor,
          Expr::MakeId(X86_FlSf, &m_CpuInfo),
          Expr::MakeId(X86_FlOf, &m_CpuInfo)),
        Expr::MakeBitVector(1, 0x0),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovnl
 * operand: ['Gv', 'Ev']
 * test_flags: ['of', 'sf']
 * semantic: if __expr and (sf.id ^ of.id) == int1(0): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 4d
**/
bool X86Architecture::Table_2_4d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnl);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlOf | X86_FlSf);
      /* semantic: if __expr and (sf.id ^ of.id) == int1(0): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeBinOp(
          OperationExpression::OpXor,
          Expr::MakeId(X86_FlSf, &m_CpuInfo),
          Expr::MakeId(X86_FlOf, &m_CpuInfo)),
        Expr::MakeBitVector(1, 0x0),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovle
 * operand: ['Gv', 'Ev']
 * test_flags: ['of', 'sf', 'zf']
 * semantic: if __expr and ((sf.id ^ of.id) | zf.id) != int1(0): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 4e
**/
bool X86Architecture::Table_2_4e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovle);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlOf | X86_FlSf | X86_FlZf);
      /* semantic: if __expr and ((sf.id ^ of.id) | zf.id) != int1(0): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondNe,
        Expr::MakeBinOp(
          OperationExpression::OpOr,
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeId(X86_FlSf, &m_CpuInfo),
            Expr::MakeId(X86_FlOf, &m_CpuInfo)),
          Expr::MakeId(X86_FlZf, &m_CpuInfo)),
        Expr::MakeBitVector(1, 0x0),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: cmovnle
 * operand: ['Gv', 'Ev']
 * test_flags: ['of', 'sf', 'zf']
 * semantic: if __expr and ((sf.id ^ of.id) | zf.id) == int1(0): op0.val = op1.val;

 * operation_type: ['cond']
 * opcode: 4f
**/
bool X86Architecture::Table_2_4f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cmovnle);
    rInsn.SubType() |= Instruction::ConditionalType;
    if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
    {
      return false;
    }
    {
      Expression::LSPType AllExpr;
      rInsn.SetTestedFlags(X86_FlOf | X86_FlSf | X86_FlZf);
      /* semantic: if __expr and ((sf.id ^ of.id) | zf.id) == int1(0): op0.val = op1.val */
      AllExpr.push_back(Expr::MakeIfElseCond(
        ConditionExpression::CondEq,
        Expr::MakeBinOp(
          OperationExpression::OpOr,
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeId(X86_FlSf, &m_CpuInfo),
            Expr::MakeId(X86_FlOf, &m_CpuInfo)),
          Expr::MakeId(X86_FlZf, &m_CpuInfo)),
        Expr::MakeBitVector(1, 0x0),
        Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)), nullptr)
      );
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instructions
 * opcode: 50
 *
 * mnemonic: movmskps
 * operand: ['Gy', 'Ux']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: movmskpd
 * operand: ['Gy', 'Ux']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_50(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movmskpd);
      if (Operand__Gy_Ux(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movmskps);
      if (Operand__Gy_Ux(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 51
 *
 * mnemonic: sqrtps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: sqrtpsd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: sqrtss
 * operand: ['Vo', 'Wod']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: sqrtsd
 * operand: ['Vo', 'Woq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_51(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Sqrtsd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Sqrtss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Sqrtpsd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Sqrtps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 52
 *
 * mnemonic: rsqrtps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: rsqrtss
 * operand: ['Vo', 'Wod']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse
 *
**/
bool X86Architecture::Table_2_52(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Rsqrtss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Rsqrtps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 53
 *
 * mnemonic: rcpps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: rcpss
 * operand: ['Vo', 'Wod']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse
 *
**/
bool X86Architecture::Table_2_53(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Rcpss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Rcpps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 54
 *
 * mnemonic: andps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: andpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_54(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Andpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Andps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 55
 *
 * mnemonic: andnps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: andnpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_55(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Andnpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Andnps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 56
 *
 * mnemonic: orps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: orpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse
 *
**/
bool X86Architecture::Table_2_56(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Orpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Orps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 57
 *
 * mnemonic: xorps
 * operand: ['Vx', 'Wx']
 * semantic: op0.val ^= op1.val;

 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: xorpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_57(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Xorpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Xorps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val ^= op1.val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            rInsn.GetOperand(0),
            rInsn.GetOperand(1)))
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 58
 *
 * mnemonic: addps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: addpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: addss
 * operand: ['Vo', 'Wod']
 * prefix: f3
 * semantic: alloc_var('res', 32);
res     = fadd(bit_cast(op0.val, int_type32), bit_cast(op1.val, int_type32));
op0.val = clear_bits(op0.val, bit_cast(int(op0.bit, 0xffffffff), int_type(op0.bit))) | bit_cast(res, int_type(op0.bit));
free_var('res');

 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: addsd
 * operand: ['Vo', 'Woq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_58(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Addsd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Addss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('res', 32) */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Alloc, 0x20));
        /* semantic: res     = fadd(bit_cast(op0.val, int_type32), bit_cast(op1.val, int_type32)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpFAdd, Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(0), Expr::MakeBitVector(32, 32)), Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(32, 32)))));
        /* semantic: op0.val = clear_bits(op0.val, bit_cast(int(op0.bit, 0xffffffff), int_type(op0.bit))) | bit_cast(res, int_type(op0.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeBinOp(OperationExpression::OpClearBits, rInsn.GetOperand(0), Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0xffffffff), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeVar("res", VariableExpression::Use), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())))));
        /* semantic: free_var('res') */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Addpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Addps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 59
 *
 * mnemonic: mulps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: mulpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: mulss
 * operand: ['Vo', 'Wod']
 * prefix: f3
 * semantic: alloc_var('res', 32);
res     = fmul(bit_cast(op0.val, int_type32), bit_cast(op1.val, int_type32));
op0.val = clear_bits(op0.val, bit_cast(int(op0.bit, 0xffffffff), int_type(op0.bit))) | bit_cast(res, int_type(op0.bit));
free_var('res');

 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: mulsd
 * operand: ['Vo', 'Woq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_59(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mulsd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mulss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('res', 32) */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Alloc, 0x20));
        /* semantic: res     = fmul(bit_cast(op0.val, int_type32), bit_cast(op1.val, int_type32)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpFMul, Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(0), Expr::MakeBitVector(32, 32)), Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(32, 32)))));
        /* semantic: op0.val = clear_bits(op0.val, bit_cast(int(op0.bit, 0xffffffff), int_type(op0.bit))) | bit_cast(res, int_type(op0.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeBinOp(OperationExpression::OpClearBits, rInsn.GetOperand(0), Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0xffffffff), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeVar("res", VariableExpression::Use), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())))));
        /* semantic: free_var('res') */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mulpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mulps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 5a
 *
 * mnemonic: cvtps2pd
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: cvtpd2ps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: cvtss2sd
 * operand: ['Vo', 'Wod']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: cvtsd2ss
 * operand: ['Vo', 'Woq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_5a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtsd2ss);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtss2sd);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpd2ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtps2pd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 5b
 *
 * mnemonic: cvtdq2ps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: cvtps2dq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: cvttps2dq
 * operand: ['Vx', 'Wx']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_5b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvttps2dq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtps2dq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtdq2ps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 5c
 *
 * mnemonic: subps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: subpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: subss
 * operand: ['Vo', 'Wod']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: subsd
 * operand: ['Vo', 'Woq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_5c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Subsd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Subss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Subpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Subps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 5d
 *
 * mnemonic: minps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: minpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: minss
 * operand: ['Vo', 'Wod']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: minsd
 * operand: ['Vo', 'Woq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_5d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Minsd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Minss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Minpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Minps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 5e
 *
 * mnemonic: divps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: divpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: divss
 * operand: ['Vo', 'Wod']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: divsd
 * operand: ['Vo', 'Woq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_5e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Divsd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Divss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Divpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Divps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 5f
 *
 * mnemonic: maxps
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: maxpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: maxss
 * operand: ['Vo', 'Wod']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: maxsd
 * operand: ['Vo', 'Woq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_5f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Maxsd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Maxss);
      if (Operand__Vo_Wod(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Maxpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Maxps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 60
 *
 * mnemonic: punpcklbw
 * operand: ['Pq', 'Qd']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pupcklbw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_60(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pupcklbw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpcklbw);
      if (Operand__Pq_Qd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 61
 *
 * mnemonic: punpcklwd
 * operand: ['Pq', 'Qd']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: punpcklwd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_61(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpcklwd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpcklwd);
      if (Operand__Pq_Qd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 62
 *
 * mnemonic: punpckldq
 * operand: ['Pq', 'Qd']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pupckldq
 * operand: ['Vx', 'Wx']
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_62(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pupckldq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpckldq);
      if (Operand__Pq_Qd(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 63
 *
 * mnemonic: packsswb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: packsswb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_63(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Packsswb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Packsswb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 64
 *
 * mnemonic: pcmpgtb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pcmpgtb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_64(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpgtb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpgtb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 65
 *
 * mnemonic: pcmpgtw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pcmpgtw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_65(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpgtw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpgtw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 66
 *
 * mnemonic: pcmpgtd
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: cmpgtd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_66(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cmpgtd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpgtd);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 67
 *
 * mnemonic: packuswb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: packuswb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_67(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Packuswb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Packuswb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 68
 *
 * mnemonic: punpckhbw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: punpckhbw
 * operand: ['Hx', 'Hx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_68(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpckhbw);
      if (Operand__Hx_Hx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpckhbw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 69
 *
 * mnemonic: punpckhwd
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: punpckhwd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_69(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpckhwd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpckhwd);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 6a
 *
 * mnemonic: punpckhdq
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: punpckhdq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_6a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpckhdq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpckhdq);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 6b
 *
 * mnemonic: packssdw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: packssdw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_6b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Packssdw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Packssdw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 6c
 *
 * invalid
 *
 * mnemonic: punpcklqdq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_6c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpcklqdq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 6d
 *
 * invalid
 *
 * mnemonic: punpckhqdq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_6d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Punpckhqdq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 6e
 *
 * mnemonic: movd
 * operand: ['Pq', 'Ey']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: movq
 * operand: ['Pq', 'Ey']
 * attr: ['m64', 'rexw']
 *
 * mnemonic: movd
 * operand: ['Vo', 'Ed']
 * semantic: if __code and is_dword_operation:
  op0.val = bit_cast(op1.val, int_type32);
if __code and is_oword_operation:
  op0.val = bit_cast(op1.val, int_type128);

 * attr: ['op_size']
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: movq
 * operand: ['Vo', 'Ey']
 * attr: ['m64', 'rexw', 'op_size']
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_6e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && Mode == X86_Bit_64 && (rInsn.GetPrefix() & X86_Prefix_REX_w) == X86_Prefix_REX_w && (rInsn.GetPrefix() & X86_Prefix_OpSize))
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movq);
      if (Operand__Vo_Ey(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize))
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movd);
      if (Operand__Vo_Ed(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __code and is_dword_operation:
          op0.val = bit_cast(op1.val, int_type32) */
        if (rInsn.GetOperand(0)->GetBitSize() == 32)
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(32, 32))));
        }
        /* semantic: if __code and is_oword_operation:
          op0.val = bit_cast(op1.val, int_type128) */
        if (rInsn.GetOperand(0)->GetBitSize() == 128)
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(128, 128))));
        }
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (Mode == X86_Bit_64 && (rInsn.GetPrefix() & X86_Prefix_REX_w) == X86_Prefix_REX_w)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movq);
      if (Operand__Pq_Ey(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movd);
      if (Operand__Pq_Ey(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 6f
 *
 * mnemonic: movq
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: modqa
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: movdqu
 * operand: ['Vx', 'Wx']
 * prefix: f3
 * semantic: op0.val = op1.val;

 * cpu_model: >= X86_Arch_Sse
 *
**/
bool X86Architecture::Table_2_6f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movdqu);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = op1.val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Modqa);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movq);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 70
 *
 * mnemonic: pshufw
 * operand: ['Pq', 'Qq', 'Ib']
 * cpu_model: >= X86_Arch_Mmx_sse
 *
 * mnemonic: pshufd
 * operand: ['Vx', 'Wx', 'Ib']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: pshufhw
 * operand: ['Vx', 'Wx', 'Ib']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: pshuflw
 * operand: ['Vx', 'Wx', 'Ib']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_70(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pshuflw);
      if (Operand__Vx_Wx_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pshufhw);
      if (Operand__Vx_Wx_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pshufd);
      if (Operand__Vx_Wx_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pshufw);
      if (Operand__Pq_Qq_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** group:
 * opcode: 00
 * invalid
 *
 * opcode: 01
 * invalid
 *
 * opcode: 02
 * sub_opcodes: [{'mnemonic': 'psrlw', 'operand': ['Nq', 'Ib']}, {'mnemonic': 'psrlw', 'operand': ['Ux', 'Ib'], 'prefix': 102}]
 *
 * opcode: 03
 * invalid
 *
 * opcode: 04
 * sub_opcodes: [{'mnemonic': 'psraw', 'operand': ['Nq', 'Ib']}, {'mnemonic': 'psraw', 'operand': ['Ux', 'Ib'], 'prefix': 102}]
 *
 * opcode: 05
 * invalid
 *
 * opcode: 06
 * sub_opcodes: [{'mnemonic': 'psllw', 'operand': ['Nq', 'Ib']}, {'mnemonic': 'psllw', 'operand': ['Ux', 'Ib'], 'prefix': 102}]
 *
 * opcode: 07
 * invalid
 *
**/
bool X86Architecture::Table_2_71(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      return false;
    case 0x1:
      return false;
    case 0x2:
      if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psrlw);
        if (Operand__Ux_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psrlw);
        if (Operand__Nq_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x3:
      return false;
    case 0x4:
      if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psraw);
        if (Operand__Ux_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psraw);
        if (Operand__Nq_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x5:
      return false;
    case 0x6:
      if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psllw);
        if (Operand__Ux_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psllw);
        if (Operand__Nq_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x7:
      return false;
    default:
      return false;
    }
}

/** group:
 * opcode: 00
 * invalid
 *
 * opcode: 01
 * invalid
 *
 * opcode: 02
 * sub_opcodes: [{'mnemonic': 'psrld', 'operand': ['Nq', 'Ib']}, {'mnemonic': 'psrld', 'operand': ['Ux', 'Ib'], 'prefix': 102}]
 *
 * opcode: 03
 * invalid
 *
 * opcode: 04
 * sub_opcodes: [{'mnemonic': 'psrad', 'operand': ['Nq', 'Ib']}, {'mnemonic': 'psrad', 'operand': ['Ux', 'Ib'], 'prefix': 102}]
 *
 * opcode: 05
 * invalid
 *
 * opcode: 06
 * sub_opcodes: [{'mnemonic': 'pslld', 'operand': ['Nq', 'Ib']}, {'mnemonic': 'pslld', 'operand': ['Ux', 'Ib'], 'prefix': 102}]
 *
 * opcode: 07
 * invalid
 *
**/
bool X86Architecture::Table_2_72(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      return false;
    case 0x1:
      return false;
    case 0x2:
      if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psrld);
        if (Operand__Ux_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psrld);
        if (Operand__Nq_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x3:
      return false;
    case 0x4:
      if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psrad);
        if (Operand__Ux_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psrad);
        if (Operand__Nq_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x5:
      return false;
    case 0x6:
      if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Pslld);
        if (Operand__Ux_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Pslld);
        if (Operand__Nq_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x7:
      return false;
    default:
      return false;
    }
}

/** group:
 * opcode: 00
 * invalid
 *
 * opcode: 01
 * invalid
 *
 * opcode: 02
 * sub_opcodes: [{'mnemonic': 'psrlq', 'operand': ['Nq', 'Ib']}, {'mnemonic': 'psrlq', 'operand': ['Ux', 'Ib'], 'prefix': 102}]
 *
 * opcode: 03
 * sub_opcodes: [{'invalid': None}, {'mnemonic': 'psrldq', 'operand': ['Ux', 'Ib'], 'prefix': 102}]
 *
 * opcode: 04
 * invalid
 *
 * opcode: 05
 * invalid
 *
 * opcode: 06
 * sub_opcodes: [{'mnemonic': 'psllq', 'operand': ['Nq', 'Ib']}, {'mnemonic': 'psllq', 'operand': ['Ux', 'Ib'], 'prefix': 102}]
 *
 * opcode: 07
 * sub_opcodes: [{'invalid': None}, {'mnemonic': 'pslldq', 'operand': ['Ux', 'Ib'], 'prefix': 102}]
 *
**/
bool X86Architecture::Table_2_73(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      return false;
    case 0x1:
      return false;
    case 0x2:
      if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psrlq);
        if (Operand__Ux_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psrlq);
        if (Operand__Nq_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x3:
      if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psrldq);
        if (Operand__Ux_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        return false; /* INVALID */
      }
    case 0x4:
      return false;
    case 0x5:
      return false;
    case 0x6:
      if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psllq);
        if (Operand__Ux_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Psllq);
        if (Operand__Nq_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x7:
      if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Pslldq);
        if (Operand__Ux_Ib(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        return false; /* INVALID */
      }
    default:
      return false;
    }
}

/** instructions
 * opcode: 74
 *
 * mnemonic: pcmpeqb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pcmpeqb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_74(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 75
 *
 * mnemonic: pcmpeqw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pcmpeqw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_75(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 76
 *
 * mnemonic: pcmpeqd
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pcmpeqd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_76(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pcmpeqd);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 77
 *
 * mnemonic: emms
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: zeroupper
 * cpu_model: >= X86_Arch_Avx
 *
**/
bool X86Architecture::Table_2_77(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Avx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Zeroupper);
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Emms);
      return true;
    }
    return false;
}

/** instructions
 * opcode: 78
 *
 * mnemonic: mread
 * operand: ['Ey', 'Gy']
 *
 * mnemonic: extrq
 * operand: ['Uo', 'Ib', 'Ib']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse4a
 *
**/
bool X86Architecture::Table_2_78(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse4a && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Extrq);
      if (Operand__Uo_Ib_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Mread);
      if (Operand__Ey_Gy(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
}

/** instructions
 * opcode: 79
 *
 * mnemonic: vmwrite
 * operand: ['Gy', 'Ey']
 *
 * mnemonic: extrq
 * operand: ['Vo', 'Uo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse4a
 *
**/
bool X86Architecture::Table_2_79(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse4a && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Extrq);
      if (Operand__Vo_Uo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Vmwrite);
      if (Operand__Gy_Ey(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
}

/** instruction
 * opcode: 7a
 * attr: ['amd']
 * reference: table_sse5a
**/
bool X86Architecture::Table_2_7a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 Opcode;
    if (!rBinStrm.Read(Offset, Opcode))
      return false;

    rInsn.Size()++;
    if (Opcode + 1 > sizeof(m_Table_sse5a))
      return false;
    return (this->*m_Table_sse5a[Opcode])(rBinStrm, Offset + 1, rInsn, Mode);
}

/** instruction
 * opcode: 7b
 * attr: ['amd']
 * reference: table_sse5a
**/
bool X86Architecture::Table_2_7b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 Opcode;
    if (!rBinStrm.Read(Offset, Opcode))
      return false;

    rInsn.Size()++;
    if (Opcode + 1 > sizeof(m_Table_sse5a))
      return false;
    return (this->*m_Table_sse5a[Opcode])(rBinStrm, Offset + 1, rInsn, Mode);
}

/** instructions
 * opcode: 7c
 *
 * invalid
 *
 * mnemonic: haddpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse3
 *
 * mnemonic: haddps
 * operand: ['Vx', 'Wx']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse3
 *
**/
bool X86Architecture::Table_2_7c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse3 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Haddps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Haddpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 7d
 *
 * invalid
 *
 * mnemonic: hsubpd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse3
 *
 * mnemonic: hsubps
 * operand: ['Vx', 'Wx']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse3
 *
**/
bool X86Architecture::Table_2_7d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse3 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hsubps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Hsubpd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: 7e
 *
 * mnemonic: movd
 * operand: ['Ey', 'Pq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: movd
 * operand: ['Ed', 'Vo']
 * semantic: if __code and is_dword_operation:
  op0.val = bit_cast(op1.val, int_type32);
if __code and is_oword_operation:
  op0.val = bit_cast(op1.val, int_type128);

 * attr: ['op_size']
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: movq
 * operand: ['Vo', 'Woq']
 * attr: ['rep']
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_7e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_Rep))
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movq);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize))
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movd);
      if (Operand__Ed_Vo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __code and is_dword_operation:
          op0.val = bit_cast(op1.val, int_type32) */
        if (rInsn.GetOperand(0)->GetBitSize() == 32)
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(32, 32))));
        }
        /* semantic: if __code and is_oword_operation:
          op0.val = bit_cast(op1.val, int_type128) */
        if (rInsn.GetOperand(0)->GetBitSize() == 128)
        {
          /* block glb expressions */
          AllExpr.push_back(Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(128, 128))));
        }
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movd);
      if (Operand__Ey_Pq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: 7f
 *
 * mnemonic: movq
 * operand: ['Qq', 'Pq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: movdqa
 * operand: ['Wx', 'Vx']
 * attr: ['op_size']
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: movdqu
 * operand: ['Wx', 'Vx']
 * semantic: op0.val = op1.val;

 * attr: ['rep']
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_7f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_Rep))
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movdqu);
      if (Operand__Wx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = op1.val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize))
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movdqa);
      if (Operand__Wx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movq);
      if (Operand__Qq_Pq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: jo
 * semantic: if __expr and of.id == int1(1): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['of']
 * opcode: 80
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_80(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jo);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf);
        /* semantic: if __expr and of.id == int1(1): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlOf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jno
 * semantic: if __expr and of.id == int1(0): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['of']
 * opcode: 81
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_81(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jno);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf);
        /* semantic: if __expr and of.id == int1(0): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlOf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jb
 * semantic: if __expr and cf.id == int1(1): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['cf']
 * opcode: 82
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_82(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jb);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlCf);
        /* semantic: if __expr and cf.id == int1(1): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jnb
 * semantic: if __expr and cf.id == int1(0): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['cf']
 * opcode: 83
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_83(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jnb);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlCf);
        /* semantic: if __expr and cf.id == int1(0): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jz
 * semantic: if __expr and zf.id == int1(1): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['zf']
 * opcode: 84
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_84(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jz);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlZf);
        /* semantic: if __expr and zf.id == int1(1): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlZf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jnz
 * semantic: if __expr and zf.id == int1(0): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['zf']
 * opcode: 85
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_85(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jnz);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlZf);
        /* semantic: if __expr and zf.id == int1(0): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlZf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jbe
 * semantic: if __expr and (cf.id | zf.id) != int1(0): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['zf', 'cf']
 * opcode: 86
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_86(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jbe);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlZf | X86_FlCf);
        /* semantic: if __expr and (cf.id | zf.id) != int1(0): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondNe,
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeId(X86_FlCf, &m_CpuInfo),
            Expr::MakeId(X86_FlZf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jnbe
 * semantic: if __expr and (cf.id | zf.id) == int1(0): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['zf', 'cf']
 * opcode: 87
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_87(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jnbe);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlZf | X86_FlCf);
        /* semantic: if __expr and (cf.id | zf.id) == int1(0): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeId(X86_FlCf, &m_CpuInfo),
            Expr::MakeId(X86_FlZf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: js
 * semantic: if __expr and sf.id == int1(1): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['sf']
 * opcode: 88
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_88(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Js);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlSf);
        /* semantic: if __expr and sf.id == int1(1): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlSf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jns
 * semantic: if __expr and sf.id == int1(0): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['sf']
 * opcode: 89
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_89(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jns);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlSf);
        /* semantic: if __expr and sf.id == int1(0): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlSf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jp
 * semantic: if __expr and pf.id == int1(1): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['pf']
 * opcode: 8a
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_8a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jp);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlPf);
        /* semantic: if __expr and pf.id == int1(1): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlPf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jnp
 * semantic: if __expr and pf.id == int1(0): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['pf']
 * opcode: 8b
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_8b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jnp);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlPf);
        /* semantic: if __expr and pf.id == int1(0): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlPf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jl
 * semantic: if __expr and (sf.id ^ of.id) != int1(0): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['of', 'sf']
 * opcode: 8c
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_8c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jl);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf | X86_FlSf);
        /* semantic: if __expr and (sf.id ^ of.id) != int1(0): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondNe,
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeId(X86_FlSf, &m_CpuInfo),
            Expr::MakeId(X86_FlOf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jnl
 * semantic: if __expr and (sf.id ^ of.id) == int1(0): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['of', 'sf']
 * opcode: 8d
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_8d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jnl);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf | X86_FlSf);
        /* semantic: if __expr and (sf.id ^ of.id) == int1(0): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeId(X86_FlSf, &m_CpuInfo),
            Expr::MakeId(X86_FlOf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jle
 * semantic: if __expr and ((sf.id ^ of.id) | zf.id) != int1(0): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['of', 'sf', 'zf']
 * opcode: 8e
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_8e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jle);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf | X86_FlSf | X86_FlZf);
        /* semantic: if __expr and ((sf.id ^ of.id) | zf.id) != int1(0): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondNe,
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeId(X86_FlSf, &m_CpuInfo),
              Expr::MakeId(X86_FlOf, &m_CpuInfo)),
            Expr::MakeId(X86_FlZf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: jnle
 * semantic: if __expr and ((sf.id ^ of.id) | zf.id) == int1(0): program.id = op0.val;

 * constraint: df64
 * cpu_model: >= X86_Arch_80386
 * operand: ['Jz']
 * test_flags: ['of', 'sf', 'zf']
 * opcode: 8f
 * operation_type: ['jmp', 'cond']
**/
bool X86Architecture::Table_2_8f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jnle);
      rInsn.SubType() |= Instruction::JumpType | Instruction::ConditionalType;
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf | X86_FlSf | X86_FlZf);
        /* semantic: if __expr and ((sf.id ^ of.id) | zf.id) == int1(0): program.id = op0.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeId(X86_FlSf, &m_CpuInfo),
              Expr::MakeId(X86_FlOf, &m_CpuInfo)),
            Expr::MakeId(X86_FlZf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::ProgramPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            rInsn.GetOperand(0)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: seto
 * test_flags: ['of']
 * semantic: if __expr and of.id == int1(1): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 90
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_90(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Seto);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf);
        /* semantic: if __expr and of.id == int1(1): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlOf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setno
 * test_flags: ['of']
 * semantic: if __expr and of.id == int1(0): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 91
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_91(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setno);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf);
        /* semantic: if __expr and of.id == int1(0): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlOf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setb
 * test_flags: ['cf']
 * semantic: if __expr and cf.id == int1(1): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 92
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_92(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setb);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlCf);
        /* semantic: if __expr and cf.id == int1(1): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setnb
 * test_flags: ['cf']
 * semantic: if __expr and cf.id == int1(0): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 93
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_93(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setnb);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlCf);
        /* semantic: if __expr and cf.id == int1(0): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setz
 * test_flags: ['zf']
 * semantic: if __expr and zf.id == int1(1): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 94
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_94(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setz);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlZf);
        /* semantic: if __expr and zf.id == int1(1): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlZf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setnz
 * test_flags: ['zf']
 * semantic: if __expr and zf.id == int1(0): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 95
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_95(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setnz);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlZf);
        /* semantic: if __expr and zf.id == int1(0): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlZf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setbe
 * test_flags: ['zf', 'cf']
 * semantic: if __expr and (cf.id | zf.id) != int1(0): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 96
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_96(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setbe);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlZf | X86_FlCf);
        /* semantic: if __expr and (cf.id | zf.id) != int1(0): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondNe,
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeId(X86_FlCf, &m_CpuInfo),
            Expr::MakeId(X86_FlZf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setnbe
 * test_flags: ['zf', 'cf']
 * semantic: if __expr and (cf.id | zf.id) == int1(0): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 97
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_97(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setnbe);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlZf | X86_FlCf);
        /* semantic: if __expr and (cf.id | zf.id) == int1(0): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeId(X86_FlCf, &m_CpuInfo),
            Expr::MakeId(X86_FlZf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: sets
 * test_flags: ['sf']
 * semantic: if __expr and sf.id == int1(1): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 98
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_98(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Sets);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlSf);
        /* semantic: if __expr and sf.id == int1(1): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlSf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setns
 * test_flags: ['sf']
 * semantic: if __expr and sf.id == int1(0): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 99
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_99(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setns);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlSf);
        /* semantic: if __expr and sf.id == int1(0): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlSf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setp
 * test_flags: ['pf']
 * semantic: if __expr and pf.id == int1(1): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 9a
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_9a(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setp);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlPf);
        /* semantic: if __expr and pf.id == int1(1): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlPf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setnp
 * test_flags: ['pf']
 * semantic: if __expr and pf.id == int1(0): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 9b
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_9b(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setnp);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlPf);
        /* semantic: if __expr and pf.id == int1(0): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlPf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setl
 * test_flags: ['of', 'sf']
 * semantic: if __expr and (sf.id ^ of.id) != int1(0): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 9c
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_9c(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setl);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf | X86_FlSf);
        /* semantic: if __expr and (sf.id ^ of.id) != int1(0): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondNe,
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeId(X86_FlSf, &m_CpuInfo),
            Expr::MakeId(X86_FlOf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setnl
 * test_flags: ['of', 'sf']
 * semantic: if __expr and (sf.id ^ of.id) == int1(0): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 9d
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_9d(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setnl);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf | X86_FlSf);
        /* semantic: if __expr and (sf.id ^ of.id) == int1(0): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeId(X86_FlSf, &m_CpuInfo),
            Expr::MakeId(X86_FlOf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setle
 * test_flags: ['of', 'sf', 'zf']
 * semantic: if __expr and ((sf.id ^ of.id) | zf.id) != int1(0): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 9e
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_9e(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setle);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf | X86_FlSf | X86_FlZf);
        /* semantic: if __expr and ((sf.id ^ of.id) | zf.id) != int1(0): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondNe,
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeId(X86_FlSf, &m_CpuInfo),
              Expr::MakeId(X86_FlOf, &m_CpuInfo)),
            Expr::MakeId(X86_FlZf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: setnle
 * test_flags: ['of', 'sf', 'zf']
 * semantic: if __expr and ((sf.id ^ of.id) | zf.id) == int1(0): op0.val = int8(1)
else: op0.val = int8(0);

 * operand: ['Eb']
 * opcode: 9f
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_9f(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Setnle);
      if (Operand__Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetTestedFlags(X86_FlOf | X86_FlSf | X86_FlZf);
        /* semantic: if __expr and ((sf.id ^ of.id) | zf.id) == int1(0): op0.val = int8(1)
        else: op0.val = int8(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeId(X86_FlSf, &m_CpuInfo),
              Expr::MakeId(X86_FlOf, &m_CpuInfo)),
            Expr::MakeId(X86_FlZf, &m_CpuInfo)),
          Expr::MakeBitVector(1, 0x0),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x1)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(8, 0x0))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: push
 * semantic: alloc_var('pushed_value', stack.bit);
pushed_value = sign_extend(op0.val, int(stack.bit, stack.bit));
stack.id -= stack.size;
stack.mem = pushed_value;
free_var('pushed_value');

 * constraint: df64
 * operand: ['FS']
 * opcode: a0
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_a0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      if (Operand__FS(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('pushed_value', stack.bit) */
        AllExpr.push_back(Expr::MakeVar("pushed_value", VariableExpression::Alloc, m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()))));
        /* semantic: pushed_value = sign_extend(op0.val, int(stack.bit, stack.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pushed_value", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpSext, rInsn.GetOperand(0), Expr::MakeBitVector(m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())), m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()))))));
        /* semantic: stack.id -= stack.size */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeBinOp(
            OperationExpression::OpSub,
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            Expr::MakeBitVector(
              m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())),
              m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())) / 8)))
        );
        /* semantic: stack.mem = pushed_value */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeMem(m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())), nullptr, Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo)),
          Expr::MakeVar("pushed_value", VariableExpression::Use)));
        /* semantic: free_var('pushed_value') */
        AllExpr.push_back(Expr::MakeVar("pushed_value", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: pop
 * semantic: alloc_var('popped_value', stack.bit);
popped_value = stack.mem;
stack.id += stack.size;
op0.val = popped_value;
free_var('popped_value');

 * constraint: df64
 * operand: ['FS']
 * opcode: a1
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_a1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      if (Operand__FS(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('popped_value', stack.bit) */
        AllExpr.push_back(Expr::MakeVar("popped_value", VariableExpression::Alloc, m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()))));
        /* semantic: popped_value = stack.mem */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("popped_value", VariableExpression::Use),
          Expr::MakeMem(m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())), nullptr, Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo))));
        /* semantic: stack.id += stack.size */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeBinOp(
            OperationExpression::OpAdd,
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            Expr::MakeBitVector(
              m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())),
              m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())) / 8)))
        );
        /* semantic: op0.val = popped_value */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeVar("popped_value", VariableExpression::Use)));
        /* semantic: free_var('popped_value') */
        AllExpr.push_back(Expr::MakeVar("popped_value", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: cpuid
 * opcode: a2
 * semantic: eax.id = int32(0x11111111);
ecx.id = int32(0x22222222);
edx.id = int32(0x33333333);
ebx.id = int32(0x44444444);

**/
bool X86Architecture::Table_2_a2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    rInsn.Size()++;
    rInsn.SetOpcode(X86_Opcode_Cpuid);
    {
      Expression::LSPType AllExpr;
      /* semantic: eax.id = int32(0x11111111) */
      AllExpr.push_back(Expr::MakeAssign(
        Expr::MakeId(X86_Reg_Eax, &m_CpuInfo),
        Expr::MakeBitVector(32, 0x11111111)));
      /* semantic: ecx.id = int32(0x22222222) */
      AllExpr.push_back(Expr::MakeAssign(
        Expr::MakeId(X86_Reg_Ecx, &m_CpuInfo),
        Expr::MakeBitVector(32, 0x22222222)));
      /* semantic: edx.id = int32(0x33333333) */
      AllExpr.push_back(Expr::MakeAssign(
        Expr::MakeId(X86_Reg_Edx, &m_CpuInfo),
        Expr::MakeBitVector(32, 0x33333333)));
      /* semantic: ebx.id = int32(0x44444444) */
      AllExpr.push_back(Expr::MakeAssign(
        Expr::MakeId(X86_Reg_Ebx, &m_CpuInfo),
        Expr::MakeBitVector(32, 0x44444444)));
      rInsn.SetSemantic(AllExpr);
    }
    return true;
}

/** instruction
 * mnemonic: bt
 * operand: ['Ev', 'Gv']
 * opcode: a3
 * cpu_model: >= X86_Arch_80386
 * semantic: cf.id = bit_cast((op0.val >> (bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1)))), int_type1);

**/
bool X86Architecture::Table_2_a3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bt);
      if (Operand__Ev_Gv(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: cf.id = bit_cast((op0.val >> (bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1)))), int_type1) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)))), Expr::MakeBitVector(1, 1))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: shld
 * semantic: alloc_var('res', op0.bit);
alloc_var('count', op0.bit);
alloc_var('sign_saved', 1);
sign_saved = bit_cast(op0.val >> (int(op0.bit, op0.bit) - int(op0.bit, 1)), int1(1));
count = bit_cast(op2.val, int(op0.bit, op0.bit));
call('count_mask');
res = ((op0.val << count) | (op1.val >> (int(op0.bit, op0.bit) - count)));
if __expr and count != int(op0.bit, 0):
  cf.id = bit_cast(op0.val >> (int(op0.bit, op0.bit) - count), int1(1))
  call('sign_flag')
  call('zero_flag')
  call('parity_flag');
if __expr and count == int(op0.bit, 1):
  of.id = sf.id ^ sign_saved;
op0.val = res;
free_var('sign_saved');
free_var('count');
free_var('res');

 * operand: ['Ev', 'Gv', 'Ib']
 * opcode: a4
 * update_flags: ['cf', 'pf', 'af', 'zf', 'sf', 'of']
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_a4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Shld);
      if (Operand__Ev_Gv_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetUpdatedFlags(X86_FlCf | X86_FlPf | X86_FlAf | X86_FlZf | X86_FlSf | X86_FlOf);
        /* semantic: alloc_var('res', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('count', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("count", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('sign_saved', 1) */
        AllExpr.push_back(Expr::MakeVar("sign_saved", VariableExpression::Alloc, 0x1));
        /* semantic: sign_saved = bit_cast(op0.val >> (int(op0.bit, op0.bit) - int(op0.bit, 1)), int1(1)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("sign_saved", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))));
        /* semantic: count = bit_cast(op2.val, int(op0.bit, op0.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(2), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))));
        /* semantic: call('count_mask') */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x40),
          Expr::MakeAssign(
            Expr::MakeVar("count", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeVar("count", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x3f))),
          Expr::MakeAssign(
            Expr::MakeVar("count", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeVar("count", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1f)))));
        /* semantic: res = ((op0.val << count) | (op1.val >> (int(op0.bit, op0.bit) - count))) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              rInsn.GetOperand(0),
              Expr::MakeVar("count", VariableExpression::Use)),
            Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(1),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeVar("count", VariableExpression::Use))))));
        /* semantic: if __expr and count != int(op0.bit, 0):
          cf.id = bit_cast(op0.val >> (int(op0.bit, op0.bit) - count), int1(1))
          call('sign_flag')
          call('zero_flag')
          call('parity_flag') */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondNe,
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0),
          Expr::MakeBind({
          Expr::MakeAssign(
            Expr::MakeId(X86_FlCf, &m_CpuInfo),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeVar("count", VariableExpression::Use))), Expr::MakeBitVector(1, 0x1))),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlSf, &m_CpuInfo),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeTernaryCond(ConditionExpression::CondEq,
            Expr::MakeVar("res", VariableExpression::Use),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0),
            Expr::MakeBitVector(1, 0x1), Expr::MakeBitVector(1, 0x0))),
          Expr::MakeVar("pf_tmp", VariableExpression::Alloc, m_CpuInfo.GetSizeOfRegisterInBit(X86_FlPf)),
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBitVector(1, 0x1)),
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x2)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x3)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x4)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x5)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x6)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x7)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeId(X86_FlPf, &m_CpuInfo),
            Expr::MakeVar("pf_tmp", VariableExpression::Use)),
          Expr::MakeVar("pf_tmp", VariableExpression::Free)})
        , nullptr)
        );
        /* semantic: if __expr and count == int(op0.bit, 1):
          of.id = sf.id ^ sign_saved */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlOf, &m_CpuInfo),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeId(X86_FlSf, &m_CpuInfo),
              Expr::MakeVar("sign_saved", VariableExpression::Use))), nullptr)
        );
        /* semantic: op0.val = res */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeVar("res", VariableExpression::Use)));
        /* semantic: free_var('sign_saved') */
        AllExpr.push_back(Expr::MakeVar("sign_saved", VariableExpression::Free));
        /* semantic: free_var('count') */
        AllExpr.push_back(Expr::MakeVar("count", VariableExpression::Free));
        /* semantic: free_var('res') */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: shld
 * semantic: alloc_var('res', op0.bit);
alloc_var('count', op0.bit);
alloc_var('sign_saved', 1);
sign_saved = bit_cast(op0.val >> (int(op0.bit, op0.bit) - int(op0.bit, 1)), int1(1));
count = bit_cast(op2.val, int(op0.bit, op0.bit));
call('count_mask');
res = ((op0.val << count) | (op1.val >> (int(op0.bit, op0.bit) - count)));
if __expr and count != int(op0.bit, 0):
  cf.id = bit_cast(op0.val >> (int(op0.bit, op0.bit) - count), int1(1))
  call('sign_flag')
  call('zero_flag')
  call('parity_flag');
if __expr and count == int(op0.bit, 1):
  of.id = sf.id ^ sign_saved;
op0.val = res;
free_var('sign_saved');
free_var('count');
free_var('res');

 * operand: ['Ev', 'Gv', 'CL']
 * opcode: a5
 * update_flags: ['cf', 'pf', 'af', 'zf', 'sf', 'of']
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_a5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Shld);
      if (Operand__Ev_Gv_CL(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetUpdatedFlags(X86_FlCf | X86_FlPf | X86_FlAf | X86_FlZf | X86_FlSf | X86_FlOf);
        /* semantic: alloc_var('res', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('count', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("count", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('sign_saved', 1) */
        AllExpr.push_back(Expr::MakeVar("sign_saved", VariableExpression::Alloc, 0x1));
        /* semantic: sign_saved = bit_cast(op0.val >> (int(op0.bit, op0.bit) - int(op0.bit, 1)), int1(1)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("sign_saved", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))));
        /* semantic: count = bit_cast(op2.val, int(op0.bit, op0.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(2), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))));
        /* semantic: call('count_mask') */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x40),
          Expr::MakeAssign(
            Expr::MakeVar("count", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeVar("count", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x3f))),
          Expr::MakeAssign(
            Expr::MakeVar("count", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeVar("count", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1f)))));
        /* semantic: res = ((op0.val << count) | (op1.val >> (int(op0.bit, op0.bit) - count))) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              rInsn.GetOperand(0),
              Expr::MakeVar("count", VariableExpression::Use)),
            Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(1),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeVar("count", VariableExpression::Use))))));
        /* semantic: if __expr and count != int(op0.bit, 0):
          cf.id = bit_cast(op0.val >> (int(op0.bit, op0.bit) - count), int1(1))
          call('sign_flag')
          call('zero_flag')
          call('parity_flag') */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondNe,
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0),
          Expr::MakeBind({
          Expr::MakeAssign(
            Expr::MakeId(X86_FlCf, &m_CpuInfo),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeVar("count", VariableExpression::Use))), Expr::MakeBitVector(1, 0x1))),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlSf, &m_CpuInfo),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeTernaryCond(ConditionExpression::CondEq,
            Expr::MakeVar("res", VariableExpression::Use),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0),
            Expr::MakeBitVector(1, 0x1), Expr::MakeBitVector(1, 0x0))),
          Expr::MakeVar("pf_tmp", VariableExpression::Alloc, m_CpuInfo.GetSizeOfRegisterInBit(X86_FlPf)),
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBitVector(1, 0x1)),
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x2)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x3)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x4)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x5)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x6)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x7)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeId(X86_FlPf, &m_CpuInfo),
            Expr::MakeVar("pf_tmp", VariableExpression::Use)),
          Expr::MakeVar("pf_tmp", VariableExpression::Free)})
        , nullptr)
        );
        /* semantic: if __expr and count == int(op0.bit, 1):
          of.id = sf.id ^ sign_saved */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlOf, &m_CpuInfo),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeId(X86_FlSf, &m_CpuInfo),
              Expr::MakeVar("sign_saved", VariableExpression::Use))), nullptr)
        );
        /* semantic: op0.val = res */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeVar("res", VariableExpression::Use)));
        /* semantic: free_var('sign_saved') */
        AllExpr.push_back(Expr::MakeVar("sign_saved", VariableExpression::Free));
        /* semantic: free_var('count') */
        AllExpr.push_back(Expr::MakeVar("count", VariableExpression::Free));
        /* semantic: free_var('res') */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: a6
 *
 * mnemonic: xbts
 * cpu_model: == X86_Arch_80386, == X86_Arch_80486
 *
 * mnemonic: montmul
 * cpu_model: >= X86_Arch_Centaur_mm
 *
 * mnemonic: xsha
 * cpu_model: >= X86_Arch_Centaur_he
 *
**/
bool X86Architecture::Table_2_a6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Centaur_he)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Xsha);
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Centaur_mm)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Montmul);
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") == X86_Arch_80386 || m_CfgMdl.GetEnum("Architecture")  == X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Xbts);
      return true;
    }
    return false;
}

/** instructions
 * opcode: a7
 *
 * mnemonic: ibts
 * cpu_model: == X86_Arch_80386, == X86_Arch_80486
 *
 * mnemonic: xstore
 * cpu_model: >= X86_Arch_Centaur_rng
 *
 * mnemonic: xcrypt
 * cpu_model: >= X86_Arch_Centaur_ace
 *
**/
bool X86Architecture::Table_2_a7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Centaur_ace)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Xcrypt);
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Centaur_rng)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Xstore);
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") == X86_Arch_80386 || m_CfgMdl.GetEnum("Architecture")  == X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ibts);
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: push
 * semantic: alloc_var('pushed_value', stack.bit);
pushed_value = sign_extend(op0.val, int(stack.bit, stack.bit));
stack.id -= stack.size;
stack.mem = pushed_value;
free_var('pushed_value');

 * constraint: d64
 * operand: ['GS']
 * opcode: a8
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_a8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Push);
      if (Operand__GS(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('pushed_value', stack.bit) */
        AllExpr.push_back(Expr::MakeVar("pushed_value", VariableExpression::Alloc, m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()))));
        /* semantic: pushed_value = sign_extend(op0.val, int(stack.bit, stack.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pushed_value", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpSext, rInsn.GetOperand(0), Expr::MakeBitVector(m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())), m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()))))));
        /* semantic: stack.id -= stack.size */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeBinOp(
            OperationExpression::OpSub,
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            Expr::MakeBitVector(
              m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())),
              m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())) / 8)))
        );
        /* semantic: stack.mem = pushed_value */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeMem(m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())), nullptr, Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo)),
          Expr::MakeVar("pushed_value", VariableExpression::Use)));
        /* semantic: free_var('pushed_value') */
        AllExpr.push_back(Expr::MakeVar("pushed_value", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: pop
 * semantic: alloc_var('popped_value', stack.bit);
popped_value = stack.mem;
stack.id += stack.size;
op0.val = popped_value;
free_var('popped_value');

 * constraint: d64
 * operand: ['GS']
 * opcode: a9
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_a9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      if (!(rInsn.Prefix() & X86_Prefix_OpSize))
      {
        rInsn.Prefix() |= X86_Prefix_REX_w; /* d64/df64 constraint */
      }
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pop);
      if (Operand__GS(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('popped_value', stack.bit) */
        AllExpr.push_back(Expr::MakeVar("popped_value", VariableExpression::Alloc, m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()))));
        /* semantic: popped_value = stack.mem */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("popped_value", VariableExpression::Use),
          Expr::MakeMem(m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())), nullptr, Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo))));
        /* semantic: stack.id += stack.size */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeBinOp(
            OperationExpression::OpAdd,
            Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode()), &m_CpuInfo),
            Expr::MakeBitVector(
              m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())),
              m_CpuInfo.GetSizeOfRegisterInBit(m_CpuInfo.GetRegisterByType(CpuInformation::StackPointerRegister, rInsn.GetMode())) / 8)))
        );
        /* semantic: op0.val = popped_value */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeVar("popped_value", VariableExpression::Use)));
        /* semantic: free_var('popped_value') */
        AllExpr.push_back(Expr::MakeVar("popped_value", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: rsm
 * opcode: aa
 * cpu_model: >= X86_Arch_80386sl
**/
bool X86Architecture::Table_2_aa(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386sl)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Rsm);
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: bts
 * operand: ['Ev', 'Gv']
 * opcode: ab
 * cpu_model: >= X86_Arch_80386
 * semantic: alloc_var('res', op0.bit);
alloc_var('bit_set', op0.bit);
bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1));
cf.id = bit_cast((op0.val >> bit_set), int_type1);
res = (op0.val | ((int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit)))));
op0.val = res
free_var('bit_set');
free_var('res');

**/
bool X86Architecture::Table_2_ab(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bts);
      if (Operand__Ev_Gv(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('res', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('bit_set', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("bit_set", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpAnd,
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)))));
        /* semantic: cf.id = bit_cast((op0.val >> bit_set), int_type1) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeVar("bit_set", VariableExpression::Use)), Expr::MakeBitVector(1, 1))));
        /* semantic: res = (op0.val | ((int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit))))) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            rInsn.GetOperand(0),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeVar("bit_set", VariableExpression::Use), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))))));
        /* semantic: op0.val = res
        free_var('bit_set') */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeVar("res", VariableExpression::Use)));
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Free));
        /* semantic: free_var('res') */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: shrd
 * operand: ['Ev', 'Gv', 'Ib']
 * opcode: ac
 * cpu_model: >= X86_Arch_80386
 * semantic: alloc_var('res', op0.bit);
alloc_var('count', op0.bit);
alloc_var('sign_saved', 1);
sign_saved = bit_cast(op0.val >> (int(op0.bit, op0.bit) - int(op0.bit, 1)), int1(1));
count = bit_cast(op2.val, int(op0.bit, op0.bit));
call('count_mask');
res = ((op0.val >> count) | (op1.val << (int(op0.bit, op0.bit) - count)));
if __expr and count != int(op0.bit, 0):
  cf.id = bit_cast(op0.val >> (count - int(op0.bit, 1)), int1(1))
  call('sign_flag')
  call('zero_flag')
  call('parity_flag');
if __expr and count == int(op0.bit, 1):
  of.id = sf.id ^ sign_saved;
op0.val = res;
free_var('sign_saved');
free_var('count');
free_var('res');

**/
bool X86Architecture::Table_2_ac(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Shrd);
      if (Operand__Ev_Gv_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('res', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('count', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("count", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('sign_saved', 1) */
        AllExpr.push_back(Expr::MakeVar("sign_saved", VariableExpression::Alloc, 0x1));
        /* semantic: sign_saved = bit_cast(op0.val >> (int(op0.bit, op0.bit) - int(op0.bit, 1)), int1(1)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("sign_saved", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))));
        /* semantic: count = bit_cast(op2.val, int(op0.bit, op0.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(2), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))));
        /* semantic: call('count_mask') */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x40),
          Expr::MakeAssign(
            Expr::MakeVar("count", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeVar("count", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x3f))),
          Expr::MakeAssign(
            Expr::MakeVar("count", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeVar("count", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1f)))));
        /* semantic: res = ((op0.val >> count) | (op1.val << (int(op0.bit, op0.bit) - count))) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeVar("count", VariableExpression::Use)),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              rInsn.GetOperand(1),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeVar("count", VariableExpression::Use))))));
        /* semantic: if __expr and count != int(op0.bit, 0):
          cf.id = bit_cast(op0.val >> (count - int(op0.bit, 1)), int1(1))
          call('sign_flag')
          call('zero_flag')
          call('parity_flag') */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondNe,
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0),
          Expr::MakeBind({
          Expr::MakeAssign(
            Expr::MakeId(X86_FlCf, &m_CpuInfo),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeVar("count", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlSf, &m_CpuInfo),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeTernaryCond(ConditionExpression::CondEq,
            Expr::MakeVar("res", VariableExpression::Use),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0),
            Expr::MakeBitVector(1, 0x1), Expr::MakeBitVector(1, 0x0))),
          Expr::MakeVar("pf_tmp", VariableExpression::Alloc, m_CpuInfo.GetSizeOfRegisterInBit(X86_FlPf)),
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBitVector(1, 0x1)),
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x2)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x3)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x4)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x5)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x6)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x7)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeId(X86_FlPf, &m_CpuInfo),
            Expr::MakeVar("pf_tmp", VariableExpression::Use)),
          Expr::MakeVar("pf_tmp", VariableExpression::Free)})
        , nullptr)
        );
        /* semantic: if __expr and count == int(op0.bit, 1):
          of.id = sf.id ^ sign_saved */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlOf, &m_CpuInfo),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeId(X86_FlSf, &m_CpuInfo),
              Expr::MakeVar("sign_saved", VariableExpression::Use))), nullptr)
        );
        /* semantic: op0.val = res */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeVar("res", VariableExpression::Use)));
        /* semantic: free_var('sign_saved') */
        AllExpr.push_back(Expr::MakeVar("sign_saved", VariableExpression::Free));
        /* semantic: free_var('count') */
        AllExpr.push_back(Expr::MakeVar("count", VariableExpression::Free));
        /* semantic: free_var('res') */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: shrd
 * operand: ['Ev', 'Gv', 'CL']
 * opcode: ad
 * cpu_model: >= X86_Arch_80386
 * semantic: alloc_var('res', op0.bit);
alloc_var('count', op0.bit);
alloc_var('sign_saved', 1);
sign_saved = bit_cast(op0.val >> (int(op0.bit, op0.bit) - int(op0.bit, 1)), int1(1));
count = bit_cast(op2.val, int(op0.bit, op0.bit));
call('count_mask');
res = ((op0.val >> count) | (op1.val << (int(op0.bit, op0.bit) - count)));
if __expr and count != int(op0.bit, 0):
  cf.id = bit_cast(op0.val >> (count - int(op0.bit, 1)), int1(1))
  call('sign_flag')
  call('zero_flag')
  call('parity_flag');
if __expr and count == int(op0.bit, 1):
  of.id = sf.id ^ sign_saved;
op0.val = res;
free_var('sign_saved');
free_var('count');
free_var('res');

**/
bool X86Architecture::Table_2_ad(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Shrd);
      if (Operand__Ev_Gv_CL(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('res', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('count', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("count", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('sign_saved', 1) */
        AllExpr.push_back(Expr::MakeVar("sign_saved", VariableExpression::Alloc, 0x1));
        /* semantic: sign_saved = bit_cast(op0.val >> (int(op0.bit, op0.bit) - int(op0.bit, 1)), int1(1)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("sign_saved", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))));
        /* semantic: count = bit_cast(op2.val, int(op0.bit, op0.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(2), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))));
        /* semantic: call('count_mask') */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x40),
          Expr::MakeAssign(
            Expr::MakeVar("count", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeVar("count", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x3f))),
          Expr::MakeAssign(
            Expr::MakeVar("count", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeVar("count", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1f)))));
        /* semantic: res = ((op0.val >> count) | (op1.val << (int(op0.bit, op0.bit) - count))) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeVar("count", VariableExpression::Use)),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              rInsn.GetOperand(1),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeVar("count", VariableExpression::Use))))));
        /* semantic: if __expr and count != int(op0.bit, 0):
          cf.id = bit_cast(op0.val >> (count - int(op0.bit, 1)), int1(1))
          call('sign_flag')
          call('zero_flag')
          call('parity_flag') */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondNe,
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0),
          Expr::MakeBind({
          Expr::MakeAssign(
            Expr::MakeId(X86_FlCf, &m_CpuInfo),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              rInsn.GetOperand(0),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeVar("count", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlSf, &m_CpuInfo),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeTernaryCond(ConditionExpression::CondEq,
            Expr::MakeVar("res", VariableExpression::Use),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0),
            Expr::MakeBitVector(1, 0x1), Expr::MakeBitVector(1, 0x0))),
          Expr::MakeVar("pf_tmp", VariableExpression::Alloc, m_CpuInfo.GetSizeOfRegisterInBit(X86_FlPf)),
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBitVector(1, 0x1)),
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x2)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x3)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x4)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x5)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x6)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeVar("pf_tmp", VariableExpression::Use),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
                OperationExpression::OpLrs,
                Expr::MakeVar("res", VariableExpression::Use),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x7)), Expr::MakeBitVector(1, 0x1))))
          ,
          Expr::MakeAssign(
            Expr::MakeId(X86_FlPf, &m_CpuInfo),
            Expr::MakeVar("pf_tmp", VariableExpression::Use)),
          Expr::MakeVar("pf_tmp", VariableExpression::Free)})
        , nullptr)
        );
        /* semantic: if __expr and count == int(op0.bit, 1):
          of.id = sf.id ^ sign_saved */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeVar("count", VariableExpression::Use),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlOf, &m_CpuInfo),
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeId(X86_FlSf, &m_CpuInfo),
              Expr::MakeVar("sign_saved", VariableExpression::Use))), nullptr)
        );
        /* semantic: op0.val = res */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeVar("res", VariableExpression::Use)));
        /* semantic: free_var('sign_saved') */
        AllExpr.push_back(Expr::MakeVar("sign_saved", VariableExpression::Free));
        /* semantic: free_var('count') */
        AllExpr.push_back(Expr::MakeVar("count", VariableExpression::Free));
        /* semantic: free_var('res') */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** group:
 * opcode: 00
 * sub_opcodes: [{'mnemonic': 'fxsave', 'operand': ['M']}, {'mnemonic': 'rdfsbase', 'operand': ['Ry'], 'prefix': 243}]
 *
 * opcode: 01
 * sub_opcodes: [{'mnemonic': 'fxrstor', 'operand': ['M']}, {'mnemonic': 'rdgsbase', 'operand': ['Ry'], 'prefix': 243}]
 *
 * opcode: 02
 * sub_opcodes: [{'mnemonic': 'ldmxcsr', 'operand': ['Md']}, {'mnemonic': 'wrfsbase', 'operand': ['Ry'], 'prefix': 243}]
 *
 * opcode: 03
 * sub_opcodes: [{'mnemonic': 'stmxcsr', 'operand': ['Md']}, {'mnemonic': 'wrgsbase', 'operand': ['Ry'], 'prefix': 243}]
 *
 * mnemonic: xsave
 * operand: ['M']
 * opcode: 04
 *
 * opcode: 05
 * sub_opcodes: [{'mnemonic': 'xrstor', 'operand': ['M']}, {'mnemonic': 'lfence', 'suffix': 232}]
 *
 * opcode: 06
 * sub_opcodes: [{'mnemonic': 'xsaveopt', 'operand': ['M']}, {'mnemonic': 'mfence', 'suffix': 240}]
 *
 * opcode: 07
 * sub_opcodes: [{'mnemonic': 'clflush', 'operand': ['M']}, {'mnemonic': 'sfence', 'suffix': 248}]
 *
**/
bool X86Architecture::Table_2_ae(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      if ((rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Rdfsbase);
        if (Operand__Ry(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Fxsave);
        if (Operand__M(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x1:
      if ((rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Rdgsbase);
        if (Operand__Ry(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Fxrstor);
        if (Operand__M(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x2:
      if ((rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Wrfsbase);
        if (Operand__Ry(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Ldmxcsr);
        if (Operand__Md(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x3:
      if ((rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Wrgsbase);
        if (Operand__Ry(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Stmxcsr);
        if (Operand__Md(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x4:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Xsave);
      if (Operand__M(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    case 0x5:
      {
        u8 Suffix;
        if (!rBinStrm.Read(Offset + 0, Suffix))
          return false;

        if (Suffix == 0xe8)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Lfence);
          return true;
        }
        else
        {
          rInsn.Size()++;
          rInsn.SetOpcode(X86_Opcode_Xrstor);
          if (Operand__M(rBinStrm, Offset, rInsn, Mode) == false)
          {
            return false;
          }
          return true;
        }
      }
    case 0x6:
      {
        u8 Suffix;
        if (!rBinStrm.Read(Offset + 0, Suffix))
          return false;

        if (Suffix == 0xf0)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Mfence);
          return true;
        }
        else
        {
          rInsn.Size()++;
          rInsn.SetOpcode(X86_Opcode_Xsaveopt);
          if (Operand__M(rBinStrm, Offset, rInsn, Mode) == false)
          {
            return false;
          }
          return true;
        }
      }
    case 0x7:
      {
        u8 Suffix;
        if (!rBinStrm.Read(Offset + 0, Suffix))
          return false;

        if (Suffix == 0xf8)
        {
          rInsn.Size() += 2;
          rInsn.SetOpcode(X86_Opcode_Sfence);
          return true;
        }
        else
        {
          rInsn.Size()++;
          rInsn.SetOpcode(X86_Opcode_Clflush);
          if (Operand__M(rBinStrm, Offset, rInsn, Mode) == false)
          {
            return false;
          }
          return true;
        }
      }
    default:
      return false;
    }
}

/** instruction
 * mnemonic: imul
 * operand: ['Gv', 'Ev']
 * opcode: af
 * cpu_model: >= X86_Arch_80386
 * semantic: alloc_var('res', op0.bit);
alloc_var('mul_res', concat(op0.bit, ignore(' * 2')));
alloc_var('extended', concat(op0.bit, ignore(' * 2')));
mul_res = sign_extend(op0.val, int_type(concat(op0.bit, ignore(' * 2')))) * sign_extend(op1.val, int_type(concat(op0.bit, ignore(' * 2'))));
res = bit_cast(mul_res, int_type(op0.bit));
call('sign_flag');
extended = sign_extend(res, int_type(concat(op0.bit, ignore(' * 2'))));
if __expr and extended == mul_res:
  of.id = int1(0)
  cf.id = int1(0)
else:
  of.id = int1(1)
  cf.id = int1(1);
op0.val = res;
free_var('extended');
free_var('mul_res');
free_var('res');

**/
bool X86Architecture::Table_2_af(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Imul);
      if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('res', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('mul_res', concat(op0.bit, ignore(' * 2'))) */
        AllExpr.push_back(Expr::MakeVar("mul_res", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize() * 2));
        /* semantic: alloc_var('extended', concat(op0.bit, ignore(' * 2'))) */
        AllExpr.push_back(Expr::MakeVar("extended", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize() * 2));
        /* semantic: mul_res = sign_extend(op0.val, int_type(concat(op0.bit, ignore(' * 2')))) * sign_extend(op1.val, int_type(concat(op0.bit, ignore(' * 2')))) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("mul_res", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpMul,
            Expr::MakeBinOp(OperationExpression::OpSext, rInsn.GetOperand(0), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize() * 2, rInsn.GetOperand(0)->GetBitSize() * 2)),
            Expr::MakeBinOp(OperationExpression::OpSext, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize() * 2, rInsn.GetOperand(0)->GetBitSize() * 2)))));
        /* semantic: res = bit_cast(mul_res, int_type(op0.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeVar("mul_res", VariableExpression::Use), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))));
        /* semantic: call('sign_flag') */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlSf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            Expr::MakeVar("res", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))));
        /* semantic: extended = sign_extend(res, int_type(concat(op0.bit, ignore(' * 2')))) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("extended", VariableExpression::Use),
          Expr::MakeBinOp(OperationExpression::OpSext, Expr::MakeVar("res", VariableExpression::Use), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize() * 2, rInsn.GetOperand(0)->GetBitSize() * 2))));
        /* semantic: if __expr and extended == mul_res:
          of.id = int1(0)
          cf.id = int1(0)
        else:
          of.id = int1(1)
          cf.id = int1(1) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeVar("extended", VariableExpression::Use),
          Expr::MakeVar("mul_res", VariableExpression::Use),
          Expr::MakeBind({
          Expr::MakeAssign(
            Expr::MakeId(X86_FlOf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x0)),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlCf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x0))})
        ,
          Expr::MakeBind({
          Expr::MakeAssign(
            Expr::MakeId(X86_FlOf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x1)),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlCf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x1))})
        ));
        /* semantic: op0.val = res */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeVar("res", VariableExpression::Use)));
        /* semantic: free_var('extended') */
        AllExpr.push_back(Expr::MakeVar("extended", VariableExpression::Free));
        /* semantic: free_var('mul_res') */
        AllExpr.push_back(Expr::MakeVar("mul_res", VariableExpression::Free));
        /* semantic: free_var('res') */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: cmpxchg
 * operand: ['Eb', 'Gb']
 * opcode: b0
 * cpu_model: >= X86_Arch_80486
 * semantic: if __expr and op0.val == acc.id:
  zf.id = int1(1)
else:
  zf.id = int1(0);

if __expr and zf.id == int1(1):
  op0.val = op1.val;

**/
bool X86Architecture::Table_2_b0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cmpxchg);
      if (Operand__Eb_Gb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and op0.val == acc.id:
          zf.id = int1(1)
        else:
          zf.id = int1(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          rInsn.GetOperand(0),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::AccumulatorRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x1)),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x0))));
        /* semantic: 
        if __expr and zf.id == int1(1):
          op0.val = op1.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlZf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            rInsn.GetOperand(1)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: cmpxchg
 * operand: ['Ev', 'Gv']
 * opcode: b1
 * cpu_model: >= X86_Arch_80486
 * semantic: if __expr and op0.val == acc.id:
  zf.id = int1(1)
else:
  zf.id = int1(0);

if __expr and zf.id == int1(1):
  op0.val = op1.val;

**/
bool X86Architecture::Table_2_b1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cmpxchg);
      if (Operand__Ev_Gv(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and op0.val == acc.id:
          zf.id = int1(1)
        else:
          zf.id = int1(0) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          rInsn.GetOperand(0),
          Expr::MakeId(m_CpuInfo.GetRegisterByType(CpuInformation::AccumulatorRegister, rInsn.GetMode()), &m_CpuInfo),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x1)),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x0))));
        /* semantic: 
        if __expr and zf.id == int1(1):
          op0.val = op1.val */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeId(X86_FlZf, &m_CpuInfo),
          Expr::MakeBitVector(1, 0x1),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            rInsn.GetOperand(1)), nullptr)
        );
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: lss
 * operand: ['Gv', 'Mp']
 * opcode: b2
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_b2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Lss);
      if (Operand__Gv_Mp(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: btr
 * operand: ['Ev', 'Gv']
 * opcode: b3
 * cpu_model: >= X86_Arch_80386
 * semantic: alloc_var('bit_set', op0.bit);
bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1));
cf.id = bit_cast((op0.val >> bit_set), int_type1);
op0.val = (op0.val & (~(int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit)))));
free_var('bit_set');

**/
bool X86Architecture::Table_2_b3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Btr);
      if (Operand__Ev_Gv(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('bit_set', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("bit_set", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpAnd,
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)))));
        /* semantic: cf.id = bit_cast((op0.val >> bit_set), int_type1) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeVar("bit_set", VariableExpression::Use)), Expr::MakeBitVector(1, 1))));
        /* semantic: op0.val = (op0.val & (~(int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit))))) */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeBinOp(
            OperationExpression::OpAnd,
            rInsn.GetOperand(0),
            Expr::MakeUnOp(
              OperationExpression::OpNot,
              Expr::MakeBinOp(
                OperationExpression::OpLls,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1),
                Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeVar("bit_set", VariableExpression::Use), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())))))));
        /* semantic: free_var('bit_set') */
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: lfs
 * operand: ['Gv', 'Mp']
 * opcode: b4
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_b4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Lfs);
      if (Operand__Gv_Mp(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: lgs
 * operand: ['Gv', 'Mp']
 * opcode: b5
 * cpu_model: >= X86_Arch_80386
**/
bool X86Architecture::Table_2_b5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Lgs);
      if (Operand__Gv_Mp(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: movzx
 * operand: ['Gv', 'Eb']
 * opcode: b6
 * cpu_model: >= X86_Arch_80386
 * semantic: op0.val = zero_extend(op1.val, int(op0.bit, op0.bit));

**/
bool X86Architecture::Table_2_b6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movzx);
      if (Operand__Gv_Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = zero_extend(op1.val, int(op0.bit, op0.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeBinOp(OperationExpression::OpZext, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: movzx
 * operand: ['Gv', 'Ew']
 * opcode: b7
 * cpu_model: >= X86_Arch_80386
 * semantic: op0.val = zero_extend(op1.val, int(op0.bit, op0.bit));

**/
bool X86Architecture::Table_2_b7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movzx);
      if (Operand__Gv_Ew(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = zero_extend(op1.val, int(op0.bit, op0.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeBinOp(OperationExpression::OpZext, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: b8
 *
 * mnemonic: jmpe
 * operand: ['Jz']
 * attr: ['ia64']
 *
 * mnemonic: popcnt
 * operand: ['Gv', 'Ev']
 * prefix: f3
 *
**/
bool X86Architecture::Table_2_b8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if ((rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Popcnt);
      if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Vendor") == X86_ProcType_IA64)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Jmpe);
      if (Operand__Jz(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** group:
 * mnemonic: ud2
 * opcode: 00
 *
 * mnemonic: ud2
 * opcode: 01
 *
 * mnemonic: ud2
 * opcode: 02
 *
 * mnemonic: ud2
 * opcode: 03
 *
 * mnemonic: ud2
 * opcode: 04
 *
 * mnemonic: ud2
 * opcode: 05
 *
 * mnemonic: ud2
 * opcode: 06
 *
 * mnemonic: ud2
 * opcode: 07
 *
**/
bool X86Architecture::Table_2_b9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x1:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x2:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x3:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x4:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x5:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x6:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    case 0x7:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ud2);
      return true;
    default:
      return false;
    }
}

/** group:
 * opcode: 00
 * invalid
 *
 * opcode: 01
 * invalid
 *
 * opcode: 02
 * invalid
 *
 * opcode: 03
 * invalid
 *
 * mnemonic: bt
 * operand: ['Ev', 'Ib']
 * opcode: 04
 * semantic: cf.id = bit_cast((op0.val >> (bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1)))), int_type1);

 *
 * mnemonic: bts
 * operand: ['Ev', 'Ib']
 * opcode: 05
 * semantic: alloc_var('res', op0.bit);
alloc_var('bit_set', op0.bit);
bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1));
cf.id = bit_cast((op0.val >> bit_set), int_type1);
res = (op0.val | ((int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit)))));
op0.val = res
free_var('bit_set');
free_var('res');

 *
 * mnemonic: btr
 * operand: ['Ev', 'Ib']
 * opcode: 06
 * semantic: alloc_var('bit_set', op0.bit);
bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1));
cf.id = bit_cast((op0.val >> bit_set), int_type1);
op0.val = (op0.val & (~(int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit)))));
free_var('bit_set');

 *
 * mnemonic: btc
 * operand: ['Ev', 'Ib']
 * opcode: 07
 * semantic: alloc_var('bit_set', op0.bit);
bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1));
cf.id = bit_cast((op0.val >> bit_set), int_type1);
op0.val = (op0.val ^ ((int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit)))));
free_var('bit_set');

 *
**/
bool X86Architecture::Table_2_ba(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      return false;
    case 0x1:
      return false;
    case 0x2:
      return false;
    case 0x3:
      return false;
    case 0x4:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bt);
      if (Operand__Ev_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: cf.id = bit_cast((op0.val >> (bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1)))), int_type1) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())),
              Expr::MakeBinOp(
                OperationExpression::OpSub,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)))), Expr::MakeBitVector(1, 1))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x5:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bts);
      if (Operand__Ev_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('res', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('bit_set', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("bit_set", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpAnd,
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)))));
        /* semantic: cf.id = bit_cast((op0.val >> bit_set), int_type1) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeVar("bit_set", VariableExpression::Use)), Expr::MakeBitVector(1, 1))));
        /* semantic: res = (op0.val | ((int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit))))) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpOr,
            rInsn.GetOperand(0),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeVar("bit_set", VariableExpression::Use), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))))));
        /* semantic: op0.val = res
        free_var('bit_set') */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeVar("res", VariableExpression::Use)));
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Free));
        /* semantic: free_var('res') */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x6:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Btr);
      if (Operand__Ev_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('bit_set', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("bit_set", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpAnd,
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)))));
        /* semantic: cf.id = bit_cast((op0.val >> bit_set), int_type1) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeVar("bit_set", VariableExpression::Use)), Expr::MakeBitVector(1, 1))));
        /* semantic: op0.val = (op0.val & (~(int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit))))) */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeBinOp(
            OperationExpression::OpAnd,
            rInsn.GetOperand(0),
            Expr::MakeUnOp(
              OperationExpression::OpNot,
              Expr::MakeBinOp(
                OperationExpression::OpLls,
                Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1),
                Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeVar("bit_set", VariableExpression::Use), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())))))));
        /* semantic: free_var('bit_set') */
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    case 0x7:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Btc);
      if (Operand__Ev_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('bit_set', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("bit_set", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpAnd,
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)))));
        /* semantic: cf.id = bit_cast((op0.val >> bit_set), int_type1) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeVar("bit_set", VariableExpression::Use)), Expr::MakeBitVector(1, 1))));
        /* semantic: op0.val = (op0.val ^ ((int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit))))) */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            rInsn.GetOperand(0),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeVar("bit_set", VariableExpression::Use), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))))));
        /* semantic: free_var('bit_set') */
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    default:
      return false;
    }
}

/** instruction
 * mnemonic: btc
 * operand: ['Ev', 'Gv']
 * opcode: bb
 * cpu_model: >= X86_Arch_80386
 * semantic: alloc_var('bit_set', op0.bit);
bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1));
cf.id = bit_cast((op0.val >> bit_set), int_type1);
op0.val = (op0.val ^ ((int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit)))));
free_var('bit_set');

**/
bool X86Architecture::Table_2_bb(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Btc);
      if (Operand__Ev_Gv(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: alloc_var('bit_set', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: bit_set = bit_cast(op1.val, int_type(op0.bit)) & (int(op0.bit, op0.bit) - int(op0.bit, 1)) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("bit_set", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpAnd,
            Expr::MakeBinOp(OperationExpression::OpBcast, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize())),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)))));
        /* semantic: cf.id = bit_cast((op0.val >> bit_set), int_type1) */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            rInsn.GetOperand(0),
            Expr::MakeVar("bit_set", VariableExpression::Use)), Expr::MakeBitVector(1, 1))));
        /* semantic: op0.val = (op0.val ^ ((int(op0.bit, 1) << bit_cast(bit_set, int_type(op0.bit))))) */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            rInsn.GetOperand(0),
            Expr::MakeBinOp(
              OperationExpression::OpLls,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1),
              Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeVar("bit_set", VariableExpression::Use), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))))));
        /* semantic: free_var('bit_set') */
        AllExpr.push_back(Expr::MakeVar("bit_set", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: bc
 *
 * mnemonic: bsf
 * operand: ['Gv', 'Ev']
 * semantic: if __expr and op1.val == int(op1.bit, 0):
  zf.id = int1(1)
else:
  zf.id = int1(0)
  op0.val = bsf(op1.val);

 * cpu_model: >= X86_Arch_80386
 *
 * mnemonic: tzcnt
 * operand: ['Gv', 'Ev']
 * prefix: f3
 *
**/
bool X86Architecture::Table_2_bc(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if ((rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Tzcnt);
      if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bsf);
      if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and op1.val == int(op1.bit, 0):
          zf.id = int1(1)
        else:
          zf.id = int1(0)
          op0.val = bsf(op1.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          rInsn.GetOperand(1),
          Expr::MakeBitVector(rInsn.GetOperand(1)->GetBitSize(), 0x0),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x1)),
          Expr::MakeBind({
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpBsf, rInsn.GetOperand(1)))})
        ));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: bd
 *
 * mnemonic: bsr
 * operand: ['Gv', 'Ev']
 * semantic: if __expr and op1.val == int(op1.bit, 0):
  zf.id = int1(1)
else:
  zf.id = int1(0)
  op0.val = bsr(op1);

 * cpu_model: >= X86_Arch_80386
 *
 * mnemonic: lzcnt
 * operand: ['Gv', 'Ev']
 * prefix: f3
 *
**/
bool X86Architecture::Table_2_bd(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if ((rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Lzcnt);
      if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bsr);
      if (Operand__Gv_Ev(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and op1.val == int(op1.bit, 0):
          zf.id = int1(1)
        else:
          zf.id = int1(0)
          op0.val = bsr(op1) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          rInsn.GetOperand(1),
          Expr::MakeBitVector(rInsn.GetOperand(1)->GetBitSize(), 0x0),
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x1)),
          Expr::MakeBind({
          Expr::MakeAssign(
            Expr::MakeId(X86_FlZf, &m_CpuInfo),
            Expr::MakeBitVector(1, 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpBsr, rInsn.GetOperand(1)))})
        ));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instruction
 * mnemonic: movsx
 * operand: ['Gv', 'Eb']
 * opcode: be
 * cpu_model: >= X86_Arch_80386
 * semantic: op0.val = sign_extend(op1.val, int(op0.bit, op0.bit));

**/
bool X86Architecture::Table_2_be(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movsx);
      if (Operand__Gv_Eb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = sign_extend(op1.val, int(op0.bit, op0.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeBinOp(OperationExpression::OpSext, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: movsx
 * operand: ['Gv', 'Ew']
 * opcode: bf
 * cpu_model: >= X86_Arch_80386
 * semantic: op0.val = sign_extend(op1.val, int(op0.bit, op0.bit));

**/
bool X86Architecture::Table_2_bf(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80386)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movsx);
      if (Operand__Gv_Ew(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: op0.val = sign_extend(op1.val, int(op0.bit, op0.bit)) */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeBinOp(OperationExpression::OpSext, rInsn.GetOperand(1), Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: xadd
 * semantic: alloc_var('res', op0.bit);
alloc_var('tmp_val', op0.bit);
tmp_val = op0.val;
op0.val = op1.val;
op1.val = tmp_val;
res = op1.val + op0.val;
call('overflow_flag_add');
call('carry_flag_add');
call('sign_flag');
call('zero_flag');
call('parity_flag');
call('adjust_flag');
op0.val = res;
free_var('res');
free_var('tmp_val');

 * operand: ['Eb', 'Gb']
 * opcode: c0
 * update_flags: ['cf', 'pf', 'af', 'zf', 'sf', 'of']
 * cpu_model: >= X86_Arch_80486
**/
bool X86Architecture::Table_2_c0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Xadd);
      if (Operand__Eb_Gb(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetUpdatedFlags(X86_FlCf | X86_FlPf | X86_FlAf | X86_FlZf | X86_FlSf | X86_FlOf);
        /* semantic: alloc_var('res', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('tmp_val', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: tmp_val = op0.val */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("tmp_val", VariableExpression::Use),
          rInsn.GetOperand(0)));
        /* semantic: op0.val = op1.val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)));
        /* semantic: op1.val = tmp_val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(1),
          Expr::MakeVar("tmp_val", VariableExpression::Use)));
        /* semantic: res = op1.val + op0.val */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpAdd,
            rInsn.GetOperand(1),
            rInsn.GetOperand(0))));
        /* semantic: call('overflow_flag_add') */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlOf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeBinOp(
                OperationExpression::OpXor,
                rInsn.GetOperand(0),
                Expr::MakeVar("res", VariableExpression::Use)),
              Expr::MakeUnOp(
                OperationExpression::OpNot,
                Expr::MakeBinOp(
                  OperationExpression::OpXor,
                  rInsn.GetOperand(0),
                  rInsn.GetOperand(1)))),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))));
        /* semantic: call('carry_flag_add') */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeBinOp(
                OperationExpression::OpAnd,
                rInsn.GetOperand(0),
                rInsn.GetOperand(1)),
              Expr::MakeBinOp(
                OperationExpression::OpAnd,
                Expr::MakeBinOp(
                  OperationExpression::OpXor,
                  Expr::MakeBinOp(
                    OperationExpression::OpXor,
                    rInsn.GetOperand(0),
                    rInsn.GetOperand(1)),
                  Expr::MakeVar("res", VariableExpression::Use)),
                Expr::MakeBinOp(
                  OperationExpression::OpXor,
                  rInsn.GetOperand(0),
                  rInsn.GetOperand(1)))),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))));
        /* semantic: call('sign_flag') */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlSf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            Expr::MakeVar("res", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))));
        /* semantic: call('zero_flag') */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlZf, &m_CpuInfo),
          Expr::MakeTernaryCond(ConditionExpression::CondEq,
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0),
          Expr::MakeBitVector(1, 0x1), Expr::MakeBitVector(1, 0x0))));
        /* semantic: call('parity_flag') */
        AllExpr.push_back(Expr::MakeVar("pf_tmp", VariableExpression::Alloc, m_CpuInfo.GetSizeOfRegisterInBit(X86_FlPf)));
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBitVector(1, 0x1)));
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x2)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x3)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x4)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x5)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x6)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x7)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlPf, &m_CpuInfo),
          Expr::MakeVar("pf_tmp", VariableExpression::Use)));
        AllExpr.push_back(Expr::MakeVar("pf_tmp", VariableExpression::Free));
        /* semantic: call('adjust_flag') */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlAf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeBinOp(
                OperationExpression::OpXor,
                rInsn.GetOperand(0),
                rInsn.GetOperand(1)),
              Expr::MakeVar("res", VariableExpression::Use)),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x4)), Expr::MakeBitVector(1, 0x1))));
        /* semantic: op0.val = res */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeVar("res", VariableExpression::Use)));
        /* semantic: free_var('res') */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Free));
        /* semantic: free_var('tmp_val') */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * mnemonic: xadd
 * semantic: alloc_var('res', op0.bit);
alloc_var('tmp_val', op0.bit);
tmp_val = op0.val;
op0.val = op1.val;
op1.val = tmp_val;
res = op1.val + op0.val;
call('overflow_flag_add');
call('carry_flag_add');
call('sign_flag');
call('zero_flag');
call('parity_flag');
call('adjust_flag');
op0.val = res;
free_var('res');
free_var('tmp_val');

 * operand: ['Ev', 'Gv']
 * opcode: c1
 * update_flags: ['cf', 'pf', 'af', 'zf', 'sf', 'of']
 * cpu_model: >= X86_Arch_80486
**/
bool X86Architecture::Table_2_c1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Xadd);
      if (Operand__Ev_Gv(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        rInsn.SetUpdatedFlags(X86_FlCf | X86_FlPf | X86_FlAf | X86_FlZf | X86_FlSf | X86_FlOf);
        /* semantic: alloc_var('res', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: alloc_var('tmp_val', op0.bit) */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Alloc, rInsn.GetOperand(0)->GetBitSize()));
        /* semantic: tmp_val = op0.val */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("tmp_val", VariableExpression::Use),
          rInsn.GetOperand(0)));
        /* semantic: op0.val = op1.val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          rInsn.GetOperand(1)));
        /* semantic: op1.val = tmp_val */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(1),
          Expr::MakeVar("tmp_val", VariableExpression::Use)));
        /* semantic: res = op1.val + op0.val */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpAdd,
            rInsn.GetOperand(1),
            rInsn.GetOperand(0))));
        /* semantic: call('overflow_flag_add') */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlOf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            Expr::MakeBinOp(
              OperationExpression::OpAnd,
              Expr::MakeBinOp(
                OperationExpression::OpXor,
                rInsn.GetOperand(0),
                Expr::MakeVar("res", VariableExpression::Use)),
              Expr::MakeUnOp(
                OperationExpression::OpNot,
                Expr::MakeBinOp(
                  OperationExpression::OpXor,
                  rInsn.GetOperand(0),
                  rInsn.GetOperand(1)))),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))));
        /* semantic: call('carry_flag_add') */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlCf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeBinOp(
                OperationExpression::OpAnd,
                rInsn.GetOperand(0),
                rInsn.GetOperand(1)),
              Expr::MakeBinOp(
                OperationExpression::OpAnd,
                Expr::MakeBinOp(
                  OperationExpression::OpXor,
                  Expr::MakeBinOp(
                    OperationExpression::OpXor,
                    rInsn.GetOperand(0),
                    rInsn.GetOperand(1)),
                  Expr::MakeVar("res", VariableExpression::Use)),
                Expr::MakeBinOp(
                  OperationExpression::OpXor,
                  rInsn.GetOperand(0),
                  rInsn.GetOperand(1)))),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))));
        /* semantic: call('sign_flag') */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlSf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            Expr::MakeVar("res", VariableExpression::Use),
            Expr::MakeBinOp(
              OperationExpression::OpSub,
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1))), Expr::MakeBitVector(1, 0x1))));
        /* semantic: call('zero_flag') */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlZf, &m_CpuInfo),
          Expr::MakeTernaryCond(ConditionExpression::CondEq,
          Expr::MakeVar("res", VariableExpression::Use),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0),
          Expr::MakeBitVector(1, 0x1), Expr::MakeBitVector(1, 0x0))));
        /* semantic: call('parity_flag') */
        AllExpr.push_back(Expr::MakeVar("pf_tmp", VariableExpression::Alloc, m_CpuInfo.GetSizeOfRegisterInBit(X86_FlPf)));
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBitVector(1, 0x1)));
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x1)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x2)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x3)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x4)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x5)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x6)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeVar("pf_tmp", VariableExpression::Use),
          Expr::MakeBinOp(
            OperationExpression::OpXor,
            Expr::MakeVar("pf_tmp", VariableExpression::Use),
            Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
              OperationExpression::OpLrs,
              Expr::MakeVar("res", VariableExpression::Use),
              Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x7)), Expr::MakeBitVector(1, 0x1))))
        );
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlPf, &m_CpuInfo),
          Expr::MakeVar("pf_tmp", VariableExpression::Use)));
        AllExpr.push_back(Expr::MakeVar("pf_tmp", VariableExpression::Free));
        /* semantic: call('adjust_flag') */
        AllExpr.push_back(Expr::MakeAssign(
          Expr::MakeId(X86_FlAf, &m_CpuInfo),
          Expr::MakeBinOp(OperationExpression::OpBcast, Expr::MakeBinOp(
            OperationExpression::OpLrs,
            Expr::MakeBinOp(
              OperationExpression::OpXor,
              Expr::MakeBinOp(
                OperationExpression::OpXor,
                rInsn.GetOperand(0),
                rInsn.GetOperand(1)),
              Expr::MakeVar("res", VariableExpression::Use)),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x4)), Expr::MakeBitVector(1, 0x1))));
        /* semantic: op0.val = res */
        AllExpr.push_back(Expr::MakeAssign(
          rInsn.GetOperand(0),
          Expr::MakeVar("res", VariableExpression::Use)));
        /* semantic: free_var('res') */
        AllExpr.push_back(Expr::MakeVar("res", VariableExpression::Free));
        /* semantic: free_var('tmp_val') */
        AllExpr.push_back(Expr::MakeVar("tmp_val", VariableExpression::Free));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else
      return false;
}

/** instruction
 * opcode: c2
 * invalid
**/
bool X86Architecture::Table_2_c2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    return false; /* INVALID */
}

/** instruction
 * mnemonic: movnti
 * operand: ['My', 'Gy']
 * opcode: c3
 * cpu_model: >= X86_Arch_Sse2
**/
bool X86Architecture::Table_2_c3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movnti);
      if (Operand__My_Gy(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
      return false;
}

/** instructions
 * opcode: c4
 *
 * mnemonic: pinsrw
 * operand: ['Pq', 'Mw', 'Ib']
 * cpu_model: >= X86_Arch_Mmx_sse
 *
 * mnemonic: pinsrw
 * operand: ['Vo', 'Mw', 'Ib']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_c4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pinsrw);
      if (Operand__Vo_Mw_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pinsrw);
      if (Operand__Pq_Mw_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: c5
 *
 * mnemonic: pextrw
 * operand: ['Gy', 'Nq', 'Ib']
 * cpu_model: >= X86_Arch_Mmx_sse
 *
 * mnemonic: pextrw
 * operand: ['Gy', 'Uo', 'Ib']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_c5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pextrw);
      if (Operand__Gy_Uo_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pextrw);
      if (Operand__Gy_Nq_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: c6
 *
 * mnemonic: shufps
 * operand: ['Vx', 'Wx', 'Ib']
 * cpu_model: >= X86_Arch_Sse
 *
 * mnemonic: shufpd
 * operand: ['Vx', 'Wx', 'Ib']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_c6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Shufpd);
      if (Operand__Vx_Wx_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Shufps);
      if (Operand__Vx_Wx_Ib(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** group:
 * opcode: 00
 * invalid
 *
 * opcode: 01
 * sub_opcodes: [{'mnemonic': 'cmpxchg8b', 'operand': ['Mq'], 'semantic': []}, {'mnemonic': 'cmpxchg16b', 'operand': ['Uo'], 'semantic': [], 'attr': ['m64']}]
 *
 * opcode: 02
 * invalid
 *
 * opcode: 03
 * invalid
 *
 * opcode: 04
 * invalid
 *
 * opcode: 05
 * invalid
 *
 * opcode: 06
 * sub_opcodes: [{'mnemonic': 'vmptrld', 'operand': ['Mq']}, {'mnemonic': 'vmclear', 'operand': ['Mq'], 'prefix': 102}, {'mnemonic': 'vmxon', 'prefix': 243}]
 *
 * mnemonic: vmptrst
 * operand: ['Mq']
 * opcode: 07
 *
**/
bool X86Architecture::Table_2_c7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    u8 ModRmByte;
    if (!rBinStrm.Read(Offset, ModRmByte))
      return false;

    x86::ModRM ModRm(ModRmByte);
    switch (ModRm.Reg())
    {
    case 0x0:
      return false;
    case 0x1:
      if (Mode == X86_Bit_64)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Cmpxchg16b);
        if (Operand__Uo(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Cmpxchg8b);
        if (Operand__Mq(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x2:
      return false;
    case 0x3:
      return false;
    case 0x4:
      return false;
    case 0x5:
      return false;
    case 0x6:
      if ((rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Vmxon);
        return true;
      }
      else if ((rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Vmclear);
        if (Operand__Mq(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
      else
      {
        rInsn.Size()++;
        rInsn.SetOpcode(X86_Opcode_Vmptrld);
        if (Operand__Mq(rBinStrm, Offset, rInsn, Mode) == false)
        {
          return false;
        }
        return true;
      }
    case 0x7:
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Vmptrst);
      if (Operand__Mq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    default:
      return false;
    }
}

/** instructions
 * opcode: c8
 *
 * mnemonic: bswap
 * operand: ['rAX']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * cpu_model: >= X86_Arch_80486
 *
 * mnemonic: bswap
 * operand: ['r8']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * attr: ['rexb']
 * cpu_model: >= X86_Arch_80486
 *
**/
bool X86Architecture::Table_2_c8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486 && (rInsn.GetPrefix() & X86_Prefix_REX_b) == X86_Prefix_REX_b)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__r8(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__rAX(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: c9
 *
 * mnemonic: bswap
 * operand: ['rCX']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * cpu_model: >= X86_Arch_80486
 *
 * mnemonic: bswap
 * operand: ['r9']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * attr: ['rexb']
 * cpu_model: >= X86_Arch_80486
 *
**/
bool X86Architecture::Table_2_c9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486 && (rInsn.GetPrefix() & X86_Prefix_REX_b) == X86_Prefix_REX_b)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__r9(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__rCX(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ca
 *
 * mnemonic: bswap
 * operand: ['rDX']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * cpu_model: >= X86_Arch_80486
 *
 * mnemonic: bswap
 * operand: ['r10']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * attr: ['rexb']
 * cpu_model: >= X86_Arch_80486
 *
**/
bool X86Architecture::Table_2_ca(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486 && (rInsn.GetPrefix() & X86_Prefix_REX_b) == X86_Prefix_REX_b)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__r10(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__rDX(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: cb
 *
 * mnemonic: bswap
 * operand: ['rBX']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * cpu_model: >= X86_Arch_80486
 *
 * mnemonic: bswap
 * operand: ['r11']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * attr: ['rexb']
 * cpu_model: >= X86_Arch_80486
 *
**/
bool X86Architecture::Table_2_cb(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486 && (rInsn.GetPrefix() & X86_Prefix_REX_b) == X86_Prefix_REX_b)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__r11(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__rBX(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: cc
 *
 * mnemonic: bswap
 * operand: ['rSP']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * cpu_model: >= X86_Arch_80486
 *
 * mnemonic: bswap
 * operand: ['r12']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * attr: ['rexb']
 * cpu_model: >= X86_Arch_80486
 *
**/
bool X86Architecture::Table_2_cc(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486 && (rInsn.GetPrefix() & X86_Prefix_REX_b) == X86_Prefix_REX_b)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__r12(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__rSP(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: cd
 *
 * mnemonic: bswap
 * operand: ['rBP']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * cpu_model: >= X86_Arch_80486
 *
 * mnemonic: bswap
 * operand: ['r13']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * attr: ['rexb']
 * cpu_model: >= X86_Arch_80486
 *
**/
bool X86Architecture::Table_2_cd(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486 && (rInsn.GetPrefix() & X86_Prefix_REX_b) == X86_Prefix_REX_b)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__r13(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__rBP(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ce
 *
 * mnemonic: bswap
 * operand: ['rSI']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * cpu_model: >= X86_Arch_80486
 *
 * mnemonic: bswap
 * operand: ['r14']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * attr: ['rexb']
 * cpu_model: >= X86_Arch_80486
 *
**/
bool X86Architecture::Table_2_ce(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486 && (rInsn.GetPrefix() & X86_Prefix_REX_b) == X86_Prefix_REX_b)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__r14(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__rSI(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: cf
 *
 * mnemonic: bswap
 * operand: ['rDI']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * cpu_model: >= X86_Arch_80486
 *
 * mnemonic: bswap
 * operand: ['r15']
 * semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
  op0.val = int(op0.bit, 0)
else:
  op0.val = swap(op0.val);

 * attr: ['rexb']
 * cpu_model: >= X86_Arch_80486
 *
**/
bool X86Architecture::Table_2_cf(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486 && (rInsn.GetPrefix() & X86_Prefix_REX_b) == X86_Prefix_REX_b)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__r15(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_80486)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Bswap);
      if (Operand__rDI(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      {
        Expression::LSPType AllExpr;
        /* semantic: if __expr and int(op0.bit, op0.bit) == int(op0.bit, 16): # Handle undefined processor state on 16-bit
          op0.val = int(op0.bit, 0)
        else:
          op0.val = swap(op0.val) */
        AllExpr.push_back(Expr::MakeIfElseCond(
          ConditionExpression::CondEq,
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), rInsn.GetOperand(0)->GetBitSize()),
          Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x10),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeBitVector(rInsn.GetOperand(0)->GetBitSize(), 0x0)),
          Expr::MakeAssign(
            rInsn.GetOperand(0),
            Expr::MakeUnOp(OperationExpression::OpSwap, rInsn.GetOperand(0)))));
        rInsn.SetSemantic(AllExpr);
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: d0
 *
 * invalid
 *
 * mnemonic: addsubps
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse3
 *
 * mnemonic: addsubps
 * operand: ['Vx', 'Wx']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse3
 *
**/
bool X86Architecture::Table_2_d0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse3 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Addsubps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse3 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Addsubps);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: d1
 *
 * mnemonic: psrlw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psrlw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_d1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psrlw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psrlw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: d2
 *
 * mnemonic: psrld
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psrld
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_d2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psrld);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psrld);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: d3
 *
 * mnemonic: psrlq
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psrld
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_d3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psrld);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psrlq);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: d4
 *
 * mnemonic: paddq
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx_sse2
 *
 * mnemonic: paddq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_d4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse2)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddq);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: d5
 *
 * mnemonic: pmullw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pmullw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_d5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmullw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmullw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: d6
 *
 * invalid
 *
 * mnemonic: movq
 * operand: ['Woq', 'Vo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: movq2dq
 * operand: ['Vo', 'Nq']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse2_mmx
 *
 * mnemonic: movdq2q
 * operand: ['Pq', 'Uq']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2_mmx
 *
**/
bool X86Architecture::Table_2_d6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2_mmx && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movdq2q);
      if (Operand__Pq_Uq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2_mmx && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movq2dq);
      if (Operand__Vo_Nq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movq);
      if (Operand__Woq_Vo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: d7
 *
 * mnemonic: pmovmskb
 * operand: ['Gy', 'Nq']
 * cpu_model: >= X86_Arch_Mmx_sse
 *
 * mnemonic: pmovmskb
 * operand: ['Gy', 'Ux']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_d7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovmskb);
      if (Operand__Gy_Ux(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmovmskb);
      if (Operand__Gy_Nq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: d8
 *
 * mnemonic: psubusb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psubusb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_d8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubusb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubusb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: d9
 *
 * mnemonic: psubusw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psubusw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_d9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubusw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubusw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: da
 *
 * mnemonic: pminub
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pminub
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_da(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminub);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminub);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: db
 *
 * mnemonic: pand
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pand
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_db(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pand);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pand);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: dc
 *
 * mnemonic: paddusb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: paddusb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_dc(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddusb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddusb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: dd
 *
 * mnemonic: paddusw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: paddusw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_dd(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddusw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddusw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: de
 *
 * mnemonic: pmaxub
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pmaxub
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_de(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxub);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxub);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: df
 *
 * mnemonic: pandn
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pandn
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_df(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pandn);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pandn);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: e0
 *
 * mnemonic: pavgb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx_sse
 *
 * mnemonic: pavgb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_e0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pavgb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pavgb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: e1
 *
 * mnemonic: psraw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psraw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_e1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psraw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psraw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: e2
 *
 * mnemonic: psrad
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psrad
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_e2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psrad);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psrad);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: e3
 *
 * mnemonic: pavgw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx_sse
 *
 * mnemonic: pavgw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_e3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pavgw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pavgw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: e4
 *
 * mnemonic: pmulhuw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx_sse
 *
 * mnemonic: pmulhuw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_e4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhuw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhuw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: e5
 *
 * mnemonic: pmulhw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pmulhw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_e5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmulhw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: e6
 *
 * invalid
 *
 * mnemonic: cvttpd2dq
 * operand: ['Vo', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: cvtdq2pd
 * operand: ['Vo', 'Woq']
 * prefix: f3
 * cpu_model: >= X86_Arch_Sse2
 *
 * mnemonic: cvtpd2dq
 * operand: ['Vo', 'Wx']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_e6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtpd2dq);
      if (Operand__Vo_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_Rep) == X86_Prefix_Rep)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvtdq2pd);
      if (Operand__Vo_Woq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Cvttpd2dq);
      if (Operand__Vo_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: e7
 *
 * mnemonic: movntq
 * operand: ['Mq', 'Pq']
 * cpu_model: >= X86_Arch_Mmx_sse
 *
 * mnemonic: movntdq
 * operand: ['Mx', 'Vx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_e7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movntdq);
      if (Operand__Mx_Vx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Movntq);
      if (Operand__Mq_Pq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: e8
 *
 * mnemonic: psubsb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psubsb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_e8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubsb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubsb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: e9
 *
 * mnemonic: psubsw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psubsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_e9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubsw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ea
 *
 * mnemonic: pminsw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pminsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_ea(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pminsw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: eb
 *
 * mnemonic: por
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: por
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_eb(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Por);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Por);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ec
 *
 * mnemonic: paddsb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: paddsb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_ec(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddsb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddsb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ed
 *
 * mnemonic: paddsw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: paddsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_ed(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddsw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ee
 *
 * mnemonic: pmaxsw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pmaxsw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_ee(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxsw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaxsw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ef
 *
 * mnemonic: pxor
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pxor
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_ef(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pxor);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pxor);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: f0
 *
 * invalid
 *
 * mnemonic: lddqu
 * operand: ['Vx', 'Mx']
 * prefix: f2
 * cpu_model: >= X86_Arch_Sse3
 *
**/
bool X86Architecture::Table_2_f0(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse3 && (rInsn.GetPrefix() & X86_Prefix_RepNz) == X86_Prefix_RepNz)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Lddqu);
      if (Operand__Vx_Mx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else
    {
      return false; /* INVALID */
    }
}

/** instructions
 * opcode: f1
 *
 * mnemonic: psllw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psllw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_f1(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psllw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psllw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: f2
 *
 * mnemonic: pslld
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: splld
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_f2(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Splld);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pslld);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: f3
 *
 * mnemonic: psllq
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: spllq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_f3(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Spllq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psllq);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: f4
 *
 * mnemonic: pmuludq
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx_sse2
 *
 * mnemonic: pmuludq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_f4(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmuludq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse2)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmuludq);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: f5
 *
 * mnemonic: pmaddwd
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: pmaddwd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_f5(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaddwd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Pmaddwd);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: f6
 *
 * mnemonic: psadbw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx_sse
 *
 * mnemonic: psadbw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_f6(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psadbw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psadbw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: f7
 *
 * mnemonic: maskmovq
 * operand: ['Pq', 'Nq']
 * cpu_model: >= X86_Arch_Mmx_sse
 *
 * mnemonic: maskmovdqu
 * operand: ['Vo', 'Uo']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_f7(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Maskmovdqu);
      if (Operand__Vo_Uo(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx_sse)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Maskmovq);
      if (Operand__Pq_Nq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: f8
 *
 * mnemonic: psubb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psubb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_f8(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: f9
 *
 * mnemonic: psubw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psubw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_f9(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: fa
 *
 * mnemonic: psubd
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psubd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_fa(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubd);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: fb
 *
 * mnemonic: psubq
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: psubq
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_fb(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubq);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Psubq);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: fc
 *
 * mnemonic: paddb
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: paddb
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_fc(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddb);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddb);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: fd
 *
 * mnemonic: paddw
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: paddw
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_fd(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddw);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddw);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: fe
 *
 * mnemonic: paddd
 * operand: ['Pq', 'Qq']
 * cpu_model: >= X86_Arch_Mmx
 *
 * mnemonic: paddd
 * operand: ['Vx', 'Wx']
 * prefix: 66
 * cpu_model: >= X86_Arch_Sse2
 *
**/
bool X86Architecture::Table_2_fe(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Sse2 && (rInsn.GetPrefix() & X86_Prefix_OpSize) == X86_Prefix_OpSize)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddd);
      if (Operand__Vx_Wx(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    else if (m_CfgMdl.GetEnum("Architecture") >= X86_Arch_Mmx)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Paddd);
      if (Operand__Pq_Qq(rBinStrm, Offset, rInsn, Mode) == false)
      {
        return false;
      }
      return true;
    }
    return false;
}

/** instructions
 * opcode: ff
 *
 * mnemonic: ud
 * attr: ['amd']
 *
**/
bool X86Architecture::Table_2_ff(BinaryStream const& rBinStrm, OffsetType Offset, Instruction& rInsn, u8 Mode)
{
    if (m_CfgMdl.GetEnum("Vendor") == X86_ProcType_AMD)
    {
      rInsn.Size()++;
      rInsn.SetOpcode(X86_Opcode_Ud);
      return true;
    }
    return false;
}

