Classic Timing Analyzer report for HW
Thu May 16 20:48:46 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 10.047 ns                        ; StoreControl:inst38|Output[27] ; OutputSC[27]                  ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 89.48 MHz ( period = 11.176 ns ) ; Controler:inst31|ALUSrcB[1]    ; Registrador:inst|Saida[3]     ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:inst8|Saida[4]     ; StoreControl:inst38|Output[4] ; CLK        ; CLK      ; 163          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                               ;            ;          ; 163          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 89.48 MHz ( period = 11.176 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.992 ns               ;
; N/A                                     ; 89.48 MHz ( period = 11.176 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.992 ns               ;
; N/A                                     ; 89.50 MHz ( period = 11.173 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.989 ns               ;
; N/A                                     ; 89.50 MHz ( period = 11.173 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.989 ns               ;
; N/A                                     ; 89.50 MHz ( period = 11.173 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.989 ns               ;
; N/A                                     ; 90.06 MHz ( period = 11.104 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.923 ns               ;
; N/A                                     ; 90.06 MHz ( period = 11.104 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.923 ns               ;
; N/A                                     ; 90.08 MHz ( period = 11.101 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 90.08 MHz ( period = 11.101 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 90.08 MHz ( period = 11.101 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.920 ns               ;
; N/A                                     ; 90.76 MHz ( period = 11.018 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 10.840 ns               ;
; N/A                                     ; 90.95 MHz ( period = 10.995 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.811 ns               ;
; N/A                                     ; 90.95 MHz ( period = 10.995 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.811 ns               ;
; N/A                                     ; 90.97 MHz ( period = 10.993 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 10.811 ns               ;
; N/A                                     ; 90.98 MHz ( period = 10.992 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.808 ns               ;
; N/A                                     ; 90.98 MHz ( period = 10.992 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.808 ns               ;
; N/A                                     ; 90.98 MHz ( period = 10.992 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.808 ns               ;
; N/A                                     ; 91.02 MHz ( period = 10.987 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.803 ns               ;
; N/A                                     ; 91.02 MHz ( period = 10.987 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.803 ns               ;
; N/A                                     ; 91.04 MHz ( period = 10.984 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 91.04 MHz ( period = 10.984 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 91.04 MHz ( period = 10.984 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 91.06 MHz ( period = 10.982 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 10.808 ns               ;
; N/A                                     ; 91.07 MHz ( period = 10.981 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 10.801 ns               ;
; N/A                                     ; 91.07 MHz ( period = 10.981 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 10.801 ns               ;
; N/A                                     ; 91.07 MHz ( period = 10.981 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 10.801 ns               ;
; N/A                                     ; 91.07 MHz ( period = 10.981 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 10.801 ns               ;
; N/A                                     ; 91.07 MHz ( period = 10.981 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 10.801 ns               ;
; N/A                                     ; 91.13 MHz ( period = 10.973 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 10.804 ns               ;
; N/A                                     ; 91.13 MHz ( period = 10.973 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 10.804 ns               ;
; N/A                                     ; 91.13 MHz ( period = 10.973 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 10.804 ns               ;
; N/A                                     ; 91.13 MHz ( period = 10.973 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 10.804 ns               ;
; N/A                                     ; 91.13 MHz ( period = 10.973 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 10.804 ns               ;
; N/A                                     ; 91.14 MHz ( period = 10.972 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 10.808 ns               ;
; N/A                                     ; 91.15 MHz ( period = 10.971 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 10.808 ns               ;
; N/A                                     ; 91.17 MHz ( period = 10.968 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 10.790 ns               ;
; N/A                                     ; 91.25 MHz ( period = 10.959 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 10.783 ns               ;
; N/A                                     ; 91.36 MHz ( period = 10.946 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 10.771 ns               ;
; N/A                                     ; 91.57 MHz ( period = 10.921 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 10.742 ns               ;
; N/A                                     ; 91.64 MHz ( period = 10.912 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.730 ns               ;
; N/A                                     ; 91.64 MHz ( period = 10.912 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.730 ns               ;
; N/A                                     ; 91.66 MHz ( period = 10.910 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 10.739 ns               ;
; N/A                                     ; 91.66 MHz ( period = 10.910 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 10.739 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 10.732 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 10.732 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 10.732 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 10.732 ns               ;
; N/A                                     ; 91.67 MHz ( period = 10.909 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 10.732 ns               ;
; N/A                                     ; 91.73 MHz ( period = 10.901 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 10.735 ns               ;
; N/A                                     ; 91.73 MHz ( period = 10.901 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 10.735 ns               ;
; N/A                                     ; 91.73 MHz ( period = 10.901 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 10.735 ns               ;
; N/A                                     ; 91.73 MHz ( period = 10.901 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 10.735 ns               ;
; N/A                                     ; 91.73 MHz ( period = 10.901 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 10.735 ns               ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 10.739 ns               ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 10.733 ns               ;
; N/A                                     ; 91.75 MHz ( period = 10.899 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 10.739 ns               ;
; N/A                                     ; 91.78 MHz ( period = 10.896 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 10.721 ns               ;
; N/A                                     ; 91.84 MHz ( period = 10.888 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 10.708 ns               ;
; N/A                                     ; 91.84 MHz ( period = 10.888 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 10.708 ns               ;
; N/A                                     ; 91.85 MHz ( period = 10.887 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 10.714 ns               ;
; N/A                                     ; 91.87 MHz ( period = 10.885 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 10.705 ns               ;
; N/A                                     ; 92.23 MHz ( period = 10.843 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.659 ns               ;
; N/A                                     ; 92.23 MHz ( period = 10.843 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.659 ns               ;
; N/A                                     ; 92.25 MHz ( period = 10.840 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.656 ns               ;
; N/A                                     ; 92.25 MHz ( period = 10.840 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.656 ns               ;
; N/A                                     ; 92.25 MHz ( period = 10.840 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.656 ns               ;
; N/A                                     ; 92.27 MHz ( period = 10.838 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 10.670 ns               ;
; N/A                                     ; 92.28 MHz ( period = 10.837 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 10.659 ns               ;
; N/A                                     ; 92.34 MHz ( period = 10.829 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 10.651 ns               ;
; N/A                                     ; 92.35 MHz ( period = 10.828 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 10.664 ns               ;
; N/A                                     ; 92.46 MHz ( period = 10.816 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 10.639 ns               ;
; N/A                                     ; 92.46 MHz ( period = 10.816 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 10.639 ns               ;
; N/A                                     ; 92.48 MHz ( period = 10.813 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 10.636 ns               ;
; N/A                                     ; 92.49 MHz ( period = 10.812 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 10.630 ns               ;
; N/A                                     ; 92.56 MHz ( period = 10.804 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 10.622 ns               ;
; N/A                                     ; 92.58 MHz ( period = 10.801 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 10.627 ns               ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 92.65 MHz ( period = 10.793 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 10.619 ns               ;
; N/A                                     ; 92.66 MHz ( period = 10.792 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 10.623 ns               ;
; N/A                                     ; 92.66 MHz ( period = 10.792 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 10.612 ns               ;
; N/A                                     ; 92.66 MHz ( period = 10.792 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 10.612 ns               ;
; N/A                                     ; 92.66 MHz ( period = 10.792 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 10.612 ns               ;
; N/A                                     ; 92.66 MHz ( period = 10.792 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 10.612 ns               ;
; N/A                                     ; 92.66 MHz ( period = 10.792 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 10.612 ns               ;
; N/A                                     ; 92.66 MHz ( period = 10.792 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 10.623 ns               ;
; N/A                                     ; 92.66 MHz ( period = 10.792 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 10.623 ns               ;
; N/A                                     ; 92.66 MHz ( period = 10.792 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 10.623 ns               ;
; N/A                                     ; 92.66 MHz ( period = 10.792 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 10.623 ns               ;
; N/A                                     ; 92.67 MHz ( period = 10.791 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 10.627 ns               ;
; N/A                                     ; 92.68 MHz ( period = 10.790 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 10.627 ns               ;
; N/A                                     ; 92.70 MHz ( period = 10.787 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 10.609 ns               ;
; N/A                                     ; 92.73 MHz ( period = 10.784 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 10.615 ns               ;
; N/A                                     ; 92.73 MHz ( period = 10.784 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 10.615 ns               ;
; N/A                                     ; 92.73 MHz ( period = 10.784 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 10.615 ns               ;
; N/A                                     ; 92.73 MHz ( period = 10.784 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 10.615 ns               ;
; N/A                                     ; 92.73 MHz ( period = 10.784 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 10.615 ns               ;
; N/A                                     ; 92.74 MHz ( period = 10.783 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 10.619 ns               ;
; N/A                                     ; 92.75 MHz ( period = 10.782 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 10.619 ns               ;
; N/A                                     ; 92.77 MHz ( period = 10.779 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 10.601 ns               ;
; N/A                                     ; 92.78 MHz ( period = 10.778 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 10.602 ns               ;
; N/A                                     ; 92.85 MHz ( period = 10.770 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 10.594 ns               ;
; N/A                                     ; 92.95 MHz ( period = 10.759 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.577 ns               ;
; N/A                                     ; 92.95 MHz ( period = 10.759 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.577 ns               ;
; N/A                                     ; 92.97 MHz ( period = 10.756 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.574 ns               ;
; N/A                                     ; 92.97 MHz ( period = 10.756 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.574 ns               ;
; N/A                                     ; 92.97 MHz ( period = 10.756 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.574 ns               ;
; N/A                                     ; 92.99 MHz ( period = 10.754 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 10.578 ns               ;
; N/A                                     ; 93.21 MHz ( period = 10.729 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 10.549 ns               ;
; N/A                                     ; 93.21 MHz ( period = 10.729 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 10.558 ns               ;
; N/A                                     ; 93.22 MHz ( period = 10.727 ns )                    ; Controler:inst31|ALUSrcA[1]           ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.543 ns               ;
; N/A                                     ; 93.22 MHz ( period = 10.727 ns )                    ; Controler:inst31|ALUSrcA[1]           ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.543 ns               ;
; N/A                                     ; 93.25 MHz ( period = 10.724 ns )                    ; Controler:inst31|ALUSrcA[1]           ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.540 ns               ;
; N/A                                     ; 93.25 MHz ( period = 10.724 ns )                    ; Controler:inst31|ALUSrcA[1]           ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.540 ns               ;
; N/A                                     ; 93.25 MHz ( period = 10.724 ns )                    ; Controler:inst31|ALUSrcA[1]           ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.540 ns               ;
; N/A                                     ; 93.26 MHz ( period = 10.723 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.539 ns               ;
; N/A                                     ; 93.26 MHz ( period = 10.723 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.539 ns               ;
; N/A                                     ; 93.27 MHz ( period = 10.721 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 10.550 ns               ;
; N/A                                     ; 93.28 MHz ( period = 10.720 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.536 ns               ;
; N/A                                     ; 93.28 MHz ( period = 10.720 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.536 ns               ;
; N/A                                     ; 93.28 MHz ( period = 10.720 ns )                    ; Controler:inst31|ALUop[0]             ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.536 ns               ;
; N/A                                     ; 93.29 MHz ( period = 10.719 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 10.552 ns               ;
; N/A                                     ; 93.30 MHz ( period = 10.718 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 10.546 ns               ;
; N/A                                     ; 93.31 MHz ( period = 10.717 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 10.539 ns               ;
; N/A                                     ; 93.31 MHz ( period = 10.717 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 10.539 ns               ;
; N/A                                     ; 93.31 MHz ( period = 10.717 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 10.539 ns               ;
; N/A                                     ; 93.31 MHz ( period = 10.717 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 10.539 ns               ;
; N/A                                     ; 93.31 MHz ( period = 10.717 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 10.539 ns               ;
; N/A                                     ; 93.36 MHz ( period = 10.711 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 10.544 ns               ;
; N/A                                     ; 93.38 MHz ( period = 10.709 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 10.542 ns               ;
; N/A                                     ; 93.38 MHz ( period = 10.709 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 10.542 ns               ;
; N/A                                     ; 93.38 MHz ( period = 10.709 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 10.542 ns               ;
; N/A                                     ; 93.38 MHz ( period = 10.709 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 10.542 ns               ;
; N/A                                     ; 93.38 MHz ( period = 10.709 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 10.542 ns               ;
; N/A                                     ; 93.39 MHz ( period = 10.708 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 10.546 ns               ;
; N/A                                     ; 93.40 MHz ( period = 10.707 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 10.527 ns               ;
; N/A                                     ; 93.40 MHz ( period = 10.707 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 10.546 ns               ;
; N/A                                     ; 93.40 MHz ( period = 10.707 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 10.527 ns               ;
; N/A                                     ; 93.42 MHz ( period = 10.704 ns )                    ; Instr_Reg:inst3|Instr15_0[0]          ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 10.524 ns               ;
; N/A                                     ; 93.42 MHz ( period = 10.704 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 10.528 ns               ;
; N/A                                     ; 93.47 MHz ( period = 10.699 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 10.519 ns               ;
; N/A                                     ; 93.47 MHz ( period = 10.699 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 10.519 ns               ;
; N/A                                     ; 93.49 MHz ( period = 10.696 ns )                    ; Controler:inst31|ALUSrcB[0]           ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 10.516 ns               ;
; N/A                                     ; 93.50 MHz ( period = 10.695 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 10.521 ns               ;
; N/A                                     ; 93.55 MHz ( period = 10.690 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 10.523 ns               ;
; N/A                                     ; 93.59 MHz ( period = 10.685 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 10.507 ns               ;
; N/A                                     ; 93.62 MHz ( period = 10.681 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.501 ns               ;
; N/A                                     ; 93.62 MHz ( period = 10.681 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.501 ns               ;
; N/A                                     ; 93.65 MHz ( period = 10.678 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.498 ns               ;
; N/A                                     ; 93.65 MHz ( period = 10.678 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.498 ns               ;
; N/A                                     ; 93.65 MHz ( period = 10.678 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.498 ns               ;
; N/A                                     ; 93.71 MHz ( period = 10.671 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 10.507 ns               ;
; N/A                                     ; 93.71 MHz ( period = 10.671 ns )                    ; Controler:inst31|ALUSrcB[1]           ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 10.507 ns               ;
; N/A                                     ; 93.81 MHz ( period = 10.660 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[19] ; CLK        ; CLK      ; None                        ; None                      ; 10.478 ns               ;
; N/A                                     ; 93.91 MHz ( period = 10.649 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 10.475 ns               ;
; N/A                                     ; 93.91 MHz ( period = 10.648 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 10.468 ns               ;
; N/A                                     ; 93.91 MHz ( period = 10.648 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 10.468 ns               ;
; N/A                                     ; 93.91 MHz ( period = 10.648 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[20] ; CLK        ; CLK      ; None                        ; None                      ; 10.468 ns               ;
; N/A                                     ; 93.91 MHz ( period = 10.648 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[18] ; CLK        ; CLK      ; None                        ; None                      ; 10.468 ns               ;
; N/A                                     ; 93.91 MHz ( period = 10.648 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[16] ; CLK        ; CLK      ; None                        ; None                      ; 10.468 ns               ;
; N/A                                     ; 93.93 MHz ( period = 10.646 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[15] ; CLK        ; CLK      ; None                        ; None                      ; 10.477 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.456 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.460 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.456 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.460 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[6]  ; CLK        ; CLK      ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[12] ; CLK        ; CLK      ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[14] ; CLK        ; CLK      ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[8]  ; CLK        ; CLK      ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[10] ; CLK        ; CLK      ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 93.99 MHz ( period = 10.639 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[13] ; CLK        ; CLK      ; None                        ; None                      ; 10.475 ns               ;
; N/A                                     ; 94.00 MHz ( period = 10.638 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 10.475 ns               ;
; N/A                                     ; 94.01 MHz ( period = 10.637 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.453 ns               ;
; N/A                                     ; 94.01 MHz ( period = 10.637 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 94.01 MHz ( period = 10.637 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.453 ns               ;
; N/A                                     ; 94.01 MHz ( period = 10.637 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 94.01 MHz ( period = 10.637 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.453 ns               ;
; N/A                                     ; 94.01 MHz ( period = 10.637 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 94.02 MHz ( period = 10.636 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[11] ; CLK        ; CLK      ; None                        ; None                      ; 10.471 ns               ;
; N/A                                     ; 94.03 MHz ( period = 10.635 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 10.457 ns               ;
; N/A                                     ; 94.11 MHz ( period = 10.626 ns )                    ; Controler:inst31|ALUSrcA[1]~DUPLICATE ; Registrador:inst|Saida[17] ; CLK        ; CLK      ; None                        ; None                      ; 10.450 ns               ;
; N/A                                     ; 94.13 MHz ( period = 10.624 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[5]  ; CLK        ; CLK      ; None                        ; None                      ; 10.446 ns               ;
; N/A                                     ; 94.13 MHz ( period = 10.624 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[21] ; CLK        ; CLK      ; None                        ; None                      ; 10.446 ns               ;
; N/A                                     ; 94.15 MHz ( period = 10.621 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst|Saida[7]  ; CLK        ; CLK      ; None                        ; None                      ; 10.443 ns               ;
; N/A                                     ; 94.18 MHz ( period = 10.618 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 10.454 ns               ;
; N/A                                     ; 94.30 MHz ( period = 10.604 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.420 ns               ;
; N/A                                     ; 94.30 MHz ( period = 10.604 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst|Saida[3]  ; CLK        ; CLK      ; None                        ; None                      ; 10.420 ns               ;
; N/A                                     ; 94.33 MHz ( period = 10.601 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst|Saida[0]  ; CLK        ; CLK      ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 94.33 MHz ( period = 10.601 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst|Saida[2]  ; CLK        ; CLK      ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 94.33 MHz ( period = 10.601 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst|Saida[4]  ; CLK        ; CLK      ; None                        ; None                      ; 10.417 ns               ;
; N/A                                     ; 94.33 MHz ( period = 10.601 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst|Saida[9]  ; CLK        ; CLK      ; None                        ; None                      ; 10.425 ns               ;
; N/A                                     ; 94.35 MHz ( period = 10.599 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 10.438 ns               ;
; N/A                                     ; 94.35 MHz ( period = 10.599 ns )                    ; Controler:inst31|ALUop[1]             ; Registrador:inst|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 10.438 ns               ;
; N/A                                     ; 94.44 MHz ( period = 10.589 ns )                    ; Controler:inst31|ALUop[2]             ; Registrador:inst|Saida[1]  ; CLK        ; CLK      ; None                        ; None                      ; 10.405 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                           ; To                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[4]                                                                                     ; StoreControl:inst38|Output[4]  ; CLK        ; CLK      ; None                       ; None                       ; 0.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[5]                                                                                     ; StoreControl:inst38|Output[5]  ; CLK        ; CLK      ; None                       ; None                       ; 0.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[0]                                                                                     ; StoreControl:inst38|Output[0]  ; CLK        ; CLK      ; None                       ; None                       ; 0.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[24]                                                                                    ; StoreControl:inst38|Output[24] ; CLK        ; CLK      ; None                       ; None                       ; 0.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[7]                                                                                     ; StoreControl:inst38|Output[7]  ; CLK        ; CLK      ; None                       ; None                       ; 0.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[8]                                                                                     ; StoreControl:inst38|Output[8]  ; CLK        ; CLK      ; None                       ; None                       ; 0.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[5]   ; StoreControl:inst38|Output[13] ; CLK        ; CLK      ; None                       ; None                       ; 1.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[9]                                                                                     ; StoreControl:inst38|Output[9]  ; CLK        ; CLK      ; None                       ; None                       ; 1.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[0]   ; MUXMDR:inst16|Out[8]           ; CLK        ; CLK      ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[5]            ; MUXMDR:inst16|Out[5]           ; CLK        ; CLK      ; None                       ; None                       ; 1.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[15]                                                                                    ; StoreControl:inst38|Output[15] ; CLK        ; CLK      ; None                       ; None                       ; 1.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[2]            ; MUXMDR:inst16|Out[2]           ; CLK        ; CLK      ; None                       ; None                       ; 1.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[0]            ; MUXMDR:inst16|Out[0]           ; CLK        ; CLK      ; None                       ; None                       ; 1.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[1]   ; StoreControl:inst38|Output[17] ; CLK        ; CLK      ; None                       ; None                       ; 1.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[6]            ; MUXMDR:inst16|Out[6]           ; CLK        ; CLK      ; None                       ; None                       ; 1.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[4]            ; MUXMDR:inst16|Out[4]           ; CLK        ; CLK      ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[31] ; CLK        ; CLK      ; None                       ; None                       ; 1.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[1]   ; MUXMDR:inst16|Out[17]          ; CLK        ; CLK      ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[2]                                                                                     ; StoreControl:inst38|Output[2]  ; CLK        ; CLK      ; None                       ; None                       ; 1.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[0] ; MUXMDR:inst16|Out[24]          ; CLK        ; CLK      ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[4]   ; MUXMDR:inst16|Out[12]          ; CLK        ; CLK      ; None                       ; None                       ; 1.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[0] ; StoreControl:inst38|Output[24] ; CLK        ; CLK      ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[4]   ; StoreControl:inst38|Output[12] ; CLK        ; CLK      ; None                       ; None                       ; 1.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[3] ; MUXMDR:inst16|Out[27]          ; CLK        ; CLK      ; None                       ; None                       ; 1.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[28] ; CLK        ; CLK      ; None                       ; None                       ; 1.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[1]                                                                                     ; StoreControl:inst38|Output[1]  ; CLK        ; CLK      ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[7]            ; MUXMDR:inst16|Out[7]           ; CLK        ; CLK      ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[4]   ; MUXMDR:inst16|Out[20]          ; CLK        ; CLK      ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[5]   ; MUXMDR:inst16|Out[13]          ; CLK        ; CLK      ; None                       ; None                       ; 1.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[6]   ; MUXMDR:inst16|Out[22]          ; CLK        ; CLK      ; None                       ; None                       ; 1.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[5]   ; MUXMDR:inst16|Out[21]          ; CLK        ; CLK      ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[3]   ; MUXMDR:inst16|Out[19]          ; CLK        ; CLK      ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[21]                                                                                    ; StoreControl:inst38|Output[21] ; CLK        ; CLK      ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[29] ; CLK        ; CLK      ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[1] ; StoreControl:inst38|Output[25] ; CLK        ; CLK      ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[6]   ; StoreControl:inst38|Output[22] ; CLK        ; CLK      ; None                       ; None                       ; 1.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[2] ; MUXMDR:inst16|Out[26]          ; CLK        ; CLK      ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[23]          ; CLK        ; CLK      ; None                       ; None                       ; 1.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[1] ; MUXMDR:inst16|Out[25]          ; CLK        ; CLK      ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[3]                                                                                     ; StoreControl:inst38|Output[3]  ; CLK        ; CLK      ; None                       ; None                       ; 1.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[2]   ; MUXMDR:inst16|Out[18]          ; CLK        ; CLK      ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[28] ; CLK        ; CLK      ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[3]            ; MUXMDR:inst16|Out[3]           ; CLK        ; CLK      ; None                       ; None                       ; 1.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[20]                                                                                    ; StoreControl:inst38|Output[20] ; CLK        ; CLK      ; None                       ; None                       ; 1.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[29]          ; CLK        ; CLK      ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[3]   ; MUXMDR:inst16|Out[11]          ; CLK        ; CLK      ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[2] ; StoreControl:inst38|Output[26] ; CLK        ; CLK      ; None                       ; None                       ; 1.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[28]                                                                                    ; StoreControl:inst38|Output[28] ; CLK        ; CLK      ; None                       ; None                       ; 1.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[25]                                                                                    ; StoreControl:inst38|Output[25] ; CLK        ; CLK      ; None                       ; None                       ; 1.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[16]                                                                                    ; StoreControl:inst38|Output[16] ; CLK        ; CLK      ; None                       ; None                       ; 1.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[3] ; StoreControl:inst38|Output[27] ; CLK        ; CLK      ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[5]   ; StoreControl:inst38|Output[21] ; CLK        ; CLK      ; None                       ; None                       ; 1.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[22]                                                                                    ; StoreControl:inst38|Output[22] ; CLK        ; CLK      ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[7]   ; StoreControl:inst38|Output[23] ; CLK        ; CLK      ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[19]                                                                                    ; StoreControl:inst38|Output[19] ; CLK        ; CLK      ; None                       ; None                       ; 1.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[6]   ; MUXMDR:inst16|Out[14]          ; CLK        ; CLK      ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[0]   ; StoreControl:inst38|Output[16] ; CLK        ; CLK      ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[7]   ; MUXMDR:inst16|Out[15]          ; CLK        ; CLK      ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[24]          ; CLK        ; CLK      ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[27]                                                                                    ; StoreControl:inst38|Output[27] ; CLK        ; CLK      ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[5] ; MUXMDR:inst16|Out[29]          ; CLK        ; CLK      ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[1]            ; MUXMDR:inst16|Out[1]           ; CLK        ; CLK      ; None                       ; None                       ; 1.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[11]                                                                                    ; StoreControl:inst38|Output[11] ; CLK        ; CLK      ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[28]          ; CLK        ; CLK      ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[30] ; CLK        ; CLK      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[30]          ; CLK        ; CLK      ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[2]   ; MUXMDR:inst16|Out[10]          ; CLK        ; CLK      ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[26]                                                                                    ; StoreControl:inst38|Output[26] ; CLK        ; CLK      ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[0]   ; StoreControl:inst38|Output[8]  ; CLK        ; CLK      ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[7]   ; StoreControl:inst38|Output[15] ; CLK        ; CLK      ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[2]   ; StoreControl:inst38|Output[10] ; CLK        ; CLK      ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[31] ; CLK        ; CLK      ; None                       ; None                       ; 1.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[7]   ; MUXMDR:inst16|Out[23]          ; CLK        ; CLK      ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[23]          ; CLK        ; CLK      ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[28]          ; CLK        ; CLK      ; None                       ; None                       ; 1.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[25]          ; CLK        ; CLK      ; None                       ; None                       ; 1.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[4] ; StoreControl:inst38|Output[28] ; CLK        ; CLK      ; None                       ; None                       ; 1.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[13]                                                                                    ; StoreControl:inst38|Output[13] ; CLK        ; CLK      ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[29]          ; CLK        ; CLK      ; None                       ; None                       ; 1.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[25]          ; CLK        ; CLK      ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[12]                                                                                    ; StoreControl:inst38|Output[12] ; CLK        ; CLK      ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[24]          ; CLK        ; CLK      ; None                       ; None                       ; 1.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[3]   ; StoreControl:inst38|Output[19] ; CLK        ; CLK      ; None                       ; None                       ; 1.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[0]   ; MUXMDR:inst16|Out[16]          ; CLK        ; CLK      ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[23]                                                                                    ; StoreControl:inst38|Output[23] ; CLK        ; CLK      ; None                       ; None                       ; 1.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[20] ; CLK        ; CLK      ; None                       ; None                       ; 1.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[1]   ; StoreControl:inst38|Output[9]  ; CLK        ; CLK      ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[5] ; StoreControl:inst38|Output[29] ; CLK        ; CLK      ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[30]          ; CLK        ; CLK      ; None                       ; None                       ; 1.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[21]          ; CLK        ; CLK      ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[31]          ; CLK        ; CLK      ; None                       ; None                       ; 1.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[17]                                                                                    ; StoreControl:inst38|Output[17] ; CLK        ; CLK      ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[6] ; MUXMDR:inst16|Out[30]          ; CLK        ; CLK      ; None                       ; None                       ; 2.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[31]                                                                                    ; StoreControl:inst38|Output[31] ; CLK        ; CLK      ; None                       ; None                       ; 1.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[18] ; CLK        ; CLK      ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[31]          ; CLK        ; CLK      ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[7] ; MUXMDR:inst16|Out[31]          ; CLK        ; CLK      ; None                       ; None                       ; 2.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[1]   ; MUXMDR:inst16|Out[9]           ; CLK        ; CLK      ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[4] ; MUXMDR:inst16|Out[28]          ; CLK        ; CLK      ; None                       ; None                       ; 2.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[26] ; CLK        ; CLK      ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[29] ; CLK        ; CLK      ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[24] ; CLK        ; CLK      ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[7] ; StoreControl:inst38|Output[31] ; CLK        ; CLK      ; None                       ; None                       ; 2.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[24] ; CLK        ; CLK      ; None                       ; None                       ; 1.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[10] ; CLK        ; CLK      ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[30] ; CLK        ; CLK      ; None                       ; None                       ; 2.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[25] ; CLK        ; CLK      ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[29]                                                                                    ; StoreControl:inst38|Output[29] ; CLK        ; CLK      ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[16]          ; CLK        ; CLK      ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[14]          ; CLK        ; CLK      ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[6]                                                                                     ; StoreControl:inst38|Output[6]  ; CLK        ; CLK      ; None                       ; None                       ; 2.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[15]          ; CLK        ; CLK      ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[21] ; CLK        ; CLK      ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[26]          ; CLK        ; CLK      ; None                       ; None                       ; 1.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[22]          ; CLK        ; CLK      ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[27] ; CLK        ; CLK      ; None                       ; None                       ; 2.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[18] ; CLK        ; CLK      ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[26]          ; CLK        ; CLK      ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[15] ; CLK        ; CLK      ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[19] ; CLK        ; CLK      ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[4]   ; StoreControl:inst38|Output[20] ; CLK        ; CLK      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[21]          ; CLK        ; CLK      ; None                       ; None                       ; 2.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[10]                                                                                    ; StoreControl:inst38|Output[10] ; CLK        ; CLK      ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[8]           ; CLK        ; CLK      ; None                       ; None                       ; 2.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[30]                                                                                    ; StoreControl:inst38|Output[30] ; CLK        ; CLK      ; None                       ; None                       ; 2.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[16]          ; CLK        ; CLK      ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[17]          ; CLK        ; CLK      ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[26] ; CLK        ; CLK      ; None                       ; None                       ; 2.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[27]          ; CLK        ; CLK      ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[18]                                                                                    ; StoreControl:inst38|Output[18] ; CLK        ; CLK      ; None                       ; None                       ; 2.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[22]          ; CLK        ; CLK      ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[19] ; CLK        ; CLK      ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[11]          ; CLK        ; CLK      ; None                       ; None                       ; 2.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[25] ; CLK        ; CLK      ; None                       ; None                       ; 2.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[16] ; CLK        ; CLK      ; None                       ; None                       ; 2.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[2]   ; StoreControl:inst38|Output[18] ; CLK        ; CLK      ; None                       ; None                       ; 2.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[22] ; CLK        ; CLK      ; None                       ; None                       ; 2.369 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[17]          ; CLK        ; CLK      ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[27]          ; CLK        ; CLK      ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[6] ; StoreControl:inst38|Output[30] ; CLK        ; CLK      ; None                       ; None                       ; 2.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[17] ; CLK        ; CLK      ; None                       ; None                       ; 2.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[9]           ; CLK        ; CLK      ; None                       ; None                       ; 2.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[10]          ; CLK        ; CLK      ; None                       ; None                       ; 2.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:inst8|Saida[14]                                                                                    ; StoreControl:inst38|Output[14] ; CLK        ; CLK      ; None                       ; None                       ; 2.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[13]          ; CLK        ; CLK      ; None                       ; None                       ; 2.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[18]          ; CLK        ; CLK      ; None                       ; None                       ; 2.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[20]          ; CLK        ; CLK      ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[12]          ; CLK        ; CLK      ; None                       ; None                       ; 2.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[8]  ; CLK        ; CLK      ; None                       ; None                       ; 2.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[20]          ; CLK        ; CLK      ; None                       ; None                       ; 2.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[18]          ; CLK        ; CLK      ; None                       ; None                       ; 2.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[9]  ; CLK        ; CLK      ; None                       ; None                       ; 2.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[0]                                                                                     ; MUXMDR:inst16|Out[19]          ; CLK        ; CLK      ; None                       ; None                       ; 2.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|MDRMux[1]                                                                                     ; MUXMDR:inst16|Out[19]          ; CLK        ; CLK      ; None                       ; None                       ; 2.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[23] ; CLK        ; CLK      ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[3]   ; StoreControl:inst38|Output[11] ; CLK        ; CLK      ; None                       ; None                       ; 2.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[13] ; CLK        ; CLK      ; None                       ; None                       ; 2.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[11] ; CLK        ; CLK      ; None                       ; None                       ; 2.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[21] ; CLK        ; CLK      ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[0]                                                                               ; StoreControl:inst38|Output[20] ; CLK        ; CLK      ; None                       ; None                       ; 2.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[6]   ; StoreControl:inst38|Output[14] ; CLK        ; CLK      ; None                       ; None                       ; 3.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[22] ; CLK        ; CLK      ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controler:inst31|StoreControl[1]                                                                               ; StoreControl:inst38|Output[23] ; CLK        ; CLK      ; None                       ; None                       ; 2.903 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                           ; To               ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+
; N/A   ; None         ; 10.047 ns  ; StoreControl:inst38|Output[27]                                                                                 ; OutputSC[27]     ; CLK        ;
; N/A   ; None         ; 10.044 ns  ; StoreControl:inst38|Output[9]                                                                                  ; OutputSC[9]      ; CLK        ;
; N/A   ; None         ; 9.999 ns   ; StoreControl:inst38|Output[29]                                                                                 ; OutputSC[29]     ; CLK        ;
; N/A   ; None         ; 9.771 ns   ; StoreControl:inst38|Output[30]                                                                                 ; OutputSC[30]     ; CLK        ;
; N/A   ; None         ; 9.766 ns   ; StoreControl:inst38|Output[20]                                                                                 ; OutputSC[20]     ; CLK        ;
; N/A   ; None         ; 9.741 ns   ; StoreControl:inst38|Output[24]                                                                                 ; OutputSC[24]     ; CLK        ;
; N/A   ; None         ; 9.717 ns   ; StoreControl:inst38|Output[15]                                                                                 ; OutputSC[15]     ; CLK        ;
; N/A   ; None         ; 9.678 ns   ; StoreControl:inst38|Output[3]                                                                                  ; OutputSC[3]      ; CLK        ;
; N/A   ; None         ; 9.623 ns   ; StoreControl:inst38|Output[0]                                                                                  ; OutputSC[0]      ; CLK        ;
; N/A   ; None         ; 9.606 ns   ; StoreControl:inst38|Output[26]                                                                                 ; OutputSC[26]     ; CLK        ;
; N/A   ; None         ; 9.587 ns   ; StoreControl:inst38|Output[8]                                                                                  ; OutputSC[8]      ; CLK        ;
; N/A   ; None         ; 9.583 ns   ; StoreControl:inst38|Output[2]                                                                                  ; OutputSC[2]      ; CLK        ;
; N/A   ; None         ; 9.483 ns   ; StoreControl:inst38|Output[5]                                                                                  ; OutputSC[5]      ; CLK        ;
; N/A   ; None         ; 9.479 ns   ; StoreControl:inst38|Output[4]                                                                                  ; OutputSC[4]      ; CLK        ;
; N/A   ; None         ; 9.464 ns   ; StoreControl:inst38|Output[25]                                                                                 ; OutputSC[25]     ; CLK        ;
; N/A   ; None         ; 9.460 ns   ; StoreControl:inst38|Output[31]                                                                                 ; OutputSC[31]     ; CLK        ;
; N/A   ; None         ; 9.458 ns   ; StoreControl:inst38|Output[16]                                                                                 ; OutputSC[16]     ; CLK        ;
; N/A   ; None         ; 9.449 ns   ; StoreControl:inst38|Output[13]                                                                                 ; OutputSC[13]     ; CLK        ;
; N/A   ; None         ; 9.350 ns   ; StoreControl:inst38|Output[14]                                                                                 ; OutputSC[14]     ; CLK        ;
; N/A   ; None         ; 9.250 ns   ; StoreControl:inst38|Output[12]                                                                                 ; OutputSC[12]     ; CLK        ;
; N/A   ; None         ; 9.233 ns   ; StoreControl:inst38|Output[1]                                                                                  ; OutputSC[1]      ; CLK        ;
; N/A   ; None         ; 9.178 ns   ; StoreControl:inst38|Output[28]                                                                                 ; OutputSC[28]     ; CLK        ;
; N/A   ; None         ; 9.140 ns   ; StoreControl:inst38|Output[6]                                                                                  ; OutputSC[6]      ; CLK        ;
; N/A   ; None         ; 9.129 ns   ; StoreControl:inst38|Output[19]                                                                                 ; OutputSC[19]     ; CLK        ;
; N/A   ; None         ; 9.047 ns   ; StoreControl:inst38|Output[7]                                                                                  ; OutputSC[7]      ; CLK        ;
; N/A   ; None         ; 9.013 ns   ; StoreControl:inst38|Output[22]                                                                                 ; OutputSC[22]     ; CLK        ;
; N/A   ; None         ; 8.987 ns   ; StoreControl:inst38|Output[21]                                                                                 ; OutputSC[21]     ; CLK        ;
; N/A   ; None         ; 8.954 ns   ; StoreControl:inst38|Output[10]                                                                                 ; OutputSC[10]     ; CLK        ;
; N/A   ; None         ; 8.824 ns   ; StoreControl:inst38|Output[18]                                                                                 ; OutputSC[18]     ; CLK        ;
; N/A   ; None         ; 8.808 ns   ; StoreControl:inst38|Output[17]                                                                                 ; OutputSC[17]     ; CLK        ;
; N/A   ; None         ; 8.603 ns   ; StoreControl:inst38|Output[11]                                                                                 ; OutputSC[11]     ; CLK        ;
; N/A   ; None         ; 8.583 ns   ; StoreControl:inst38|Output[23]                                                                                 ; OutputSC[23]     ; CLK        ;
; N/A   ; None         ; 7.464 ns   ; RegDesloc:inst29|temp[27]                                                                                      ; OutputRD[27]     ; CLK        ;
; N/A   ; None         ; 7.355 ns   ; Registrador:inst12|Saida[22]                                                                                   ; OutputRegALU[22] ; CLK        ;
; N/A   ; None         ; 7.321 ns   ; RegDesloc:inst29|temp[30]                                                                                      ; OutputRD[30]     ; CLK        ;
; N/A   ; None         ; 7.319 ns   ; RegDesloc:inst29|temp[22]                                                                                      ; OutputRD[22]     ; CLK        ;
; N/A   ; None         ; 7.278 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[1]   ; OutputMem[9]     ; CLK        ;
; N/A   ; None         ; 7.183 ns   ; RegDesloc:inst29|temp[0]                                                                                       ; OutputRD[0]      ; CLK        ;
; N/A   ; None         ; 7.173 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[1]   ; OutputMem[17]    ; CLK        ;
; N/A   ; None         ; 7.137 ns   ; Registrador:inst12|Saida[6]                                                                                    ; OutputRegALU[6]  ; CLK        ;
; N/A   ; None         ; 7.102 ns   ; Registrador:inst12|Saida[23]                                                                                   ; OutputRegALU[23] ; CLK        ;
; N/A   ; None         ; 7.053 ns   ; Registrador:inst12|Saida[19]                                                                                   ; OutputRegALU[19] ; CLK        ;
; N/A   ; None         ; 7.049 ns   ; Registrador:inst|Saida[6]                                                                                      ; PC[6]            ; CLK        ;
; N/A   ; None         ; 7.045 ns   ; Registrador:inst|Saida[4]                                                                                      ; PC[4]            ; CLK        ;
; N/A   ; None         ; 6.985 ns   ; Registrador:inst|Saida[29]                                                                                     ; PC[29]           ; CLK        ;
; N/A   ; None         ; 6.908 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[7]   ; OutputMem[23]    ; CLK        ;
; N/A   ; None         ; 6.844 ns   ; Registrador:inst12|Saida[24]                                                                                   ; OutputRegALU[24] ; CLK        ;
; N/A   ; None         ; 6.842 ns   ; Registrador:inst12|Saida[9]                                                                                    ; OutputRegALU[9]  ; CLK        ;
; N/A   ; None         ; 6.801 ns   ; Registrador:inst|Saida[1]                                                                                      ; PC[1]            ; CLK        ;
; N/A   ; None         ; 6.796 ns   ; RegDesloc:inst29|temp[12]                                                                                      ; OutputRD[12]     ; CLK        ;
; N/A   ; None         ; 6.786 ns   ; RegDesloc:inst29|temp[24]                                                                                      ; OutputRD[24]     ; CLK        ;
; N/A   ; None         ; 6.755 ns   ; RegDesloc:inst29|temp[2]                                                                                       ; OutputRD[2]      ; CLK        ;
; N/A   ; None         ; 6.754 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[1]            ; OutputMem[1]     ; CLK        ;
; N/A   ; None         ; 6.715 ns   ; Registrador:inst|Saida[30]                                                                                     ; PC[30]           ; CLK        ;
; N/A   ; None         ; 6.691 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[6]            ; OutputMem[6]     ; CLK        ;
; N/A   ; None         ; 6.690 ns   ; Registrador:inst12|Saida[5]                                                                                    ; OutputRegALU[5]  ; CLK        ;
; N/A   ; None         ; 6.653 ns   ; Registrador:inst12|Saida[13]                                                                                   ; OutputRegALU[13] ; CLK        ;
; N/A   ; None         ; 6.645 ns   ; Registrador:inst|Saida[31]                                                                                     ; PC[31]           ; CLK        ;
; N/A   ; None         ; 6.595 ns   ; Registrador:inst12|Saida[16]                                                                                   ; OutputRegALU[16] ; CLK        ;
; N/A   ; None         ; 6.583 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[5]   ; OutputMem[13]    ; CLK        ;
; N/A   ; None         ; 6.571 ns   ; Registrador:inst12|Saida[26]                                                                                   ; OutputRegALU[26] ; CLK        ;
; N/A   ; None         ; 6.561 ns   ; Registrador:inst12|Saida[10]                                                                                   ; OutputRegALU[10] ; CLK        ;
; N/A   ; None         ; 6.547 ns   ; Registrador:inst12|Saida[0]                                                                                    ; OutputRegALU[0]  ; CLK        ;
; N/A   ; None         ; 6.546 ns   ; Registrador:inst12|Saida[8]                                                                                    ; OutputRegALU[8]  ; CLK        ;
; N/A   ; None         ; 6.542 ns   ; Registrador:inst12|Saida[31]                                                                                   ; OutputRegALU[31] ; CLK        ;
; N/A   ; None         ; 6.523 ns   ; Registrador:inst|Saida[0]                                                                                      ; PC[0]            ; CLK        ;
; N/A   ; None         ; 6.521 ns   ; RegDesloc:inst29|temp[29]                                                                                      ; OutputRD[29]     ; CLK        ;
; N/A   ; None         ; 6.517 ns   ; Registrador:inst12|Saida[25]                                                                                   ; OutputRegALU[25] ; CLK        ;
; N/A   ; None         ; 6.505 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[4]   ; OutputMem[12]    ; CLK        ;
; N/A   ; None         ; 6.497 ns   ; Registrador:inst|Saida[15]                                                                                     ; PC[15]           ; CLK        ;
; N/A   ; None         ; 6.445 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[3] ; OutputMem[27]    ; CLK        ;
; N/A   ; None         ; 6.437 ns   ; Registrador:inst12|Saida[3]                                                                                    ; OutputRegALU[3]  ; CLK        ;
; N/A   ; None         ; 6.435 ns   ; Registrador:inst|Saida[25]                                                                                     ; PC[25]           ; CLK        ;
; N/A   ; None         ; 6.382 ns   ; Registrador:inst12|Saida[28]                                                                                   ; OutputRegALU[28] ; CLK        ;
; N/A   ; None         ; 6.381 ns   ; Registrador:inst|Saida[3]                                                                                      ; PC[3]            ; CLK        ;
; N/A   ; None         ; 6.378 ns   ; RegDesloc:inst29|temp[1]                                                                                       ; OutputRD[1]      ; CLK        ;
; N/A   ; None         ; 6.367 ns   ; RegDesloc:inst29|temp[4]                                                                                       ; OutputRD[4]      ; CLK        ;
; N/A   ; None         ; 6.365 ns   ; Registrador:inst12|Saida[1]                                                                                    ; OutputRegALU[1]  ; CLK        ;
; N/A   ; None         ; 6.363 ns   ; Registrador:inst12|Saida[12]                                                                                   ; OutputRegALU[12] ; CLK        ;
; N/A   ; None         ; 6.359 ns   ; Registrador:inst|Saida[14]                                                                                     ; PC[14]           ; CLK        ;
; N/A   ; None         ; 6.358 ns   ; RegDesloc:inst29|temp[20]                                                                                      ; OutputRD[20]     ; CLK        ;
; N/A   ; None         ; 6.352 ns   ; Registrador:inst12|Saida[18]                                                                                   ; OutputRegALU[18] ; CLK        ;
; N/A   ; None         ; 6.350 ns   ; Registrador:inst|Saida[26]                                                                                     ; PC[26]           ; CLK        ;
; N/A   ; None         ; 6.348 ns   ; Registrador:inst|Saida[5]                                                                                      ; PC[5]            ; CLK        ;
; N/A   ; None         ; 6.348 ns   ; Registrador:inst12|Saida[30]                                                                                   ; OutputRegALU[30] ; CLK        ;
; N/A   ; None         ; 6.348 ns   ; RegDesloc:inst29|temp[21]                                                                                      ; OutputRD[21]     ; CLK        ;
; N/A   ; None         ; 6.345 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[0]   ; OutputMem[16]    ; CLK        ;
; N/A   ; None         ; 6.340 ns   ; RegDesloc:inst29|temp[23]                                                                                      ; OutputRD[23]     ; CLK        ;
; N/A   ; None         ; 6.327 ns   ; Registrador:inst|Saida[21]                                                                                     ; PC[21]           ; CLK        ;
; N/A   ; None         ; 6.327 ns   ; RegDesloc:inst29|temp[19]                                                                                      ; OutputRD[19]     ; CLK        ;
; N/A   ; None         ; 6.324 ns   ; Registrador:inst|Saida[16]                                                                                     ; PC[16]           ; CLK        ;
; N/A   ; None         ; 6.324 ns   ; Registrador:inst|Saida[28]                                                                                     ; PC[28]           ; CLK        ;
; N/A   ; None         ; 6.316 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[4]            ; OutputMem[4]     ; CLK        ;
; N/A   ; None         ; 6.311 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[1] ; OutputMem[25]    ; CLK        ;
; N/A   ; None         ; 6.290 ns   ; Registrador:inst|Saida[13]                                                                                     ; PC[13]           ; CLK        ;
; N/A   ; None         ; 6.283 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[0]            ; OutputMem[0]     ; CLK        ;
; N/A   ; None         ; 6.261 ns   ; Registrador:inst|Saida[7]                                                                                      ; PC[7]            ; CLK        ;
; N/A   ; None         ; 6.260 ns   ; RegDesloc:inst29|temp[5]                                                                                       ; OutputRD[5]      ; CLK        ;
; N/A   ; None         ; 6.254 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[7]            ; OutputMem[7]     ; CLK        ;
; N/A   ; None         ; 6.239 ns   ; Registrador:inst|Saida[9]                                                                                      ; PC[9]            ; CLK        ;
; N/A   ; None         ; 6.229 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[6]   ; OutputMem[14]    ; CLK        ;
; N/A   ; None         ; 6.227 ns   ; Registrador:inst|Saida[19]                                                                                     ; PC[19]           ; CLK        ;
; N/A   ; None         ; 6.195 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[3]   ; OutputMem[19]    ; CLK        ;
; N/A   ; None         ; 6.194 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[2]            ; OutputMem[2]     ; CLK        ;
; N/A   ; None         ; 6.192 ns   ; Registrador:inst|Saida[27]                                                                                     ; PC[27]           ; CLK        ;
; N/A   ; None         ; 6.181 ns   ; Registrador:inst|Saida[2]                                                                                      ; PC[2]            ; CLK        ;
; N/A   ; None         ; 6.176 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[2]   ; OutputMem[18]    ; CLK        ;
; N/A   ; None         ; 6.172 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[6] ; OutputMem[30]    ; CLK        ;
; N/A   ; None         ; 6.162 ns   ; Registrador:inst|Saida[24]                                                                                     ; PC[24]           ; CLK        ;
; N/A   ; None         ; 6.149 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[7]   ; OutputMem[15]    ; CLK        ;
; N/A   ; None         ; 6.146 ns   ; RegDesloc:inst29|temp[6]                                                                                       ; OutputRD[6]      ; CLK        ;
; N/A   ; None         ; 6.146 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[0] ; OutputMem[24]    ; CLK        ;
; N/A   ; None         ; 6.139 ns   ; Registrador:inst12|Saida[15]                                                                                   ; OutputRegALU[15] ; CLK        ;
; N/A   ; None         ; 6.126 ns   ; Registrador:inst|Saida[18]                                                                                     ; PC[18]           ; CLK        ;
; N/A   ; None         ; 6.117 ns   ; Registrador:inst|Saida[23]                                                                                     ; PC[23]           ; CLK        ;
; N/A   ; None         ; 6.109 ns   ; Registrador:inst12|Saida[7]                                                                                    ; OutputRegALU[7]  ; CLK        ;
; N/A   ; None         ; 6.088 ns   ; Registrador:inst|Saida[11]                                                                                     ; PC[11]           ; CLK        ;
; N/A   ; None         ; 6.088 ns   ; Registrador:inst12|Saida[27]                                                                                   ; OutputRegALU[27] ; CLK        ;
; N/A   ; None         ; 6.039 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[5]   ; OutputMem[21]    ; CLK        ;
; N/A   ; None         ; 6.030 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[5]            ; OutputMem[5]     ; CLK        ;
; N/A   ; None         ; 6.023 ns   ; Registrador:inst|Saida[20]                                                                                     ; PC[20]           ; CLK        ;
; N/A   ; None         ; 6.012 ns   ; RegDesloc:inst29|temp[9]                                                                                       ; OutputRD[9]      ; CLK        ;
; N/A   ; None         ; 6.012 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[4] ; OutputMem[28]    ; CLK        ;
; N/A   ; None         ; 5.990 ns   ; Registrador:inst|Saida[10]                                                                                     ; PC[10]           ; CLK        ;
; N/A   ; None         ; 5.973 ns   ; Registrador:inst12|Saida[21]                                                                                   ; OutputRegALU[21] ; CLK        ;
; N/A   ; None         ; 5.972 ns   ; Registrador:inst12|Saida[17]                                                                                   ; OutputRegALU[17] ; CLK        ;
; N/A   ; None         ; 5.968 ns   ; Registrador:inst12|Saida[29]                                                                                   ; OutputRegALU[29] ; CLK        ;
; N/A   ; None         ; 5.965 ns   ; Registrador:inst12|Saida[4]                                                                                    ; OutputRegALU[4]  ; CLK        ;
; N/A   ; None         ; 5.965 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[2] ; OutputMem[26]    ; CLK        ;
; N/A   ; None         ; 5.964 ns   ; Registrador:inst12|Saida[11]                                                                                   ; OutputRegALU[11] ; CLK        ;
; N/A   ; None         ; 5.955 ns   ; RegDesloc:inst29|temp[31]                                                                                      ; OutputRD[31]     ; CLK        ;
; N/A   ; None         ; 5.952 ns   ; RegDesloc:inst29|temp[14]                                                                                      ; OutputRD[14]     ; CLK        ;
; N/A   ; None         ; 5.950 ns   ; Registrador:inst|Saida[12]                                                                                     ; PC[12]           ; CLK        ;
; N/A   ; None         ; 5.927 ns   ; RegDesloc:inst29|temp[25]                                                                                      ; OutputRD[25]     ; CLK        ;
; N/A   ; None         ; 5.876 ns   ; RegDesloc:inst29|temp[15]                                                                                      ; OutputRD[15]     ; CLK        ;
; N/A   ; None         ; 5.870 ns   ; Registrador:inst|Saida[8]                                                                                      ; PC[8]            ; CLK        ;
; N/A   ; None         ; 5.860 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[7] ; OutputMem[31]    ; CLK        ;
; N/A   ; None         ; 5.854 ns   ; Registrador:inst12|Saida[2]                                                                                    ; OutputRegALU[2]  ; CLK        ;
; N/A   ; None         ; 5.854 ns   ; RegDesloc:inst29|temp[3]                                                                                       ; OutputRD[3]      ; CLK        ;
; N/A   ; None         ; 5.822 ns   ; RegDesloc:inst29|temp[26]                                                                                      ; OutputRD[26]     ; CLK        ;
; N/A   ; None         ; 5.817 ns   ; RegDesloc:inst29|temp[7]                                                                                       ; OutputRD[7]      ; CLK        ;
; N/A   ; None         ; 5.810 ns   ; RegDesloc:inst29|temp[17]                                                                                      ; OutputRD[17]     ; CLK        ;
; N/A   ; None         ; 5.791 ns   ; Registrador:inst12|Saida[20]                                                                                   ; OutputRegALU[20] ; CLK        ;
; N/A   ; None         ; 5.791 ns   ; RegDesloc:inst29|temp[13]                                                                                      ; OutputRD[13]     ; CLK        ;
; N/A   ; None         ; 5.781 ns   ; RegDesloc:inst29|temp[28]                                                                                      ; OutputRD[28]     ; CLK        ;
; N/A   ; None         ; 5.745 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[5] ; OutputMem[29]    ; CLK        ;
; N/A   ; None         ; 5.710 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[6]   ; OutputMem[22]    ; CLK        ;
; N/A   ; None         ; 5.700 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[2]   ; OutputMem[10]    ; CLK        ;
; N/A   ; None         ; 5.684 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[4]   ; OutputMem[20]    ; CLK        ;
; N/A   ; None         ; 5.680 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[3]   ; OutputMem[11]    ; CLK        ;
; N/A   ; None         ; 5.623 ns   ; RegDesloc:inst29|temp[11]                                                                                      ; OutputRD[11]     ; CLK        ;
; N/A   ; None         ; 5.586 ns   ; Registrador:inst|Saida[17]                                                                                     ; PC[17]           ; CLK        ;
; N/A   ; None         ; 5.582 ns   ; Memoria:inst2|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[0]   ; OutputMem[8]     ; CLK        ;
; N/A   ; None         ; 5.563 ns   ; Registrador:inst12|Saida[14]                                                                                   ; OutputRegALU[14] ; CLK        ;
; N/A   ; None         ; 5.559 ns   ; RegDesloc:inst29|temp[10]                                                                                      ; OutputRD[10]     ; CLK        ;
; N/A   ; None         ; 5.553 ns   ; Memoria:inst2|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_m691:auto_generated|q_a[3]            ; OutputMem[3]     ; CLK        ;
; N/A   ; None         ; 5.521 ns   ; Registrador:inst|Saida[22]                                                                                     ; PC[22]           ; CLK        ;
; N/A   ; None         ; 5.495 ns   ; RegDesloc:inst29|temp[18]                                                                                      ; OutputRD[18]     ; CLK        ;
; N/A   ; None         ; 5.418 ns   ; RegDesloc:inst29|temp[8]                                                                                       ; OutputRD[8]      ; CLK        ;
; N/A   ; None         ; 5.333 ns   ; RegDesloc:inst29|temp[16]                                                                                      ; OutputRD[16]     ; CLK        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 16 20:48:44 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "StoreControl:inst38|Output[24]" is a latch
    Warning: Node "StoreControl:inst38|Output[25]" is a latch
    Warning: Node "StoreControl:inst38|Output[26]" is a latch
    Warning: Node "StoreControl:inst38|Output[27]" is a latch
    Warning: Node "StoreControl:inst38|Output[28]" is a latch
    Warning: Node "StoreControl:inst38|Output[29]" is a latch
    Warning: Node "StoreControl:inst38|Output[30]" is a latch
    Warning: Node "StoreControl:inst38|Output[31]" is a latch
    Warning: Node "StoreControl:inst38|Output[0]" is a latch
    Warning: Node "StoreControl:inst38|Output[1]" is a latch
    Warning: Node "StoreControl:inst38|Output[2]" is a latch
    Warning: Node "StoreControl:inst38|Output[3]" is a latch
    Warning: Node "StoreControl:inst38|Output[4]" is a latch
    Warning: Node "StoreControl:inst38|Output[5]" is a latch
    Warning: Node "StoreControl:inst38|Output[6]" is a latch
    Warning: Node "StoreControl:inst38|Output[7]" is a latch
    Warning: Node "StoreControl:inst38|Output[16]" is a latch
    Warning: Node "StoreControl:inst38|Output[17]" is a latch
    Warning: Node "StoreControl:inst38|Output[18]" is a latch
    Warning: Node "StoreControl:inst38|Output[19]" is a latch
    Warning: Node "StoreControl:inst38|Output[20]" is a latch
    Warning: Node "StoreControl:inst38|Output[21]" is a latch
    Warning: Node "StoreControl:inst38|Output[22]" is a latch
    Warning: Node "StoreControl:inst38|Output[23]" is a latch
    Warning: Node "MUXMDR:inst16|Out[24]" is a latch
    Warning: Node "MUXMDR:inst16|Out[25]" is a latch
    Warning: Node "MUXMDR:inst16|Out[26]" is a latch
    Warning: Node "MUXMDR:inst16|Out[27]" is a latch
    Warning: Node "MUXMDR:inst16|Out[28]" is a latch
    Warning: Node "MUXMDR:inst16|Out[29]" is a latch
    Warning: Node "MUXMDR:inst16|Out[30]" is a latch
    Warning: Node "MUXMDR:inst16|Out[31]" is a latch
    Warning: Node "MUXMDR:inst16|Out[1]" is a latch
    Warning: Node "MUXMDR:inst16|Out[2]" is a latch
    Warning: Node "MUXMDR:inst16|Out[3]" is a latch
    Warning: Node "MUXMDR:inst16|Out[4]" is a latch
    Warning: Node "MUXMDR:inst16|Out[5]" is a latch
    Warning: Node "MUXMDR:inst16|Out[6]" is a latch
    Warning: Node "MUXMDR:inst16|Out[7]" is a latch
    Warning: Node "StoreControl:inst38|Output[8]" is a latch
    Warning: Node "StoreControl:inst38|Output[9]" is a latch
    Warning: Node "StoreControl:inst38|Output[10]" is a latch
    Warning: Node "StoreControl:inst38|Output[11]" is a latch
    Warning: Node "StoreControl:inst38|Output[12]" is a latch
    Warning: Node "StoreControl:inst38|Output[13]" is a latch
    Warning: Node "StoreControl:inst38|Output[14]" is a latch
    Warning: Node "StoreControl:inst38|Output[15]" is a latch
    Warning: Node "MUXMDR:inst16|Out[0]" is a latch
    Warning: Node "MUXMDR:inst16|Out[22]" is a latch
    Warning: Node "MUXMDR:inst16|Out[16]" is a latch
    Warning: Node "MUXMDR:inst16|Out[17]" is a latch
    Warning: Node "MUXMDR:inst16|Out[18]" is a latch
    Warning: Node "MUXMDR:inst16|Out[19]" is a latch
    Warning: Node "MUXMDR:inst16|Out[20]" is a latch
    Warning: Node "MUXMDR:inst16|Out[21]" is a latch
    Warning: Node "MUXMDR:inst16|Out[23]" is a latch
    Warning: Node "MUXMDR:inst16|Out[12]" is a latch
    Warning: Node "MUXMDR:inst16|Out[14]" is a latch
    Warning: Node "MUXMDR:inst16|Out[13]" is a latch
    Warning: Node "MUXMDR:inst16|Out[8]" is a latch
    Warning: Node "MUXMDR:inst16|Out[10]" is a latch
    Warning: Node "MUXMDR:inst16|Out[15]" is a latch
    Warning: Node "MUXMDR:inst16|Out[9]" is a latch
    Warning: Node "MUXMDR:inst16|Out[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MUXMDR:inst16|Mux32~0" as buffer
    Info: Detected ripple clock "Controler:inst31|MDRMux[0]" as buffer
    Info: Detected ripple clock "Controler:inst31|MDRMux[1]" as buffer
    Info: Detected gated clock "StoreControl:inst38|Mux24~0" as buffer
    Info: Detected ripple clock "Controler:inst31|StoreControl[1]" as buffer
    Info: Detected ripple clock "Controler:inst31|StoreControl[0]" as buffer
Info: Clock "CLK" has Internal fmax of 89.48 MHz between source register "Controler:inst31|ALUSrcB[1]" and destination register "Registrador:inst|Saida[1]" (period= 11.176 ns)
    Info: + Longest register to register delay is 10.992 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N27; Fanout = 39; REG Node = 'Controler:inst31|ALUSrcB[1]'
        Info: 2: + IC(0.437 ns) + CELL(0.366 ns) = 0.803 ns; Loc. = LCCOMB_X18_Y15_N2; Fanout = 3; COMB Node = 'MUXUlaSourceB:inst13|Mux0~1'
        Info: 3: + IC(0.217 ns) + CELL(0.225 ns) = 1.245 ns; Loc. = LCCOMB_X18_Y15_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[0]~1'
        Info: 4: + IC(0.233 ns) + CELL(0.225 ns) = 1.703 ns; Loc. = LCCOMB_X18_Y15_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[1]~2'
        Info: 5: + IC(0.262 ns) + CELL(0.272 ns) = 2.237 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~81'
        Info: 6: + IC(0.274 ns) + CELL(0.378 ns) = 2.889 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[5]~77'
        Info: 7: + IC(0.524 ns) + CELL(0.053 ns) = 3.466 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[7]~73'
        Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 3.737 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[9]~69'
        Info: 9: + IC(0.386 ns) + CELL(0.053 ns) = 4.176 ns; Loc. = LCCOMB_X22_Y15_N8; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[11]~65'
        Info: 10: + IC(0.310 ns) + CELL(0.053 ns) = 4.539 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~61'
        Info: 11: + IC(0.234 ns) + CELL(0.053 ns) = 4.826 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[15]~57'
        Info: 12: + IC(0.618 ns) + CELL(0.225 ns) = 5.669 ns; Loc. = LCCOMB_X22_Y17_N20; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~13'
        Info: 13: + IC(0.243 ns) + CELL(0.228 ns) = 6.140 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~14'
        Info: 14: + IC(0.201 ns) + CELL(0.154 ns) = 6.495 ns; Loc. = LCCOMB_X22_Y17_N12; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~5'
        Info: 15: + IC(0.593 ns) + CELL(0.154 ns) = 7.242 ns; Loc. = LCCOMB_X21_Y18_N24; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~7'
        Info: 16: + IC(0.212 ns) + CELL(0.154 ns) = 7.608 ns; Loc. = LCCOMB_X21_Y18_N28; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~9'
        Info: 17: + IC(0.625 ns) + CELL(0.154 ns) = 8.387 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 1; COMB Node = 'Ula32:ULA|Igual~11'
        Info: 18: + IC(0.243 ns) + CELL(0.272 ns) = 8.902 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 2; COMB Node = 'Ula32:ULA|Igual~12'
        Info: 19: + IC(0.248 ns) + CELL(0.272 ns) = 9.422 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 18; COMB Node = 'inst21~3DUPLICATE'
        Info: 20: + IC(0.824 ns) + CELL(0.746 ns) = 10.992 ns; Loc. = LCFF_X17_Y15_N11; Fanout = 9; REG Node = 'Registrador:inst|Saida[1]'
        Info: Total cell delay = 4.090 ns ( 37.21 % )
        Info: Total interconnect delay = 6.902 ns ( 62.79 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1437; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X17_Y15_N11; Fanout = 9; REG Node = 'Registrador:inst|Saida[1]'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1437; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X19_Y15_N27; Fanout = 39; REG Node = 'Controler:inst31|ALUSrcB[1]'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 163 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:inst8|Saida[4]" and destination pin or register "StoreControl:inst38|Output[4]" for clock "CLK" (Hold time is 2.688 ns)
    Info: + Largest clock skew is 3.273 ns
        Info: + Longest clock path from clock "CLK" to destination register is 5.742 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(1.111 ns) + CELL(0.712 ns) = 2.677 ns; Loc. = LCFF_X10_Y14_N5; Fanout = 18; REG Node = 'Controler:inst31|StoreControl[0]'
            Info: 3: + IC(0.349 ns) + CELL(0.228 ns) = 3.254 ns; Loc. = LCCOMB_X11_Y14_N10; Fanout = 1; COMB Node = 'StoreControl:inst38|Mux24~0'
            Info: 4: + IC(1.544 ns) + CELL(0.000 ns) = 4.798 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'StoreControl:inst38|Mux24~0clkctrl'
            Info: 5: + IC(0.891 ns) + CELL(0.053 ns) = 5.742 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 2; REG Node = 'StoreControl:inst38|Output[4]'
            Info: Total cell delay = 1.847 ns ( 32.17 % )
            Info: Total interconnect delay = 3.895 ns ( 67.83 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.469 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1437; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X17_Y13_N3; Fanout = 5; REG Node = 'Registrador:inst8|Saida[4]'
            Info: Total cell delay = 1.472 ns ( 59.62 % )
            Info: Total interconnect delay = 0.997 ns ( 40.38 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y13_N3; Fanout = 5; REG Node = 'Registrador:inst8|Saida[4]'
        Info: 2: + IC(0.263 ns) + CELL(0.228 ns) = 0.491 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 2; REG Node = 'StoreControl:inst38|Output[4]'
        Info: Total cell delay = 0.228 ns ( 46.44 % )
        Info: Total interconnect delay = 0.263 ns ( 53.56 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "CLK" to destination pin "OutputSC[27]" through register "StoreControl:inst38|Output[27]" is 10.047 ns
    Info: + Longest clock path from clock "CLK" to source register is 5.727 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.111 ns) + CELL(0.712 ns) = 2.677 ns; Loc. = LCFF_X10_Y14_N5; Fanout = 18; REG Node = 'Controler:inst31|StoreControl[0]'
        Info: 3: + IC(0.349 ns) + CELL(0.228 ns) = 3.254 ns; Loc. = LCCOMB_X11_Y14_N10; Fanout = 1; COMB Node = 'StoreControl:inst38|Mux24~0'
        Info: 4: + IC(1.544 ns) + CELL(0.000 ns) = 4.798 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'StoreControl:inst38|Mux24~0clkctrl'
        Info: 5: + IC(0.876 ns) + CELL(0.053 ns) = 5.727 ns; Loc. = LCCOMB_X18_Y20_N10; Fanout = 2; REG Node = 'StoreControl:inst38|Output[27]'
        Info: Total cell delay = 1.847 ns ( 32.25 % )
        Info: Total interconnect delay = 3.880 ns ( 67.75 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.320 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y20_N10; Fanout = 2; REG Node = 'StoreControl:inst38|Output[27]'
        Info: 2: + IC(2.166 ns) + CELL(2.154 ns) = 4.320 ns; Loc. = PIN_G1; Fanout = 0; PIN Node = 'OutputSC[27]'
        Info: Total cell delay = 2.154 ns ( 49.86 % )
        Info: Total interconnect delay = 2.166 ns ( 50.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Thu May 16 20:48:47 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:05


