

================================================================
== Vitis HLS Report for 'LADDER3PT_1_Pipeline_VITIS_LOOP_267_1'
================================================================
* Date:           Tue May 20 14:33:34 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.234 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_267_1  |       24|       24|         3|          3|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_282 = alloca i32 1" [src/ec_isogeny.c:265->src/ec_isogeny.c:324]   --->   Operation 6 'alloca' 'i_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln288_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln288"   --->   Operation 7 'read' 'sext_ln288_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.99ns)   --->   "%sext_ln288_cast = select i1 %sext_ln288_read, i64 18446744073709551615, i64 0"   --->   Operation 8 'select' 'sext_ln288_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln265 = store i4 0, i4 %i_282" [src/ec_isogeny.c:265->src/ec_isogeny.c:324]   --->   Operation 9 'store' 'store_ln265' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i143"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i4 %i_282" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln267 = icmp_eq  i4 %i, i4 8" [src/ec_isogeny.c:267->src/ec_isogeny.c:324]   --->   Operation 12 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln267 = add i4 %i, i4 1" [src/ec_isogeny.c:267->src/ec_isogeny.c:324]   --->   Operation 13 'add' 'add_ln267' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %for.inc.i143.split, void %swap_points.25.exit.exitStub" [src/ec_isogeny.c:267->src/ec_isogeny.c:324]   --->   Operation 14 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i4 %i" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 15 'trunc' 'trunc_ln269' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i3 %trunc_ln269" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 16 'zext' 'zext_ln269' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%R2_X_addr = getelementptr i64 %R2_X, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 17 'getelementptr' 'R2_X_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%R2_X_4_addr = getelementptr i64 %R2_X_4, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 18 'getelementptr' 'R2_X_4_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%R2_Z_addr = getelementptr i64 %R2_Z, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 19 'getelementptr' 'R2_Z_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%R2_Z_4_addr = getelementptr i64 %R2_Z_4, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 20 'getelementptr' 'R2_Z_4_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%R_X_addr = getelementptr i64 %R_X, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 21 'getelementptr' 'R_X_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%R_X_load = load i4 %R_X_addr" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 22 'load' 'R_X_load' <Predicate = (!icmp_ln267)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%R2_X_load = load i3 %R2_X_addr" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 23 'load' 'R2_X_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln269" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 24 'getelementptr' 'R_Z_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%R_Z_load = load i4 %R_Z_addr" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 25 'load' 'R_Z_load' <Predicate = (!icmp_ln267)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln269" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 26 'bitconcatenate' 'zext_ln' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i4 %zext_ln" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 27 'zext' 'zext_ln275' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%R_X_addr_5 = getelementptr i64 %R_X, i32 0, i32 %zext_ln275" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 28 'getelementptr' 'R_X_addr_5' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%R_X_load_4 = load i4 %R_X_addr_5" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 29 'load' 'R_X_load_4' <Predicate = (!icmp_ln267)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%R_Z_addr_10 = getelementptr i64 %R_Z, i32 0, i32 %zext_ln275" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 30 'getelementptr' 'R_Z_addr_10' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%R_Z_load_6 = load i4 %R_Z_addr_10" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 31 'load' 'R_Z_load_6' <Predicate = (!icmp_ln267)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%R2_X_4_load = load i3 %R2_X_4_addr" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 32 'load' 'R2_X_4_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%R2_Z_load = load i3 %R2_Z_addr" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 33 'load' 'R2_Z_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%R2_Z_4_load = load i3 %R2_Z_4_addr" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 34 'load' 'R2_Z_4_load' <Predicate = (!icmp_ln267)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln265 = store i4 %add_ln267, i4 %i_282" [src/ec_isogeny.c:265->src/ec_isogeny.c:324]   --->   Operation 35 'store' 'store_ln265' <Predicate = (!icmp_ln267)> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln267)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 36 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_X_load = load i4 %R_X_addr" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 36 'load' 'R_X_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 37 [1/2] ( I:2.32ns O:2.32ns )   --->   "%R2_X_load = load i3 %R2_X_addr" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 37 'load' 'R2_X_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load = load i4 %R_Z_addr" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 38 'load' 'R_Z_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_X_load_4 = load i4 %R_X_addr_5" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 39 'load' 'R_X_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/2] ( I:3.25ns O:3.25ns )   --->   "%R_Z_load_6 = load i4 %R_Z_addr_10" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 40 'load' 'R_Z_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/2] ( I:2.32ns O:2.32ns )   --->   "%R2_X_4_load = load i3 %R2_X_4_addr" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 41 'load' 'R2_X_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/2] ( I:2.32ns O:2.32ns )   --->   "%R2_Z_load = load i3 %R2_Z_addr" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 42 'load' 'R2_Z_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%R2_Z_4_load = load i3 %R2_Z_4_addr" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 43 'load' 'R2_Z_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.23>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln265 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/ec_isogeny.c:265->src/ec_isogeny.c:324]   --->   Operation 44 'specpipeline' 'specpipeline_ln265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln265 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/ec_isogeny.c:265->src/ec_isogeny.c:324]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln267 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/ec_isogeny.c:267->src/ec_isogeny.c:324]   --->   Operation 46 'specloopname' 'specloopname_ln267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node temp)   --->   "%xor_ln269 = xor i64 %R2_X_load, i64 %R_X_load" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 47 'xor' 'xor_ln269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.99ns) (out node of the LUT)   --->   "%temp = and i64 %xor_ln269, i64 %sext_ln288_cast" [src/ec_isogeny.c:269->src/ec_isogeny.c:324]   --->   Operation 48 'and' 'temp' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.99ns)   --->   "%xor_ln270 = xor i64 %R_X_load, i64 %temp" [src/ec_isogeny.c:270->src/ec_isogeny.c:324]   --->   Operation 49 'xor' 'xor_ln270' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln270 = store i64 %xor_ln270, i4 %R_X_addr" [src/ec_isogeny.c:270->src/ec_isogeny.c:324]   --->   Operation 50 'store' 'store_ln270' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln271 = xor i64 %R2_X_load, i64 %temp" [src/ec_isogeny.c:271->src/ec_isogeny.c:324]   --->   Operation 51 'xor' 'xor_ln271' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node temp_103)   --->   "%xor_ln275 = xor i64 %R2_X_4_load, i64 %R_X_load_4" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 52 'xor' 'xor_ln275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.99ns) (out node of the LUT)   --->   "%temp_103 = and i64 %xor_ln275, i64 %sext_ln288_cast" [src/ec_isogeny.c:275->src/ec_isogeny.c:324]   --->   Operation 53 'and' 'temp_103' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.99ns)   --->   "%xor_ln276 = xor i64 %R_X_load_4, i64 %temp_103" [src/ec_isogeny.c:276->src/ec_isogeny.c:324]   --->   Operation 54 'xor' 'xor_ln276' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln276 = store i64 %xor_ln276, i4 %R_X_addr_5" [src/ec_isogeny.c:276->src/ec_isogeny.c:324]   --->   Operation 55 'store' 'store_ln276' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 56 [1/1] (0.99ns)   --->   "%xor_ln277 = xor i64 %R2_X_4_load, i64 %temp_103" [src/ec_isogeny.c:277->src/ec_isogeny.c:324]   --->   Operation 56 'xor' 'xor_ln277' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln271 = store i64 %xor_ln271, i3 %R2_X_addr" [src/ec_isogeny.c:271->src/ec_isogeny.c:324]   --->   Operation 57 'store' 'store_ln271' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 58 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln277 = store i64 %xor_ln277, i3 %R2_X_4_addr" [src/ec_isogeny.c:277->src/ec_isogeny.c:324]   --->   Operation 58 'store' 'store_ln277' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node temp_102)   --->   "%xor_ln272 = xor i64 %R2_Z_load, i64 %R_Z_load" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 59 'xor' 'xor_ln272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.99ns) (out node of the LUT)   --->   "%temp_102 = and i64 %xor_ln272, i64 %sext_ln288_cast" [src/ec_isogeny.c:272->src/ec_isogeny.c:324]   --->   Operation 60 'and' 'temp_102' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.99ns)   --->   "%xor_ln273 = xor i64 %R_Z_load, i64 %temp_102" [src/ec_isogeny.c:273->src/ec_isogeny.c:324]   --->   Operation 61 'xor' 'xor_ln273' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln273 = store i64 %xor_ln273, i4 %R_Z_addr" [src/ec_isogeny.c:273->src/ec_isogeny.c:324]   --->   Operation 62 'store' 'store_ln273' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 63 [1/1] (0.99ns)   --->   "%xor_ln274 = xor i64 %R2_Z_load, i64 %temp_102" [src/ec_isogeny.c:274->src/ec_isogeny.c:324]   --->   Operation 63 'xor' 'xor_ln274' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node temp_104)   --->   "%xor_ln278 = xor i64 %R2_Z_4_load, i64 %R_Z_load_6" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 64 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.99ns) (out node of the LUT)   --->   "%temp_104 = and i64 %xor_ln278, i64 %sext_ln288_cast" [src/ec_isogeny.c:278->src/ec_isogeny.c:324]   --->   Operation 65 'and' 'temp_104' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%xor_ln279 = xor i64 %R_Z_load_6, i64 %temp_104" [src/ec_isogeny.c:279->src/ec_isogeny.c:324]   --->   Operation 66 'xor' 'xor_ln279' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln279 = store i64 %xor_ln279, i4 %R_Z_addr_10" [src/ec_isogeny.c:279->src/ec_isogeny.c:324]   --->   Operation 67 'store' 'store_ln279' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/1] (0.99ns)   --->   "%xor_ln280 = xor i64 %R2_Z_4_load, i64 %temp_104" [src/ec_isogeny.c:280->src/ec_isogeny.c:324]   --->   Operation 68 'xor' 'xor_ln280' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln274 = store i64 %xor_ln274, i3 %R2_Z_addr" [src/ec_isogeny.c:274->src/ec_isogeny.c:324]   --->   Operation 69 'store' 'store_ln274' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 70 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln280 = store i64 %xor_ln280, i3 %R2_Z_4_addr" [src/ec_isogeny.c:280->src/ec_isogeny.c:324]   --->   Operation 70 'store' 'store_ln280' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln267 = br void %for.inc.i143" [src/ec_isogeny.c:267->src/ec_isogeny.c:324]   --->   Operation 71 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln265', src/ec_isogeny.c:265->src/ec_isogeny.c:324) of constant 0 on local variable 'i', src/ec_isogeny.c:265->src/ec_isogeny.c:324 [11]  (1.588 ns)
	'load' operation 4 bit ('i', src/ec_isogeny.c:269->src/ec_isogeny.c:324) on local variable 'i', src/ec_isogeny.c:265->src/ec_isogeny.c:324 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln267', src/ec_isogeny.c:267->src/ec_isogeny.c:324) [15]  (1.735 ns)
	'store' operation 0 bit ('store_ln265', src/ec_isogeny.c:265->src/ec_isogeny.c:324) of variable 'add_ln267', src/ec_isogeny.c:267->src/ec_isogeny.c:324 on local variable 'i', src/ec_isogeny.c:265->src/ec_isogeny.c:324 [66]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('R_X_load', src/ec_isogeny.c:269->src/ec_isogeny.c:324) on array 'R_X' [29]  (3.254 ns)

 <State 3>: 5.234ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln269', src/ec_isogeny.c:269->src/ec_isogeny.c:324) [31]  (0.000 ns)
	'and' operation 64 bit ('temp', src/ec_isogeny.c:269->src/ec_isogeny.c:324) [32]  (0.990 ns)
	'xor' operation 64 bit ('xor_ln270', src/ec_isogeny.c:270->src/ec_isogeny.c:324) [33]  (0.990 ns)
	'store' operation 0 bit ('store_ln270', src/ec_isogeny.c:270->src/ec_isogeny.c:324) of variable 'xor_ln270', src/ec_isogeny.c:270->src/ec_isogeny.c:324 on array 'R_X' [34]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
