
lab1_ex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b94  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001ca0  08001ca0  00011ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001cc4  08001cc4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001cc4  08001cc4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001cc4  08001cc4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001cc4  08001cc4  00011cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001cc8  08001cc8  00011cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001ccc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001cd8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001cd8  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003189  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f08  00000000  00000000  000231be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000420  00000000  00000000  000240c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000398  00000000  00000000  000244e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015692  00000000  00000000  00024880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000470d  00000000  00000000  00039f12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079e5c  00000000  00000000  0003e61f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000b847b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ea8  00000000  00000000  000b84d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001c88 	.word	0x08001c88

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001c88 	.word	0x08001c88

0800014c <display7SEG_UD.5433>:
	int led_status_UD = RED_ON;
	int led_status_RL = GREEN_ON;
	int counter_UD = 6;
	int counter_RL = 3;

	void display7SEG_UD(int num) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
 8000154:	f8c7 c000 	str.w	ip, [r7]
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	2b09      	cmp	r3, #9
 800015c:	f200 81bc 	bhi.w	80004d8 <display7SEG_UD.5433+0x38c>
 8000160:	a201      	add	r2, pc, #4	; (adr r2, 8000168 <display7SEG_UD.5433+0x1c>)
 8000162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000166:	bf00      	nop
 8000168:	08000191 	.word	0x08000191
 800016c:	080001e5 	.word	0x080001e5
 8000170:	08000239 	.word	0x08000239
 8000174:	0800028d 	.word	0x0800028d
 8000178:	080002e1 	.word	0x080002e1
 800017c:	08000335 	.word	0x08000335
 8000180:	08000389 	.word	0x08000389
 8000184:	080003dd 	.word	0x080003dd
 8000188:	08000431 	.word	0x08000431
 800018c:	08000485 	.word	0x08000485
			switch (num) {
				case 0:
					HAL_GPIO_WritePin(SEG_UD_a_GPIO_Port, SEG_UD_a_Pin, RESET);
 8000190:	2200      	movs	r2, #0
 8000192:	2180      	movs	r1, #128	; 0x80
 8000194:	48d3      	ldr	r0, [pc, #844]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000196:	f001 f93d 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_b_GPIO_Port, SEG_UD_b_Pin, RESET);
 800019a:	2200      	movs	r2, #0
 800019c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001a0:	48d0      	ldr	r0, [pc, #832]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80001a2:	f001 f937 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_c_GPIO_Port, SEG_UD_c_Pin, RESET);
 80001a6:	2200      	movs	r2, #0
 80001a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001ac:	48cd      	ldr	r0, [pc, #820]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80001ae:	f001 f931 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_d_GPIO_Port, SEG_UD_d_Pin, RESET);
 80001b2:	2200      	movs	r2, #0
 80001b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001b8:	48ca      	ldr	r0, [pc, #808]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80001ba:	f001 f92b 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_e_GPIO_Port, SEG_UD_e_Pin, RESET);
 80001be:	2200      	movs	r2, #0
 80001c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001c4:	48c7      	ldr	r0, [pc, #796]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80001c6:	f001 f925 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_f_GPIO_Port, SEG_UD_f_Pin, RESET);
 80001ca:	2200      	movs	r2, #0
 80001cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001d0:	48c4      	ldr	r0, [pc, #784]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80001d2:	f001 f91f 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_g_GPIO_Port, SEG_UD_g_Pin, SET);
 80001d6:	2201      	movs	r2, #1
 80001d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001dc:	48c1      	ldr	r0, [pc, #772]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80001de:	f001 f919 	bl	8001414 <HAL_GPIO_WritePin>
					break;
 80001e2:	e17a      	b.n	80004da <display7SEG_UD.5433+0x38e>
				case 1:
					HAL_GPIO_WritePin(SEG_UD_a_GPIO_Port, SEG_UD_a_Pin, SET);
 80001e4:	2201      	movs	r2, #1
 80001e6:	2180      	movs	r1, #128	; 0x80
 80001e8:	48be      	ldr	r0, [pc, #760]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80001ea:	f001 f913 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_b_GPIO_Port, SEG_UD_b_Pin, RESET);
 80001ee:	2200      	movs	r2, #0
 80001f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001f4:	48bb      	ldr	r0, [pc, #748]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80001f6:	f001 f90d 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_c_GPIO_Port, SEG_UD_c_Pin, RESET);
 80001fa:	2200      	movs	r2, #0
 80001fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000200:	48b8      	ldr	r0, [pc, #736]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000202:	f001 f907 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_d_GPIO_Port, SEG_UD_d_Pin, SET);
 8000206:	2201      	movs	r2, #1
 8000208:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800020c:	48b5      	ldr	r0, [pc, #724]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800020e:	f001 f901 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_e_GPIO_Port, SEG_UD_e_Pin, SET);
 8000212:	2201      	movs	r2, #1
 8000214:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000218:	48b2      	ldr	r0, [pc, #712]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800021a:	f001 f8fb 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_f_GPIO_Port, SEG_UD_f_Pin, SET);
 800021e:	2201      	movs	r2, #1
 8000220:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000224:	48af      	ldr	r0, [pc, #700]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000226:	f001 f8f5 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_g_GPIO_Port, SEG_UD_g_Pin, SET);
 800022a:	2201      	movs	r2, #1
 800022c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000230:	48ac      	ldr	r0, [pc, #688]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000232:	f001 f8ef 	bl	8001414 <HAL_GPIO_WritePin>
					break;
 8000236:	e150      	b.n	80004da <display7SEG_UD.5433+0x38e>
				case 2:
					HAL_GPIO_WritePin(SEG_UD_a_GPIO_Port, SEG_UD_a_Pin, RESET);
 8000238:	2200      	movs	r2, #0
 800023a:	2180      	movs	r1, #128	; 0x80
 800023c:	48a9      	ldr	r0, [pc, #676]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800023e:	f001 f8e9 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_b_GPIO_Port, SEG_UD_b_Pin, RESET);
 8000242:	2200      	movs	r2, #0
 8000244:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000248:	48a6      	ldr	r0, [pc, #664]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800024a:	f001 f8e3 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_c_GPIO_Port, SEG_UD_c_Pin, SET);
 800024e:	2201      	movs	r2, #1
 8000250:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000254:	48a3      	ldr	r0, [pc, #652]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000256:	f001 f8dd 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_d_GPIO_Port, SEG_UD_d_Pin, RESET);
 800025a:	2200      	movs	r2, #0
 800025c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000260:	48a0      	ldr	r0, [pc, #640]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000262:	f001 f8d7 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_e_GPIO_Port, SEG_UD_e_Pin, RESET);
 8000266:	2200      	movs	r2, #0
 8000268:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800026c:	489d      	ldr	r0, [pc, #628]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800026e:	f001 f8d1 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_f_GPIO_Port, SEG_UD_f_Pin, SET);
 8000272:	2201      	movs	r2, #1
 8000274:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000278:	489a      	ldr	r0, [pc, #616]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800027a:	f001 f8cb 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_g_GPIO_Port, SEG_UD_g_Pin, RESET);
 800027e:	2200      	movs	r2, #0
 8000280:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000284:	4897      	ldr	r0, [pc, #604]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000286:	f001 f8c5 	bl	8001414 <HAL_GPIO_WritePin>
					break;
 800028a:	e126      	b.n	80004da <display7SEG_UD.5433+0x38e>
				case 3:
					HAL_GPIO_WritePin(SEG_UD_a_GPIO_Port, SEG_UD_a_Pin, RESET);
 800028c:	2200      	movs	r2, #0
 800028e:	2180      	movs	r1, #128	; 0x80
 8000290:	4894      	ldr	r0, [pc, #592]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000292:	f001 f8bf 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_b_GPIO_Port, SEG_UD_b_Pin, RESET);
 8000296:	2200      	movs	r2, #0
 8000298:	f44f 7180 	mov.w	r1, #256	; 0x100
 800029c:	4891      	ldr	r0, [pc, #580]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800029e:	f001 f8b9 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_c_GPIO_Port, SEG_UD_c_Pin, RESET);
 80002a2:	2200      	movs	r2, #0
 80002a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002a8:	488e      	ldr	r0, [pc, #568]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80002aa:	f001 f8b3 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_d_GPIO_Port, SEG_UD_d_Pin, RESET);
 80002ae:	2200      	movs	r2, #0
 80002b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002b4:	488b      	ldr	r0, [pc, #556]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80002b6:	f001 f8ad 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_e_GPIO_Port, SEG_UD_e_Pin, SET);
 80002ba:	2201      	movs	r2, #1
 80002bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002c0:	4888      	ldr	r0, [pc, #544]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80002c2:	f001 f8a7 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_f_GPIO_Port, SEG_UD_f_Pin, SET);
 80002c6:	2201      	movs	r2, #1
 80002c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002cc:	4885      	ldr	r0, [pc, #532]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80002ce:	f001 f8a1 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_g_GPIO_Port, SEG_UD_g_Pin, RESET);
 80002d2:	2200      	movs	r2, #0
 80002d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002d8:	4882      	ldr	r0, [pc, #520]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80002da:	f001 f89b 	bl	8001414 <HAL_GPIO_WritePin>
					break;
 80002de:	e0fc      	b.n	80004da <display7SEG_UD.5433+0x38e>
				case 4:
					HAL_GPIO_WritePin(SEG_UD_a_GPIO_Port, SEG_UD_a_Pin, SET);
 80002e0:	2201      	movs	r2, #1
 80002e2:	2180      	movs	r1, #128	; 0x80
 80002e4:	487f      	ldr	r0, [pc, #508]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80002e6:	f001 f895 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_b_GPIO_Port, SEG_UD_b_Pin, RESET);
 80002ea:	2200      	movs	r2, #0
 80002ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002f0:	487c      	ldr	r0, [pc, #496]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80002f2:	f001 f88f 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_c_GPIO_Port, SEG_UD_c_Pin, RESET);
 80002f6:	2200      	movs	r2, #0
 80002f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002fc:	4879      	ldr	r0, [pc, #484]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80002fe:	f001 f889 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_d_GPIO_Port, SEG_UD_d_Pin, SET);
 8000302:	2201      	movs	r2, #1
 8000304:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000308:	4876      	ldr	r0, [pc, #472]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800030a:	f001 f883 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_e_GPIO_Port, SEG_UD_e_Pin, SET);
 800030e:	2201      	movs	r2, #1
 8000310:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000314:	4873      	ldr	r0, [pc, #460]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000316:	f001 f87d 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_f_GPIO_Port, SEG_UD_f_Pin, RESET);
 800031a:	2200      	movs	r2, #0
 800031c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000320:	4870      	ldr	r0, [pc, #448]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000322:	f001 f877 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_g_GPIO_Port, SEG_UD_g_Pin, RESET);
 8000326:	2200      	movs	r2, #0
 8000328:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800032c:	486d      	ldr	r0, [pc, #436]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800032e:	f001 f871 	bl	8001414 <HAL_GPIO_WritePin>
					break;
 8000332:	e0d2      	b.n	80004da <display7SEG_UD.5433+0x38e>
				case 5:
					HAL_GPIO_WritePin(SEG_UD_a_GPIO_Port, SEG_UD_a_Pin, RESET);
 8000334:	2200      	movs	r2, #0
 8000336:	2180      	movs	r1, #128	; 0x80
 8000338:	486a      	ldr	r0, [pc, #424]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800033a:	f001 f86b 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_b_GPIO_Port, SEG_UD_b_Pin, SET);
 800033e:	2201      	movs	r2, #1
 8000340:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000344:	4867      	ldr	r0, [pc, #412]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000346:	f001 f865 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_c_GPIO_Port, SEG_UD_c_Pin, RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000350:	4864      	ldr	r0, [pc, #400]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000352:	f001 f85f 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_d_GPIO_Port, SEG_UD_d_Pin, RESET);
 8000356:	2200      	movs	r2, #0
 8000358:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800035c:	4861      	ldr	r0, [pc, #388]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800035e:	f001 f859 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_e_GPIO_Port, SEG_UD_e_Pin, SET);
 8000362:	2201      	movs	r2, #1
 8000364:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000368:	485e      	ldr	r0, [pc, #376]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800036a:	f001 f853 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_f_GPIO_Port, SEG_UD_f_Pin, RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000374:	485b      	ldr	r0, [pc, #364]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000376:	f001 f84d 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_g_GPIO_Port, SEG_UD_g_Pin, RESET);
 800037a:	2200      	movs	r2, #0
 800037c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000380:	4858      	ldr	r0, [pc, #352]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000382:	f001 f847 	bl	8001414 <HAL_GPIO_WritePin>
					break;
 8000386:	e0a8      	b.n	80004da <display7SEG_UD.5433+0x38e>
				case 6:
					HAL_GPIO_WritePin(SEG_UD_a_GPIO_Port, SEG_UD_a_Pin, RESET);
 8000388:	2200      	movs	r2, #0
 800038a:	2180      	movs	r1, #128	; 0x80
 800038c:	4855      	ldr	r0, [pc, #340]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800038e:	f001 f841 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_b_GPIO_Port, SEG_UD_b_Pin, SET);
 8000392:	2201      	movs	r2, #1
 8000394:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000398:	4852      	ldr	r0, [pc, #328]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800039a:	f001 f83b 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_c_GPIO_Port, SEG_UD_c_Pin, RESET);
 800039e:	2200      	movs	r2, #0
 80003a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003a4:	484f      	ldr	r0, [pc, #316]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80003a6:	f001 f835 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_d_GPIO_Port, SEG_UD_d_Pin, RESET);
 80003aa:	2200      	movs	r2, #0
 80003ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003b0:	484c      	ldr	r0, [pc, #304]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80003b2:	f001 f82f 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_e_GPIO_Port, SEG_UD_e_Pin, RESET);
 80003b6:	2200      	movs	r2, #0
 80003b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003bc:	4849      	ldr	r0, [pc, #292]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80003be:	f001 f829 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_f_GPIO_Port, SEG_UD_f_Pin, RESET);
 80003c2:	2200      	movs	r2, #0
 80003c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003c8:	4846      	ldr	r0, [pc, #280]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80003ca:	f001 f823 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_g_GPIO_Port, SEG_UD_g_Pin, RESET);
 80003ce:	2200      	movs	r2, #0
 80003d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003d4:	4843      	ldr	r0, [pc, #268]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80003d6:	f001 f81d 	bl	8001414 <HAL_GPIO_WritePin>
					break;
 80003da:	e07e      	b.n	80004da <display7SEG_UD.5433+0x38e>
				case 7:
					HAL_GPIO_WritePin(SEG_UD_a_GPIO_Port, SEG_UD_a_Pin, RESET);
 80003dc:	2200      	movs	r2, #0
 80003de:	2180      	movs	r1, #128	; 0x80
 80003e0:	4840      	ldr	r0, [pc, #256]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80003e2:	f001 f817 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_b_GPIO_Port, SEG_UD_b_Pin, RESET);
 80003e6:	2200      	movs	r2, #0
 80003e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003ec:	483d      	ldr	r0, [pc, #244]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80003ee:	f001 f811 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_c_GPIO_Port, SEG_UD_c_Pin, RESET);
 80003f2:	2200      	movs	r2, #0
 80003f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003f8:	483a      	ldr	r0, [pc, #232]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80003fa:	f001 f80b 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_d_GPIO_Port, SEG_UD_d_Pin, SET);
 80003fe:	2201      	movs	r2, #1
 8000400:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000404:	4837      	ldr	r0, [pc, #220]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000406:	f001 f805 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_e_GPIO_Port, SEG_UD_e_Pin, SET);
 800040a:	2201      	movs	r2, #1
 800040c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000410:	4834      	ldr	r0, [pc, #208]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000412:	f000 ffff 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_f_GPIO_Port, SEG_UD_f_Pin, SET);
 8000416:	2201      	movs	r2, #1
 8000418:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800041c:	4831      	ldr	r0, [pc, #196]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800041e:	f000 fff9 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_g_GPIO_Port, SEG_UD_g_Pin, SET);
 8000422:	2201      	movs	r2, #1
 8000424:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000428:	482e      	ldr	r0, [pc, #184]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800042a:	f000 fff3 	bl	8001414 <HAL_GPIO_WritePin>
					break;
 800042e:	e054      	b.n	80004da <display7SEG_UD.5433+0x38e>
				case 8:
					HAL_GPIO_WritePin(SEG_UD_a_GPIO_Port, SEG_UD_a_Pin, RESET);
 8000430:	2200      	movs	r2, #0
 8000432:	2180      	movs	r1, #128	; 0x80
 8000434:	482b      	ldr	r0, [pc, #172]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000436:	f000 ffed 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_b_GPIO_Port, SEG_UD_b_Pin, RESET);
 800043a:	2200      	movs	r2, #0
 800043c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000440:	4828      	ldr	r0, [pc, #160]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000442:	f000 ffe7 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_c_GPIO_Port, SEG_UD_c_Pin, RESET);
 8000446:	2200      	movs	r2, #0
 8000448:	f44f 7100 	mov.w	r1, #512	; 0x200
 800044c:	4825      	ldr	r0, [pc, #148]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800044e:	f000 ffe1 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_d_GPIO_Port, SEG_UD_d_Pin, RESET);
 8000452:	2200      	movs	r2, #0
 8000454:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000458:	4822      	ldr	r0, [pc, #136]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800045a:	f000 ffdb 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_e_GPIO_Port, SEG_UD_e_Pin, RESET);
 800045e:	2200      	movs	r2, #0
 8000460:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000464:	481f      	ldr	r0, [pc, #124]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000466:	f000 ffd5 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_f_GPIO_Port, SEG_UD_f_Pin, RESET);
 800046a:	2200      	movs	r2, #0
 800046c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000470:	481c      	ldr	r0, [pc, #112]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000472:	f000 ffcf 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_g_GPIO_Port, SEG_UD_g_Pin, RESET);
 8000476:	2200      	movs	r2, #0
 8000478:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800047c:	4819      	ldr	r0, [pc, #100]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800047e:	f000 ffc9 	bl	8001414 <HAL_GPIO_WritePin>
					break;
 8000482:	e02a      	b.n	80004da <display7SEG_UD.5433+0x38e>
				case 9:
					HAL_GPIO_WritePin(SEG_UD_a_GPIO_Port, SEG_UD_a_Pin, RESET);
 8000484:	2200      	movs	r2, #0
 8000486:	2180      	movs	r1, #128	; 0x80
 8000488:	4816      	ldr	r0, [pc, #88]	; (80004e4 <display7SEG_UD.5433+0x398>)
 800048a:	f000 ffc3 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_b_GPIO_Port, SEG_UD_b_Pin, RESET);
 800048e:	2200      	movs	r2, #0
 8000490:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000494:	4813      	ldr	r0, [pc, #76]	; (80004e4 <display7SEG_UD.5433+0x398>)
 8000496:	f000 ffbd 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_c_GPIO_Port, SEG_UD_c_Pin, RESET);
 800049a:	2200      	movs	r2, #0
 800049c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004a0:	4810      	ldr	r0, [pc, #64]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80004a2:	f000 ffb7 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_d_GPIO_Port, SEG_UD_d_Pin, RESET);
 80004a6:	2200      	movs	r2, #0
 80004a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004ac:	480d      	ldr	r0, [pc, #52]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80004ae:	f000 ffb1 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_e_GPIO_Port, SEG_UD_e_Pin, SET);
 80004b2:	2201      	movs	r2, #1
 80004b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004b8:	480a      	ldr	r0, [pc, #40]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80004ba:	f000 ffab 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_f_GPIO_Port, SEG_UD_f_Pin, RESET);
 80004be:	2200      	movs	r2, #0
 80004c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004c4:	4807      	ldr	r0, [pc, #28]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80004c6:	f000 ffa5 	bl	8001414 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(SEG_UD_g_GPIO_Port, SEG_UD_g_Pin, RESET);
 80004ca:	2200      	movs	r2, #0
 80004cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004d0:	4804      	ldr	r0, [pc, #16]	; (80004e4 <display7SEG_UD.5433+0x398>)
 80004d2:	f000 ff9f 	bl	8001414 <HAL_GPIO_WritePin>
					break;
 80004d6:	e000      	b.n	80004da <display7SEG_UD.5433+0x38e>
				default:
					break;
 80004d8:	bf00      	nop
			}
		}
 80004da:	bf00      	nop
 80004dc:	3708      	adds	r7, #8
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	40010800 	.word	0x40010800

080004e8 <main>:
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b086      	sub	sp, #24
 80004ec:	af00      	add	r7, sp, #0
int main(void)
 80004ee:	f107 0320 	add.w	r3, r7, #32
 80004f2:	617b      	str	r3, [r7, #20]
	int led_status_UD = RED_ON;
 80004f4:	2300      	movs	r3, #0
 80004f6:	613b      	str	r3, [r7, #16]
	int led_status_RL = GREEN_ON;
 80004f8:	2302      	movs	r3, #2
 80004fa:	60bb      	str	r3, [r7, #8]
	int counter_UD = 6;
 80004fc:	2306      	movs	r3, #6
 80004fe:	60fb      	str	r3, [r7, #12]
	int counter_RL = 3;
 8000500:	2303      	movs	r3, #3
 8000502:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000504:	f000 fca2 	bl	8000e4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000508:	f000 fb76 	bl	8000bf8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800050c:	f000 fbb0 	bl	8000c70 <MX_GPIO_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  init_exercise5();
 8000510:	1d3b      	adds	r3, r7, #4
 8000512:	469c      	mov	ip, r3
 8000514:	f000 f9cc 	bl	80008b0 <init_exercise5.5462>
  while (1)
  {
	  HAL_GPIO_TogglePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin);
 8000518:	2120      	movs	r1, #32
 800051a:	4806      	ldr	r0, [pc, #24]	; (8000534 <main+0x4c>)
 800051c:	f000 ff92 	bl	8001444 <HAL_GPIO_TogglePin>
	  exercise5_run();
 8000520:	1d3b      	adds	r3, r7, #4
 8000522:	469c      	mov	ip, r3
 8000524:	f000 fad0 	bl	8000ac8 <exercise5_run.5476>
	  HAL_Delay(1000);
 8000528:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800052c:	f000 fcf0 	bl	8000f10 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_BLINKY_GPIO_Port, LED_BLINKY_Pin);
 8000530:	e7f2      	b.n	8000518 <main+0x30>
 8000532:	bf00      	nop
 8000534:	40010800 	.word	0x40010800

08000538 <display7SEG_RL.5448>:
	void display7SEG_RL(int num) {
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
 8000540:	f8c7 c000 	str.w	ip, [r7]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2b09      	cmp	r3, #9
 8000548:	f200 81a8 	bhi.w	800089c <display7SEG_RL.5448+0x364>
 800054c:	a201      	add	r2, pc, #4	; (adr r2, 8000554 <display7SEG_RL.5448+0x1c>)
 800054e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000552:	bf00      	nop
 8000554:	0800057d 	.word	0x0800057d
 8000558:	080005cd 	.word	0x080005cd
 800055c:	0800061d 	.word	0x0800061d
 8000560:	0800066d 	.word	0x0800066d
 8000564:	080006bd 	.word	0x080006bd
 8000568:	0800070d 	.word	0x0800070d
 800056c:	0800075d 	.word	0x0800075d
 8000570:	080007ad 	.word	0x080007ad
 8000574:	080007fd 	.word	0x080007fd
 8000578:	0800084d 	.word	0x0800084d
						HAL_GPIO_WritePin(SEG_RL_a_GPIO_Port, SEG_RL_a_Pin, RESET);
 800057c:	2200      	movs	r2, #0
 800057e:	2102      	movs	r1, #2
 8000580:	48c9      	ldr	r0, [pc, #804]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000582:	f000 ff47 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_b_GPIO_Port, SEG_RL_b_Pin, RESET);
 8000586:	2200      	movs	r2, #0
 8000588:	2104      	movs	r1, #4
 800058a:	48c7      	ldr	r0, [pc, #796]	; (80008a8 <display7SEG_RL.5448+0x370>)
 800058c:	f000 ff42 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_c_GPIO_Port, SEG_RL_c_Pin, RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	2108      	movs	r1, #8
 8000594:	48c4      	ldr	r0, [pc, #784]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000596:	f000 ff3d 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_d_GPIO_Port, SEG_RL_d_Pin, RESET);
 800059a:	2200      	movs	r2, #0
 800059c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005a0:	48c2      	ldr	r0, [pc, #776]	; (80008ac <display7SEG_RL.5448+0x374>)
 80005a2:	f000 ff37 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_e_GPIO_Port, SEG_RL_e_Pin, RESET);
 80005a6:	2200      	movs	r2, #0
 80005a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ac:	48bf      	ldr	r0, [pc, #764]	; (80008ac <display7SEG_RL.5448+0x374>)
 80005ae:	f000 ff31 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_f_GPIO_Port, SEG_RL_f_Pin, RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005b8:	48bc      	ldr	r0, [pc, #752]	; (80008ac <display7SEG_RL.5448+0x374>)
 80005ba:	f000 ff2b 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_g_GPIO_Port, SEG_RL_g_Pin, SET);
 80005be:	2201      	movs	r2, #1
 80005c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005c4:	48b9      	ldr	r0, [pc, #740]	; (80008ac <display7SEG_RL.5448+0x374>)
 80005c6:	f000 ff25 	bl	8001414 <HAL_GPIO_WritePin>
						break;
 80005ca:	e168      	b.n	800089e <display7SEG_RL.5448+0x366>
						HAL_GPIO_WritePin(SEG_RL_a_GPIO_Port, SEG_RL_a_Pin, SET);
 80005cc:	2201      	movs	r2, #1
 80005ce:	2102      	movs	r1, #2
 80005d0:	48b5      	ldr	r0, [pc, #724]	; (80008a8 <display7SEG_RL.5448+0x370>)
 80005d2:	f000 ff1f 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_b_GPIO_Port, SEG_RL_b_Pin, RESET);
 80005d6:	2200      	movs	r2, #0
 80005d8:	2104      	movs	r1, #4
 80005da:	48b3      	ldr	r0, [pc, #716]	; (80008a8 <display7SEG_RL.5448+0x370>)
 80005dc:	f000 ff1a 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_c_GPIO_Port, SEG_RL_c_Pin, RESET);
 80005e0:	2200      	movs	r2, #0
 80005e2:	2108      	movs	r1, #8
 80005e4:	48b0      	ldr	r0, [pc, #704]	; (80008a8 <display7SEG_RL.5448+0x370>)
 80005e6:	f000 ff15 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_d_GPIO_Port, SEG_RL_d_Pin, SET);
 80005ea:	2201      	movs	r2, #1
 80005ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005f0:	48ae      	ldr	r0, [pc, #696]	; (80008ac <display7SEG_RL.5448+0x374>)
 80005f2:	f000 ff0f 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_e_GPIO_Port, SEG_RL_e_Pin, SET);
 80005f6:	2201      	movs	r2, #1
 80005f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005fc:	48ab      	ldr	r0, [pc, #684]	; (80008ac <display7SEG_RL.5448+0x374>)
 80005fe:	f000 ff09 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_f_GPIO_Port, SEG_RL_f_Pin, SET);
 8000602:	2201      	movs	r2, #1
 8000604:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000608:	48a8      	ldr	r0, [pc, #672]	; (80008ac <display7SEG_RL.5448+0x374>)
 800060a:	f000 ff03 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_g_GPIO_Port, SEG_RL_g_Pin, SET);
 800060e:	2201      	movs	r2, #1
 8000610:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000614:	48a5      	ldr	r0, [pc, #660]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000616:	f000 fefd 	bl	8001414 <HAL_GPIO_WritePin>
						break;
 800061a:	e140      	b.n	800089e <display7SEG_RL.5448+0x366>
						HAL_GPIO_WritePin(SEG_RL_a_GPIO_Port, SEG_RL_a_Pin, RESET);
 800061c:	2200      	movs	r2, #0
 800061e:	2102      	movs	r1, #2
 8000620:	48a1      	ldr	r0, [pc, #644]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000622:	f000 fef7 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_b_GPIO_Port, SEG_RL_b_Pin, RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	2104      	movs	r1, #4
 800062a:	489f      	ldr	r0, [pc, #636]	; (80008a8 <display7SEG_RL.5448+0x370>)
 800062c:	f000 fef2 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_c_GPIO_Port, SEG_RL_c_Pin, SET);
 8000630:	2201      	movs	r2, #1
 8000632:	2108      	movs	r1, #8
 8000634:	489c      	ldr	r0, [pc, #624]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000636:	f000 feed 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_d_GPIO_Port, SEG_RL_d_Pin, RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000640:	489a      	ldr	r0, [pc, #616]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000642:	f000 fee7 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_e_GPIO_Port, SEG_RL_e_Pin, RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800064c:	4897      	ldr	r0, [pc, #604]	; (80008ac <display7SEG_RL.5448+0x374>)
 800064e:	f000 fee1 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_f_GPIO_Port, SEG_RL_f_Pin, SET);
 8000652:	2201      	movs	r2, #1
 8000654:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000658:	4894      	ldr	r0, [pc, #592]	; (80008ac <display7SEG_RL.5448+0x374>)
 800065a:	f000 fedb 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_g_GPIO_Port, SEG_RL_g_Pin, RESET);
 800065e:	2200      	movs	r2, #0
 8000660:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000664:	4891      	ldr	r0, [pc, #580]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000666:	f000 fed5 	bl	8001414 <HAL_GPIO_WritePin>
						break;
 800066a:	e118      	b.n	800089e <display7SEG_RL.5448+0x366>
						HAL_GPIO_WritePin(SEG_RL_a_GPIO_Port, SEG_RL_a_Pin, RESET);
 800066c:	2200      	movs	r2, #0
 800066e:	2102      	movs	r1, #2
 8000670:	488d      	ldr	r0, [pc, #564]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000672:	f000 fecf 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_b_GPIO_Port, SEG_RL_b_Pin, RESET);
 8000676:	2200      	movs	r2, #0
 8000678:	2104      	movs	r1, #4
 800067a:	488b      	ldr	r0, [pc, #556]	; (80008a8 <display7SEG_RL.5448+0x370>)
 800067c:	f000 feca 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_c_GPIO_Port, SEG_RL_c_Pin, RESET);
 8000680:	2200      	movs	r2, #0
 8000682:	2108      	movs	r1, #8
 8000684:	4888      	ldr	r0, [pc, #544]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000686:	f000 fec5 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_d_GPIO_Port, SEG_RL_d_Pin, RESET);
 800068a:	2200      	movs	r2, #0
 800068c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000690:	4886      	ldr	r0, [pc, #536]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000692:	f000 febf 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_e_GPIO_Port, SEG_RL_e_Pin, SET);
 8000696:	2201      	movs	r2, #1
 8000698:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800069c:	4883      	ldr	r0, [pc, #524]	; (80008ac <display7SEG_RL.5448+0x374>)
 800069e:	f000 feb9 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_f_GPIO_Port, SEG_RL_f_Pin, SET);
 80006a2:	2201      	movs	r2, #1
 80006a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006a8:	4880      	ldr	r0, [pc, #512]	; (80008ac <display7SEG_RL.5448+0x374>)
 80006aa:	f000 feb3 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_g_GPIO_Port, SEG_RL_g_Pin, RESET);
 80006ae:	2200      	movs	r2, #0
 80006b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006b4:	487d      	ldr	r0, [pc, #500]	; (80008ac <display7SEG_RL.5448+0x374>)
 80006b6:	f000 fead 	bl	8001414 <HAL_GPIO_WritePin>
						break;
 80006ba:	e0f0      	b.n	800089e <display7SEG_RL.5448+0x366>
						HAL_GPIO_WritePin(SEG_RL_a_GPIO_Port, SEG_RL_a_Pin, SET);
 80006bc:	2201      	movs	r2, #1
 80006be:	2102      	movs	r1, #2
 80006c0:	4879      	ldr	r0, [pc, #484]	; (80008a8 <display7SEG_RL.5448+0x370>)
 80006c2:	f000 fea7 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_b_GPIO_Port, SEG_RL_b_Pin, RESET);
 80006c6:	2200      	movs	r2, #0
 80006c8:	2104      	movs	r1, #4
 80006ca:	4877      	ldr	r0, [pc, #476]	; (80008a8 <display7SEG_RL.5448+0x370>)
 80006cc:	f000 fea2 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_c_GPIO_Port, SEG_RL_c_Pin, RESET);
 80006d0:	2200      	movs	r2, #0
 80006d2:	2108      	movs	r1, #8
 80006d4:	4874      	ldr	r0, [pc, #464]	; (80008a8 <display7SEG_RL.5448+0x370>)
 80006d6:	f000 fe9d 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_d_GPIO_Port, SEG_RL_d_Pin, SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006e0:	4872      	ldr	r0, [pc, #456]	; (80008ac <display7SEG_RL.5448+0x374>)
 80006e2:	f000 fe97 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_e_GPIO_Port, SEG_RL_e_Pin, SET);
 80006e6:	2201      	movs	r2, #1
 80006e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006ec:	486f      	ldr	r0, [pc, #444]	; (80008ac <display7SEG_RL.5448+0x374>)
 80006ee:	f000 fe91 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_f_GPIO_Port, SEG_RL_f_Pin, RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006f8:	486c      	ldr	r0, [pc, #432]	; (80008ac <display7SEG_RL.5448+0x374>)
 80006fa:	f000 fe8b 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_g_GPIO_Port, SEG_RL_g_Pin, RESET);
 80006fe:	2200      	movs	r2, #0
 8000700:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000704:	4869      	ldr	r0, [pc, #420]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000706:	f000 fe85 	bl	8001414 <HAL_GPIO_WritePin>
						break;
 800070a:	e0c8      	b.n	800089e <display7SEG_RL.5448+0x366>
						HAL_GPIO_WritePin(SEG_RL_a_GPIO_Port, SEG_RL_a_Pin, RESET);
 800070c:	2200      	movs	r2, #0
 800070e:	2102      	movs	r1, #2
 8000710:	4865      	ldr	r0, [pc, #404]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000712:	f000 fe7f 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_b_GPIO_Port, SEG_RL_b_Pin, SET);
 8000716:	2201      	movs	r2, #1
 8000718:	2104      	movs	r1, #4
 800071a:	4863      	ldr	r0, [pc, #396]	; (80008a8 <display7SEG_RL.5448+0x370>)
 800071c:	f000 fe7a 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_c_GPIO_Port, SEG_RL_c_Pin, RESET);
 8000720:	2200      	movs	r2, #0
 8000722:	2108      	movs	r1, #8
 8000724:	4860      	ldr	r0, [pc, #384]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000726:	f000 fe75 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_d_GPIO_Port, SEG_RL_d_Pin, RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000730:	485e      	ldr	r0, [pc, #376]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000732:	f000 fe6f 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_e_GPIO_Port, SEG_RL_e_Pin, SET);
 8000736:	2201      	movs	r2, #1
 8000738:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800073c:	485b      	ldr	r0, [pc, #364]	; (80008ac <display7SEG_RL.5448+0x374>)
 800073e:	f000 fe69 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_f_GPIO_Port, SEG_RL_f_Pin, RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000748:	4858      	ldr	r0, [pc, #352]	; (80008ac <display7SEG_RL.5448+0x374>)
 800074a:	f000 fe63 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_g_GPIO_Port, SEG_RL_g_Pin, RESET);
 800074e:	2200      	movs	r2, #0
 8000750:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000754:	4855      	ldr	r0, [pc, #340]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000756:	f000 fe5d 	bl	8001414 <HAL_GPIO_WritePin>
						break;
 800075a:	e0a0      	b.n	800089e <display7SEG_RL.5448+0x366>
						HAL_GPIO_WritePin(SEG_RL_a_GPIO_Port, SEG_RL_a_Pin, RESET);
 800075c:	2200      	movs	r2, #0
 800075e:	2102      	movs	r1, #2
 8000760:	4851      	ldr	r0, [pc, #324]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000762:	f000 fe57 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_b_GPIO_Port, SEG_RL_b_Pin, SET);
 8000766:	2201      	movs	r2, #1
 8000768:	2104      	movs	r1, #4
 800076a:	484f      	ldr	r0, [pc, #316]	; (80008a8 <display7SEG_RL.5448+0x370>)
 800076c:	f000 fe52 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_c_GPIO_Port, SEG_RL_c_Pin, RESET);
 8000770:	2200      	movs	r2, #0
 8000772:	2108      	movs	r1, #8
 8000774:	484c      	ldr	r0, [pc, #304]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000776:	f000 fe4d 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_d_GPIO_Port, SEG_RL_d_Pin, RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000780:	484a      	ldr	r0, [pc, #296]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000782:	f000 fe47 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_e_GPIO_Port, SEG_RL_e_Pin, RESET);
 8000786:	2200      	movs	r2, #0
 8000788:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800078c:	4847      	ldr	r0, [pc, #284]	; (80008ac <display7SEG_RL.5448+0x374>)
 800078e:	f000 fe41 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_f_GPIO_Port, SEG_RL_f_Pin, RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000798:	4844      	ldr	r0, [pc, #272]	; (80008ac <display7SEG_RL.5448+0x374>)
 800079a:	f000 fe3b 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_g_GPIO_Port, SEG_RL_g_Pin, RESET);
 800079e:	2200      	movs	r2, #0
 80007a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007a4:	4841      	ldr	r0, [pc, #260]	; (80008ac <display7SEG_RL.5448+0x374>)
 80007a6:	f000 fe35 	bl	8001414 <HAL_GPIO_WritePin>
						break;
 80007aa:	e078      	b.n	800089e <display7SEG_RL.5448+0x366>
						HAL_GPIO_WritePin(SEG_RL_a_GPIO_Port, SEG_RL_a_Pin, RESET);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2102      	movs	r1, #2
 80007b0:	483d      	ldr	r0, [pc, #244]	; (80008a8 <display7SEG_RL.5448+0x370>)
 80007b2:	f000 fe2f 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_b_GPIO_Port, SEG_RL_b_Pin, RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2104      	movs	r1, #4
 80007ba:	483b      	ldr	r0, [pc, #236]	; (80008a8 <display7SEG_RL.5448+0x370>)
 80007bc:	f000 fe2a 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_c_GPIO_Port, SEG_RL_c_Pin, RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	2108      	movs	r1, #8
 80007c4:	4838      	ldr	r0, [pc, #224]	; (80008a8 <display7SEG_RL.5448+0x370>)
 80007c6:	f000 fe25 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_d_GPIO_Port, SEG_RL_d_Pin, SET);
 80007ca:	2201      	movs	r2, #1
 80007cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007d0:	4836      	ldr	r0, [pc, #216]	; (80008ac <display7SEG_RL.5448+0x374>)
 80007d2:	f000 fe1f 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_e_GPIO_Port, SEG_RL_e_Pin, SET);
 80007d6:	2201      	movs	r2, #1
 80007d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007dc:	4833      	ldr	r0, [pc, #204]	; (80008ac <display7SEG_RL.5448+0x374>)
 80007de:	f000 fe19 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_f_GPIO_Port, SEG_RL_f_Pin, SET);
 80007e2:	2201      	movs	r2, #1
 80007e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007e8:	4830      	ldr	r0, [pc, #192]	; (80008ac <display7SEG_RL.5448+0x374>)
 80007ea:	f000 fe13 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_g_GPIO_Port, SEG_RL_g_Pin, SET);
 80007ee:	2201      	movs	r2, #1
 80007f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007f4:	482d      	ldr	r0, [pc, #180]	; (80008ac <display7SEG_RL.5448+0x374>)
 80007f6:	f000 fe0d 	bl	8001414 <HAL_GPIO_WritePin>
						break;
 80007fa:	e050      	b.n	800089e <display7SEG_RL.5448+0x366>
						HAL_GPIO_WritePin(SEG_RL_a_GPIO_Port, SEG_RL_a_Pin, RESET);
 80007fc:	2200      	movs	r2, #0
 80007fe:	2102      	movs	r1, #2
 8000800:	4829      	ldr	r0, [pc, #164]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000802:	f000 fe07 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_b_GPIO_Port, SEG_RL_b_Pin, RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	2104      	movs	r1, #4
 800080a:	4827      	ldr	r0, [pc, #156]	; (80008a8 <display7SEG_RL.5448+0x370>)
 800080c:	f000 fe02 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_c_GPIO_Port, SEG_RL_c_Pin, RESET);
 8000810:	2200      	movs	r2, #0
 8000812:	2108      	movs	r1, #8
 8000814:	4824      	ldr	r0, [pc, #144]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000816:	f000 fdfd 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_d_GPIO_Port, SEG_RL_d_Pin, RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000820:	4822      	ldr	r0, [pc, #136]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000822:	f000 fdf7 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_e_GPIO_Port, SEG_RL_e_Pin, RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800082c:	481f      	ldr	r0, [pc, #124]	; (80008ac <display7SEG_RL.5448+0x374>)
 800082e:	f000 fdf1 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_f_GPIO_Port, SEG_RL_f_Pin, RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000838:	481c      	ldr	r0, [pc, #112]	; (80008ac <display7SEG_RL.5448+0x374>)
 800083a:	f000 fdeb 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_g_GPIO_Port, SEG_RL_g_Pin, RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000844:	4819      	ldr	r0, [pc, #100]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000846:	f000 fde5 	bl	8001414 <HAL_GPIO_WritePin>
						break;
 800084a:	e028      	b.n	800089e <display7SEG_RL.5448+0x366>
						HAL_GPIO_WritePin(SEG_RL_a_GPIO_Port, SEG_RL_a_Pin, RESET);
 800084c:	2200      	movs	r2, #0
 800084e:	2102      	movs	r1, #2
 8000850:	4815      	ldr	r0, [pc, #84]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000852:	f000 fddf 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_b_GPIO_Port, SEG_RL_b_Pin, RESET);
 8000856:	2200      	movs	r2, #0
 8000858:	2104      	movs	r1, #4
 800085a:	4813      	ldr	r0, [pc, #76]	; (80008a8 <display7SEG_RL.5448+0x370>)
 800085c:	f000 fdda 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_c_GPIO_Port, SEG_RL_c_Pin, RESET);
 8000860:	2200      	movs	r2, #0
 8000862:	2108      	movs	r1, #8
 8000864:	4810      	ldr	r0, [pc, #64]	; (80008a8 <display7SEG_RL.5448+0x370>)
 8000866:	f000 fdd5 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_d_GPIO_Port, SEG_RL_d_Pin, RESET);
 800086a:	2200      	movs	r2, #0
 800086c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000870:	480e      	ldr	r0, [pc, #56]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000872:	f000 fdcf 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_e_GPIO_Port, SEG_RL_e_Pin, SET);
 8000876:	2201      	movs	r2, #1
 8000878:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800087c:	480b      	ldr	r0, [pc, #44]	; (80008ac <display7SEG_RL.5448+0x374>)
 800087e:	f000 fdc9 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_f_GPIO_Port, SEG_RL_f_Pin, RESET);
 8000882:	2200      	movs	r2, #0
 8000884:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000888:	4808      	ldr	r0, [pc, #32]	; (80008ac <display7SEG_RL.5448+0x374>)
 800088a:	f000 fdc3 	bl	8001414 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(SEG_RL_g_GPIO_Port, SEG_RL_g_Pin, RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000894:	4805      	ldr	r0, [pc, #20]	; (80008ac <display7SEG_RL.5448+0x374>)
 8000896:	f000 fdbd 	bl	8001414 <HAL_GPIO_WritePin>
						break;
 800089a:	e000      	b.n	800089e <display7SEG_RL.5448+0x366>
						break;
 800089c:	bf00      	nop
			}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40010800 	.word	0x40010800
 80008ac:	40010c00 	.word	0x40010c00

080008b0 <init_exercise5.5462>:
	void init_exercise5() {
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	f8c7 c004 	str.w	ip, [r7, #4]
	}
 80008ba:	bf00      	nop
 80008bc:	370c      	adds	r7, #12
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr

080008c4 <red_on_UD.5464>:
	void red_on_UD() {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	f8c7 c004 	str.w	ip, [r7, #4]
        HAL_GPIO_WritePin(LED_RED_UP_GPIO_Port, LED_RED_UP_Pin, GPIO_PIN_SET);
 80008ce:	2201      	movs	r2, #1
 80008d0:	2101      	movs	r1, #1
 80008d2:	4810      	ldr	r0, [pc, #64]	; (8000914 <red_on_UD.5464+0x50>)
 80008d4:	f000 fd9e 	bl	8001414 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_YELLOW_UP_GPIO_Port, LED_YELLOW_UP_Pin, GPIO_PIN_RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	2102      	movs	r1, #2
 80008dc:	480d      	ldr	r0, [pc, #52]	; (8000914 <red_on_UD.5464+0x50>)
 80008de:	f000 fd99 	bl	8001414 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN_UP_GPIO_Port, LED_GREEN_UP_Pin, GPIO_PIN_RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2104      	movs	r1, #4
 80008e6:	480b      	ldr	r0, [pc, #44]	; (8000914 <red_on_UD.5464+0x50>)
 80008e8:	f000 fd94 	bl	8001414 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_RED_DOWN_GPIO_Port, LED_RED_DOWN_Pin, GPIO_PIN_SET);
 80008ec:	2201      	movs	r2, #1
 80008ee:	2140      	movs	r1, #64	; 0x40
 80008f0:	4808      	ldr	r0, [pc, #32]	; (8000914 <red_on_UD.5464+0x50>)
 80008f2:	f000 fd8f 	bl	8001414 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_YELLOW_DOWN_GPIO_Port, LED_YELLOW_DOWN_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2180      	movs	r1, #128	; 0x80
 80008fa:	4806      	ldr	r0, [pc, #24]	; (8000914 <red_on_UD.5464+0x50>)
 80008fc:	f000 fd8a 	bl	8001414 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN_DOWN_GPIO_Port, LED_GREEN_DOWN_Pin, GPIO_PIN_RESET);
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000906:	4803      	ldr	r0, [pc, #12]	; (8000914 <red_on_UD.5464+0x50>)
 8000908:	f000 fd84 	bl	8001414 <HAL_GPIO_WritePin>
	}
 800090c:	bf00      	nop
 800090e:	3708      	adds	r7, #8
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40010c00 	.word	0x40010c00

08000918 <yellow_on_UD.5466>:
	void yellow_on_UD() {
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	f8c7 c004 	str.w	ip, [r7, #4]
		HAL_GPIO_WritePin(LED_RED_UP_GPIO_Port, LED_RED_UP_Pin, GPIO_PIN_RESET);
 8000922:	2200      	movs	r2, #0
 8000924:	2101      	movs	r1, #1
 8000926:	4810      	ldr	r0, [pc, #64]	; (8000968 <yellow_on_UD.5466+0x50>)
 8000928:	f000 fd74 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_UP_GPIO_Port, LED_YELLOW_UP_Pin, GPIO_PIN_SET);
 800092c:	2201      	movs	r2, #1
 800092e:	2102      	movs	r1, #2
 8000930:	480d      	ldr	r0, [pc, #52]	; (8000968 <yellow_on_UD.5466+0x50>)
 8000932:	f000 fd6f 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_UP_GPIO_Port, LED_GREEN_UP_Pin, GPIO_PIN_RESET);
 8000936:	2200      	movs	r2, #0
 8000938:	2104      	movs	r1, #4
 800093a:	480b      	ldr	r0, [pc, #44]	; (8000968 <yellow_on_UD.5466+0x50>)
 800093c:	f000 fd6a 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_DOWN_GPIO_Port, LED_RED_DOWN_Pin, GPIO_PIN_RESET);
 8000940:	2200      	movs	r2, #0
 8000942:	2140      	movs	r1, #64	; 0x40
 8000944:	4808      	ldr	r0, [pc, #32]	; (8000968 <yellow_on_UD.5466+0x50>)
 8000946:	f000 fd65 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_DOWN_GPIO_Port, LED_YELLOW_DOWN_Pin, GPIO_PIN_SET);
 800094a:	2201      	movs	r2, #1
 800094c:	2180      	movs	r1, #128	; 0x80
 800094e:	4806      	ldr	r0, [pc, #24]	; (8000968 <yellow_on_UD.5466+0x50>)
 8000950:	f000 fd60 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_DOWN_GPIO_Port, LED_GREEN_DOWN_Pin, GPIO_PIN_RESET);
 8000954:	2200      	movs	r2, #0
 8000956:	f44f 7180 	mov.w	r1, #256	; 0x100
 800095a:	4803      	ldr	r0, [pc, #12]	; (8000968 <yellow_on_UD.5466+0x50>)
 800095c:	f000 fd5a 	bl	8001414 <HAL_GPIO_WritePin>
	}
 8000960:	bf00      	nop
 8000962:	3708      	adds	r7, #8
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	40010c00 	.word	0x40010c00

0800096c <green_on_UD.5468>:
	void green_on_UD() {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	f8c7 c004 	str.w	ip, [r7, #4]
		HAL_GPIO_WritePin(LED_RED_UP_GPIO_Port, LED_RED_UP_Pin, GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	2101      	movs	r1, #1
 800097a:	4810      	ldr	r0, [pc, #64]	; (80009bc <green_on_UD.5468+0x50>)
 800097c:	f000 fd4a 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_UP_GPIO_Port, LED_YELLOW_UP_Pin, GPIO_PIN_RESET);
 8000980:	2200      	movs	r2, #0
 8000982:	2102      	movs	r1, #2
 8000984:	480d      	ldr	r0, [pc, #52]	; (80009bc <green_on_UD.5468+0x50>)
 8000986:	f000 fd45 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_UP_GPIO_Port, LED_GREEN_UP_Pin, GPIO_PIN_SET);
 800098a:	2201      	movs	r2, #1
 800098c:	2104      	movs	r1, #4
 800098e:	480b      	ldr	r0, [pc, #44]	; (80009bc <green_on_UD.5468+0x50>)
 8000990:	f000 fd40 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_DOWN_GPIO_Port, LED_RED_DOWN_Pin, GPIO_PIN_RESET);
 8000994:	2200      	movs	r2, #0
 8000996:	2140      	movs	r1, #64	; 0x40
 8000998:	4808      	ldr	r0, [pc, #32]	; (80009bc <green_on_UD.5468+0x50>)
 800099a:	f000 fd3b 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_DOWN_GPIO_Port, LED_YELLOW_DOWN_Pin, GPIO_PIN_RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	2180      	movs	r1, #128	; 0x80
 80009a2:	4806      	ldr	r0, [pc, #24]	; (80009bc <green_on_UD.5468+0x50>)
 80009a4:	f000 fd36 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_DOWN_GPIO_Port, LED_GREEN_DOWN_Pin, GPIO_PIN_SET);
 80009a8:	2201      	movs	r2, #1
 80009aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ae:	4803      	ldr	r0, [pc, #12]	; (80009bc <green_on_UD.5468+0x50>)
 80009b0:	f000 fd30 	bl	8001414 <HAL_GPIO_WritePin>
	}
 80009b4:	bf00      	nop
 80009b6:	3708      	adds	r7, #8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40010c00 	.word	0x40010c00

080009c0 <red_on_RL.5470>:
	void red_on_RL() {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	f8c7 c004 	str.w	ip, [r7, #4]
		HAL_GPIO_WritePin(LED_RED_RIGHT_GPIO_Port, LED_RED_RIGHT_Pin, GPIO_PIN_SET);
 80009ca:	2201      	movs	r2, #1
 80009cc:	2108      	movs	r1, #8
 80009ce:	4811      	ldr	r0, [pc, #68]	; (8000a14 <red_on_RL.5470+0x54>)
 80009d0:	f000 fd20 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_RIGHT_GPIO_Port, LED_YELLOW_RIGHT_Pin, GPIO_PIN_RESET);
 80009d4:	2200      	movs	r2, #0
 80009d6:	2110      	movs	r1, #16
 80009d8:	480e      	ldr	r0, [pc, #56]	; (8000a14 <red_on_RL.5470+0x54>)
 80009da:	f000 fd1b 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_RIGHT_GPIO_Port, LED_GREEN_RIGHT_Pin, GPIO_PIN_RESET);
 80009de:	2200      	movs	r2, #0
 80009e0:	2120      	movs	r1, #32
 80009e2:	480c      	ldr	r0, [pc, #48]	; (8000a14 <red_on_RL.5470+0x54>)
 80009e4:	f000 fd16 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_LEFT_GPIO_Port, LED_RED_LEFT_Pin, GPIO_PIN_SET);
 80009e8:	2201      	movs	r2, #1
 80009ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ee:	4809      	ldr	r0, [pc, #36]	; (8000a14 <red_on_RL.5470+0x54>)
 80009f0:	f000 fd10 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_LEFT_GPIO_Port, LED_YELLOW_LEFT_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009fa:	4806      	ldr	r0, [pc, #24]	; (8000a14 <red_on_RL.5470+0x54>)
 80009fc:	f000 fd0a 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_LEFT_GPIO_Port, LED_GREEN_LEFT_Pin, GPIO_PIN_RESET);
 8000a00:	2200      	movs	r2, #0
 8000a02:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a06:	4803      	ldr	r0, [pc, #12]	; (8000a14 <red_on_RL.5470+0x54>)
 8000a08:	f000 fd04 	bl	8001414 <HAL_GPIO_WritePin>
	}
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40010c00 	.word	0x40010c00

08000a18 <yellow_on_RL.5472>:
	void yellow_on_RL() {
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	f8c7 c004 	str.w	ip, [r7, #4]
		HAL_GPIO_WritePin(LED_RED_RIGHT_GPIO_Port, LED_RED_RIGHT_Pin, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2108      	movs	r1, #8
 8000a26:	4811      	ldr	r0, [pc, #68]	; (8000a6c <yellow_on_RL.5472+0x54>)
 8000a28:	f000 fcf4 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_RIGHT_GPIO_Port, LED_YELLOW_RIGHT_Pin, GPIO_PIN_SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	2110      	movs	r1, #16
 8000a30:	480e      	ldr	r0, [pc, #56]	; (8000a6c <yellow_on_RL.5472+0x54>)
 8000a32:	f000 fcef 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_RIGHT_GPIO_Port, LED_GREEN_RIGHT_Pin, GPIO_PIN_RESET);
 8000a36:	2200      	movs	r2, #0
 8000a38:	2120      	movs	r1, #32
 8000a3a:	480c      	ldr	r0, [pc, #48]	; (8000a6c <yellow_on_RL.5472+0x54>)
 8000a3c:	f000 fcea 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_LEFT_GPIO_Port, LED_RED_LEFT_Pin, GPIO_PIN_RESET);
 8000a40:	2200      	movs	r2, #0
 8000a42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a46:	4809      	ldr	r0, [pc, #36]	; (8000a6c <yellow_on_RL.5472+0x54>)
 8000a48:	f000 fce4 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_LEFT_GPIO_Port, LED_YELLOW_LEFT_Pin, GPIO_PIN_SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a52:	4806      	ldr	r0, [pc, #24]	; (8000a6c <yellow_on_RL.5472+0x54>)
 8000a54:	f000 fcde 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_LEFT_GPIO_Port, LED_GREEN_LEFT_Pin, GPIO_PIN_RESET);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a5e:	4803      	ldr	r0, [pc, #12]	; (8000a6c <yellow_on_RL.5472+0x54>)
 8000a60:	f000 fcd8 	bl	8001414 <HAL_GPIO_WritePin>
	}
 8000a64:	bf00      	nop
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40010c00 	.word	0x40010c00

08000a70 <green_on_RL.5474>:
	void green_on_RL() {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	f8c7 c004 	str.w	ip, [r7, #4]
		HAL_GPIO_WritePin(LED_RED_RIGHT_GPIO_Port, LED_RED_RIGHT_Pin, GPIO_PIN_RESET);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2108      	movs	r1, #8
 8000a7e:	4811      	ldr	r0, [pc, #68]	; (8000ac4 <green_on_RL.5474+0x54>)
 8000a80:	f000 fcc8 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_RIGHT_GPIO_Port, LED_YELLOW_RIGHT_Pin, GPIO_PIN_RESET);
 8000a84:	2200      	movs	r2, #0
 8000a86:	2110      	movs	r1, #16
 8000a88:	480e      	ldr	r0, [pc, #56]	; (8000ac4 <green_on_RL.5474+0x54>)
 8000a8a:	f000 fcc3 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_RIGHT_GPIO_Port, LED_GREEN_RIGHT_Pin, GPIO_PIN_SET);
 8000a8e:	2201      	movs	r2, #1
 8000a90:	2120      	movs	r1, #32
 8000a92:	480c      	ldr	r0, [pc, #48]	; (8000ac4 <green_on_RL.5474+0x54>)
 8000a94:	f000 fcbe 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_LEFT_GPIO_Port, LED_RED_LEFT_Pin, GPIO_PIN_RESET);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a9e:	4809      	ldr	r0, [pc, #36]	; (8000ac4 <green_on_RL.5474+0x54>)
 8000aa0:	f000 fcb8 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_LEFT_GPIO_Port, LED_YELLOW_LEFT_Pin, GPIO_PIN_RESET);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aaa:	4806      	ldr	r0, [pc, #24]	; (8000ac4 <green_on_RL.5474+0x54>)
 8000aac:	f000 fcb2 	bl	8001414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_LEFT_GPIO_Port, LED_GREEN_LEFT_Pin, GPIO_PIN_SET);
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ab6:	4803      	ldr	r0, [pc, #12]	; (8000ac4 <green_on_RL.5474+0x54>)
 8000ab8:	f000 fcac 	bl	8001414 <HAL_GPIO_WritePin>
	}
 8000abc:	bf00      	nop
 8000abe:	3708      	adds	r7, #8
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40010c00 	.word	0x40010c00

08000ac8 <exercise5_run.5476>:
	void exercise5_run() {
 8000ac8:	b590      	push	{r4, r7, lr}
 8000aca:	b083      	sub	sp, #12
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4664      	mov	r4, ip
 8000ad0:	f8c7 c004 	str.w	ip, [r7, #4]
		switch(led_status_UD) {
 8000ad4:	68e3      	ldr	r3, [r4, #12]
 8000ad6:	2b02      	cmp	r3, #2
 8000ad8:	d02a      	beq.n	8000b30 <exercise5_run.5476+0x68>
 8000ada:	2b02      	cmp	r3, #2
 8000adc:	dc3a      	bgt.n	8000b54 <exercise5_run.5476+0x8c>
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d002      	beq.n	8000ae8 <exercise5_run.5476+0x20>
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d012      	beq.n	8000b0c <exercise5_run.5476+0x44>
					  break;
 8000ae6:	e035      	b.n	8000b54 <exercise5_run.5476+0x8c>
					  red_on_UD();
 8000ae8:	46a4      	mov	ip, r4
 8000aea:	f7ff feeb 	bl	80008c4 <red_on_UD.5464>
					  display7SEG_UD(counter_UD--);
 8000aee:	68a3      	ldr	r3, [r4, #8]
 8000af0:	1e5a      	subs	r2, r3, #1
 8000af2:	60a2      	str	r2, [r4, #8]
 8000af4:	46a4      	mov	ip, r4
 8000af6:	4618      	mov	r0, r3
 8000af8:	f7ff fb28 	bl	800014c <display7SEG_UD.5433>
					  if (counter_UD <= -1) {
 8000afc:	68a3      	ldr	r3, [r4, #8]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	da2a      	bge.n	8000b58 <exercise5_run.5476+0x90>
						  led_status_UD = GREEN_ON;
 8000b02:	2302      	movs	r3, #2
 8000b04:	60e3      	str	r3, [r4, #12]
						  counter_UD = 3;
 8000b06:	2303      	movs	r3, #3
 8000b08:	60a3      	str	r3, [r4, #8]
					  break;
 8000b0a:	e025      	b.n	8000b58 <exercise5_run.5476+0x90>
					  yellow_on_UD();
 8000b0c:	46a4      	mov	ip, r4
 8000b0e:	f7ff ff03 	bl	8000918 <yellow_on_UD.5466>
					  display7SEG_UD(counter_UD--);
 8000b12:	68a3      	ldr	r3, [r4, #8]
 8000b14:	1e5a      	subs	r2, r3, #1
 8000b16:	60a2      	str	r2, [r4, #8]
 8000b18:	46a4      	mov	ip, r4
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff fb16 	bl	800014c <display7SEG_UD.5433>
					  if (counter_UD <= -1) {
 8000b20:	68a3      	ldr	r3, [r4, #8]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	da1a      	bge.n	8000b5c <exercise5_run.5476+0x94>
						  led_status_UD = RED_ON;
 8000b26:	2300      	movs	r3, #0
 8000b28:	60e3      	str	r3, [r4, #12]
						  counter_UD = 6;
 8000b2a:	2306      	movs	r3, #6
 8000b2c:	60a3      	str	r3, [r4, #8]
					  break;
 8000b2e:	e015      	b.n	8000b5c <exercise5_run.5476+0x94>
					  green_on_UD();
 8000b30:	46a4      	mov	ip, r4
 8000b32:	f7ff ff1b 	bl	800096c <green_on_UD.5468>
					  display7SEG_UD(counter_UD--);
 8000b36:	68a3      	ldr	r3, [r4, #8]
 8000b38:	1e5a      	subs	r2, r3, #1
 8000b3a:	60a2      	str	r2, [r4, #8]
 8000b3c:	46a4      	mov	ip, r4
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff fb04 	bl	800014c <display7SEG_UD.5433>
					  if (counter_UD <= -1) {
 8000b44:	68a3      	ldr	r3, [r4, #8]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	da0a      	bge.n	8000b60 <exercise5_run.5476+0x98>
						  led_status_UD = YELLOW_ON;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	60e3      	str	r3, [r4, #12]
						  counter_UD = 2;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	60a3      	str	r3, [r4, #8]
					  break;
 8000b52:	e005      	b.n	8000b60 <exercise5_run.5476+0x98>
					  break;
 8000b54:	bf00      	nop
 8000b56:	e004      	b.n	8000b62 <exercise5_run.5476+0x9a>
					  break;
 8000b58:	bf00      	nop
 8000b5a:	e002      	b.n	8000b62 <exercise5_run.5476+0x9a>
					  break;
 8000b5c:	bf00      	nop
 8000b5e:	e000      	b.n	8000b62 <exercise5_run.5476+0x9a>
					  break;
 8000b60:	bf00      	nop
		switch(led_status_RL) {
 8000b62:	6863      	ldr	r3, [r4, #4]
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d02a      	beq.n	8000bbe <exercise5_run.5476+0xf6>
 8000b68:	2b02      	cmp	r3, #2
 8000b6a:	dc3a      	bgt.n	8000be2 <exercise5_run.5476+0x11a>
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d002      	beq.n	8000b76 <exercise5_run.5476+0xae>
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d012      	beq.n	8000b9a <exercise5_run.5476+0xd2>
							  break;
 8000b74:	e035      	b.n	8000be2 <exercise5_run.5476+0x11a>
							  red_on_RL();
 8000b76:	46a4      	mov	ip, r4
 8000b78:	f7ff ff22 	bl	80009c0 <red_on_RL.5470>
							  display7SEG_RL(counter_RL--);
 8000b7c:	6823      	ldr	r3, [r4, #0]
 8000b7e:	1e5a      	subs	r2, r3, #1
 8000b80:	6022      	str	r2, [r4, #0]
 8000b82:	46a4      	mov	ip, r4
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff fcd7 	bl	8000538 <display7SEG_RL.5448>
							  if (counter_RL <= -1) {
 8000b8a:	6823      	ldr	r3, [r4, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	da2a      	bge.n	8000be6 <exercise5_run.5476+0x11e>
								  led_status_RL = GREEN_ON;
 8000b90:	2302      	movs	r3, #2
 8000b92:	6063      	str	r3, [r4, #4]
								  counter_RL = 3;
 8000b94:	2303      	movs	r3, #3
 8000b96:	6023      	str	r3, [r4, #0]
							  break;
 8000b98:	e025      	b.n	8000be6 <exercise5_run.5476+0x11e>
							  yellow_on_RL();
 8000b9a:	46a4      	mov	ip, r4
 8000b9c:	f7ff ff3c 	bl	8000a18 <yellow_on_RL.5472>
							  display7SEG_RL(counter_RL--);
 8000ba0:	6823      	ldr	r3, [r4, #0]
 8000ba2:	1e5a      	subs	r2, r3, #1
 8000ba4:	6022      	str	r2, [r4, #0]
 8000ba6:	46a4      	mov	ip, r4
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff fcc5 	bl	8000538 <display7SEG_RL.5448>
							  if (counter_RL <= -1) {
 8000bae:	6823      	ldr	r3, [r4, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	da1a      	bge.n	8000bea <exercise5_run.5476+0x122>
								  led_status_RL = RED_ON;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	6063      	str	r3, [r4, #4]
								  counter_RL = 6;
 8000bb8:	2306      	movs	r3, #6
 8000bba:	6023      	str	r3, [r4, #0]
							  break;
 8000bbc:	e015      	b.n	8000bea <exercise5_run.5476+0x122>
							  green_on_RL();
 8000bbe:	46a4      	mov	ip, r4
 8000bc0:	f7ff ff56 	bl	8000a70 <green_on_RL.5474>
							  display7SEG_RL(counter_RL--);
 8000bc4:	6823      	ldr	r3, [r4, #0]
 8000bc6:	1e5a      	subs	r2, r3, #1
 8000bc8:	6022      	str	r2, [r4, #0]
 8000bca:	46a4      	mov	ip, r4
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff fcb3 	bl	8000538 <display7SEG_RL.5448>
							  if (counter_RL <= -1) {
 8000bd2:	6823      	ldr	r3, [r4, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	da0a      	bge.n	8000bee <exercise5_run.5476+0x126>
								  led_status_RL = YELLOW_ON;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	6063      	str	r3, [r4, #4]
								  counter_RL = 2;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	6023      	str	r3, [r4, #0]
							  break;
 8000be0:	e005      	b.n	8000bee <exercise5_run.5476+0x126>
							  break;
 8000be2:	bf00      	nop
 8000be4:	e004      	b.n	8000bf0 <exercise5_run.5476+0x128>
							  break;
 8000be6:	bf00      	nop
 8000be8:	e002      	b.n	8000bf0 <exercise5_run.5476+0x128>
							  break;
 8000bea:	bf00      	nop
 8000bec:	e000      	b.n	8000bf0 <exercise5_run.5476+0x128>
							  break;
 8000bee:	bf00      	nop
	}
 8000bf0:	bf00      	nop
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd90      	pop	{r4, r7, pc}

08000bf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b090      	sub	sp, #64	; 0x40
 8000bfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfe:	f107 0318 	add.w	r3, r7, #24
 8000c02:	2228      	movs	r2, #40	; 0x28
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f001 f836 	bl	8001c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c22:	2310      	movs	r3, #16
 8000c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c26:	2300      	movs	r3, #0
 8000c28:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2a:	f107 0318 	add.w	r3, r7, #24
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f000 fc22 	bl	8001478 <HAL_RCC_OscConfig>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000c3a:	f000 f87b 	bl	8000d34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c3e:	230f      	movs	r3, #15
 8000c40:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c42:	2300      	movs	r3, #0
 8000c44:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f000 fe8e 	bl	8001978 <HAL_RCC_ClockConfig>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000c62:	f000 f867 	bl	8000d34 <Error_Handler>
  }
}
 8000c66:	bf00      	nop
 8000c68:	3740      	adds	r7, #64	; 0x40
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
	...

08000c70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c76:	f107 0308 	add.w	r3, r7, #8
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
 8000c82:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c84:	4b28      	ldr	r3, [pc, #160]	; (8000d28 <MX_GPIO_Init+0xb8>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	4a27      	ldr	r2, [pc, #156]	; (8000d28 <MX_GPIO_Init+0xb8>)
 8000c8a:	f043 0304 	orr.w	r3, r3, #4
 8000c8e:	6193      	str	r3, [r2, #24]
 8000c90:	4b25      	ldr	r3, [pc, #148]	; (8000d28 <MX_GPIO_Init+0xb8>)
 8000c92:	699b      	ldr	r3, [r3, #24]
 8000c94:	f003 0304 	and.w	r3, r3, #4
 8000c98:	607b      	str	r3, [r7, #4]
 8000c9a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c9c:	4b22      	ldr	r3, [pc, #136]	; (8000d28 <MX_GPIO_Init+0xb8>)
 8000c9e:	699b      	ldr	r3, [r3, #24]
 8000ca0:	4a21      	ldr	r2, [pc, #132]	; (8000d28 <MX_GPIO_Init+0xb8>)
 8000ca2:	f043 0308 	orr.w	r3, r3, #8
 8000ca6:	6193      	str	r3, [r2, #24]
 8000ca8:	4b1f      	ldr	r3, [pc, #124]	; (8000d28 <MX_GPIO_Init+0xb8>)
 8000caa:	699b      	ldr	r3, [r3, #24]
 8000cac:	f003 0308 	and.w	r3, r3, #8
 8000cb0:	603b      	str	r3, [r7, #0]
 8000cb2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_RL_a_Pin|SEG_RL_b_Pin|SEG_RL_c_Pin|LED_BLINKY_Pin
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	f643 71ae 	movw	r1, #16302	; 0x3fae
 8000cba:	481c      	ldr	r0, [pc, #112]	; (8000d2c <MX_GPIO_Init+0xbc>)
 8000cbc:	f000 fbaa 	bl	8001414 <HAL_GPIO_WritePin>
                          |SEG_UD_a_Pin|SEG_UD_b_Pin|SEG_UD_c_Pin|SEG_UD_d_Pin
                          |SEG_UD_e_Pin|SEG_UD_f_Pin|SEG_UD_g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_UP_Pin|LED_YELLOW_UP_Pin|LED_GREEN_UP_Pin|LED_YELLOW_LEFT_Pin
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	f64f 71bf 	movw	r1, #65471	; 0xffbf
 8000cc6:	481a      	ldr	r0, [pc, #104]	; (8000d30 <MX_GPIO_Init+0xc0>)
 8000cc8:	f000 fba4 	bl	8001414 <HAL_GPIO_WritePin>
                          |LED_YELLOW_DOWN_Pin|LED_GREEN_DOWN_Pin|LED_RED_LEFT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SEG_RL_a_Pin SEG_RL_b_Pin SEG_RL_c_Pin LED_BLINKY_Pin
                           SEG_UD_a_Pin SEG_UD_b_Pin SEG_UD_c_Pin SEG_UD_d_Pin
                           SEG_UD_e_Pin SEG_UD_f_Pin SEG_UD_g_Pin */
  GPIO_InitStruct.Pin = SEG_RL_a_Pin|SEG_RL_b_Pin|SEG_RL_c_Pin|LED_BLINKY_Pin
 8000ccc:	f643 73ae 	movw	r3, #16302	; 0x3fae
 8000cd0:	60bb      	str	r3, [r7, #8]
                          |SEG_UD_a_Pin|SEG_UD_b_Pin|SEG_UD_c_Pin|SEG_UD_d_Pin
                          |SEG_UD_e_Pin|SEG_UD_f_Pin|SEG_UD_g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cde:	f107 0308 	add.w	r3, r7, #8
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4811      	ldr	r0, [pc, #68]	; (8000d2c <MX_GPIO_Init+0xbc>)
 8000ce6:	f000 fa1b 	bl	8001120 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_UP_Pin LED_YELLOW_UP_Pin LED_GREEN_UP_Pin LED_YELLOW_LEFT_Pin
                           LED_GREEN_LEFT_Pin SEG_RL_d_Pin SEG_RL_e_Pin SEG_RL_f_Pin
                           SEG_RL_g_Pin LED_RED_RIGHT_Pin LED_YELLOW_RIGHT_Pin LED_GREEN_RIGHT_Pin
                           LED_YELLOW_DOWN_Pin LED_GREEN_DOWN_Pin LED_RED_LEFT_Pin */
  GPIO_InitStruct.Pin = LED_RED_UP_Pin|LED_YELLOW_UP_Pin|LED_GREEN_UP_Pin|LED_YELLOW_LEFT_Pin
 8000cea:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8000cee:	60bb      	str	r3, [r7, #8]
                          |LED_GREEN_LEFT_Pin|SEG_RL_d_Pin|SEG_RL_e_Pin|SEG_RL_f_Pin
                          |SEG_RL_g_Pin|LED_RED_RIGHT_Pin|LED_YELLOW_RIGHT_Pin|LED_GREEN_RIGHT_Pin
                          |LED_YELLOW_DOWN_Pin|LED_GREEN_DOWN_Pin|LED_RED_LEFT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cfc:	f107 0308 	add.w	r3, r7, #8
 8000d00:	4619      	mov	r1, r3
 8000d02:	480b      	ldr	r0, [pc, #44]	; (8000d30 <MX_GPIO_Init+0xc0>)
 8000d04:	f000 fa0c 	bl	8001120 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RED_DOWN_Pin */
  GPIO_InitStruct.Pin = LED_RED_DOWN_Pin;
 8000d08:	2340      	movs	r3, #64	; 0x40
 8000d0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_RED_DOWN_GPIO_Port, &GPIO_InitStruct);
 8000d14:	f107 0308 	add.w	r3, r7, #8
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4805      	ldr	r0, [pc, #20]	; (8000d30 <MX_GPIO_Init+0xc0>)
 8000d1c:	f000 fa00 	bl	8001120 <HAL_GPIO_Init>

}
 8000d20:	bf00      	nop
 8000d22:	3718      	adds	r7, #24
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40021000 	.word	0x40021000
 8000d2c:	40010800 	.word	0x40010800
 8000d30:	40010c00 	.word	0x40010c00

08000d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d38:	b672      	cpsid	i
}
 8000d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d3c:	e7fe      	b.n	8000d3c <Error_Handler+0x8>
	...

08000d40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b085      	sub	sp, #20
 8000d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d46:	4b15      	ldr	r3, [pc, #84]	; (8000d9c <HAL_MspInit+0x5c>)
 8000d48:	699b      	ldr	r3, [r3, #24]
 8000d4a:	4a14      	ldr	r2, [pc, #80]	; (8000d9c <HAL_MspInit+0x5c>)
 8000d4c:	f043 0301 	orr.w	r3, r3, #1
 8000d50:	6193      	str	r3, [r2, #24]
 8000d52:	4b12      	ldr	r3, [pc, #72]	; (8000d9c <HAL_MspInit+0x5c>)
 8000d54:	699b      	ldr	r3, [r3, #24]
 8000d56:	f003 0301 	and.w	r3, r3, #1
 8000d5a:	60bb      	str	r3, [r7, #8]
 8000d5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5e:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <HAL_MspInit+0x5c>)
 8000d60:	69db      	ldr	r3, [r3, #28]
 8000d62:	4a0e      	ldr	r2, [pc, #56]	; (8000d9c <HAL_MspInit+0x5c>)
 8000d64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d68:	61d3      	str	r3, [r2, #28]
 8000d6a:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <HAL_MspInit+0x5c>)
 8000d6c:	69db      	ldr	r3, [r3, #28]
 8000d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000d76:	4b0a      	ldr	r3, [pc, #40]	; (8000da0 <HAL_MspInit+0x60>)
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000d82:	60fb      	str	r3, [r7, #12]
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	4a04      	ldr	r2, [pc, #16]	; (8000da0 <HAL_MspInit+0x60>)
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d92:	bf00      	nop
 8000d94:	3714      	adds	r7, #20
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	40010000 	.word	0x40010000

08000da4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000da8:	e7fe      	b.n	8000da8 <NMI_Handler+0x4>

08000daa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000daa:	b480      	push	{r7}
 8000dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dae:	e7fe      	b.n	8000dae <HardFault_Handler+0x4>

08000db0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000db4:	e7fe      	b.n	8000db4 <MemManage_Handler+0x4>

08000db6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000db6:	b480      	push	{r7}
 8000db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dba:	e7fe      	b.n	8000dba <BusFault_Handler+0x4>

08000dbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dc0:	e7fe      	b.n	8000dc0 <UsageFault_Handler+0x4>

08000dc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dc6:	bf00      	nop
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bc80      	pop	{r7}
 8000dcc:	4770      	bx	lr

08000dce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dce:	b480      	push	{r7}
 8000dd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bc80      	pop	{r7}
 8000dd8:	4770      	bx	lr

08000dda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr

08000de6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dea:	f000 f875 	bl	8000ed8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dee:	bf00      	nop
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000df2:	b480      	push	{r7}
 8000df4:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df6:	bf00      	nop
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr
	...

08000e00 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e00:	f7ff fff7 	bl	8000df2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e04:	480b      	ldr	r0, [pc, #44]	; (8000e34 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e06:	490c      	ldr	r1, [pc, #48]	; (8000e38 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e08:	4a0c      	ldr	r2, [pc, #48]	; (8000e3c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e0c:	e002      	b.n	8000e14 <LoopCopyDataInit>

08000e0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e12:	3304      	adds	r3, #4

08000e14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e18:	d3f9      	bcc.n	8000e0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e1a:	4a09      	ldr	r2, [pc, #36]	; (8000e40 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e1c:	4c09      	ldr	r4, [pc, #36]	; (8000e44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e20:	e001      	b.n	8000e26 <LoopFillZerobss>

08000e22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e24:	3204      	adds	r2, #4

08000e26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e28:	d3fb      	bcc.n	8000e22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e2a:	f000 ff01 	bl	8001c30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e2e:	f7ff fb5b 	bl	80004e8 <main>
  bx lr
 8000e32:	4770      	bx	lr
  ldr r0, =_sdata
 8000e34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e38:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e3c:	08001ccc 	.word	0x08001ccc
  ldr r2, =_sbss
 8000e40:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e44:	2000002c 	.word	0x2000002c

08000e48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e48:	e7fe      	b.n	8000e48 <ADC1_2_IRQHandler>
	...

08000e4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e50:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <HAL_Init+0x28>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a07      	ldr	r2, [pc, #28]	; (8000e74 <HAL_Init+0x28>)
 8000e56:	f043 0310 	orr.w	r3, r3, #16
 8000e5a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e5c:	2003      	movs	r0, #3
 8000e5e:	f000 f92b 	bl	80010b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e62:	200f      	movs	r0, #15
 8000e64:	f000 f808 	bl	8000e78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e68:	f7ff ff6a 	bl	8000d40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40022000 	.word	0x40022000

08000e78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e80:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <HAL_InitTick+0x54>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <HAL_InitTick+0x58>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 f935 	bl	8001106 <HAL_SYSTICK_Config>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e00e      	b.n	8000ec4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2b0f      	cmp	r3, #15
 8000eaa:	d80a      	bhi.n	8000ec2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eac:	2200      	movs	r2, #0
 8000eae:	6879      	ldr	r1, [r7, #4]
 8000eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb4:	f000 f90b 	bl	80010ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eb8:	4a06      	ldr	r2, [pc, #24]	; (8000ed4 <HAL_InitTick+0x5c>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	e000      	b.n	8000ec4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000000 	.word	0x20000000
 8000ed0:	20000008 	.word	0x20000008
 8000ed4:	20000004 	.word	0x20000004

08000ed8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000edc:	4b05      	ldr	r3, [pc, #20]	; (8000ef4 <HAL_IncTick+0x1c>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4b05      	ldr	r3, [pc, #20]	; (8000ef8 <HAL_IncTick+0x20>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	4a03      	ldr	r2, [pc, #12]	; (8000ef8 <HAL_IncTick+0x20>)
 8000eea:	6013      	str	r3, [r2, #0]
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bc80      	pop	{r7}
 8000ef2:	4770      	bx	lr
 8000ef4:	20000008 	.word	0x20000008
 8000ef8:	20000028 	.word	0x20000028

08000efc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  return uwTick;
 8000f00:	4b02      	ldr	r3, [pc, #8]	; (8000f0c <HAL_GetTick+0x10>)
 8000f02:	681b      	ldr	r3, [r3, #0]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr
 8000f0c:	20000028 	.word	0x20000028

08000f10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f18:	f7ff fff0 	bl	8000efc <HAL_GetTick>
 8000f1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f28:	d005      	beq.n	8000f36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f2a:	4b0a      	ldr	r3, [pc, #40]	; (8000f54 <HAL_Delay+0x44>)
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	461a      	mov	r2, r3
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	4413      	add	r3, r2
 8000f34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f36:	bf00      	nop
 8000f38:	f7ff ffe0 	bl	8000efc <HAL_GetTick>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	68bb      	ldr	r3, [r7, #8]
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	68fa      	ldr	r2, [r7, #12]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d8f7      	bhi.n	8000f38 <HAL_Delay+0x28>
  {
  }
}
 8000f48:	bf00      	nop
 8000f4a:	bf00      	nop
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	20000008 	.word	0x20000008

08000f58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b085      	sub	sp, #20
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f68:	4b0c      	ldr	r3, [pc, #48]	; (8000f9c <__NVIC_SetPriorityGrouping+0x44>)
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f6e:	68ba      	ldr	r2, [r7, #8]
 8000f70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f74:	4013      	ands	r3, r2
 8000f76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f8a:	4a04      	ldr	r2, [pc, #16]	; (8000f9c <__NVIC_SetPriorityGrouping+0x44>)
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	60d3      	str	r3, [r2, #12]
}
 8000f90:	bf00      	nop
 8000f92:	3714      	adds	r7, #20
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bc80      	pop	{r7}
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	e000ed00 	.word	0xe000ed00

08000fa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fa4:	4b04      	ldr	r3, [pc, #16]	; (8000fb8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fa6:	68db      	ldr	r3, [r3, #12]
 8000fa8:	0a1b      	lsrs	r3, r3, #8
 8000faa:	f003 0307 	and.w	r3, r3, #7
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	e000ed00 	.word	0xe000ed00

08000fbc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	6039      	str	r1, [r7, #0]
 8000fc6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	db0a      	blt.n	8000fe6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	490c      	ldr	r1, [pc, #48]	; (8001008 <__NVIC_SetPriority+0x4c>)
 8000fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fda:	0112      	lsls	r2, r2, #4
 8000fdc:	b2d2      	uxtb	r2, r2
 8000fde:	440b      	add	r3, r1
 8000fe0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fe4:	e00a      	b.n	8000ffc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	b2da      	uxtb	r2, r3
 8000fea:	4908      	ldr	r1, [pc, #32]	; (800100c <__NVIC_SetPriority+0x50>)
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	f003 030f 	and.w	r3, r3, #15
 8000ff2:	3b04      	subs	r3, #4
 8000ff4:	0112      	lsls	r2, r2, #4
 8000ff6:	b2d2      	uxtb	r2, r2
 8000ff8:	440b      	add	r3, r1
 8000ffa:	761a      	strb	r2, [r3, #24]
}
 8000ffc:	bf00      	nop
 8000ffe:	370c      	adds	r7, #12
 8001000:	46bd      	mov	sp, r7
 8001002:	bc80      	pop	{r7}
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	e000e100 	.word	0xe000e100
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001010:	b480      	push	{r7}
 8001012:	b089      	sub	sp, #36	; 0x24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f003 0307 	and.w	r3, r3, #7
 8001022:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	f1c3 0307 	rsb	r3, r3, #7
 800102a:	2b04      	cmp	r3, #4
 800102c:	bf28      	it	cs
 800102e:	2304      	movcs	r3, #4
 8001030:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	3304      	adds	r3, #4
 8001036:	2b06      	cmp	r3, #6
 8001038:	d902      	bls.n	8001040 <NVIC_EncodePriority+0x30>
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	3b03      	subs	r3, #3
 800103e:	e000      	b.n	8001042 <NVIC_EncodePriority+0x32>
 8001040:	2300      	movs	r3, #0
 8001042:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001044:	f04f 32ff 	mov.w	r2, #4294967295
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	fa02 f303 	lsl.w	r3, r2, r3
 800104e:	43da      	mvns	r2, r3
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	401a      	ands	r2, r3
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001058:	f04f 31ff 	mov.w	r1, #4294967295
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	fa01 f303 	lsl.w	r3, r1, r3
 8001062:	43d9      	mvns	r1, r3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001068:	4313      	orrs	r3, r2
         );
}
 800106a:	4618      	mov	r0, r3
 800106c:	3724      	adds	r7, #36	; 0x24
 800106e:	46bd      	mov	sp, r7
 8001070:	bc80      	pop	{r7}
 8001072:	4770      	bx	lr

08001074 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	3b01      	subs	r3, #1
 8001080:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001084:	d301      	bcc.n	800108a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001086:	2301      	movs	r3, #1
 8001088:	e00f      	b.n	80010aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800108a:	4a0a      	ldr	r2, [pc, #40]	; (80010b4 <SysTick_Config+0x40>)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3b01      	subs	r3, #1
 8001090:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001092:	210f      	movs	r1, #15
 8001094:	f04f 30ff 	mov.w	r0, #4294967295
 8001098:	f7ff ff90 	bl	8000fbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800109c:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <SysTick_Config+0x40>)
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010a2:	4b04      	ldr	r3, [pc, #16]	; (80010b4 <SysTick_Config+0x40>)
 80010a4:	2207      	movs	r2, #7
 80010a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010a8:	2300      	movs	r3, #0
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	e000e010 	.word	0xe000e010

080010b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f7ff ff49 	bl	8000f58 <__NVIC_SetPriorityGrouping>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b086      	sub	sp, #24
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	4603      	mov	r3, r0
 80010d6:	60b9      	str	r1, [r7, #8]
 80010d8:	607a      	str	r2, [r7, #4]
 80010da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010dc:	2300      	movs	r3, #0
 80010de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010e0:	f7ff ff5e 	bl	8000fa0 <__NVIC_GetPriorityGrouping>
 80010e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	68b9      	ldr	r1, [r7, #8]
 80010ea:	6978      	ldr	r0, [r7, #20]
 80010ec:	f7ff ff90 	bl	8001010 <NVIC_EncodePriority>
 80010f0:	4602      	mov	r2, r0
 80010f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010f6:	4611      	mov	r1, r2
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff5f 	bl	8000fbc <__NVIC_SetPriority>
}
 80010fe:	bf00      	nop
 8001100:	3718      	adds	r7, #24
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b082      	sub	sp, #8
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f7ff ffb0 	bl	8001074 <SysTick_Config>
 8001114:	4603      	mov	r3, r0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001120:	b480      	push	{r7}
 8001122:	b08b      	sub	sp, #44	; 0x2c
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800112a:	2300      	movs	r3, #0
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800112e:	2300      	movs	r3, #0
 8001130:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001132:	e148      	b.n	80013c6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001134:	2201      	movs	r2, #1
 8001136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	69fa      	ldr	r2, [r7, #28]
 8001144:	4013      	ands	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	429a      	cmp	r2, r3
 800114e:	f040 8137 	bne.w	80013c0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	4aa3      	ldr	r2, [pc, #652]	; (80013e4 <HAL_GPIO_Init+0x2c4>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d05e      	beq.n	800121a <HAL_GPIO_Init+0xfa>
 800115c:	4aa1      	ldr	r2, [pc, #644]	; (80013e4 <HAL_GPIO_Init+0x2c4>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d875      	bhi.n	800124e <HAL_GPIO_Init+0x12e>
 8001162:	4aa1      	ldr	r2, [pc, #644]	; (80013e8 <HAL_GPIO_Init+0x2c8>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d058      	beq.n	800121a <HAL_GPIO_Init+0xfa>
 8001168:	4a9f      	ldr	r2, [pc, #636]	; (80013e8 <HAL_GPIO_Init+0x2c8>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d86f      	bhi.n	800124e <HAL_GPIO_Init+0x12e>
 800116e:	4a9f      	ldr	r2, [pc, #636]	; (80013ec <HAL_GPIO_Init+0x2cc>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d052      	beq.n	800121a <HAL_GPIO_Init+0xfa>
 8001174:	4a9d      	ldr	r2, [pc, #628]	; (80013ec <HAL_GPIO_Init+0x2cc>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d869      	bhi.n	800124e <HAL_GPIO_Init+0x12e>
 800117a:	4a9d      	ldr	r2, [pc, #628]	; (80013f0 <HAL_GPIO_Init+0x2d0>)
 800117c:	4293      	cmp	r3, r2
 800117e:	d04c      	beq.n	800121a <HAL_GPIO_Init+0xfa>
 8001180:	4a9b      	ldr	r2, [pc, #620]	; (80013f0 <HAL_GPIO_Init+0x2d0>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d863      	bhi.n	800124e <HAL_GPIO_Init+0x12e>
 8001186:	4a9b      	ldr	r2, [pc, #620]	; (80013f4 <HAL_GPIO_Init+0x2d4>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d046      	beq.n	800121a <HAL_GPIO_Init+0xfa>
 800118c:	4a99      	ldr	r2, [pc, #612]	; (80013f4 <HAL_GPIO_Init+0x2d4>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d85d      	bhi.n	800124e <HAL_GPIO_Init+0x12e>
 8001192:	2b12      	cmp	r3, #18
 8001194:	d82a      	bhi.n	80011ec <HAL_GPIO_Init+0xcc>
 8001196:	2b12      	cmp	r3, #18
 8001198:	d859      	bhi.n	800124e <HAL_GPIO_Init+0x12e>
 800119a:	a201      	add	r2, pc, #4	; (adr r2, 80011a0 <HAL_GPIO_Init+0x80>)
 800119c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a0:	0800121b 	.word	0x0800121b
 80011a4:	080011f5 	.word	0x080011f5
 80011a8:	08001207 	.word	0x08001207
 80011ac:	08001249 	.word	0x08001249
 80011b0:	0800124f 	.word	0x0800124f
 80011b4:	0800124f 	.word	0x0800124f
 80011b8:	0800124f 	.word	0x0800124f
 80011bc:	0800124f 	.word	0x0800124f
 80011c0:	0800124f 	.word	0x0800124f
 80011c4:	0800124f 	.word	0x0800124f
 80011c8:	0800124f 	.word	0x0800124f
 80011cc:	0800124f 	.word	0x0800124f
 80011d0:	0800124f 	.word	0x0800124f
 80011d4:	0800124f 	.word	0x0800124f
 80011d8:	0800124f 	.word	0x0800124f
 80011dc:	0800124f 	.word	0x0800124f
 80011e0:	0800124f 	.word	0x0800124f
 80011e4:	080011fd 	.word	0x080011fd
 80011e8:	08001211 	.word	0x08001211
 80011ec:	4a82      	ldr	r2, [pc, #520]	; (80013f8 <HAL_GPIO_Init+0x2d8>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d013      	beq.n	800121a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011f2:	e02c      	b.n	800124e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	623b      	str	r3, [r7, #32]
          break;
 80011fa:	e029      	b.n	8001250 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	3304      	adds	r3, #4
 8001202:	623b      	str	r3, [r7, #32]
          break;
 8001204:	e024      	b.n	8001250 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	68db      	ldr	r3, [r3, #12]
 800120a:	3308      	adds	r3, #8
 800120c:	623b      	str	r3, [r7, #32]
          break;
 800120e:	e01f      	b.n	8001250 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	330c      	adds	r3, #12
 8001216:	623b      	str	r3, [r7, #32]
          break;
 8001218:	e01a      	b.n	8001250 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d102      	bne.n	8001228 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001222:	2304      	movs	r3, #4
 8001224:	623b      	str	r3, [r7, #32]
          break;
 8001226:	e013      	b.n	8001250 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	2b01      	cmp	r3, #1
 800122e:	d105      	bne.n	800123c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001230:	2308      	movs	r3, #8
 8001232:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	69fa      	ldr	r2, [r7, #28]
 8001238:	611a      	str	r2, [r3, #16]
          break;
 800123a:	e009      	b.n	8001250 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800123c:	2308      	movs	r3, #8
 800123e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	69fa      	ldr	r2, [r7, #28]
 8001244:	615a      	str	r2, [r3, #20]
          break;
 8001246:	e003      	b.n	8001250 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001248:	2300      	movs	r3, #0
 800124a:	623b      	str	r3, [r7, #32]
          break;
 800124c:	e000      	b.n	8001250 <HAL_GPIO_Init+0x130>
          break;
 800124e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	2bff      	cmp	r3, #255	; 0xff
 8001254:	d801      	bhi.n	800125a <HAL_GPIO_Init+0x13a>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	e001      	b.n	800125e <HAL_GPIO_Init+0x13e>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3304      	adds	r3, #4
 800125e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001260:	69bb      	ldr	r3, [r7, #24]
 8001262:	2bff      	cmp	r3, #255	; 0xff
 8001264:	d802      	bhi.n	800126c <HAL_GPIO_Init+0x14c>
 8001266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	e002      	b.n	8001272 <HAL_GPIO_Init+0x152>
 800126c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126e:	3b08      	subs	r3, #8
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	210f      	movs	r1, #15
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	fa01 f303 	lsl.w	r3, r1, r3
 8001280:	43db      	mvns	r3, r3
 8001282:	401a      	ands	r2, r3
 8001284:	6a39      	ldr	r1, [r7, #32]
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	fa01 f303 	lsl.w	r3, r1, r3
 800128c:	431a      	orrs	r2, r3
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800129a:	2b00      	cmp	r3, #0
 800129c:	f000 8090 	beq.w	80013c0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80012a0:	4b56      	ldr	r3, [pc, #344]	; (80013fc <HAL_GPIO_Init+0x2dc>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	4a55      	ldr	r2, [pc, #340]	; (80013fc <HAL_GPIO_Init+0x2dc>)
 80012a6:	f043 0301 	orr.w	r3, r3, #1
 80012aa:	6193      	str	r3, [r2, #24]
 80012ac:	4b53      	ldr	r3, [pc, #332]	; (80013fc <HAL_GPIO_Init+0x2dc>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	f003 0301 	and.w	r3, r3, #1
 80012b4:	60bb      	str	r3, [r7, #8]
 80012b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012b8:	4a51      	ldr	r2, [pc, #324]	; (8001400 <HAL_GPIO_Init+0x2e0>)
 80012ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012bc:	089b      	lsrs	r3, r3, #2
 80012be:	3302      	adds	r3, #2
 80012c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80012c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c8:	f003 0303 	and.w	r3, r3, #3
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	220f      	movs	r2, #15
 80012d0:	fa02 f303 	lsl.w	r3, r2, r3
 80012d4:	43db      	mvns	r3, r3
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	4013      	ands	r3, r2
 80012da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4a49      	ldr	r2, [pc, #292]	; (8001404 <HAL_GPIO_Init+0x2e4>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d00d      	beq.n	8001300 <HAL_GPIO_Init+0x1e0>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a48      	ldr	r2, [pc, #288]	; (8001408 <HAL_GPIO_Init+0x2e8>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d007      	beq.n	80012fc <HAL_GPIO_Init+0x1dc>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	4a47      	ldr	r2, [pc, #284]	; (800140c <HAL_GPIO_Init+0x2ec>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d101      	bne.n	80012f8 <HAL_GPIO_Init+0x1d8>
 80012f4:	2302      	movs	r3, #2
 80012f6:	e004      	b.n	8001302 <HAL_GPIO_Init+0x1e2>
 80012f8:	2303      	movs	r3, #3
 80012fa:	e002      	b.n	8001302 <HAL_GPIO_Init+0x1e2>
 80012fc:	2301      	movs	r3, #1
 80012fe:	e000      	b.n	8001302 <HAL_GPIO_Init+0x1e2>
 8001300:	2300      	movs	r3, #0
 8001302:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001304:	f002 0203 	and.w	r2, r2, #3
 8001308:	0092      	lsls	r2, r2, #2
 800130a:	4093      	lsls	r3, r2
 800130c:	68fa      	ldr	r2, [r7, #12]
 800130e:	4313      	orrs	r3, r2
 8001310:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001312:	493b      	ldr	r1, [pc, #236]	; (8001400 <HAL_GPIO_Init+0x2e0>)
 8001314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001316:	089b      	lsrs	r3, r3, #2
 8001318:	3302      	adds	r3, #2
 800131a:	68fa      	ldr	r2, [r7, #12]
 800131c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d006      	beq.n	800133a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800132c:	4b38      	ldr	r3, [pc, #224]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 800132e:	689a      	ldr	r2, [r3, #8]
 8001330:	4937      	ldr	r1, [pc, #220]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	4313      	orrs	r3, r2
 8001336:	608b      	str	r3, [r1, #8]
 8001338:	e006      	b.n	8001348 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800133a:	4b35      	ldr	r3, [pc, #212]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 800133c:	689a      	ldr	r2, [r3, #8]
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	43db      	mvns	r3, r3
 8001342:	4933      	ldr	r1, [pc, #204]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 8001344:	4013      	ands	r3, r2
 8001346:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001350:	2b00      	cmp	r3, #0
 8001352:	d006      	beq.n	8001362 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001354:	4b2e      	ldr	r3, [pc, #184]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 8001356:	68da      	ldr	r2, [r3, #12]
 8001358:	492d      	ldr	r1, [pc, #180]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	4313      	orrs	r3, r2
 800135e:	60cb      	str	r3, [r1, #12]
 8001360:	e006      	b.n	8001370 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001362:	4b2b      	ldr	r3, [pc, #172]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 8001364:	68da      	ldr	r2, [r3, #12]
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	43db      	mvns	r3, r3
 800136a:	4929      	ldr	r1, [pc, #164]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 800136c:	4013      	ands	r3, r2
 800136e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d006      	beq.n	800138a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800137c:	4b24      	ldr	r3, [pc, #144]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 800137e:	685a      	ldr	r2, [r3, #4]
 8001380:	4923      	ldr	r1, [pc, #140]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 8001382:	69bb      	ldr	r3, [r7, #24]
 8001384:	4313      	orrs	r3, r2
 8001386:	604b      	str	r3, [r1, #4]
 8001388:	e006      	b.n	8001398 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800138a:	4b21      	ldr	r3, [pc, #132]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 800138c:	685a      	ldr	r2, [r3, #4]
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	43db      	mvns	r3, r3
 8001392:	491f      	ldr	r1, [pc, #124]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 8001394:	4013      	ands	r3, r2
 8001396:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d006      	beq.n	80013b2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013a4:	4b1a      	ldr	r3, [pc, #104]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	4919      	ldr	r1, [pc, #100]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 80013aa:	69bb      	ldr	r3, [r7, #24]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	600b      	str	r3, [r1, #0]
 80013b0:	e006      	b.n	80013c0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013b2:	4b17      	ldr	r3, [pc, #92]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	43db      	mvns	r3, r3
 80013ba:	4915      	ldr	r1, [pc, #84]	; (8001410 <HAL_GPIO_Init+0x2f0>)
 80013bc:	4013      	ands	r3, r2
 80013be:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80013c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c2:	3301      	adds	r3, #1
 80013c4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013cc:	fa22 f303 	lsr.w	r3, r2, r3
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	f47f aeaf 	bne.w	8001134 <HAL_GPIO_Init+0x14>
  }
}
 80013d6:	bf00      	nop
 80013d8:	bf00      	nop
 80013da:	372c      	adds	r7, #44	; 0x2c
 80013dc:	46bd      	mov	sp, r7
 80013de:	bc80      	pop	{r7}
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	10320000 	.word	0x10320000
 80013e8:	10310000 	.word	0x10310000
 80013ec:	10220000 	.word	0x10220000
 80013f0:	10210000 	.word	0x10210000
 80013f4:	10120000 	.word	0x10120000
 80013f8:	10110000 	.word	0x10110000
 80013fc:	40021000 	.word	0x40021000
 8001400:	40010000 	.word	0x40010000
 8001404:	40010800 	.word	0x40010800
 8001408:	40010c00 	.word	0x40010c00
 800140c:	40011000 	.word	0x40011000
 8001410:	40010400 	.word	0x40010400

08001414 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	807b      	strh	r3, [r7, #2]
 8001420:	4613      	mov	r3, r2
 8001422:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001424:	787b      	ldrb	r3, [r7, #1]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d003      	beq.n	8001432 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800142a:	887a      	ldrh	r2, [r7, #2]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001430:	e003      	b.n	800143a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001432:	887b      	ldrh	r3, [r7, #2]
 8001434:	041a      	lsls	r2, r3, #16
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	611a      	str	r2, [r3, #16]
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	460b      	mov	r3, r1
 800144e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001456:	887a      	ldrh	r2, [r7, #2]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	4013      	ands	r3, r2
 800145c:	041a      	lsls	r2, r3, #16
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	43d9      	mvns	r1, r3
 8001462:	887b      	ldrh	r3, [r7, #2]
 8001464:	400b      	ands	r3, r1
 8001466:	431a      	orrs	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	611a      	str	r2, [r3, #16]
}
 800146c:	bf00      	nop
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr
	...

08001478 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d101      	bne.n	800148a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e26c      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	2b00      	cmp	r3, #0
 8001494:	f000 8087 	beq.w	80015a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001498:	4b92      	ldr	r3, [pc, #584]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	f003 030c 	and.w	r3, r3, #12
 80014a0:	2b04      	cmp	r3, #4
 80014a2:	d00c      	beq.n	80014be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80014a4:	4b8f      	ldr	r3, [pc, #572]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f003 030c 	and.w	r3, r3, #12
 80014ac:	2b08      	cmp	r3, #8
 80014ae:	d112      	bne.n	80014d6 <HAL_RCC_OscConfig+0x5e>
 80014b0:	4b8c      	ldr	r3, [pc, #560]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014bc:	d10b      	bne.n	80014d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014be:	4b89      	ldr	r3, [pc, #548]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d06c      	beq.n	80015a4 <HAL_RCC_OscConfig+0x12c>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d168      	bne.n	80015a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e246      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014de:	d106      	bne.n	80014ee <HAL_RCC_OscConfig+0x76>
 80014e0:	4b80      	ldr	r3, [pc, #512]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a7f      	ldr	r2, [pc, #508]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ea:	6013      	str	r3, [r2, #0]
 80014ec:	e02e      	b.n	800154c <HAL_RCC_OscConfig+0xd4>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d10c      	bne.n	8001510 <HAL_RCC_OscConfig+0x98>
 80014f6:	4b7b      	ldr	r3, [pc, #492]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a7a      	ldr	r2, [pc, #488]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001500:	6013      	str	r3, [r2, #0]
 8001502:	4b78      	ldr	r3, [pc, #480]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a77      	ldr	r2, [pc, #476]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001508:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800150c:	6013      	str	r3, [r2, #0]
 800150e:	e01d      	b.n	800154c <HAL_RCC_OscConfig+0xd4>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001518:	d10c      	bne.n	8001534 <HAL_RCC_OscConfig+0xbc>
 800151a:	4b72      	ldr	r3, [pc, #456]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a71      	ldr	r2, [pc, #452]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001520:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	4b6f      	ldr	r3, [pc, #444]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a6e      	ldr	r2, [pc, #440]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800152c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001530:	6013      	str	r3, [r2, #0]
 8001532:	e00b      	b.n	800154c <HAL_RCC_OscConfig+0xd4>
 8001534:	4b6b      	ldr	r3, [pc, #428]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a6a      	ldr	r2, [pc, #424]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800153a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800153e:	6013      	str	r3, [r2, #0]
 8001540:	4b68      	ldr	r3, [pc, #416]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a67      	ldr	r2, [pc, #412]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001546:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800154a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d013      	beq.n	800157c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fcd2 	bl	8000efc <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800155c:	f7ff fcce 	bl	8000efc <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b64      	cmp	r3, #100	; 0x64
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e1fa      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800156e:	4b5d      	ldr	r3, [pc, #372]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d0f0      	beq.n	800155c <HAL_RCC_OscConfig+0xe4>
 800157a:	e014      	b.n	80015a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157c:	f7ff fcbe 	bl	8000efc <HAL_GetTick>
 8001580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001584:	f7ff fcba 	bl	8000efc <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b64      	cmp	r3, #100	; 0x64
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e1e6      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001596:	4b53      	ldr	r3, [pc, #332]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1f0      	bne.n	8001584 <HAL_RCC_OscConfig+0x10c>
 80015a2:	e000      	b.n	80015a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d063      	beq.n	800167a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015b2:	4b4c      	ldr	r3, [pc, #304]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f003 030c 	and.w	r3, r3, #12
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d00b      	beq.n	80015d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015be:	4b49      	ldr	r3, [pc, #292]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f003 030c 	and.w	r3, r3, #12
 80015c6:	2b08      	cmp	r3, #8
 80015c8:	d11c      	bne.n	8001604 <HAL_RCC_OscConfig+0x18c>
 80015ca:	4b46      	ldr	r3, [pc, #280]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d116      	bne.n	8001604 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d6:	4b43      	ldr	r3, [pc, #268]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d005      	beq.n	80015ee <HAL_RCC_OscConfig+0x176>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d001      	beq.n	80015ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e1ba      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ee:	4b3d      	ldr	r3, [pc, #244]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	695b      	ldr	r3, [r3, #20]
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	4939      	ldr	r1, [pc, #228]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80015fe:	4313      	orrs	r3, r2
 8001600:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001602:	e03a      	b.n	800167a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	691b      	ldr	r3, [r3, #16]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d020      	beq.n	800164e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800160c:	4b36      	ldr	r3, [pc, #216]	; (80016e8 <HAL_RCC_OscConfig+0x270>)
 800160e:	2201      	movs	r2, #1
 8001610:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001612:	f7ff fc73 	bl	8000efc <HAL_GetTick>
 8001616:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001618:	e008      	b.n	800162c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800161a:	f7ff fc6f 	bl	8000efc <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e19b      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800162c:	4b2d      	ldr	r3, [pc, #180]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	2b00      	cmp	r3, #0
 8001636:	d0f0      	beq.n	800161a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001638:	4b2a      	ldr	r3, [pc, #168]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	695b      	ldr	r3, [r3, #20]
 8001644:	00db      	lsls	r3, r3, #3
 8001646:	4927      	ldr	r1, [pc, #156]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001648:	4313      	orrs	r3, r2
 800164a:	600b      	str	r3, [r1, #0]
 800164c:	e015      	b.n	800167a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800164e:	4b26      	ldr	r3, [pc, #152]	; (80016e8 <HAL_RCC_OscConfig+0x270>)
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001654:	f7ff fc52 	bl	8000efc <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800165c:	f7ff fc4e 	bl	8000efc <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b02      	cmp	r3, #2
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e17a      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800166e:	4b1d      	ldr	r3, [pc, #116]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0302 	and.w	r3, r3, #2
 8001676:	2b00      	cmp	r3, #0
 8001678:	d1f0      	bne.n	800165c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0308 	and.w	r3, r3, #8
 8001682:	2b00      	cmp	r3, #0
 8001684:	d03a      	beq.n	80016fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	699b      	ldr	r3, [r3, #24]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d019      	beq.n	80016c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800168e:	4b17      	ldr	r3, [pc, #92]	; (80016ec <HAL_RCC_OscConfig+0x274>)
 8001690:	2201      	movs	r2, #1
 8001692:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001694:	f7ff fc32 	bl	8000efc <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800169a:	e008      	b.n	80016ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800169c:	f7ff fc2e 	bl	8000efc <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e15a      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ae:	4b0d      	ldr	r3, [pc, #52]	; (80016e4 <HAL_RCC_OscConfig+0x26c>)
 80016b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b2:	f003 0302 	and.w	r3, r3, #2
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d0f0      	beq.n	800169c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80016ba:	2001      	movs	r0, #1
 80016bc:	f000 fa9a 	bl	8001bf4 <RCC_Delay>
 80016c0:	e01c      	b.n	80016fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016c2:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <HAL_RCC_OscConfig+0x274>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c8:	f7ff fc18 	bl	8000efc <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ce:	e00f      	b.n	80016f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d0:	f7ff fc14 	bl	8000efc <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d908      	bls.n	80016f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e140      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
 80016e2:	bf00      	nop
 80016e4:	40021000 	.word	0x40021000
 80016e8:	42420000 	.word	0x42420000
 80016ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f0:	4b9e      	ldr	r3, [pc, #632]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80016f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d1e9      	bne.n	80016d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0304 	and.w	r3, r3, #4
 8001704:	2b00      	cmp	r3, #0
 8001706:	f000 80a6 	beq.w	8001856 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800170a:	2300      	movs	r3, #0
 800170c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800170e:	4b97      	ldr	r3, [pc, #604]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10d      	bne.n	8001736 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800171a:	4b94      	ldr	r3, [pc, #592]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	4a93      	ldr	r2, [pc, #588]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 8001720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001724:	61d3      	str	r3, [r2, #28]
 8001726:	4b91      	ldr	r3, [pc, #580]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800172e:	60bb      	str	r3, [r7, #8]
 8001730:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001732:	2301      	movs	r3, #1
 8001734:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001736:	4b8e      	ldr	r3, [pc, #568]	; (8001970 <HAL_RCC_OscConfig+0x4f8>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800173e:	2b00      	cmp	r3, #0
 8001740:	d118      	bne.n	8001774 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001742:	4b8b      	ldr	r3, [pc, #556]	; (8001970 <HAL_RCC_OscConfig+0x4f8>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a8a      	ldr	r2, [pc, #552]	; (8001970 <HAL_RCC_OscConfig+0x4f8>)
 8001748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800174c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800174e:	f7ff fbd5 	bl	8000efc <HAL_GetTick>
 8001752:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001754:	e008      	b.n	8001768 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001756:	f7ff fbd1 	bl	8000efc <HAL_GetTick>
 800175a:	4602      	mov	r2, r0
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	2b64      	cmp	r3, #100	; 0x64
 8001762:	d901      	bls.n	8001768 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e0fd      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001768:	4b81      	ldr	r3, [pc, #516]	; (8001970 <HAL_RCC_OscConfig+0x4f8>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001770:	2b00      	cmp	r3, #0
 8001772:	d0f0      	beq.n	8001756 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	2b01      	cmp	r3, #1
 800177a:	d106      	bne.n	800178a <HAL_RCC_OscConfig+0x312>
 800177c:	4b7b      	ldr	r3, [pc, #492]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 800177e:	6a1b      	ldr	r3, [r3, #32]
 8001780:	4a7a      	ldr	r2, [pc, #488]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 8001782:	f043 0301 	orr.w	r3, r3, #1
 8001786:	6213      	str	r3, [r2, #32]
 8001788:	e02d      	b.n	80017e6 <HAL_RCC_OscConfig+0x36e>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d10c      	bne.n	80017ac <HAL_RCC_OscConfig+0x334>
 8001792:	4b76      	ldr	r3, [pc, #472]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 8001794:	6a1b      	ldr	r3, [r3, #32]
 8001796:	4a75      	ldr	r2, [pc, #468]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 8001798:	f023 0301 	bic.w	r3, r3, #1
 800179c:	6213      	str	r3, [r2, #32]
 800179e:	4b73      	ldr	r3, [pc, #460]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80017a0:	6a1b      	ldr	r3, [r3, #32]
 80017a2:	4a72      	ldr	r2, [pc, #456]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80017a4:	f023 0304 	bic.w	r3, r3, #4
 80017a8:	6213      	str	r3, [r2, #32]
 80017aa:	e01c      	b.n	80017e6 <HAL_RCC_OscConfig+0x36e>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	2b05      	cmp	r3, #5
 80017b2:	d10c      	bne.n	80017ce <HAL_RCC_OscConfig+0x356>
 80017b4:	4b6d      	ldr	r3, [pc, #436]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80017b6:	6a1b      	ldr	r3, [r3, #32]
 80017b8:	4a6c      	ldr	r2, [pc, #432]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80017ba:	f043 0304 	orr.w	r3, r3, #4
 80017be:	6213      	str	r3, [r2, #32]
 80017c0:	4b6a      	ldr	r3, [pc, #424]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80017c2:	6a1b      	ldr	r3, [r3, #32]
 80017c4:	4a69      	ldr	r2, [pc, #420]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80017c6:	f043 0301 	orr.w	r3, r3, #1
 80017ca:	6213      	str	r3, [r2, #32]
 80017cc:	e00b      	b.n	80017e6 <HAL_RCC_OscConfig+0x36e>
 80017ce:	4b67      	ldr	r3, [pc, #412]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80017d0:	6a1b      	ldr	r3, [r3, #32]
 80017d2:	4a66      	ldr	r2, [pc, #408]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80017d4:	f023 0301 	bic.w	r3, r3, #1
 80017d8:	6213      	str	r3, [r2, #32]
 80017da:	4b64      	ldr	r3, [pc, #400]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80017dc:	6a1b      	ldr	r3, [r3, #32]
 80017de:	4a63      	ldr	r2, [pc, #396]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80017e0:	f023 0304 	bic.w	r3, r3, #4
 80017e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d015      	beq.n	800181a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ee:	f7ff fb85 	bl	8000efc <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017f4:	e00a      	b.n	800180c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017f6:	f7ff fb81 	bl	8000efc <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	f241 3288 	movw	r2, #5000	; 0x1388
 8001804:	4293      	cmp	r3, r2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e0ab      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800180c:	4b57      	ldr	r3, [pc, #348]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 800180e:	6a1b      	ldr	r3, [r3, #32]
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0ee      	beq.n	80017f6 <HAL_RCC_OscConfig+0x37e>
 8001818:	e014      	b.n	8001844 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800181a:	f7ff fb6f 	bl	8000efc <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001820:	e00a      	b.n	8001838 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001822:	f7ff fb6b 	bl	8000efc <HAL_GetTick>
 8001826:	4602      	mov	r2, r0
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001830:	4293      	cmp	r3, r2
 8001832:	d901      	bls.n	8001838 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001834:	2303      	movs	r3, #3
 8001836:	e095      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001838:	4b4c      	ldr	r3, [pc, #304]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 800183a:	6a1b      	ldr	r3, [r3, #32]
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d1ee      	bne.n	8001822 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001844:	7dfb      	ldrb	r3, [r7, #23]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d105      	bne.n	8001856 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800184a:	4b48      	ldr	r3, [pc, #288]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 800184c:	69db      	ldr	r3, [r3, #28]
 800184e:	4a47      	ldr	r2, [pc, #284]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 8001850:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001854:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	2b00      	cmp	r3, #0
 800185c:	f000 8081 	beq.w	8001962 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001860:	4b42      	ldr	r3, [pc, #264]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f003 030c 	and.w	r3, r3, #12
 8001868:	2b08      	cmp	r3, #8
 800186a:	d061      	beq.n	8001930 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	69db      	ldr	r3, [r3, #28]
 8001870:	2b02      	cmp	r3, #2
 8001872:	d146      	bne.n	8001902 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001874:	4b3f      	ldr	r3, [pc, #252]	; (8001974 <HAL_RCC_OscConfig+0x4fc>)
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800187a:	f7ff fb3f 	bl	8000efc <HAL_GetTick>
 800187e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001880:	e008      	b.n	8001894 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001882:	f7ff fb3b 	bl	8000efc <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d901      	bls.n	8001894 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001890:	2303      	movs	r3, #3
 8001892:	e067      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001894:	4b35      	ldr	r3, [pc, #212]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800189c:	2b00      	cmp	r3, #0
 800189e:	d1f0      	bne.n	8001882 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a1b      	ldr	r3, [r3, #32]
 80018a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018a8:	d108      	bne.n	80018bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018aa:	4b30      	ldr	r3, [pc, #192]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	492d      	ldr	r1, [pc, #180]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80018b8:	4313      	orrs	r3, r2
 80018ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018bc:	4b2b      	ldr	r3, [pc, #172]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a19      	ldr	r1, [r3, #32]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018cc:	430b      	orrs	r3, r1
 80018ce:	4927      	ldr	r1, [pc, #156]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80018d0:	4313      	orrs	r3, r2
 80018d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018d4:	4b27      	ldr	r3, [pc, #156]	; (8001974 <HAL_RCC_OscConfig+0x4fc>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018da:	f7ff fb0f 	bl	8000efc <HAL_GetTick>
 80018de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018e0:	e008      	b.n	80018f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e2:	f7ff fb0b 	bl	8000efc <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e037      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018f4:	4b1d      	ldr	r3, [pc, #116]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d0f0      	beq.n	80018e2 <HAL_RCC_OscConfig+0x46a>
 8001900:	e02f      	b.n	8001962 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001902:	4b1c      	ldr	r3, [pc, #112]	; (8001974 <HAL_RCC_OscConfig+0x4fc>)
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001908:	f7ff faf8 	bl	8000efc <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001910:	f7ff faf4 	bl	8000efc <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b02      	cmp	r3, #2
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e020      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001922:	4b12      	ldr	r3, [pc, #72]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d1f0      	bne.n	8001910 <HAL_RCC_OscConfig+0x498>
 800192e:	e018      	b.n	8001962 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	69db      	ldr	r3, [r3, #28]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d101      	bne.n	800193c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e013      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800193c:	4b0b      	ldr	r3, [pc, #44]	; (800196c <HAL_RCC_OscConfig+0x4f4>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6a1b      	ldr	r3, [r3, #32]
 800194c:	429a      	cmp	r2, r3
 800194e:	d106      	bne.n	800195e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800195a:	429a      	cmp	r2, r3
 800195c:	d001      	beq.n	8001962 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e000      	b.n	8001964 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	3718      	adds	r7, #24
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40021000 	.word	0x40021000
 8001970:	40007000 	.word	0x40007000
 8001974:	42420060 	.word	0x42420060

08001978 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d101      	bne.n	800198c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e0d0      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800198c:	4b6a      	ldr	r3, [pc, #424]	; (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 0307 	and.w	r3, r3, #7
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	429a      	cmp	r2, r3
 8001998:	d910      	bls.n	80019bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199a:	4b67      	ldr	r3, [pc, #412]	; (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f023 0207 	bic.w	r2, r3, #7
 80019a2:	4965      	ldr	r1, [pc, #404]	; (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019aa:	4b63      	ldr	r3, [pc, #396]	; (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	683a      	ldr	r2, [r7, #0]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d001      	beq.n	80019bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e0b8      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0302 	and.w	r3, r3, #2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d020      	beq.n	8001a0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0304 	and.w	r3, r3, #4
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d005      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019d4:	4b59      	ldr	r3, [pc, #356]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	4a58      	ldr	r2, [pc, #352]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 80019da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0308 	and.w	r3, r3, #8
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d005      	beq.n	80019f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019ec:	4b53      	ldr	r3, [pc, #332]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	4a52      	ldr	r2, [pc, #328]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 80019f2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80019f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019f8:	4b50      	ldr	r3, [pc, #320]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	494d      	ldr	r1, [pc, #308]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a06:	4313      	orrs	r3, r2
 8001a08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d040      	beq.n	8001a98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d107      	bne.n	8001a2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1e:	4b47      	ldr	r3, [pc, #284]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d115      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e07f      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	2b02      	cmp	r3, #2
 8001a34:	d107      	bne.n	8001a46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a36:	4b41      	ldr	r3, [pc, #260]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d109      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e073      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a46:	4b3d      	ldr	r3, [pc, #244]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e06b      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a56:	4b39      	ldr	r3, [pc, #228]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f023 0203 	bic.w	r2, r3, #3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	4936      	ldr	r1, [pc, #216]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a64:	4313      	orrs	r3, r2
 8001a66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a68:	f7ff fa48 	bl	8000efc <HAL_GetTick>
 8001a6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a6e:	e00a      	b.n	8001a86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a70:	f7ff fa44 	bl	8000efc <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e053      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a86:	4b2d      	ldr	r3, [pc, #180]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 020c 	and.w	r2, r3, #12
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d1eb      	bne.n	8001a70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a98:	4b27      	ldr	r3, [pc, #156]	; (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0307 	and.w	r3, r3, #7
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d210      	bcs.n	8001ac8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa6:	4b24      	ldr	r3, [pc, #144]	; (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f023 0207 	bic.w	r2, r3, #7
 8001aae:	4922      	ldr	r1, [pc, #136]	; (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab6:	4b20      	ldr	r3, [pc, #128]	; (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d001      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e032      	b.n	8001b2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d008      	beq.n	8001ae6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ad4:	4b19      	ldr	r3, [pc, #100]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	4916      	ldr	r1, [pc, #88]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0308 	and.w	r3, r3, #8
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d009      	beq.n	8001b06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001af2:	4b12      	ldr	r3, [pc, #72]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	490e      	ldr	r1, [pc, #56]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b06:	f000 f821 	bl	8001b4c <HAL_RCC_GetSysClockFreq>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	4b0b      	ldr	r3, [pc, #44]	; (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	091b      	lsrs	r3, r3, #4
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	490a      	ldr	r1, [pc, #40]	; (8001b40 <HAL_RCC_ClockConfig+0x1c8>)
 8001b18:	5ccb      	ldrb	r3, [r1, r3]
 8001b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b1e:	4a09      	ldr	r2, [pc, #36]	; (8001b44 <HAL_RCC_ClockConfig+0x1cc>)
 8001b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b22:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <HAL_RCC_ClockConfig+0x1d0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff f9a6 	bl	8000e78 <HAL_InitTick>

  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40022000 	.word	0x40022000
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	08001ca0 	.word	0x08001ca0
 8001b44:	20000000 	.word	0x20000000
 8001b48:	20000004 	.word	0x20000004

08001b4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b087      	sub	sp, #28
 8001b50:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	2300      	movs	r3, #0
 8001b58:	60bb      	str	r3, [r7, #8]
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b66:	4b1e      	ldr	r3, [pc, #120]	; (8001be0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f003 030c 	and.w	r3, r3, #12
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	d002      	beq.n	8001b7c <HAL_RCC_GetSysClockFreq+0x30>
 8001b76:	2b08      	cmp	r3, #8
 8001b78:	d003      	beq.n	8001b82 <HAL_RCC_GetSysClockFreq+0x36>
 8001b7a:	e027      	b.n	8001bcc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b7c:	4b19      	ldr	r3, [pc, #100]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b7e:	613b      	str	r3, [r7, #16]
      break;
 8001b80:	e027      	b.n	8001bd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	0c9b      	lsrs	r3, r3, #18
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	4a17      	ldr	r2, [pc, #92]	; (8001be8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b8c:	5cd3      	ldrb	r3, [r2, r3]
 8001b8e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d010      	beq.n	8001bbc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b9a:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	0c5b      	lsrs	r3, r3, #17
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	4a11      	ldr	r2, [pc, #68]	; (8001bec <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ba6:	5cd3      	ldrb	r3, [r2, r3]
 8001ba8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a0d      	ldr	r2, [pc, #52]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bae:	fb02 f203 	mul.w	r2, r2, r3
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb8:	617b      	str	r3, [r7, #20]
 8001bba:	e004      	b.n	8001bc6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a0c      	ldr	r2, [pc, #48]	; (8001bf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001bc0:	fb02 f303 	mul.w	r3, r2, r3
 8001bc4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	613b      	str	r3, [r7, #16]
      break;
 8001bca:	e002      	b.n	8001bd2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bcc:	4b05      	ldr	r3, [pc, #20]	; (8001be4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001bce:	613b      	str	r3, [r7, #16]
      break;
 8001bd0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bd2:	693b      	ldr	r3, [r7, #16]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	371c      	adds	r7, #28
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	40021000 	.word	0x40021000
 8001be4:	007a1200 	.word	0x007a1200
 8001be8:	08001cb0 	.word	0x08001cb0
 8001bec:	08001cc0 	.word	0x08001cc0
 8001bf0:	003d0900 	.word	0x003d0900

08001bf4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001bfc:	4b0a      	ldr	r3, [pc, #40]	; (8001c28 <RCC_Delay+0x34>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a0a      	ldr	r2, [pc, #40]	; (8001c2c <RCC_Delay+0x38>)
 8001c02:	fba2 2303 	umull	r2, r3, r2, r3
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	fb02 f303 	mul.w	r3, r2, r3
 8001c0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c10:	bf00      	nop
  }
  while (Delay --);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	1e5a      	subs	r2, r3, #1
 8001c16:	60fa      	str	r2, [r7, #12]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d1f9      	bne.n	8001c10 <RCC_Delay+0x1c>
}
 8001c1c:	bf00      	nop
 8001c1e:	bf00      	nop
 8001c20:	3714      	adds	r7, #20
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr
 8001c28:	20000000 	.word	0x20000000
 8001c2c:	10624dd3 	.word	0x10624dd3

08001c30 <__libc_init_array>:
 8001c30:	b570      	push	{r4, r5, r6, lr}
 8001c32:	2600      	movs	r6, #0
 8001c34:	4d0c      	ldr	r5, [pc, #48]	; (8001c68 <__libc_init_array+0x38>)
 8001c36:	4c0d      	ldr	r4, [pc, #52]	; (8001c6c <__libc_init_array+0x3c>)
 8001c38:	1b64      	subs	r4, r4, r5
 8001c3a:	10a4      	asrs	r4, r4, #2
 8001c3c:	42a6      	cmp	r6, r4
 8001c3e:	d109      	bne.n	8001c54 <__libc_init_array+0x24>
 8001c40:	f000 f822 	bl	8001c88 <_init>
 8001c44:	2600      	movs	r6, #0
 8001c46:	4d0a      	ldr	r5, [pc, #40]	; (8001c70 <__libc_init_array+0x40>)
 8001c48:	4c0a      	ldr	r4, [pc, #40]	; (8001c74 <__libc_init_array+0x44>)
 8001c4a:	1b64      	subs	r4, r4, r5
 8001c4c:	10a4      	asrs	r4, r4, #2
 8001c4e:	42a6      	cmp	r6, r4
 8001c50:	d105      	bne.n	8001c5e <__libc_init_array+0x2e>
 8001c52:	bd70      	pop	{r4, r5, r6, pc}
 8001c54:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c58:	4798      	blx	r3
 8001c5a:	3601      	adds	r6, #1
 8001c5c:	e7ee      	b.n	8001c3c <__libc_init_array+0xc>
 8001c5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c62:	4798      	blx	r3
 8001c64:	3601      	adds	r6, #1
 8001c66:	e7f2      	b.n	8001c4e <__libc_init_array+0x1e>
 8001c68:	08001cc4 	.word	0x08001cc4
 8001c6c:	08001cc4 	.word	0x08001cc4
 8001c70:	08001cc4 	.word	0x08001cc4
 8001c74:	08001cc8 	.word	0x08001cc8

08001c78 <memset>:
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4402      	add	r2, r0
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d100      	bne.n	8001c82 <memset+0xa>
 8001c80:	4770      	bx	lr
 8001c82:	f803 1b01 	strb.w	r1, [r3], #1
 8001c86:	e7f9      	b.n	8001c7c <memset+0x4>

08001c88 <_init>:
 8001c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c8a:	bf00      	nop
 8001c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c8e:	bc08      	pop	{r3}
 8001c90:	469e      	mov	lr, r3
 8001c92:	4770      	bx	lr

08001c94 <_fini>:
 8001c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c96:	bf00      	nop
 8001c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c9a:	bc08      	pop	{r3}
 8001c9c:	469e      	mov	lr, r3
 8001c9e:	4770      	bx	lr
