{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "cell-0",
   "metadata": {},
   "source": [
    "# 10 - Instruction Set Architecture (ISA)\n",
    "\n",
    "## Introduction\n",
    "\n",
    "The **Instruction Set Architecture (ISA)** defines the language our CPU understands. It specifies:\n",
    "\n",
    "- What instructions are available\n",
    "- How instructions are encoded in binary\n",
    "- What each instruction does\n",
    "\n",
    "Our 8-bit computer uses **16-bit instructions** with a 4-bit opcode, giving us 16 possible instructions.\n",
    "\n",
    "## Learning Objectives\n",
    "\n",
    "1. Understand instruction encoding\n",
    "2. Learn our 16-instruction set\n",
    "3. Build instruction encode/decode functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-1",
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "from pathlib import Path\n",
    "project_root = Path.cwd().parent\n",
    "sys.path.insert(0, str(project_root / 'src'))\n",
    "sys.path.insert(0, str(project_root))\n",
    "\n",
    "from typing import List, Dict\n",
    "print(\"Setup complete!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-2",
   "metadata": {},
   "source": "## Instruction Format\n\nOur 16-bit instruction has different formats depending on the instruction type:\n\n**R-type (ALU operations: ADD, SUB, AND, OR, XOR)**:\n```mermaid\nflowchart LR\n    subgraph Instruction[R-type: 16 bits]\n        direction LR\n        OP[\"Opcode<br/>15-12\"]\n        RD[\"Rd<br/>11-8\"]\n        RS1[\"Rs1<br/>7-4\"]\n        RS2[\"Rs2<br/>3-0\"]\n    end\n```\n\n**I-type (Memory operations: LOAD, STORE)**:\n```mermaid\nflowchart LR\n    subgraph Instruction[I-type: 16 bits]\n        direction LR\n        OP[\"Opcode<br/>15-12\"]\n        RD[\"Rd<br/>11-8\"]\n        ADDR[\"Address<br/>7-0 (8 bits)\"]\n    end\n```\n\n**J-type (Jumps: JMP, JZ, JNZ)**:\n```mermaid\nflowchart LR\n    subgraph Instruction[J-type: 16 bits]\n        direction LR\n        OP[\"Opcode<br/>15-12\"]\n        UNUSED[\"unused<br/>11-8\"]\n        ADDR[\"Address<br/>7-0 (8 bits)\"]\n    end\n```\n\n**Key Design Decisions:**\n- R-type uses 4-bit fields for registers (only 3 bits needed for 8 registers)\n- I-type and J-type use 8-bit addresses, allowing access to full 256-byte memory\n\n## Our 16 Instructions"
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-3",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Opcode definitions\n",
    "OPCODES = {\n",
    "    'NOP':   0b0000,  # No operation\n",
    "    'LOAD':  0b0001,  # Load from memory\n",
    "    'STORE': 0b0010,  # Store to memory\n",
    "    'MOV':   0b0011,  # Copy register\n",
    "    'ADD':   0b0100,  # Add\n",
    "    'SUB':   0b0101,  # Subtract\n",
    "    'AND':   0b0110,  # Bitwise AND\n",
    "    'OR':    0b0111,  # Bitwise OR\n",
    "    'XOR':   0b1000,  # Bitwise XOR\n",
    "    'NOT':   0b1001,  # Bitwise NOT\n",
    "    'SHL':   0b1010,  # Shift left\n",
    "    'SHR':   0b1011,  # Shift right\n",
    "    'JMP':   0b1100,  # Unconditional jump\n",
    "    'JZ':    0b1101,  # Jump if zero\n",
    "    'JNZ':   0b1110,  # Jump if not zero\n",
    "    'HALT':  0b1111,  # Stop execution\n",
    "}\n",
    "\n",
    "# Reverse lookup\n",
    "OPCODE_NAMES = {v: k for k, v in OPCODES.items()}\n",
    "\n",
    "# Display the instruction set\n",
    "print(\"Our 8-bit Computer Instruction Set:\")\n",
    "print(\"-\" * 50)\n",
    "print(f\"{'Opcode':6} {'Binary':6} {'Mnemonic':8} {'Description'}\")\n",
    "print(\"-\" * 50)\n",
    "descriptions = {\n",
    "    'NOP': 'No operation',\n",
    "    'LOAD': 'Rd = Memory[addr]',\n",
    "    'STORE': 'Memory[addr] = Rs',\n",
    "    'MOV': 'Rd = Rs',\n",
    "    'ADD': 'Rd = Rs1 + Rs2',\n",
    "    'SUB': 'Rd = Rs1 - Rs2',\n",
    "    'AND': 'Rd = Rs1 & Rs2',\n",
    "    'OR': 'Rd = Rs1 | Rs2',\n",
    "    'XOR': 'Rd = Rs1 ^ Rs2',\n",
    "    'NOT': 'Rd = ~Rs',\n",
    "    'SHL': 'Rd = Rs << 1',\n",
    "    'SHR': 'Rd = Rs >> 1',\n",
    "    'JMP': 'PC = addr',\n",
    "    'JZ': 'if (Z) PC = addr',\n",
    "    'JNZ': 'if (!Z) PC = addr',\n",
    "    'HALT': 'Stop execution',\n",
    "}\n",
    "for name, code in OPCODES.items():\n",
    "    print(f\"{code:04b}   {code:2d}     {name:8} {descriptions[name]}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-4",
   "metadata": {},
   "source": [
    "## Exercise 1: Instruction Encoding\n",
    "\n",
    "Encode an instruction from its parts into a 16-bit value."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-5",
   "metadata": {},
   "outputs": [],
   "source": "def int_to_bits_n(value: int, n: int) -> List[int]:\n    \"\"\"Convert integer to n-bit list (LSB first).\"\"\"\n    return [(value >> i) & 1 for i in range(n)]\n\ndef bits_to_int_n(bits: List[int]) -> int:\n    \"\"\"Convert bit list to integer.\"\"\"\n    return sum(bit << i for i, bit in enumerate(bits))\n\ndef encode_instruction(opcode: str, rd: int = 0, rs1: int = 0, rs2_imm: int = 0) -> List[int]:\n    \"\"\"\n    Encode an instruction as 16 bits.\n    \n    Args:\n        opcode: Instruction name (e.g., 'ADD', 'LOAD')\n        rd: Destination register (0-7)\n        rs1: Source register 1 (0-7, for R-type)\n        rs2_imm: Source register 2 (0-7 for R-type) or address (0-255 for I/J-type)\n    \n    Returns:\n        16-bit instruction (LSB first)\n    \n    Note:\n        - R-type: opcode(4) + rd(4) + rs1(4) + rs2(4)\n        - I-type (LOAD/STORE): opcode(4) + rd(4) + addr(8)\n        - J-type (JMP/JZ/JNZ): opcode(4) + unused(4) + addr(8)\n    \"\"\"\n    # YOUR CODE HERE\n    # 1. Get opcode value from OPCODES dict\n    # 2. Check instruction type to determine format:\n    #    - LOAD/STORE: use 8-bit address in low byte\n    #    - JMP/JZ/JNZ: use 8-bit address in low byte\n    #    - Others: standard R-type format\n    # 3. Return as 16-bit list\n    pass\n\n# Test\n# ADD R0, R1, R2 should be: opcode=0100, rd=0, rs1=1, rs2=2\ninstr = encode_instruction('ADD', rd=0, rs1=1, rs2_imm=2)\nprint(f\"ADD R0, R1, R2 = {bits_to_int_n(instr):04X}\")\n\n# LOAD R3, 0x10 should be: opcode=0001, rd=3, addr=0x10\ninstr = encode_instruction('LOAD', rd=3, rs2_imm=0x10)\nprint(f\"LOAD R3, 0x10 = {bits_to_int_n(instr):04X}\")\n\n# JMP 0x20 should be: opcode=1100, addr=0x20\ninstr = encode_instruction('JMP', rs2_imm=0x20)\nprint(f\"JMP 0x20 = {bits_to_int_n(instr):04X}\")\n\n# HALT should be: opcode=1111\ninstr = encode_instruction('HALT')\nprint(f\"HALT = {bits_to_int_n(instr):04X}\")"
  },
  {
   "cell_type": "markdown",
   "id": "cell-6",
   "metadata": {},
   "source": [
    "## Exercise 2: Instruction Decoding\n",
    "\n",
    "Decode a 16-bit instruction into its parts."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-7",
   "metadata": {},
   "outputs": [],
   "source": "def decode_instruction(instruction: List[int]) -> Dict:\n    \"\"\"\n    Decode a 16-bit instruction.\n    \n    Args:\n        instruction: 16-bit instruction (LSB first)\n    \n    Returns:\n        Dictionary with decoded fields:\n        - opcode: integer opcode\n        - opcode_name: string name (e.g., 'ADD')\n        - rd: destination register\n        - rs1: source register 1\n        - rs2_imm: source register 2 OR 8-bit address\n    \n    Note:\n        For LOAD/STORE/JMP/JZ/JNZ, rs2_imm is 8 bits (address).\n        For R-type instructions, rs2_imm is 4 bits (register).\n    \"\"\"\n    # YOUR CODE HERE\n    # 1. Convert to integer\n    # 2. Extract opcode (bits 15-12)\n    # 3. Look up opcode name\n    # 4. Based on instruction type:\n    #    - For I/J-type: extract rd(11-8), addr(7-0)\n    #    - For R-type: extract rd(11-8), rs1(7-4), rs2(3-0)\n    pass\n\n# Test\n# Encode and decode ADD R0, R1, R2\ninstr = encode_instruction('ADD', rd=0, rs1=1, rs2_imm=2)\ndecoded = decode_instruction(instr)\nprint(\"Decoded ADD R0, R1, R2:\")\nfor key, value in decoded.items():\n    print(f\"  {key}: {value}\")\n\nprint()\n\n# Encode and decode LOAD R3, 0x10\ninstr = encode_instruction('LOAD', rd=3, rs2_imm=0x10)\ndecoded = decode_instruction(instr)\nprint(\"Decoded LOAD R3, 0x10:\")\nfor key, value in decoded.items():\n    print(f\"  {key}: {value}\")\n\nprint()\n\n# Encode and decode JMP 0x20\ninstr = encode_instruction('JMP', rs2_imm=0x20)\ndecoded = decode_instruction(instr)\nprint(\"Decoded JMP 0x20:\")\nfor key, value in decoded.items():\n    print(f\"  {key}: {value}\")"
  },
  {
   "cell_type": "markdown",
   "id": "cell-8",
   "metadata": {},
   "source": [
    "## Instruction Categories\n",
    "\n",
    "We can group instructions by type:\n",
    "\n",
    "| Category | Instructions | Format |\n",
    "|----------|-------------|--------|\n",
    "| R-type (register) | ADD, SUB, AND, OR, XOR | Rd, Rs1, Rs2 |\n",
    "| R-type (unary) | NOT, SHL, SHR, MOV | Rd, Rs |\n",
    "| I-type (memory) | LOAD, STORE | Rd, addr |\n",
    "| J-type (jump) | JMP, JZ, JNZ | addr |\n",
    "| N-type (no operands) | NOP, HALT | - |"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-9",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Example: encode a small program\n",
    "program = [\n",
    "    encode_instruction('LOAD', rd=1, rs2_imm=0),   # LOAD R1, 0  (will load from addr 0)\n",
    "    encode_instruction('LOAD', rd=2, rs2_imm=1),   # LOAD R2, 1\n",
    "    encode_instruction('ADD', rd=0, rs1=1, rs2_imm=2),  # ADD R0, R1, R2\n",
    "    encode_instruction('HALT'),                     # HALT\n",
    "]\n",
    "\n",
    "print(\"Encoded program:\")\n",
    "for i, instr in enumerate(program):\n",
    "    decoded = decode_instruction(instr)\n",
    "    val = bits_to_int_n(instr)\n",
    "    print(f\"  {i*2:02X}: {val:04X}  {decoded['opcode_name']}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-10",
   "metadata": {},
   "source": [
    "## Copy Your Implementation\n",
    "\n",
    "Once your code works, copy the functions and constants to `src/computer/isa.py`"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-11",
   "metadata": {},
   "source": [
    "## Validation"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cell-12",
   "metadata": {},
   "outputs": [],
   "source": [
    "from utils.checker import check\n",
    "check('isa')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cell-13",
   "metadata": {},
   "source": "## Summary\n\nWe've defined our computer's instruction set:\n\n| Feature | Specification |\n|---------|---------------|\n| Instruction width | 16 bits |\n| Opcode width | 4 bits (16 instructions) |\n| Registers | 8 (R0-R7) |\n| Address width | 8 bits (0-255 for full memory access) |\n| R-type operands | 4 bits each (rd, rs1, rs2) |\n\n### Instruction Types\n\n| Type | Instructions | Address/Immediate |\n|------|--------------|-------------------|\n| R-type | ADD, SUB, AND, OR, XOR, NOT, SHL, SHR, MOV | 4-bit register |\n| I-type | LOAD, STORE | 8-bit address |\n| J-type | JMP, JZ, JNZ | 8-bit address |\n| N-type | NOP, HALT | None |\n\n### Key Concepts\n\n1. **ISA** defines the CPU's language\n2. **Opcodes** specify operations\n3. **Operands** specify what data to use\n4. **Encoding** converts assembly to binary\n5. **Different formats** allow flexible addressing\n\n### What's Next?\n\nNow we need to build the **Instruction Decoder** - the hardware that extracts fields from instructions!"
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "name": "python",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}