// Seed: 1365969437
module module_0 (
    output wire id_0,
    input  wire id_1
);
  assign id_0 = -1;
  assign module_1.id_10 = 0;
endmodule
module module_0 #(
    parameter id_17 = 32'd99,
    parameter id_3  = 32'd84
) (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    input uwire _id_3,
    input wor module_1,
    input wire id_5,
    output wire id_6,
    output uwire id_7,
    input tri id_8,
    output supply1 id_9,
    output tri id_10,
    output wire id_11,
    output wire id_12,
    input tri1 id_13,
    input tri1 id_14,
    input uwire id_15
);
  logic [1 : 1  ==  1] _id_17;
  ;
  supply0 [(  id_3  ) : id_17] id_18;
  module_0 modCall_1 (
      id_6,
      id_15
  );
  assign id_9 = 1'b0;
  wire [1 : 1] id_19;
  assign id_18 = 1;
endmodule
