============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:40:46 pm
  Module:                 proj_counter
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8559 ps) Setup Check with Pin out_index_reg[6]/clk->d
          Group: reg2reg
     Startpoint: (R) out_index_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) out_index_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     284                  
       Uncertainty:-      50                  
     Required Time:=    9666                  
      Launch Clock:-       0                  
         Data Path:-    1108                  
             Slack:=    8559                  

#--------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                         (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------
  out_index_reg[0]/clk     -       -        R     (arrival)            9     0     0       0 
  out_index_reg[0]/q       (u)     clk->q   R     unmapped_d_flop      5     0   384     384 
  add_27_67/g2/z           (u)     in_0->z  F     unmapped_nand2       1     0    52     436 
  add_27_67/g68/z          (u)     in_0->z  R     unmapped_not         2     0    48     485 
  add_27_67/g19/z          (u)     in_0->z  F     unmapped_nand2       1     0    52     537 
  add_27_67/g70/z          (u)     in_0->z  R     unmapped_not         3     0    58     596 
  add_27_67/g32/z          (u)     in_1->z  F     unmapped_nand2       1     0    52     648 
  add_27_67/g72/z          (u)     in_0->z  R     unmapped_not         3     0    58     706 
  add_27_67/g42/z          (u)     in_1->z  F     unmapped_nand2       1     0    52     759 
  add_27_67/g74/z          (u)     in_0->z  R     unmapped_not         1     0    36     794 
  add_27_67/g60/z          (u)     in_0->z  R     unmapped_xnor2       1     0   104     899 
  mux_27_38/g1/z           (u)     data1->z R     unmapped_bmux3       1     0   104    1003 
  mux_out_index_46_32/g1/z (u)     data0->z R     unmapped_bmux3       1     0   104    1108 
  out_index_reg[6]/d       -       -        R     unmapped_d_flop      1     -     0    1108 
#--------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

