Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Mar 30 02:42:09 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |   252 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              24 |           24 |
| No           | Yes                   | No                     |              12 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------+-------------------------------------------+------------------+----------------+
|                Clock Signal                | Enable Signal |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------+-------------------------------------------+------------------+----------------+
|  spacestone/minute_ones_reg[0]_LDC_i_1_n_0 |               | spacestone/minute_ones_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/minute_ones_reg[1]_LDC_i_1_n_0 |               | spacestone/minute_ones_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/minute_ones_reg[2]_LDC_i_1_n_0 |               | spacestone/minute_ones_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/minute_ones_reg[3]_LDC_i_1_n_0 |               | spacestone/minute_ones_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_ones_reg[0]_LDC_i_1_n_0 |               | spacestone/second_ones_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_ones_reg[1]_LDC_i_1_n_0 |               | spacestone/second_ones_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_ones_reg[2]_LDC_i_1_n_0 |               | spacestone/second_ones_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_ones_reg[3]_LDC_i_1_n_0 |               | spacestone/second_ones_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_tens_reg[0]_LDC_i_1_n_0 |               | spacestone/second_tens_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_tens_reg[1]_LDC_i_1_n_0 |               | spacestone/second_tens_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_tens_reg[2]_LDC_i_1_n_0 |               | spacestone/second_tens_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  spacestone/second_tens_reg[3]_LDC_i_1_n_0 |               | spacestone/second_tens_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/minute_ones_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/minute_ones_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/minute_ones_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/minute_ones_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/minute_ones_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/minute_ones_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/minute_ones_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/minute_ones_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_ones_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_ones_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_ones_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_ones_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_ones_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_ones_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_ones_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_ones_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_tens_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_tens_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_tens_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_tens_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_tens_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_tens_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_tens_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                             |               | spacestone/second_tens_reg[3]_LDC_i_2_n_0 |                1 |              1 |
+--------------------------------------------+---------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    36 |
+--------+-----------------------+


