Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Oct 19 11:49:00 2021
| Host         : pc running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file canda_spiso_control_sets_placed.rpt
| Design       : canda_spiso
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   385 |
|    Minimum number of control sets                        |   385 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   575 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   385 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |    27 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |   177 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    51 |
| >= 14 to < 16      |     5 |
| >= 16              |    72 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1673 |          516 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             150 |           61 |
| Yes          | No                    | No                     |            2578 |          838 |
| Yes          | No                    | Yes                    |             160 |           40 |
| Yes          | Yes                   | No                     |             896 |          233 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                                            Enable Signal                                           |                                                        Set/Reset Signal                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ETH2_RX/PKT2_25701_DONE        |                                                                                                    | set_pkt25701_done                                                                                                             |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3         | mdio2/rst_n_i_2__0_n_1                                                                             | mdio2/rst_n_i_1__0_n_1                                                                                                        |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out3         | mdio1/rst_n_i_2_n_1                                                                                | mdio1/rst_n                                                                                                                   |                1 |              1 |         1.00 |
|  pll_inst/inst/clk_out2         | co2/samples[4]_i_2_n_1                                                                             | co2/samples[4]_i_1__0_n_1                                                                                                     |                1 |              1 |         1.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/rx_count[15]_i_2_n_1                                                                       |                                                                                                                               |                1 |              1 |         1.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/rx_count[15]_i_2__0_n_1                                                                    |                                                                                                                               |                1 |              1 |         1.00 |
| ~PKT_ARP_DONE_BUFG              |                                                                                                    | clr_arp_done                                                                                                                  |                1 |              1 |         1.00 |
|  PKT_ARP_DONE_BUFG              |                                                                                                    | set_arp_done                                                                                                                  |                1 |              1 |         1.00 |
|  PKT_ARP_DONE_BUFG              |                                                                                                    | tx_arp/send_I_have_reg                                                                                                        |                1 |              1 |         1.00 |
|  PHY1_TXC_IBUF_BUFG             | PKT2_25701/IPv4_ID[15]_i_2_n_1                                                                     |                                                                                                                               |                1 |              1 |         1.00 |
| ~ETH2_RX_ARP_DONE_BUFG          |                                                                                                    | clr_arp2_done                                                                                                                 |                1 |              1 |         1.00 |
|  ETH2_RX_ARP_DONE_BUFG          |                                                                                                    | set_arp2_done                                                                                                                 |                1 |              1 |         1.00 |
|  ETH2_RX_ARP_DONE_BUFG          |                                                                                                    | tx_arp2/send_I_have_reg                                                                                                       |                1 |              1 |         1.00 |
|  ETH2_RX/set_arp_t__0           |                                                                                                    |                                                                                                                               |                1 |              1 |         1.00 |
| ~rx1_pkt/PKT_ICMP_DONE          |                                                                                                    | tx_icmp/clr_done                                                                                                              |                1 |              1 |         1.00 |
|  ETH2_RX/set_pkt25701_t__0      |                                                                                                    |                                                                                                                               |                1 |              1 |         1.00 |
| ~ETH2_RX/PKT2_25701_DONE        |                                                                                                    | clr_pkt25701_done                                                                                                             |                1 |              1 |         1.00 |
|  ETH2_RX/clr_arp                |                                                                                                    | ETH2_RX_ARP_CLR                                                                                                               |                1 |              1 |         1.00 |
|  ETH2_RX/clr_pkt25701           |                                                                                                    | ETH2_RX_25701_CLR                                                                                                             |                1 |              1 |         1.00 |
|  rx1_pkt/clr_arp                |                                                                                                    | PKT_ARP_CLR                                                                                                                   |                1 |              1 |         1.00 |
|  rx1_pkt/clr_icmp               |                                                                                                    | tx_icmp/PKT_ICMP_CLR                                                                                                          |                1 |              1 |         1.00 |
|  rx1_pkt/set_arp_t_reg_i_2_n_1  |                                                                                                    |                                                                                                                               |                1 |              1 |         1.00 |
|  rx1_pkt/PKT_ICMP_DONE          |                                                                                                    | tx_icmp/set_done                                                                                                              |                1 |              1 |         1.00 |
|  rx1_pkt/set_icmp_t_reg_i_2_n_1 |                                                                                                    |                                                                                                                               |                1 |              1 |         1.00 |
|  rx1_pkt/set_arp_oper__0        |                                                                                                    |                                                                                                                               |                1 |              2 |         2.00 |
|  pll_inst/inst/clk_out2         |                                                                                                    | fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0      |                2 |              3 |         1.50 |
|  mac2_rx_clk_BUFG               |                                                                                                    | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0          |                2 |              3 |         1.50 |
|  mac2_rx_clk_BUFG               |                                                                                                    | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                2 |              3 |         1.50 |
|  pll_inst/inst/clk_out2         | co2/samples[4]_i_2_n_1                                                                             |                                                                                                                               |                1 |              3 |         3.00 |
|  rx_mac_clk_BUFG                |                                                                                                    | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0          |                1 |              3 |         3.00 |
|  PHY1_TXC_IBUF_BUFG             |                                                                                                    | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0    |                1 |              3 |         3.00 |
|  rx_mac_clk_BUFG                |                                                                                                    | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0           |                2 |              3 |         1.50 |
|  rx_mac_clk_BUFG                | tx_icmp/sel[7]_i_1_n_1                                                                             | tx_icmp/sel[6]_i_1__0_n_1                                                                                                     |                1 |              3 |         3.00 |
|  pll_inst/inst/clk_out2         | co1/uart_inst/rx_count0                                                                            |                                                                                                                               |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/uart_inst/module_reg[1]                                                                        | co1/uart_inst/rx_st_reg[2]                                                                                                    |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2         | co1/uart_inst/os_count0                                                                            |                                                                                                                               |                1 |              4 |         4.00 |
|  PHY2_RXC_IBUF_BUFG             | rx2_proto/byte_data_t[3]_i_1__0_n_1                                                                |                                                                                                                               |                1 |              4 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_rx_state                                                                               |                                                                                                                               |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2         | co1/uart_inst/tx_count[3]_i_1__2_n_1                                                               |                                                                                                                               |                1 |              4 |         4.00 |
| ~PHY1_TXC_IBUF_BUFG             |                                                                                                    |                                                                                                                               |                3 |              4 |         1.33 |
| ~PHY1_TXC_IBUF_BUFG             | arb_inst/y_dout_t[3]_i_1_n_1                                                                       |                                                                                                                               |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2         | co2/clear_st[3]_i_1__0_n_1                                                                         |                                                                                                                               |                2 |              4 |         2.00 |
| ~PHY2_MDC_OBUF_BUFG             |                                                                                                    |                                                                                                                               |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2         | co2/uart_inst/tx_count[3]_i_1_n_1                                                                  |                                                                                                                               |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/uart_inst/os_count0                                                                            |                                                                                                                               |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2         | co2/rx_sync_word[23]_i_2_n_1                                                                       |                                                                                                                               |                2 |              4 |         2.00 |
|  PHY1_TXC_IBUF_BUFG             |                                                                                                    | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                3 |              4 |         1.33 |
|  pll_inst/inst/clk_out2         | co2/uart_inst/rx_count0                                                                            |                                                                                                                               |                1 |              4 |         4.00 |
| ~PHY1_MDC_OBUF_BUFG             |                                                                                                    |                                                                                                                               |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/module[3]_i_1_n_1                                                                              |                                                                                                                               |                2 |              4 |         2.00 |
|  pll_inst/inst/clk_out2         | co1/clear_st[3]_i_1_n_1                                                                            |                                                                                                                               |                1 |              4 |         4.00 |
|  pll_inst/inst/clk_out2         | tx_25702/sync1_so1                                                                                 |                                                                                                                               |                2 |              4 |         2.00 |
|  PHY1_RXC_IBUF_BUFG             | rx1_proto/byte_data_t[3]_i_1_n_1                                                                   |                                                                                                                               |                1 |              4 |         4.00 |
|  rx_mac_clk_BUFG                | tx_icmp/sel[7]_i_1_n_1                                                                             |                                                                                                                               |                4 |              5 |         1.25 |
|  pll_inst/inst/clk_out2         | co2/uart_inst/module_reg[2]                                                                        | co2/uart_inst/module_reg[0]                                                                                                   |                2 |              5 |         2.50 |
|  pll_inst/inst/clk_out2         | co1/uart_inst/alg_state_reg[2][0]                                                                  |                                                                                                                               |                2 |              5 |         2.50 |
| ~PHY1_TXC_IBUF_BUFG             | arb_inst/s1_rd_t_i_2_n_1                                                                           | arb_inst/s1_rd_t_i_1_n_1                                                                                                      |                2 |              5 |         2.50 |
|  pll_inst/inst/clk_out2         | co1/samples[4]_i_1_n_1                                                                             |                                                                                                                               |                2 |              5 |         2.50 |
|  rx_mac_clk_BUFG                | tx_icmp/step_crc                                                                                   |                                                                                                                               |                2 |              5 |         2.50 |
|  pll_inst/inst/clk_out2         | co2/rx_st[4]_i_1_n_1                                                                               |                                                                                                                               |                4 |              5 |         1.25 |
|  PHY1_MDC_OBUF_BUFG             |                                                                                                    |                                                                                                                               |                3 |              6 |         2.00 |
| ~PHY2_MDC_OBUF_BUFG             | mdio2/bit_no                                                                                       | mdio2/mdio_high_z0                                                                                                            |                2 |              6 |         3.00 |
|  pll_inst/inst/clk_out2         | tx_25702/sel[4]_i_1__0_n_1                                                                         | tx_25702/sel[10]_i_1_n_1                                                                                                      |                2 |              6 |         3.00 |
|  PHY2_MDC_OBUF_BUFG             |                                                                                                    |                                                                                                                               |                3 |              6 |         2.00 |
| ~PHY1_MDC_OBUF_BUFG             | mdio1/bit_no                                                                                       | mdio1/mdio_high_z0                                                                                                            |                2 |              6 |         3.00 |
|  pll_inst/inst/clk_out3         |                                                                                                    | mdio1/clear                                                                                                                   |                2 |              7 |         3.50 |
| ~rx_mac_clk_BUFG                |                                                                                                    |                                                                                                                               |                3 |              7 |         2.33 |
| ~mac2_rx_clk_BUFG               |                                                                                                    |                                                                                                                               |                4 |              7 |         1.75 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/set_rx_state                                                                               |                                                                                                                               |                5 |              7 |         1.40 |
| ~rx_mac_clk_BUFG                | rx1_pkt/index[9]_i_2__0_n_1                                                                        | rx1_pkt/index                                                                                                                 |                1 |              7 |         7.00 |
|  rx_mac_clk_BUFG                | tx_icmp/index                                                                                      |                                                                                                                               |                4 |              7 |         1.75 |
|  pll_inst/inst/clk_out3         |                                                                                                    | mdio2/clock_div.count[6]_i_1__0_n_1                                                                                           |                2 |              7 |         3.50 |
|  pll_inst/inst/clk_out2         |                                                                                                    | co2/uart_inst/p_0_in                                                                                                          |                3 |              7 |         2.33 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[359]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[263]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[271]_i_1_n_1                                                                 |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[279]_i_1_n_1                                                                 |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[287]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[295]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[303]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[311]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[319]_i_1_n_1                                                                 |                                                                                                                               |                4 |              8 |         2.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[31]_i_1_n_1                                                                  |                                                                                                                               |                5 |              8 |         1.60 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[327]_i_1_n_1                                                                 |                                                                                                                               |                4 |              8 |         2.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[335]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[343]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[351]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[191]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[367]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[55]_i_1_n_1                                                                  |                                                                                                                               |                5 |              8 |         1.60 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[71]_i_1_n_1                                                                  |                                                                                                                               |                4 |              8 |         2.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[7]_i_1_n_1                                                                   |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[95]_i_1_n_1                                                                  |                                                                                                                               |                4 |              8 |         2.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_SRC_MAC[23]_i_1_n_1                                                                    |                                                                                                                               |                5 |              8 |         1.60 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_SRC_MAC[39]_i_1_n_1                                                                    |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[199]                                                                                |                                                                                                                               |                6 |              8 |         1.33 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[207]                                                                                |                                                                                                                               |                5 |              8 |         1.60 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[215]                                                                                |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[143]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/uart_inst/rx_buffer0                                                                           |                                                                                                                               |                1 |              8 |         8.00 |
|  pll_inst/inst/clk_out2         | co2/uart_inst/rx_data0                                                                             |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/IPv4_IP_src[15]_i_1__0_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/IPv4_IP_src[31]_i_1__0_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/UDP_dlen[15]_i_1__0_n_1                                                                    |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/IPv4_IP_src[7]_i_1__0_n_1                                                                  |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[103]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[111]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[119]_i_1_n_1                                                                 |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[127]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[135]_i_1_n_1                                                                 |                                                                                                                               |                6 |              8 |         1.33 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[23]_i_1_n_1                                                                  |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[151]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[159]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[15]_i_1_n_1                                                                  |                                                                                                                               |                5 |              8 |         1.60 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_SRC_MAC[7]_i_1_n_1                                                                     |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[415]_i_1_n_1                                                                 |                                                                                                                               |                4 |              8 |         2.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[407]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[39]_i_1_n_1                                                                  |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[167]_i_1_n_1                                                                 |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[175]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[183]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[239]                                                                                |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/IPv4_IP_dst[7]_i_1__0_n_1                                                                  |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[383]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_src_mac2                                                                           |                                                                                                                               |                4 |              8 |         2.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_src_mac3                                                                           |                                                                                                                               |                5 |              8 |         1.60 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_src_mac4                                                                           |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_src_mac5                                                                           |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_eth_type1                                                                              |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[375]_i_1_n_1                                                                 |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[479]                                                                                |                                                                                                                               |                7 |              8 |         1.14 |
| ~rx_mac_clk_BUFG                | rx1_pkt/IPv4_IP_dst[31]_i_1__0_n_1                                                                 |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[455]                                                                                |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[247]                                                                                |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[231]                                                                                |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_src_mac0                                                                           |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[423]_i_1_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[223]                                                                                |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[255]                                                                                |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_SRC_MAC[47]_i_1_n_1                                                                    |                                                                                                                               |                6 |              8 |         1.33 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[431]_i_1_n_1                                                                 |                                                                                                                               |                4 |              8 |         2.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[439]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_SRC_MAC[31]_i_1__0_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[447]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_SRC_MAC[15]_i_1_n_1                                                                    |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[47]_i_1_n_1                                                                  |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[63]_i_1_n_1                                                                  |                                                                                                                               |                6 |              8 |         1.33 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[79]_i_1_n_1                                                                  |                                                                                                                               |                4 |              8 |         2.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_IPv4_IP_src3                                                                           |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[463]                                                                                |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[471]                                                                                |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[487]                                                                                |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[495]                                                                                |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[503]                                                                                |                                                                                                                               |                5 |              8 |         1.60 |
| ~rx_mac_clk_BUFG                | rx1_pkt/p_0_in[511]                                                                                | rx1_pkt/PKT_ICMP_DATA[511]_i_1_n_1                                                                                            |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_src_ip0                                                                            |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_src_mac1                                                                           |                                                                                                                               |                6 |              8 |         1.33 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[399]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[391]_i_1_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_IPv4_IP_dst2                                                                           |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_IPv4_IP_dst3                                                                           |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/PKT_ICMP_DATA[87]_i_1_n_1                                                                  |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_IPv4_type                                                                              |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_UDP_DP1                                                                                |                                                                                                                               |                4 |              8 |         2.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_UDP_DP2                                                                                |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_UDP_dlen1                                                                              |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_dst_ip0                                                                            |                                                                                                                               |                1 |              8 |         8.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_dst_ip1                                                                            |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_dst_ip2                                                                            |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_dst_ip3                                                                            |                                                                                                                               |                2 |              8 |         4.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_src_ip1                                                                            |                                                                                                                               |                3 |              8 |         2.67 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_src_ip2                                                                            |                                                                                                                               |                4 |              8 |         2.00 |
| ~rx_mac_clk_BUFG                | rx1_pkt/set_arp_src_ip3                                                                            |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[71]_i_1_n_1                                                                    |                                                                                                                               |                1 |              8 |         8.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[207]_i_1_n_1                                                                   |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[215]_i_1_n_1                                                                   |                                                                                                                               |                3 |              8 |         2.67 |
|  mac2_rx_clk_BUFG               | tx_arp2/tx_state_reg_n_1                                                                           | tx_arp2/fcs_din[7]_i_1__0_n_1                                                                                                 |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[223]_i_1_n_1                                                                   |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[23]_i_1_n_1                                                                    |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[31]_i_1_n_1                                                                    |                                                                                                                               |                1 |              8 |         8.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[39]_i_1_n_1                                                                    |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[55]_i_1_n_1                                                                    |                                                                                                                               |                1 |              8 |         8.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[63]_i_1_n_1                                                                    |                                                                                                                               |                1 |              8 |         8.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[199]_i_1_n_1                                                                   |                                                                                                                               |                4 |              8 |         2.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[79]_i_1_n_1                                                                    |                                                                                                                               |                5 |              8 |         1.60 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[7]_i_1_n_1                                                                     |                                                                                                                               |                4 |              8 |         2.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[87]_i_1_n_1                                                                    |                                                                                                                               |                4 |              8 |         2.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[95]_i_1_n_1                                                                    |                                                                                                                               |                4 |              8 |         2.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_DST_MAC[15]_i_1_n_1                                                                    |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_DST_MAC[23]_i_1_n_1                                                                    |                                                                                                                               |                5 |              8 |         1.60 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_DST_MAC[31]_i_1_n_1                                                                    |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_DST_MAC[39]_i_1_n_1                                                                    |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_DST_MAC[47]_i_1_n_1                                                                    |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[119]_i_1_n_1                                                                   |                                                                                                                               |                4 |              8 |         2.00 |
|  pll_inst/inst/clk_out2         | co1/uart_inst/tx_buffer[8]_i_1__0_n_1                                                              |                                                                                                                               |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/uart_inst/rx_data0                                                                             |                                                                                                                               |                1 |              8 |         8.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/IPv4_IP_src[23]_i_1__0_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/IPv4_IP_src[31]_i_1_n_1                                                                    |                                                                                                                               |                1 |              8 |         8.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/IPv4_IP_src[7]_i_1_n_1                                                                     |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/IPv4_type                                                                                  |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_25701_FIFO_WR_DATA[7]_i_2_n_1                                                          | ETH2_RX/PKT_25701_FIFO_WR_DATA[7]_i_1_n_1                                                                                     |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[103]_i_1_n_1                                                                   |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[111]_i_1_n_1                                                                   |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_DST_MAC[7]_i_1_n_1                                                                     |                                                                                                                               |                4 |              8 |         2.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[127]_i_1_n_1                                                                   |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[135]_i_1_n_1                                                                   |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[143]_i_1_n_1                                                                   |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[151]_i_1_n_1                                                                   |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[159]_i_1_n_1                                                                   |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[15]_i_1_n_1                                                                    |                                                                                                                               |                4 |              8 |         2.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[167]_i_1_n_1                                                                   |                                                                                                                               |                4 |              8 |         2.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[183]_i_1_n_1                                                                   |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[191]_i_1_n_1                                                                   |                                                                                                                               |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/blk_mem_wr_din[7]_i_2_n_1                                                                      | co2/blk_mem_wr_din[7]_i_1_n_1                                                                                                 |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/IPv4_IP_dst[23]_i_1__0_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/IPv4_IP_src[15]_i_1_n_1                                                                    |                                                                                                                               |                1 |              8 |         8.00 |
|  pll_inst/inst/clk_out2         | co1/uart_inst/rx_buffer0                                                                           |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/set_eth_type1                                                                              |                                                                                                                               |                1 |              8 |         8.00 |
|  mac2_rx_clk_BUFG               |                                                                                                    | tx_arp2/tx_count[7]_i_1__0_n_1                                                                                                |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/uart_inst/module_reg[2]_0[0]                                                                   |                                                                                                                               |                3 |              8 |         2.67 |
|  rx_mac_clk_BUFG                | tx_arp/tx_state_reg_n_1                                                                            |                                                                                                                               |                5 |              8 |         1.60 |
|  PHY2_RXC_IBUF_BUFG             | rx2_proto/byte_data[7]_i_2__0_n_1                                                                  | rx2_proto/byte_data[7]_i_1__0_n_1                                                                                             |                1 |              8 |         8.00 |
|  rx_mac_clk_BUFG                | tx_icmp/din[7]_i_1_n_1                                                                             |                                                                                                                               |                7 |              8 |         1.14 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/IPv4_IP_dst[7]_i_1_n_1                                                                     |                                                                                                                               |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/uart_inst/tx_buffer[8]_i_1_n_1                                                                 |                                                                                                                               |                1 |              8 |         8.00 |
|  pll_inst/inst/clk_out2         | co2/uart_inst/module_reg[1][0]                                                                     |                                                                                                                               |                4 |              8 |         2.00 |
|  PHY1_RXC_IBUF_BUFG             | rx1_proto/byte_data[7]_i_2_n_1                                                                     | rx1_proto/byte_data[7]_i_1_n_1                                                                                                |                1 |              8 |         8.00 |
|  pll_inst/inst/clk_out3         |                                                                                                    |                                                                                                                               |                5 |              8 |         1.60 |
|  pll_inst/inst/clk_out2         | co2/module_addr[7]_i_1_n_1                                                                         |                                                                                                                               |                3 |              8 |         2.67 |
|  pll_inst/inst/clk_out2         | co1/blk_mem_wr_din[7]_i_2__0_n_1                                                                   | co1/blk_mem_wr_din[7]_i_1__0_n_1                                                                                              |                2 |              8 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/module_addr[7]_i_1__0_n_1                                                                      |                                                                                                                               |                3 |              8 |         2.67 |
|  PHY1_TXC_IBUF_BUFG             | PKT2_25701/sel[10]_i_2_n_1                                                                         | PKT2_25701/sel[10]_i_1__0_n_1                                                                                                 |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/UDP_SP[15]_i_1_n_1                                                                         |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_SRC_MAC[15]_i_1__0_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_SRC_MAC[23]_i_1__0_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_SRC_MAC[31]_i_1_n_1                                                                    |                                                                                                                               |                4 |              8 |         2.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_SRC_MAC[39]_i_1__0_n_1                                                                 |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_SRC_MAC[47]_i_1__0_n_1                                                                 |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_SRC_MAC[7]_i_1__0_n_1                                                                  |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/UDP_CRC[15]_i_1_n_1                                                                        |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/UDP_CRC[7]_i_1_n_1                                                                         |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/UDP_DP[7]_i_1__0_n_1                                                                       |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/IPv4_IP_dst[15]_i_1__0_n_1                                                                 |                                                                                                                               |                1 |              8 |         8.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/UDP_SP[7]_i_1_n_1                                                                          |                                                                                                                               |                4 |              8 |         2.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/UDP_dlen[15]_i_1_n_1                                                                       |                                                                                                                               |                1 |              8 |         8.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/UDP_dlen[7]_i_1__0_n_1                                                                     |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/IPv4_IP_dst[31]_i_1_n_1                                                                    |                                                                                                                               |                2 |              8 |         4.00 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[175]_i_1_n_1                                                                   |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_ARP_HDR[47]_i_1_n_1                                                                    |                                                                                                                               |                3 |              8 |         2.67 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/UDP_DP[15]_i_1__0_n_1                                                                      |                                                                                                                               |                2 |              8 |         4.00 |
|  PHY2_MDC_OBUF_BUFG             | mdio2/PHY_REG0_RD1[14]_i_1__0_n_1                                                                  |                                                                                                                               |                3 |             10 |         3.33 |
|  pll_inst/inst/clk_out2         | tx_25702/ram_udp_rd_addr1                                                                          | tx_25702/ram_udp_rd_addr1[9]_i_1_n_1                                                                                          |                3 |             10 |         3.33 |
|  PHY1_MDC_OBUF_BUFG             | mdio1/PHY_REG0_RD1[14]_i_1_n_1                                                                     |                                                                                                                               |                4 |             10 |         2.50 |
|  pll_inst/inst/clk_out2         | tx_25702/ram_udp_rd_addr2                                                                          | tx_25702/ram_udp_rd_addr2[9]_i_1_n_1                                                                                          |                3 |             10 |         3.33 |
|  PHY1_TXC_IBUF_BUFG             | PKT2_25701/sel[10]_i_2_n_1                                                                         |                                                                                                                               |                4 |             11 |         2.75 |
|  pll_inst/inst/clk_out2         | co1/sel                                                                                            | co1/clear                                                                                                                     |                3 |             11 |         3.67 |
|  pll_inst/inst/clk_out2         | co2/blk_mem_wr_addr[10]_i_2__0_n_1                                                                 | co2/clear                                                                                                                     |                3 |             11 |         3.67 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_896_959_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_1280_1343_0_2_i_1__0_n_1                                                  |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_64_127_0_2_i_1_n_1                                                        |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_704_767_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  PHY1_MDC_OBUF_BUFG             | mdio1/PHY_REG27_RD1[15]_i_1_n_1                                                                    |                                                                                                                               |                2 |             12 |         6.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_256_319_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_1344_1407_0_2_i_1_n_1                                                     |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_1280_1343_0_2_i_1_n_1                                                     |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_0_63_0_2_i_1_n_1                                                          |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_896_959_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_1024_1087_0_2_i_1__0_n_1                                                  |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_640_703_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_448_511_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_1344_1407_0_2_i_1__0_n_1                                                  |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_192_255_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_0_63_0_2_i_1__0_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_640_703_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_832_895_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_960_1023_0_2_i_1_n_1                                                      |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_448_511_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_128_191_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_1216_1279_0_2_i_1__0_n_1                                                  |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_1152_1215_0_2_i_1__0_n_1                                                  |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_192_255_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_256_319_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_320_383_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_384_447_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_512_575_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_576_639_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_64_127_0_2_i_1__0_n_1                                                     |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_704_767_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_768_831_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_832_895_0_2_i_1__0_n_1                                                    |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_960_1023_0_2_i_1__0_n_1                                                   |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/ram_udp_inst/RAM_reg_1088_1151_0_2_i_1__0_n_1                                                  |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_320_383_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_768_831_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_576_639_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_1024_1087_0_2_i_1_n_1                                                     |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_128_191_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_1088_1151_0_2_i_1_n_1                                                     |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_1152_1215_0_2_i_1_n_1                                                     |                                                                                                                               |                3 |             12 |         4.00 |
|  PHY2_MDC_OBUF_BUFG             | mdio2/PHY_REG27_RD1[15]_i_1__0_n_1                                                                 |                                                                                                                               |                2 |             12 |         6.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_1216_1279_0_2_i_1_n_1                                                     |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_384_447_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | co2/ram_udp_inst/RAM_reg_512_575_0_2_i_1_n_1                                                       |                                                                                                                               |                3 |             12 |         4.00 |
|  pll_inst/inst/clk_out2         | tx_25702/sel[4]_i_1__0_n_1                                                                         |                                                                                                                               |                9 |             13 |         1.44 |
|  PHY1_MDC_OBUF_BUFG             | mdio1/FSM_onehot_State_cfg[12]_i_1_n_1                                                             |                                                                                                                               |                2 |             13 |         6.50 |
|  PHY2_MDC_OBUF_BUFG             | mdio2/PHY_DELAY[13]_i_2__0_n_1                                                                     | mdio2/PHY_DELAY[13]_i_1_n_1                                                                                                   |                4 |             13 |         3.25 |
|  PHY1_MDC_OBUF_BUFG             | mdio1/PHY_DELAY[13]_i_2_n_1                                                                        | mdio1/PHY_DELAY[13]_i_1_n_1                                                                                                   |                4 |             13 |         3.25 |
|  PHY2_MDC_OBUF_BUFG             | mdio2/FSM_onehot_State_cfg[12]_i_1__0_n_1                                                          |                                                                                                                               |                4 |             13 |         3.25 |
|  PHY1_TXC_IBUF_BUFG             | PKT2_25701/IPv4_ID[15]_i_2_n_1                                                                     | PKT2_25701/IPv4_ID[15]_i_1_n_1                                                                                                |                4 |             15 |         3.75 |
| ~rx_mac_clk_BUFG                | rx1_pkt/rx_count[15]_i_2_n_1                                                                       | rx1_pkt/rx_count[15]_i_1_n_1                                                                                                  |                4 |             15 |         3.75 |
|  pll_inst/inst/clk_out2         | co1/rx_timeout_1ms[14]_i_2__0_n_1                                                                  | co1/rx_timeout_1ms                                                                                                            |                3 |             15 |         5.00 |
|  pll_inst/inst/clk_out2         | co2/rx_timeout_1ms[14]_i_2_n_1                                                                     | co2/rx_timeout_1ms                                                                                                            |                4 |             15 |         3.75 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/rx_count[15]_i_2__0_n_1                                                                    | ETH2_RX/rx_count[15]_i_1__0_n_1                                                                                               |                4 |             15 |         3.75 |
|  ETH2_RX/rx_udp_dlen            |                                                                                                    |                                                                                                                               |                5 |             16 |         3.20 |
|  PHY1_TXC_IBUF_BUFG             | PKT2_25701/y90                                                                                     |                                                                                                                               |                4 |             16 |         4.00 |
|  PHY2_MDC_OBUF_BUFG             | mdio2/wr_data                                                                                      | mdio2/wr_data0                                                                                                                |                3 |             16 |         5.33 |
| ~PHY2_MDC_OBUF_BUFG             | mdio2/rd_data                                                                                      |                                                                                                                               |                3 |             16 |         5.33 |
|  rx1_pkt/eth_type_rx__0         |                                                                                                    |                                                                                                                               |                5 |             16 |         3.20 |
|  pll_inst/inst/clk_out2         | tx_25702/IPv4_ID[0]_i_1__0_n_1                                                                     |                                                                                                                               |                4 |             16 |         4.00 |
|  ETH2_RX/eth_type_rx__0         |                                                                                                    |                                                                                                                               |                4 |             16 |         4.00 |
|  rx_mac_clk_BUFG                | tx_icmp/IPv4_ID                                                                                    |                                                                                                                               |                4 |             16 |         4.00 |
| ~PHY1_MDC_OBUF_BUFG             | mdio1/rd_data                                                                                      |                                                                                                                               |                3 |             16 |         5.33 |
|  rx_mac_clk_BUFG                | tx_icmp/y9                                                                                         |                                                                                                                               |                8 |             16 |         2.00 |
|  PHY1_MDC_OBUF_BUFG             | mdio1/wr_data_0                                                                                    | mdio1/wr_data0                                                                                                                |                4 |             16 |         4.00 |
|  pll_inst/inst/clk_out2         | tx_25702/y9                                                                                        |                                                                                                                               |                5 |             16 |         3.20 |
|  PHY1_TXC_IBUF_BUFG             |                                                                                                    | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0           |                6 |             17 |         2.83 |
|  pll_inst/inst/clk_out2         | tx_25702/ip4_crc_t2                                                                                |                                                                                                                               |                5 |             17 |         3.40 |
|  PHY1_TXC_IBUF_BUFG             | PKT2_25701/ip4_crc_t20                                                                             |                                                                                                                               |                5 |             17 |         3.40 |
|  PHY1_TXC_IBUF_BUFG             |                                                                                                    | fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0      |                5 |             17 |         3.40 |
|  PHY1_TXC_IBUF_BUFG             |                                                                                                    | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0          |                3 |             17 |         5.67 |
|  rx_mac_clk_BUFG                | tx_icmp/ip4_crc_t2[16]_i_1__1_n_1                                                                  |                                                                                                                               |                5 |             17 |         3.40 |
|  PHY1_TXC_IBUF_BUFG             |                                                                                                    | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0          |                6 |             17 |         2.83 |
|  rx_mac_clk_BUFG                | tx_icmp/icmp_crc_t2                                                                                |                                                                                                                               |                5 |             17 |         3.40 |
|  PHY1_TXC_IBUF_BUFG             |                                                                                                    | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0    |                5 |             17 |         3.40 |
|  PHY1_TXC_IBUF_BUFG             | PKT2_25701/ip4_crc_t10                                                                             |                                                                                                                               |                5 |             19 |         3.80 |
|  PHY1_RXC_IBUF_BUFG             |                                                                                                    |                                                                                                                               |                8 |             19 |         2.38 |
|  PHY2_RXC_IBUF_BUFG             |                                                                                                    |                                                                                                                               |                4 |             19 |         4.75 |
|  rx_mac_clk_BUFG                | tx_icmp/ip4_crc_t1                                                                                 |                                                                                                                               |                6 |             19 |         3.17 |
|  pll_inst/inst/clk_out2         | tx_25702/ip4_crc_t1                                                                                |                                                                                                                               |                7 |             19 |         2.71 |
|  pll_inst/inst/clk_out2         | co2/rx_sync_word[23]_i_2_n_1                                                                       | co2/rx_sync_word[23]_i_1_n_1                                                                                                  |                5 |             20 |         4.00 |
|  pll_inst/inst/clk_out3         | mdio1/sel                                                                                          |                                                                                                                               |                6 |             21 |         3.50 |
|  pll_inst/inst/clk_out3         | mdio2/rst_st_reg[2]_inv_n_1                                                                        |                                                                                                                               |                6 |             21 |         3.50 |
|  PHY2_TXC_IBUF                  | fifo_1k_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]          |                                                                                                                               |                6 |             22 |         3.67 |
|  pll_inst/inst/clk_out2         | ltOp                                                                                               | co2/sync2_reg                                                                                                                 |                6 |             22 |         3.67 |
|  mac2_rx_clk_BUFG               | tx_arp2/fcs_t20                                                                                    |                                                                                                                               |               10 |             24 |         2.40 |
|  pll_inst/inst/clk_out2         | tx_25702/fcs_t2                                                                                    |                                                                                                                               |                9 |             24 |         2.67 |
|  rx_mac_clk_BUFG                | tx_icmp/fcs_t2                                                                                     |                                                                                                                               |               10 |             24 |         2.40 |
|  pll_inst/inst/clk_out2         | co1/rx_sync_word[23]_i_2__0_n_1                                                                    | co1/uart_inst/module_reg[2]_1                                                                                                 |                5 |             24 |         4.80 |
|  PHY1_TXC_IBUF_BUFG             | PKT2_25701/fcs_t4                                                                                  |                                                                                                                               |               10 |             24 |         2.40 |
|  PHY1_TXC_IBUF_BUFG             | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0 | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0 |                6 |             24 |         4.00 |
|  rx_mac_clk_BUFG                | tx_arp/fcs_t20                                                                                     |                                                                                                                               |               10 |             24 |         2.40 |
|  PHY1_TXC_IBUF_BUFG             | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0          | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0          |                6 |             26 |         4.33 |
|  PHY1_TXC_IBUF_BUFG             | fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0      | fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0      |                7 |             26 |         3.71 |
|  PHY1_TXC_IBUF_BUFG             | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0          | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0          |                7 |             26 |         3.71 |
|  PHY1_TXC_IBUF_BUFG             | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0           | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0           |                6 |             26 |         4.33 |
|  PHY1_TXC_IBUF_BUFG             | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en_0    | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0    |                8 |             26 |         3.25 |
|  rx_mac_clk_BUFG                | fifo_1k_eth2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]          |                                                                                                                               |                9 |             30 |         3.33 |
|  PHY1_TXC_IBUF_BUFG             | PKT2_25701/fcs_en_reg_n_1                                                                          | PKT2_25701/fcs_rst                                                                                                            |                8 |             32 |         4.00 |
|  pll_inst/inst/clk_out2         | co1/uart_inst/E[0]                                                                                 | co1/rx_timeout_1ms                                                                                                            |                7 |             32 |         4.57 |
|  rx_mac_clk_BUFG                | tx_icmp/icmp_crc_t1                                                                                | tx_icmp/icmp_crc_t1[31]_i_1_n_1                                                                                               |                8 |             32 |         4.00 |
|  rx_mac_clk_BUFG                | tx_icmp/fcs_en_reg_n_1                                                                             | tx_icmp/fcs_rst_reg_n_1                                                                                                       |                7 |             32 |         4.57 |
|  rx_mac_clk_BUFG                | tx_arp/fcs_en_reg_n_1                                                                              | tx_arp/fcs_rst_reg_n_1                                                                                                        |                7 |             32 |         4.57 |
|  pll_inst/inst/clk_out2         | tx_25702/pkt_cnt[31]_i_2_n_1                                                                       | tx_25702/pkt_cnt[31]_i_1_n_1                                                                                                  |                9 |             32 |         3.56 |
|  pll_inst/inst/clk_out2         | tx_25702/fcs_en_reg_n_1                                                                            | tx_25702/fcs_rst_reg_n_1                                                                                                      |                9 |             32 |         3.56 |
|  mac2_rx_clk_BUFG               | tx_arp2/fcs_en_reg_n_1                                                                             | tx_arp2/fcs_rst_reg_n_1                                                                                                       |                9 |             32 |         3.56 |
|  pll_inst/inst/clk_out2         | co2/uart_inst/E[0]                                                                                 | co2/rx_timeout_1ms                                                                                                            |                8 |             32 |         4.00 |
|  mac2_rx_clk_BUFG               | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]    | FIFO_ETH2_RX_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0 |                8 |             36 |         4.50 |
|  rx_mac_clk_BUFG                | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]              | fifo_arp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0           |                9 |             36 |         4.00 |
|  rx_mac_clk_BUFG                | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]             | fifo_icmp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0          |                7 |             36 |         5.14 |
|  PHY1_TXC_IBUF_BUFG             | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]       | FIFO_PKT2_25701/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0    |                7 |             36 |         5.14 |
|  pll_inst/inst/clk_out2         | fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]         | fifo_pkt25702/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0      |                9 |             36 |         4.00 |
|  mac2_rx_clk_BUFG               | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]             | fifo_arp2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0          |               11 |             36 |         3.27 |
|  n_0_822_BUFG                   |                                                                                                    |                                                                                                                               |               16 |             48 |         3.00 |
|  rx_mac_clk_BUFG                | tx_icmp/DST_MAC2_t[47]_i_2_n_1                                                                     | tx_icmp/DST_MAC2_t[47]_i_1_n_1                                                                                                |               12 |             48 |         4.00 |
|  PHY2_TXC_IBUF                  |                                                                                                    |                                                                                                                               |               15 |             55 |         3.67 |
|  PKT_ARP_DONE_BUFG              |                                                                                                    |                                                                                                                               |               25 |             80 |         3.20 |
|  rx_mac_clk_BUFG                | tx_icmp/set_done_t                                                                                 |                                                                                                                               |               22 |             80 |         3.64 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/set_arp_t                                                                                  |                                                                                                                               |               29 |             96 |         3.31 |
|  pll_inst/inst/clk_out2         |                                                                                                    |                                                                                                                               |               67 |            154 |         2.30 |
|  mac2_rx_clk_BUFG               |                                                                                                    |                                                                                                                               |               46 |            171 |         3.72 |
|  PHY1_TXC_IBUF_BUFG             | PKT2_25701/UDP_CRC                                                                                 |                                                                                                                               |               56 |            208 |         3.71 |
| ~mac2_rx_clk_BUFG               | ETH2_RX/PKT_25701_SRC_MAC[47]_i_1_n_1                                                              |                                                                                                                               |               53 |            208 |         3.92 |
|  rx_mac_clk_BUFG                |                                                                                                    |                                                                                                                               |               66 |            241 |         3.65 |
|  ETH2_RX_ARP_DONE_BUFG          |                                                                                                    |                                                                                                                               |              109 |            320 |         2.94 |
|  PHY1_TXC_IBUF_BUFG             |                                                                                                    |                                                                                                                               |              117 |            478 |         4.09 |
+---------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


