C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/mux.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/mux.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module mux

Top level modules:
	mux

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/rtl_circ.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/rtl_circ.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module rtl

Top level modules:
	rtl

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/seq_tb.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/seq_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module seq_det_tb

Top level modules:
	seq_det_tb

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/1010.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/6/1010.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module seq_det

Top level modules:
	seq_det

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/dlatch.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/Assignment/5/dlatch.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module d_latch

Top level modules:
	d_latch

} {} {}}
