 
****************************************
Report : qor
Design : pipeline
Version: J-2014.09-SP2
Date   : Mon Jan 15 18:06:52 2018
****************************************


  Timing Path Group 'HCLK'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:          9.36
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         22
  Hierarchical Port Count:       2793
  Leaf Cell Count:               8126
  Buf/Inv Cell Count:            2239
  Buf Cell Count:                 899
  Inv Cell Count:                1340
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6768
  Sequential Cell Count:         1358
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   547765.397110
  Noncombinational Area:
                        470888.584290
  Buf/Inv Area:         116170.600807
  Total Buffer Area:         58422.00
  Total Inverter Area:       57748.60
  Macro/Black Box Area:      0.000000
  Net Area:             192267.000000
  -----------------------------------
  Cell Area:           1018653.981400
  Design Area:         1210920.981400


  Design Rules
  -----------------------------------
  Total Number of Nets:          8229
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: cimeld17

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    5.93
  Logic Optimization:                 26.00
  Mapping Optimization:               64.02
  -----------------------------------------
  Overall Compile Time:              100.36
  Overall Compile Wall Clock Time:   101.03

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
