
---------- Begin Simulation Statistics ----------
final_tick                               867374198000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86859                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    87139                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11726.02                       # Real time elapsed on the host
host_tick_rate                               73970013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018512929                       # Number of instructions simulated
sim_ops                                    1021794533                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.867374                       # Number of seconds simulated
sim_ticks                                867374198000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.829100                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              119269259                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           137360930                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13316129                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        189020998                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16231252                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16343504                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          112252                       # Number of indirect misses.
system.cpu0.branchPred.lookups              239716656                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662729                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819900                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8200232                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221017280                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28029325                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466269                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63566223                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416527                       # Number of instructions committed
system.cpu0.commit.committedOps             893238646                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1547945998                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.577048                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.377534                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1124302640     72.63%     72.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    254828047     16.46%     89.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     58112577      3.75%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     55794776      3.60%     96.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15404443      1.00%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4313503      0.28%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2743579      0.18%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4417108      0.29%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28029325      1.81%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1547945998                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341653                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526485                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414728                       # Number of loads committed
system.cpu0.commit.membars                    1641872                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641881      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491125249     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234616     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109763078     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238646                       # Class of committed instruction
system.cpu0.commit.refs                     390997729                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416527                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238646                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.914827                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.914827                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            191564420                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5120641                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           117961277                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             981001140                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               656429404                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                703101706                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8209795                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11290615                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3477479                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  239716656                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                175966255                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    903337023                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2532802                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1006873071                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          110                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26651418                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140282                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         646119788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         135500511                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.589220                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1562782804                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.646425                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.884191                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               832949210     53.30%     53.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               549618557     35.17%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               111231354      7.12%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51980008      3.33%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7440957      0.48%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6639282      0.42%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1251639      0.08%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643192      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28605      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1562782804                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      146040164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8241523                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               228857800                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.546885                       # Inst execution rate
system.cpu0.iew.exec_refs                   415277143                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 114108419                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              161021930                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            307306924                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1969418                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4718268                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117199551                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          956780297                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            301168724                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4023810                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            934530125                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1033188                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2000475                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8209795                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3756844                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        67899                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17774235                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11339                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10358                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3564736                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26892196                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6616550                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10358                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       886306                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7355217                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                387193515                       # num instructions consuming a value
system.cpu0.iew.wb_count                    928345326                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857402                       # average fanout of values written-back
system.cpu0.iew.wb_producers                331980374                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.543266                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     928378277                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1139746739                       # number of integer regfile reads
system.cpu0.int_regfile_writes              593014333                       # number of integer regfile writes
system.cpu0.ipc                              0.522240                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.522240                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643400      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            510000943     54.34%     54.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839125      0.84%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639149      0.17%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           303812344     32.37%     87.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113618908     12.11%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             938553936                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1012344                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001079                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 176512     17.44%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                722349     71.35%     88.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               113480     11.21%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             937922810                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3440962112                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    928345259                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1020331082                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 950892983                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                938553936                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5887314                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63541647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            59230                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3421045                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29020170                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1562782804                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.600566                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798093                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          871222871     55.75%     55.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          491706497     31.46%     87.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          164076623     10.50%     97.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           28115588      1.80%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4735058      0.30%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2381490      0.15%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             367555      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             122559      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              54563      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1562782804                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.549240                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14951270                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2531123                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           307306924                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117199551                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1544                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1708822968                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    25925654                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              168804069                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569167887                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3340686                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               667752471                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6976173                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 4739                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1183223665                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             972117025                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          625074141                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                694470974                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12266223                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8209795                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23261931                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                55906249                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1183223609                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        283564                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4661                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10012566                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4657                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2476702224                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1928452099                       # The number of ROB writes
system.cpu0.timesIdled                       20424513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1500                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.437720                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11018966                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12897074                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2837832                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17630776                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            256257                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         384336                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          128079                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20152246                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24983                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819659                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1973740                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10301653                       # Number of branches committed
system.cpu1.commit.bw_lim_events               713379                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459667                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       28639525                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41850672                       # Number of instructions committed
system.cpu1.commit.committedOps              42670522                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232305409                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183683                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.780312                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    212733468     91.57%     91.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9782594      4.21%     95.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3713044      1.60%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3369502      1.45%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1102565      0.47%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       187780      0.08%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       624397      0.27%     99.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        78680      0.03%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       713379      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232305409                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317371                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40184770                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11553575                       # Number of loads committed
system.cpu1.commit.membars                    1639378                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639378      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24992285     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12373234     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665484      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42670522                       # Class of committed instruction
system.cpu1.commit.refs                      16038730                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41850672                       # Number of Instructions Simulated
system.cpu1.committedOps                     42670522                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.677774                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.677774                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178894275                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               868753                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9933021                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80700096                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15263359                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38698257                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1974863                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2181941                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2235501                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20152246                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11154618                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220628042                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               563536                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      92723773                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5677910                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084809                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13599228                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11275223                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.390221                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237066255                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.404542                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.913423                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               180991678     76.35%     76.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33022346     13.93%     90.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14345985      6.05%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4881421      2.06%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  917249      0.39%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1627958      0.69%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1248832      0.53%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3409      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27377      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237066255                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         552413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2015855                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13208788                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220048                       # Inst execution rate
system.cpu1.iew.exec_refs                    18197431                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5267580                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              156906822                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19529532                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1946026                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1614522                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8046008                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           71297006                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12929851                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1662668                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52287403                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                992162                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               677975                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1974863                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2345911                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          220751                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10839                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2448                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1514                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7975957                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3560853                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2448                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       601502                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1414353                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26676380                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51416922                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785408                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20951855                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216384                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51444873                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67349535                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32342300                       # number of integer regfile writes
system.cpu1.ipc                              0.176125                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176125                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639600      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33612116     62.30%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14105044     26.14%     91.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4593156      8.51%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53950071                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     918531                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017026                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 146436     15.94%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                676191     73.62%     89.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                95901     10.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53228987                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         345946715                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51416910                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99924634                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  65467413                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53950071                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5829593                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       28626483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            61814                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3369926                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20047998                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237066255                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227574                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.653722                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          201645848     85.06%     85.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24019690     10.13%     95.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6957722      2.93%     98.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2690766      1.14%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1212445      0.51%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             266783      0.11%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             178170      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              68724      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26107      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237066255                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227045                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12574009                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2302270                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19529532                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8046008                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu1.numCycles                       237618668                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1497123828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163654824                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27218693                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3789161                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                17933032                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                714322                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8325                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96637991                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              76353118                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48738896                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37515886                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10818621                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1974863                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15968899                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21520203                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96637979                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18751                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               814                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9600637                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           810                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   302900907                       # The number of ROB reads
system.cpu1.rob.rob_writes                  147387112                       # The number of ROB writes
system.cpu1.timesIdled                          35414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.997270                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9703496                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10903139                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2025125                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14584548                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            252539                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         318245                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           65706                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16954243                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25154                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819637                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1588201                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230114                       # Number of branches committed
system.cpu2.commit.bw_lim_events               619970                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17674193                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41654844                       # Number of instructions committed
system.cpu2.commit.committedOps              42474684                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    231825676                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183218                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.778936                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212496455     91.66%     91.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9565578      4.13%     95.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3621116      1.56%     97.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3381482      1.46%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1081860      0.47%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       199114      0.09%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       781049      0.34%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        79052      0.03%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       619970      0.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    231825676                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318145                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39997920                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489909                       # Number of loads committed
system.cpu2.commit.membars                    1639364                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639364      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24872275     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309546     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3653358      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42474684                       # Class of committed instruction
system.cpu2.commit.refs                      15962916                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41654844                       # Number of Instructions Simulated
system.cpu2.committedOps                     42474684                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.653507                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.653507                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            187829564                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               440678                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8847038                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66911240                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11977886                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31319546                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1589212                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               941385                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2250753                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16954243                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9318681                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    221862710                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               421307                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      73262714                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4052272                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.071994                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11078094                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9956035                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.311100                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         234966961                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.319361                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.786577                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               188874282     80.38%     80.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28196298     12.00%     92.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11326029      4.82%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4113179      1.75%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1001985      0.43%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  944477      0.40%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  480626      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3413      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26672      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           234966961                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         529004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1630300                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12083775                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.213219                       # Inst execution rate
system.cpu2.iew.exec_refs                    18130563                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5241089                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              163706003                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16064153                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1269262                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1542800                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6739610                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60140154                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12889474                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1586395                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50212274                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                948613                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               746270                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1589212                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2541260                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        39961                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          217354                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10661                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2029                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1596                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4574244                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2266603                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2029                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       527897                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1102403                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25593988                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49336087                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.791815                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20265713                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.209499                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49362418                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64274562                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31411476                       # number of integer regfile writes
system.cpu2.ipc                              0.176881                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176881                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639560      3.17%      3.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31529287     60.87%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14062028     27.15%     91.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4567644      8.82%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51798669                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     917788                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017718                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 143271     15.61%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                676560     73.72%     89.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                97954     10.67%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51076882                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         339540215                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49336075                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         77806664                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56335384                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51798669                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804770                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17665469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            58155                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1345167                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11273528                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    234966961                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220451                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.647825                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201186326     85.62%     85.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22778893      9.69%     95.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6631481      2.82%     98.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2627337      1.12%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1226919      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             247599      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             175808      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66500      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26098      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      234966961                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.219956                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9142579                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1713620                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16064153                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6739610                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    196                       # number of misc regfile reads
system.cpu2.numCycles                       235495965                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1499245429                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              171835164                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27107023                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5183325                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14133765                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                552962                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 9779                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81780518                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63957146                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40737980                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30776146                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10431560                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1589212                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16614391                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13630957                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81780506                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         18283                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               760                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10584119                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           755                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   291353660                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123444917                       # The number of ROB writes
system.cpu2.timesIdled                          33591                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.212362                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11030608                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11346919                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2427472                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16378522                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            216916                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         256338                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           39422                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18981497                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21694                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819623                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1837402                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10571620                       # Number of branches committed
system.cpu3.commit.bw_lim_events               605537                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459549                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24039501                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42590886                       # Number of instructions committed
system.cpu3.commit.committedOps              43410681                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    232610433                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.186624                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.781452                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    212731073     91.45%     91.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9866071      4.24%     95.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3724857      1.60%     97.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3494999      1.50%     98.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1115497      0.48%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       210055      0.09%     99.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       783068      0.34%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        79276      0.03%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       605537      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    232610433                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292062                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40873058                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11833582                       # Number of loads committed
system.cpu3.commit.membars                    1639304                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639304      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25381470     58.47%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653205     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736561      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43410681                       # Class of committed instruction
system.cpu3.commit.refs                      16389778                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42590886                       # Number of Instructions Simulated
system.cpu3.committedOps                     43410681                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.569524                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.569524                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            182867325                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               593153                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10202118                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              75609679                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13511662                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 36261425                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1838466                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1959678                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2312579                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18981497                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10928380                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221610981                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               571438                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      84098399                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4857072                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.080019                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12751939                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11247524                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.354530                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         236791457                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.366426                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.850488                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               184170729     77.78%     77.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31935502     13.49%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13358988      5.64%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4381991      1.85%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  893449      0.38%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  967139      0.41%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1054188      0.45%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3200      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26271      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           236791457                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         419522                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1882373                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12975582                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.220957                       # Inst execution rate
system.cpu3.iew.exec_refs                    18800727                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5375880                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              159861005                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18283484                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1644713                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1402628                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7634652                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67440695                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13424847                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1632758                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52413534                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1001027                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               871811                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1838466                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2840768                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        46692                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          235915                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13393                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2135                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1522                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6449902                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3078456                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2135                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       562143                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1320230                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26556986                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51423496                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.782882                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20790992                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.216784                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51454958                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67227013                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32456655                       # number of integer regfile writes
system.cpu3.ipc                              0.179549                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.179549                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639527      3.03%      3.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33062938     61.18%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14632680     27.07%     91.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4711001      8.72%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54046292                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     927756                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017166                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 145026     15.63%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                685076     73.84%     89.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                97651     10.53%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53334506                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         345876055                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51423484                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91471731                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62509033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54046292                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4931662                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24030013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64285                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2472113                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16482091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    236791457                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.228244                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.658716                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          201859575     85.25%     85.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23073003      9.74%     94.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7294310      3.08%     98.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2789072      1.18%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1252432      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             251992      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             177039      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              66741      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27293      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      236791457                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.227841                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10885942                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2135578                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18283484                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7634652                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    223                       # number of misc regfile reads
system.cpu3.numCycles                       237210979                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1497531518                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              167441481                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27605861                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4560221                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15965252                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                731938                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 8384                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             90858700                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              71594582                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           45440418                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 35381207                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10442558                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1838466                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16143155                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                17834557                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        90858688                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         21896                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               805                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9753018                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           803                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   299453752                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139085970                       # The number of ROB writes
system.cpu3.timesIdled                          25310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4192966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8364837                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       701792                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        99995                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58199764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4365855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116822892                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4465850                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1276365                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3028240                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1143513                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              961                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            599                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2915057                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2915026                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1276365                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           102                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12556228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12556228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    462056384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               462056384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1357                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4193084                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4193084    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4193084                       # Request fanout histogram
system.membus.respLayer1.occupancy        22586019000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21949454502                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      5993841052                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   33562887250.695427                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        40000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 265928542000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118144066500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 749230131500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9254413                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9254413                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9254413                       # number of overall hits
system.cpu2.icache.overall_hits::total        9254413                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        64268                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         64268                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        64268                       # number of overall misses
system.cpu2.icache.overall_misses::total        64268                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1040013000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1040013000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1040013000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1040013000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9318681                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9318681                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9318681                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9318681                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006897                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006897                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006897                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006897                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 16182.439161                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16182.439161                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 16182.439161                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16182.439161                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        53651                       # number of writebacks
system.cpu2.icache.writebacks::total            53651                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10585                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10585                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10585                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10585                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        53683                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        53683                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        53683                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        53683                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    876218500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    876218500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    876218500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    876218500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005761                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005761                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005761                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005761                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 16322.085204                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16322.085204                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 16322.085204                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16322.085204                       # average overall mshr miss latency
system.cpu2.icache.replacements                 53651                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9254413                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9254413                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        64268                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        64268                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1040013000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1040013000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9318681                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9318681                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006897                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006897                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 16182.439161                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16182.439161                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10585                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10585                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        53683                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        53683                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    876218500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    876218500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005761                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005761                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 16322.085204                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16322.085204                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.133437                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9142601                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            53651                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           170.408772                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        396220500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.133437                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972920                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972920                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18691045                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18691045                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13543481                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13543481                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13543481                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13543481                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2586763                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2586763                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2586763                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2586763                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 332718293247                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 332718293247                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 332718293247                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 332718293247                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16130244                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16130244                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16130244                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16130244                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160367                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160367                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160367                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160367                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 128623.415924                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 128623.415924                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 128623.415924                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 128623.415924                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2393429                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       388710                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            38531                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4742                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    62.116971                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.971742                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1011946                       # number of writebacks
system.cpu2.dcache.writebacks::total          1011946                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1981798                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1981798                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1981798                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1981798                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       604965                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       604965                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       604965                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       604965                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69208143866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69208143866                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69208143866                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69208143866                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037505                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037505                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037505                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037505                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 114400.244421                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 114400.244421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 114400.244421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 114400.244421                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1011946                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10970845                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10970845                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1506435                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1506435                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 156135714500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 156135714500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12477280                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12477280                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120734                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120734                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103645.835698                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103645.835698                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1210935                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1210935                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295500                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295500                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30317978000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30317978000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023683                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023683                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 102598.910321                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102598.910321                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2572636                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2572636                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1080328                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1080328                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 176582578747                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 176582578747                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652964                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652964                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.295740                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.295740                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 163452.746524                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 163452.746524                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       770863                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       770863                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309465                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309465                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38890165866                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38890165866                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084716                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084716                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125669.028375                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125669.028375                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          176                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3984500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3984500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.342412                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.342412                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22639.204545                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22639.204545                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           70                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          106                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2615500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2615500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.206226                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.206226                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24674.528302                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24674.528302                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          156                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1001000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1001000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.420485                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.420485                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6416.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6416.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       868000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       868000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.420485                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.420485                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5564.102564                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5564.102564                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       330500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       330500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       307500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       307500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400865                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400865                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418772                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418772                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44352497500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44352497500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819637                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819637                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510924                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510924                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 105910.847669                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 105910.847669                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418772                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418772                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  43933725500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  43933725500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510924                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510924                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 104910.847669                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 104910.847669                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.828878                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14968614                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1023595                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.623571                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        396232000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.828878                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.900902                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.900902                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34925154                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34925154                       # Number of data accesses
system.cpu3.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6184841946.280992                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34106600449.008316                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          117     96.69%     96.69% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     97.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        63000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 265929260000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   119008322500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 748365875500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10883109                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10883109                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10883109                       # number of overall hits
system.cpu3.icache.overall_hits::total       10883109                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        45271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         45271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        45271                       # number of overall misses
system.cpu3.icache.overall_misses::total        45271                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    768190000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    768190000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    768190000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    768190000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10928380                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10928380                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10928380                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10928380                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004143                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004143                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004143                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004143                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 16968.699609                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16968.699609                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 16968.699609                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16968.699609                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          138                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        38433                       # number of writebacks
system.cpu3.icache.writebacks::total            38433                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6806                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6806                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6806                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6806                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        38465                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        38465                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        38465                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        38465                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    652971000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    652971000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    652971000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    652971000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003520                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003520                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003520                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003520                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 16975.718185                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16975.718185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 16975.718185                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16975.718185                       # average overall mshr miss latency
system.cpu3.icache.replacements                 38433                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10883109                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10883109                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        45271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        45271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    768190000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    768190000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10928380                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10928380                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004143                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004143                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 16968.699609                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16968.699609                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6806                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6806                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        38465                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        38465                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    652971000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    652971000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003520                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003520                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 16975.718185                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16975.718185                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.133252                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10748031                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            38433                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           279.656311                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        402967500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.133252                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972914                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972914                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21895225                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21895225                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14038088                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14038088                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14038088                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14038088                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2650253                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2650253                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2650253                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2650253                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 331816193901                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 331816193901                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 331816193901                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 331816193901                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16688341                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16688341                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16688341                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16688341                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.158809                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.158809                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.158809                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.158809                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 125201.704856                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 125201.704856                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 125201.704856                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 125201.704856                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2576301                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       557208                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            43330                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6646                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.457674                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.841107                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1023987                       # number of writebacks
system.cpu3.dcache.writebacks::total          1023987                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2037601                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2037601                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2037601                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2037601                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       612652                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       612652                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       612652                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       612652                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69363929452                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69363929452                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69363929452                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69363929452                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036711                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036711                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036711                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036711                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 113219.134928                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113219.134928                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 113219.134928                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113219.134928                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1023987                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11393878                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11393878                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1558289                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1558289                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 156621187000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 156621187000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12952167                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12952167                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100508.433930                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100508.433930                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1259250                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1259250                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299039                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299039                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30238337000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30238337000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023088                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023088                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101118.372520                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101118.372520                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2644210                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2644210                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1091964                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1091964                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 175195006901                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 175195006901                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736174                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736174                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.292268                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.292268                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 160440.277244                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 160440.277244                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       778351                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       778351                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313613                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313613                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39125592452                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39125592452                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083940                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083940                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 124757.559323                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 124757.559323                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          155                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2805500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2805500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          498                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.311245                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.311245                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data        18100                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        18100                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           68                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           68                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           87                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2043000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2043000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.174699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.174699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 23482.758621                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23482.758621                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1465000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1465000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.442971                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.442971                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8772.455090                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8772.455090                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          166                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1311000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1311000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.440318                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.440318                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7897.590361                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7897.590361                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       176000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       176000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       164000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       164000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396536                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396536                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423087                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423087                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  44434696000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  44434696000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819623                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819623                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516197                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516197                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 105024.961769                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 105024.961769                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423086                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423086                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44011609000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44011609000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516196                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516196                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 104025.207641                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 104025.207641                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.038433                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15471030                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1035539                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.940075                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        402979000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.038433                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.844951                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.844951                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36053247                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36053247                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    864188966.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2895954387.687321                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        40000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11281244000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   854411363500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12962834500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    150480807                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       150480807                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    150480807                       # number of overall hits
system.cpu0.icache.overall_hits::total      150480807                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     25485448                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      25485448                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     25485448                       # number of overall misses
system.cpu0.icache.overall_misses::total     25485448                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 343966255996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 343966255996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 343966255996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 343966255996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    175966255                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    175966255                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    175966255                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    175966255                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.144831                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.144831                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.144831                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.144831                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13496.574830                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13496.574830                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13496.574830                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13496.574830                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3583                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.737705                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23855313                       # number of writebacks
system.cpu0.icache.writebacks::total         23855313                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1630101                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1630101                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1630101                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1630101                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23855347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23855347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23855347                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23855347                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 305366651998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 305366651998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 305366651998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 305366651998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.135568                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.135568                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.135568                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.135568                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12800.763368                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12800.763368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12800.763368                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12800.763368                       # average overall mshr miss latency
system.cpu0.icache.replacements              23855313                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    150480807                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      150480807                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     25485448                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     25485448                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 343966255996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 343966255996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    175966255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    175966255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.144831                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.144831                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13496.574830                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13496.574830                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1630101                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1630101                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23855347                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23855347                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 305366651998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 305366651998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.135568                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.135568                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12800.763368                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12800.763368                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          174335866                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23855313                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.308052                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        375787855                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       375787855                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    349697965                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       349697965                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    349697965                       # number of overall hits
system.cpu0.dcache.overall_hits::total      349697965                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39613080                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39613080                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39613080                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39613080                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 948042922255                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 948042922255                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 948042922255                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 948042922255                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    389311045                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    389311045                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    389311045                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    389311045                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101752                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101752                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101752                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101752                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23932.572833                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23932.572833                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23932.572833                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23932.572833                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3996885                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       199061                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            73248                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2536                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.566473                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.494085                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31334326                       # number of writebacks
system.cpu0.dcache.writebacks::total         31334326                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8686006                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8686006                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8686006                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8686006                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30927074                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30927074                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30927074                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30927074                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 495533486188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 495533486188                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 495533486188                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 495533486188                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079441                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079441                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079441                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079441                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16022.643661                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16022.643661                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16022.643661                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16022.643661                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31334326                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    248693418                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      248693418                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30857514                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30857514                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 577533418500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 577533418500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    279550932                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    279550932                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18716.135671                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18716.135671                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4806369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4806369                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26051145                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26051145                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 361544704000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 361544704000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093189                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093189                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13878.265389                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13878.265389                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    101004547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     101004547                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8755566                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8755566                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 370509503755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 370509503755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109760113                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109760113                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.079770                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.079770                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42317.024822                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42317.024822                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3879637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3879637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4875929                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4875929                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 133988782188                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 133988782188                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044424                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044424                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27479.641764                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27479.641764                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1799                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1799                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1265                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1265                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     88842000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     88842000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3064                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412859                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412859                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70230.830040                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70230.830040                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1239                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1239                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1230000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1230000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008486                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008486                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 47307.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47307.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2783                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2783                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          204                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          204                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1583500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1583500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2987                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2987                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.068296                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.068296                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7762.254902                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7762.254902                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          204                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          204                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1380500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1380500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.068296                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.068296                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6767.156863                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6767.156863                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403068                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403068                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416832                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416832                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44871501500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44871501500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819900                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819900                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508394                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508394                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 107648.888521                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 107648.888521                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416832                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416832                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44454669500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44454669500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508394                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508394                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 106648.888521                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 106648.888521                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971759                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          381449352                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31343665                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.169903                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971759                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999117                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999117                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        811617687                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       811617687                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23752663                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            30001757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               53312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              100035                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               51375                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               98412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               36510                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              101350                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54195414                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23752663                       # number of overall hits
system.l2.overall_hits::.cpu0.data           30001757                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              53312                       # number of overall hits
system.l2.overall_hits::.cpu1.data             100035                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              51375                       # number of overall hits
system.l2.overall_hits::.cpu2.data              98412                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              36510                       # number of overall hits
system.l2.overall_hits::.cpu3.data             101350                       # number of overall hits
system.l2.overall_hits::total                54195414                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            102683                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1332128                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            915609                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2308                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            913193                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1955                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            922445                       # number of demand (read+write) misses
system.l2.demand_misses::total                4192660                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           102683                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1332128                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2339                       # number of overall misses
system.l2.overall_misses::.cpu1.data           915609                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2308                       # number of overall misses
system.l2.overall_misses::.cpu2.data           913193                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1955                       # number of overall misses
system.l2.overall_misses::.cpu3.data           922445                       # number of overall misses
system.l2.overall_misses::total               4192660                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8490934500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 144193998500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    213844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 110648138000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    204491500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 110029465498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    178300500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 110229020500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     484188192998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8490934500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 144193998500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    213844000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 110648138000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    204491500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 110029465498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    178300500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 110229020500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    484188192998                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23855346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31333885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           55651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1015644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           53683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1011605                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           38465                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1023795                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58388074                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23855346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31333885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          55651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1015644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          53683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1011605                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          38465                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1023795                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58388074                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004304                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.042514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.042030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.901506                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.042993                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.902717                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.050825                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.901006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071807                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004304                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.042514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.042030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.901506                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.042993                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.902717                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.050825                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.901006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071807                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82690.752121                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108243.350864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91425.395468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120846.494519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88601.169844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120488.730748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91202.301790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119496.577574                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115484.726402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82690.752121                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108243.350864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91425.395468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120846.494519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88601.169844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120488.730748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91202.301790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119496.577574                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115484.726402                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3028239                       # number of writebacks
system.l2.writebacks::total                   3028239                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            354                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            360                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            247                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1266                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           354                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           360                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           247                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1266                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       102658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1332111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       915514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       913100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       922370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4191394                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       102658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1332111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       915514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       913100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       922370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4191394                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7463025001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 130871489001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    170254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101486297000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    158752502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 100892080998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    145157500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 100999844500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 442186901002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7463025001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 130871489001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    170254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101486297000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    158752502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 100892080998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    145157500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 100999844500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 442186901002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.042513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.035669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.901412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.036287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.902625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.044404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.900932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071785                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.042513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.035669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.901412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.036287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.902625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.044404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.900932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071785                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72697.938797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98243.681646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85770.528967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110851.714993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 81495.124230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110494.010511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84986.826698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109500.357232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105498.767475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72697.938797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98243.681646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85770.528967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110851.714993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 81495.124230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110494.010511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84986.826698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109500.357232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105498.767475                       # average overall mshr miss latency
system.l2.replacements                        8624724                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8416950                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8416950                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8416951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8416951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     49665618                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49665618                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49665618                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49665618                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   55                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                152                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       271000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        40000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        64500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       406000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.886364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.725000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.651515                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.719298                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.734300                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6948.717949                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1379.310345                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   709.302326                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1573.170732                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2671.052632                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           151                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       784000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       592000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       862000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       821500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3059500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.886364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.651515                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.719298                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.729469                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20102.564103                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21142.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20046.511628                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20036.585366                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20261.589404                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               80                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.423077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.742857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.720721                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           80                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       525500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       342000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       218000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       523000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1608500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.772727                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.423077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.742857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.720721                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20211.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20117.647059                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19818.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20115.384615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20106.250000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4417573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            37897                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            38511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            42038                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4536019                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         873520                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         679733                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         678193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         683582                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2915028                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96439134500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81626468000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81010440499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81276795500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  340352838499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5291093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7451047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.165093                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.947191                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.946267                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.942066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.391224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110402.892321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120086.074974                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119450.422666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 118898.384539                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116757.999751                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       873520                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       679733                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       678193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       683582                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2915028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87703934001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74829138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74228510499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74440975500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 311202558000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.165093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.947191                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.946267                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.942066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.391224                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100402.891749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110086.074974                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109450.422666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 108898.384539                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106757.999580                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23752663                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         53312                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         51375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         36510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23893860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       102683                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1955                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           109285                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8490934500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    213844000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    204491500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    178300500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9087570500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23855346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        55651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        53683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        38465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24003145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004304                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.042030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.042993                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.050825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82690.752121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91425.395468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88601.169844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91202.301790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83154.783365                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          354                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          360                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          247                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           986                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       102658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1985                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1948                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       108299                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7463025001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    170254500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    158752502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    145157500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7937189503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.035669                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.036287                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.044404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72697.938797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85770.528967                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 81495.124230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84986.826698                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73289.591806                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25584184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        62138                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        59901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        59312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25765535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       458608                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       235876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       235000                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       238863                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1168347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47754864000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29021670000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29019024999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  28952225000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 134747783999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26042792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       294901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26933882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017610                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.791493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.796878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.801083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104130.028259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123037.824959                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123485.212762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 121208.496084                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115331.989554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           95                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           93                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           75                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          280                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       458591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       235781                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       234907                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       238788                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1168067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43167555000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26657159000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  26663570499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26558869000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 123047153499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.791174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.796562                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.800832                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94130.837718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113058.978459                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113506.921884                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111223.633516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105342.547558                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             102                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           30                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           105                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.896552                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.971429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          102                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       516000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       586000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       432500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       468000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2002500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.896552                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19846.153846                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19533.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19659.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19632.352941                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                   116443665                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8624727                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.501142                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.470335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.402661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       18.323832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.034023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.172598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.054668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.163133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.073748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.304892                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.616724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.286310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.020389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 940393327                       # Number of tag accesses
system.l2.tags.data_accesses                940393327                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6570048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      85254976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        127040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58592896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        124672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58438400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        109312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59031680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          268249024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6570048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       127040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       124672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       109312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6931072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    193807360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       193807360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         102657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1332109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         915514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         913100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         922370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4191391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3028240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3028240                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7574641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         98290883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           146465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         67552039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           143735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67373920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           126026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68057916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             309265626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7574641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       146465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       143735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       126026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7990867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      223441463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            223441463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      223441463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7574641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        98290883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          146465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        67552039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          143735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67373920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          126026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68057916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            532707089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2968805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    102657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1265793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    910826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    907860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    915635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003472554750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183844                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183844                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9182930                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2793990                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4191391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3028240                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4191391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3028240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  82979                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 59435                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            252700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            379857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            249408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            295440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            286404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            280982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            252677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            242921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           243365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           260653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           250673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           213620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           236074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            176257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            187298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            185926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            186814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            216138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            224553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            189324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           183684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           208755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           191641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           157903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167249                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 191404570000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20542060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            268437295000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46588.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65338.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1421612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1581371                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4191391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3028240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1255067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1092199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  830917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  447035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   68014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   48886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  23192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 126080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 187378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 210625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 205044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 204797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 210560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 202574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 193852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 186505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 183028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 183245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4074209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.172508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.222433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.773556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3071121     75.38%     75.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       732314     17.97%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       103623      2.54%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43440      1.07%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23771      0.58%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15494      0.38%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11124      0.27%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9291      0.23%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64031      1.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4074209                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.347251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.546385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       183843    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183844                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.148408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.578479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171447     93.26%     93.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              689      0.37%     93.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9354      5.09%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1726      0.94%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              476      0.26%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              117      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183844                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              262938368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5310656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               190002432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               268249024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            193807360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       303.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    309.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    223.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  867374094500                       # Total gap between requests
system.mem_ctrls.avgGap                     120141.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6570048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     81010752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       127040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58292864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       124672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58103040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       109312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     58600640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    190002432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7574640.812638053671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 93397696.388473838568                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 146465.043914068548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67206131.026738241315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 143734.965009876847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 66987281.998904928565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 126026.345090795512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 67560967.498366832733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 219054742.968040168285                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       102657                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1332109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       915514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       913100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       922370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3028240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3230543000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76078626500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     86673500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63373198000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     76762250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  62885558000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     73410250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  62632523500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20876565997500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31469.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57111.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43664.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69221.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39405.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68870.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42980.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67903.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6893960.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14265370140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7582205070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13736924460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7620249960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68469666720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     170449368600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     189535381920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       471659166870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.778185                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 490812620750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28963480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 347598097250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14824539240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7879418085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15597137220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7876823400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68469666720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     313266794190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      69268076160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       497182455015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.204110                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 176875310250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28963480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 661535407750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5667998397.727273                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32681905323.085327                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 265928957000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119198409500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 748175788500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11088934                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11088934                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11088934                       # number of overall hits
system.cpu1.icache.overall_hits::total       11088934                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        65684                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         65684                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        65684                       # number of overall misses
system.cpu1.icache.overall_misses::total        65684                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1068276000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1068276000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1068276000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1068276000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11154618                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11154618                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11154618                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11154618                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005889                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005889                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005889                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005889                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16263.869435                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16263.869435                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16263.869435                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16263.869435                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        55619                       # number of writebacks
system.cpu1.icache.writebacks::total            55619                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10033                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10033                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10033                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10033                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        55651                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        55651                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        55651                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        55651                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    912379000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    912379000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    912379000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    912379000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004989                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004989                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004989                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004989                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16394.655981                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16394.655981                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16394.655981                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16394.655981                       # average overall mshr miss latency
system.cpu1.icache.replacements                 55619                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11088934                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11088934                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        65684                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        65684                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1068276000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1068276000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11154618                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11154618                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005889                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005889                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16263.869435                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16263.869435                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10033                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10033                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        55651                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        55651                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    912379000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    912379000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004989                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004989                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16394.655981                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16394.655981                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.133633                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11003309                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            55619                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           197.833636                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        389215500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.133633                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972926                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972926                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22364887                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22364887                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13604964                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13604964                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13604964                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13604964                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2579910                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2579910                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2579910                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2579910                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 333675658185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 333675658185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 333675658185                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 333675658185                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16184874                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16184874                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16184874                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16184874                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159403                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159403                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159403                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159403                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 129336.162186                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129336.162186                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 129336.162186                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129336.162186                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2430380                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       273683                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39891                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3218                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.925522                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.047545                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1015505                       # number of writebacks
system.cpu1.dcache.writebacks::total          1015505                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1971234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1971234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1971234                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1971234                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       608676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       608676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       608676                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       608676                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69594598388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69594598388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69594598388                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69594598388                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037608                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037608                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037608                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037608                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114337.674539                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114337.674539                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114337.674539                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114337.674539                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1015505                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11021093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11021093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1498693                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1498693                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 152964592000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 152964592000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12519786                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12519786                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.119706                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.119706                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102065.327589                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102065.327589                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1200001                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1200001                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       298692                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       298692                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30359665500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30359665500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023858                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023858                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101642.044313                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101642.044313                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2583871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2583871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1081217                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1081217                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 180711066185                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 180711066185                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.295004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.295004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 167136.722957                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 167136.722957                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       771233                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       771233                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       309984                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       309984                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39234932888                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39234932888                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084578                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084578                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 126570.832327                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126570.832327                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          345                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          345                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          181                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          181                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2904500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2904500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.344106                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.344106                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16046.961326                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16046.961326                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          107                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2008500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2008500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.203422                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.203422                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 18771.028037                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18771.028037                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1104000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1104000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.451872                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.451872                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6532.544379                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6532.544379                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       964000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       964000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.441176                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.441176                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5842.424242                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5842.424242                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       252500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       252500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       227500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       227500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401788                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401788                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417871                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417871                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44615142000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44615142000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509811                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509811                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106767.739326                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106767.739326                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417871                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417871                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44197271000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44197271000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509811                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509811                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105767.739326                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105767.739326                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.838430                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15033875                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1026419                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.646918                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        389227000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.838430                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932451                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932451                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35037314                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35037314                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 867374198000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50940185                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11445190                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49971812                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5596485                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1014                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           630                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1644                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           61                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7492124                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7492124                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24003145                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26937044                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          105                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          105                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71566004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     94012445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       166921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3058069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       161017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3047673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       115363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3083890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175211382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3053482112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4010765248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      7121280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129993408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6869376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129506880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4921472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131057728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7473717504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8670350                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196642496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         67058849                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081818                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.309732                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62080362     92.58%     92.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4645735      6.93%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 171713      0.26%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 146726      0.22%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14313      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           67058849                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116800221475                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1536447779                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          80781885                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1554311942                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          57862092                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       47017053841                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35787570871                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1540688743                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          83730375                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2359461187500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61400                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741380                       # Number of bytes of host memory used
host_op_rate                                    61481                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 43012.15                       # Real time elapsed on the host
host_tick_rate                               34689900                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2640943393                       # Number of instructions simulated
sim_ops                                    2644427341                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.492087                       # Number of seconds simulated
sim_ticks                                1492086989500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.734519                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73800838                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            73997287                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3283554                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         77216414                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             92245                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         103321                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11076                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78160331                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8375                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         49339                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3270936                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  55522973                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6248972                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         156194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57756572                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           406385493                       # Number of instructions committed
system.cpu0.commit.committedOps             406435133                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2949800384                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.137784                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.853829                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2834588480     96.09%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51693723      1.75%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7159191      0.24%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3185749      0.11%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2090194      0.07%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2226779      0.08%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     36871738      1.25%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5735558      0.19%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6248972      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2949800384                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 128314232                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              210459                       # Number of function calls committed.
system.cpu0.commit.int_insts                340716694                       # Number of committed integer instructions.
system.cpu0.commit.loads                    112044613                       # Number of loads committed
system.cpu0.commit.membars                      96675                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97398      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       217087357     53.41%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10163      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1324      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      54329179     13.37%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       8461251      2.08%     68.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2501889      0.62%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       2828945      0.70%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      2815511      0.69%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       60564599     14.90%     85.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        360060      0.09%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     51529353     12.68%     98.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5847398      1.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        406435133                       # Class of committed instruction
system.cpu0.commit.refs                     118301410                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  406385493                       # Number of Instructions Simulated
system.cpu0.committedOps                    406435133                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.312656                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.312656                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2821964150                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                12792                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62637159                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             493404170                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                26592054                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 69151948                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3381010                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                21572                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             37976066                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78160331                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9697608                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2942839646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                80904                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     571895098                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          274                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6787342                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026301                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12831479                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          73893083                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.192443                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2959065228                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.193292                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.621427                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2575291435     87.03%     87.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               296531455     10.02%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12729199      0.43%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64167785      2.17%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2584952      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   79481      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7045356      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  623312      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   12253      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2959065228                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                134598036                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               123926656                       # number of floating regfile writes
system.cpu0.idleCycles                       12692157                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3362816                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59726292                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.304676                       # Inst execution rate
system.cpu0.iew.exec_refs                   604330140                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6355872                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1467818264                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            128294679                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67474                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1486127                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6844093                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          463289096                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            597974268                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2845913                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            905422928                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               8341556                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            805145648                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3381010                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            824517092                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     46594340                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           94093                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          208                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       115323                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16250066                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       587296                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        115323                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       653460                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2709356                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                369450992                       # num instructions consuming a value
system.cpu0.iew.wb_count                    421220891                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824604                       # average fanout of values written-back
system.cpu0.iew.wb_producers                304650834                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.141741                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     421685061                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               947374514                       # number of integer regfile reads
system.cpu0.int_regfile_writes              231784984                       # number of integer regfile writes
system.cpu0.ipc                              0.136749                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.136749                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100683      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230203611     25.35%     25.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10241      0.00%     25.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1324      0.00%     25.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           54684944      6.02%     31.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                710      0.00%     31.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            9376902      1.03%     32.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2505771      0.28%     32.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            2828945      0.31%     33.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           2879075      0.32%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           367788840     40.49%     73.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             368408      0.04%     73.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      231576278     25.50%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5943108      0.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             908268840                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              354774449                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          664869840                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    129861292                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         163480094                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  140335998                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.154509                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3747590      2.67%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1404      0.00%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                16230      0.01%      2.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  31      0.00%      2.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             13742508      9.79%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                4809      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              91598178     65.27%     77.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11510      0.01%     77.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31213250     22.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             484      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             693729706                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4253756572                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    291359599                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        356778282                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 463110565                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                908268840                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             178531                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56853966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2687505                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         22337                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57816307                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2959065228                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.306945                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.070659                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2659530120     89.88%     89.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           88827043      3.00%     92.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           44409130      1.50%     94.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27331331      0.92%     95.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           76877349      2.60%     97.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           45560908      1.54%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7599070      0.26%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3721028      0.13%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5209249      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2959065228                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.305634                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2997997                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1913510                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           128294679                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6844093                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              135041286                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              70937481                       # number of misc regfile writes
system.cpu0.numCycles                      2971757385                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12416705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2392226831                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            344742588                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             132199905                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41580163                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             365545905                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2475899                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            675310069                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             475764205                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404660881                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 82562304                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1426119                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3381010                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            438893953                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59918298                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        156152932                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       519157137                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        420967                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11224                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                255722770                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         10995                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3407708576                       # The number of ROB reads
system.cpu0.rob.rob_writes                  937656501                       # The number of ROB writes
system.cpu0.timesIdled                         119607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3241                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.819024                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               73737891                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73871581                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3269621                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         77055088                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             68798                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          71696                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2898                       # Number of indirect misses.
system.cpu1.branchPred.lookups               77945084                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1850                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         48494                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3262112                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  55305393                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6213023                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         153607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57936669                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           405209967                       # Number of instructions committed
system.cpu1.commit.committedOps             405260917                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2945790237                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.137573                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.853423                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2831057999     96.11%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     51426124      1.75%     97.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7086621      0.24%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3160713      0.11%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2052864      0.07%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2217194      0.08%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     36852091      1.25%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5723608      0.19%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6213023      0.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2945790237                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 128365972                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              159430                       # Number of function calls committed.
system.cpu1.commit.int_insts                339500324                       # Number of committed integer instructions.
system.cpu1.commit.loads                    111790462                       # Number of loads committed
system.cpu1.commit.membars                      98333                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        98333      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       216340078     53.38%     53.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            340      0.00%     53.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      54343550     13.41%     66.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       8484590      2.09%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      2503952      0.62%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      2827505      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60320614     14.88%     85.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        135100      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     51518342     12.71%     98.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5859137      1.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        405260917                       # Class of committed instruction
system.cpu1.commit.refs                     117833193                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  405209967                       # Number of Instructions Simulated
system.cpu1.committedOps                    405260917                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.298640                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.298640                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2821291759                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7536                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            62559636                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             492404561                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24539148                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 67821719                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3370444                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                18432                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             38045604                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   77945084                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9624648                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2941075445                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                70655                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     570895537                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                6755906                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026355                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10615276                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          73806689                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.193034                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2955068674                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.193217                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.621425                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2572020425     87.04%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               295983571     10.02%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12616317      0.43%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64136584      2.17%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2548136      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   60999      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7073509      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  627187      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1946      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2955068674                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                134739792                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               124019686                       # number of floating regfile writes
system.cpu1.idleCycles                        2412906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3356929                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                59528979                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.305692                       # Inst execution rate
system.cpu1.iew.exec_refs                   603606541                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6147895                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1467199521                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            128086297                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             63531                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1508745                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6633049                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          462293463                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            597458646                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2842959                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            904079364                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               8367764                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            804842911                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3370444                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            824274590                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     46556200                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88050                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       114621                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16295835                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       590318                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        114621                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       651597                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2705332                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                369170802                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420151406                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.824567                       # average fanout of values written-back
system.cpu1.iew.wb_producers                304405952                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.142064                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420624450                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               945566631                       # number of integer regfile reads
system.cpu1.int_regfile_writes              231006887                       # number of integer regfile writes
system.cpu1.ipc                              0.137012                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.137012                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100385      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            229499391     25.31%     25.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 352      0.00%     25.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     25.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           54718576      6.03%     31.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            9420220      1.04%     32.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           2508122      0.28%     32.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            2828896      0.31%     32.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           2896957      0.32%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           367364415     40.51%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             139881      0.02%     73.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      231482429     25.52%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5962219      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             906922323                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              354679952                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          664797803                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    129971703                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         163756336                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  140148265                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.154532                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3749351      2.68%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1648      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                10231      0.01%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  28      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             13654062      9.74%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                5748      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              91536237     65.31%     77.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  144      0.00%     77.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31190278     22.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             538      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             692290251                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4246948530                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    290179703                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        355684288                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 462117630                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                906922323                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             175833                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       57032546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2684748                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         22226                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     57921763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2955068674                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.306904                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.070909                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2656319832     89.89%     89.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           88308942      2.99%     92.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           44351821      1.50%     94.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           27194826      0.92%     95.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           76779729      2.60%     97.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           45565987      1.54%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7635143      0.26%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3733600      0.13%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5178794      0.18%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2955068674                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.306654                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3011486                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1919713                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           128086297                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6633049                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              135170565                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              70988493                       # number of misc regfile writes
system.cpu1.numCycles                      2957481580                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    26561521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2391844789                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            343969832                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             132482531                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39494265                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             365562809                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2456074                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            674101795                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             474802930                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          404081764                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 81335779                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1057880                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3370444                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            438723120                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                60111932                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        156406254                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       517695541                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        300277                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              8400                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                256271377                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          8381                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3402762879                       # The number of ROB reads
system.cpu1.rob.rob_writes                  935681987                       # The number of ROB writes
system.cpu1.timesIdled                          23332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.824786                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               73848009                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            73977628                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3286813                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         77196408                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             69999                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          75101                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5102                       # Number of indirect misses.
system.cpu2.branchPred.lookups               78099257                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2314                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         48456                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3278515                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  55332833                       # Number of branches committed
system.cpu2.commit.bw_lim_events              6218516                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         154441                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       58308489                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           405395633                       # Number of instructions committed
system.cpu2.commit.committedOps             405446378                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2949173198                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.137478                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.853342                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   2834461573     96.11%     96.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     51400809      1.74%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      7080479      0.24%     98.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3130788      0.11%     98.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2049968      0.07%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2225260      0.08%     98.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     36822688      1.25%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      5783117      0.20%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      6218516      0.21%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2949173198                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 128456522                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              161677                       # Number of function calls committed.
system.cpu2.commit.int_insts                339622400                       # Number of committed integer instructions.
system.cpu2.commit.loads                    111828014                       # Number of loads committed
system.cpu2.commit.membars                      97871                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        97871      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       216399486     53.37%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            416      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      54372032     13.41%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       8508166      2.10%     68.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      2513959      0.62%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       2828896      0.70%     70.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      2839296      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       60353225     14.89%     85.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        138378      0.03%     85.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     51523245     12.71%     98.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5870928      1.45%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        405446378                       # Class of committed instruction
system.cpu2.commit.refs                     117885776                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  405395633                       # Number of Instructions Simulated
system.cpu2.committedOps                    405446378                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.303211                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.303211                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           2825050947                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8374                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            62627825                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             493129331                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                24603754                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 67353990                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3389023                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                21792                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             38111184                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   78099257                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9695550                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2944354766                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                71631                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     571933382                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6794642                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026379                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10756800                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          73918008                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.193176                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        2958508898                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.193344                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.621886                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2574897482     87.03%     87.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               296381801     10.02%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12641553      0.43%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                64213175      2.17%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2558507      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   65464      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7114992      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  633452      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2472      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          2958508898                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                134888609                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               124122869                       # number of floating regfile writes
system.cpu2.idleCycles                        2180808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3374414                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                59586613                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.305284                       # Inst execution rate
system.cpu2.iew.exec_refs                   603140088                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6165187                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1469058038                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            128223036                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65353                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1514345                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6656161                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          462842682                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            596974901                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2862159                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            903851197                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               8365257                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            804239799                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3389023                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            823622620                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     46487891                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88387                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       116175                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16395022                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       598399                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        116175                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       657112                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2717302                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                370066927                       # num instructions consuming a value
system.cpu2.iew.wb_count                    420463643                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.824104                       # average fanout of values written-back
system.cpu2.iew.wb_producers                304973684                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.142015                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     420939496                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               945313961                       # number of integer regfile reads
system.cpu2.int_regfile_writes              231146741                       # number of integer regfile writes
system.cpu2.ipc                              0.136926                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.136926                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           100528      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            229653694     25.33%     25.34% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 429      0.00%     25.34% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     25.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           54754078      6.04%     31.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            9455385      1.04%     32.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           2518080      0.28%     32.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            2828896      0.31%     33.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           2911264      0.32%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           367109250     40.49%     73.82% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             142258      0.02%     73.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      231262138     25.51%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5976876      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             906713356                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              354395130                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          664404597                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    130089443                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         164101934                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  139885475                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.154278                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3767032      2.69%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1745      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                14345      0.01%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  16      0.00%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             13506600      9.66%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                5877      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              91429994     65.36%     77.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   36      0.00%     77.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         31159336     22.27%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             494      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             692103173                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        4250121847                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    290374200                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        356253221                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 462665321                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                906713356                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             177361                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       57396304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2705359                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         22920                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     58248141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   2958508898                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.306476                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.070547                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         2660005619     89.91%     89.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           88100200      2.98%     92.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           44327130      1.50%     94.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           27234888      0.92%     95.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           76744726      2.59%     97.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           45532045      1.54%     99.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7590350      0.26%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3718517      0.13%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5255423      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     2958508898                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.306251                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3028460                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1930632                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           128223036                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6656161                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              135310756                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              71062349                       # number of misc regfile writes
system.cpu2.numCycles                      2960689706                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    23353705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2393535156                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            344115379                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             132725137                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                39546371                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             367478819                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2508398                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            674982680                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             475432837                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          404603918                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 80921231                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1023261                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3389023                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            440732427                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                60488539                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        156696773                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       518285907                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        384690                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10175                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                257070645                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10151                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  3406688229                       # The number of ROB reads
system.cpu2.rob.rob_writes                  936853744                       # The number of ROB writes
system.cpu2.timesIdled                          22868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.805900                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73807867                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73951407                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3276325                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         77121968                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             69656                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          72478                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2822                       # Number of indirect misses.
system.cpu3.branchPred.lookups               78025257                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2049                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         48671                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3268637                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  55339983                       # Number of branches committed
system.cpu3.commit.bw_lim_events              6192445                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         154137                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58052065                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           405439371                       # Number of instructions committed
system.cpu3.commit.committedOps             405490380                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2949017254                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.137500                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.853238                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   2834236346     96.11%     96.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     51453722      1.74%     97.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      7081890      0.24%     98.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3141470      0.11%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2055646      0.07%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2220206      0.08%     98.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     36863409      1.25%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      5772120      0.20%     99.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      6192445      0.21%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2949017254                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 128449601                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              160376                       # Number of function calls committed.
system.cpu3.commit.int_insts                339677615                       # Number of committed integer instructions.
system.cpu3.commit.loads                    111847773                       # Number of loads committed
system.cpu3.commit.membars                      98473                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        98473      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       216449350     53.38%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            412      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      54378407     13.41%     66.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       8496032      2.10%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      2507112      0.62%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       2828672      0.70%     70.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      2833339      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       60355136     14.88%     85.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        136928      0.03%     85.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     51541308     12.71%     98.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5864731      1.45%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        405490380                       # Class of committed instruction
system.cpu3.commit.refs                     117898103                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  405439371                       # Number of Instructions Simulated
system.cpu3.committedOps                    405490380                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.301896                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.301896                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           2825236705                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 7707                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            62614759                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             492808587                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                24566553                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 67000520                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3377598                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                19896                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             38132668                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   78025257                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9679832                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2944257635                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                72220                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     571388815                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                6770572                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026356                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10671123                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          73877523                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.193006                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        2958314044                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.193173                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.621455                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2574985845     87.04%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               296172695     10.01%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12647859      0.43%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                64172230      2.17%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2551534      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   62258      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7090262      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  629388      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1973      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          2958314044                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                134868811                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               124122353                       # number of floating regfile writes
system.cpu3.idleCycles                        2162113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3364040                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                59574933                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.305463                       # Inst execution rate
system.cpu3.iew.exec_refs                   603634319                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   6158852                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1467295854                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            128168873                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             64284                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1508950                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6646821                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          462637214                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            597475467                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2848800                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            904315328                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               8392396                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            806178325                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3377598                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            825597063                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     46523708                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88245                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       115296                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16321100                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       596491                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        115296                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       653426                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2710614                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                369931814                       # num instructions consuming a value
system.cpu3.iew.wb_count                    420431155                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824388                       # average fanout of values written-back
system.cpu3.iew.wb_producers                304967435                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.142015                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     420904642                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               945783351                       # number of integer regfile reads
system.cpu3.int_regfile_writes              231128581                       # number of integer regfile writes
system.cpu3.ipc                              0.136951                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.136951                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           100602      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            229633934     25.31%     25.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 414      0.00%     25.32% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     25.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           54762776      6.04%     31.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            9441243      1.04%     32.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           2511089      0.28%     32.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            2828672      0.31%     32.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           2905712      0.32%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.31% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           367395523     40.50%     73.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             141545      0.02%     73.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      231470823     25.52%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5971315      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             907164128                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              354638203                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          664828183                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    130083115                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         163943413                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  140062545                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.154396                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3774699      2.70%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1775      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                10375      0.01%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  16      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             13542457      9.67%     12.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                6003      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              91541146     65.36%     77.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  127      0.00%     77.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         31185432     22.27%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             515      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             692487868                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        4250566511                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    290348040                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        355955928                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 462460320                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                907164128                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             176894                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57146834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2689849                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         22757                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     58008912                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   2958314044                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.306649                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.070773                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         2659681923     89.91%     89.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           88110895      2.98%     92.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           44360354      1.50%     94.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           27206632      0.92%     95.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           76809603      2.60%     97.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           45573136      1.54%     99.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7615262      0.26%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3732947      0.13%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5223292      0.18%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     2958314044                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.306425                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3023674                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1926210                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           128168873                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6646821                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              135293516                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              71043562                       # number of misc regfile writes
system.cpu3.numCycles                      2960476157                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    23566538                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2393574897                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            344157870                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             132894438                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                39512168                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             367569718                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2487056                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            674606330                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             475164970                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          404375093                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 80605346                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1100330                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3377598                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            440957564                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                60217223                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        156573088                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       518033242                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        286471                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              8859                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                257296496                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          8843                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  3406354111                       # The number of ROB reads
system.cpu3.rob.rob_writes                  936389825                       # The number of ROB writes
system.cpu3.timesIdled                          22805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    193555148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     379408354                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     14178872                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      7507204                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    204205596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    181375792                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    412331198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      188882996                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          192126336                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3215335                       # Transaction distribution
system.membus.trans_dist::WritebackClean          233                       # Transaction distribution
system.membus.trans_dist::CleanEvict        182639706                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            30362                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7908                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1388473                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1387132                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     192126337                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    572921822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              572921822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12590658304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12590658304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29480                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         193553080                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               193553080    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           193553080                       # Request fanout histogram
system.membus.respLayer1.occupancy       999599882213                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             67.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        465127250793                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2224                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1113                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10550487.421384                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12535169.325024                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1113    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     68785500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1113                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1480344297000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11742692500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9668521                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9668521                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9668521                       # number of overall hits
system.cpu2.icache.overall_hits::total        9668521                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27029                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27029                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27029                       # number of overall misses
system.cpu2.icache.overall_misses::total        27029                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1899713999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1899713999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1899713999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1899713999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9695550                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9695550                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9695550                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9695550                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002788                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002788                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002788                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002788                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 70284.287210                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 70284.287210                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 70284.287210                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 70284.287210                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          319                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    39.875000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24871                       # number of writebacks
system.cpu2.icache.writebacks::total            24871                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2158                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2158                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2158                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2158                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24871                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24871                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24871                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24871                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1750614499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1750614499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1750614499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1750614499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002565                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002565                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002565                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002565                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 70387.780909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70387.780909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 70387.780909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70387.780909                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24871                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9668521                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9668521                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27029                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27029                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1899713999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1899713999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9695550                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9695550                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002788                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002788                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 70284.287210                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 70284.287210                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2158                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2158                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24871                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24871                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1750614499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1750614499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002565                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002565                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 70387.780909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70387.780909                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9858887                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24903                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           395.891539                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19415971                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19415971                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     47381824                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        47381824                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     47381824                       # number of overall hits
system.cpu2.dcache.overall_hits::total       47381824                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     74400847                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      74400847                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     74400847                       # number of overall misses
system.cpu2.dcache.overall_misses::total     74400847                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 7220419731036                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7220419731036                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 7220419731036                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7220419731036                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    121782671                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    121782671                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    121782671                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    121782671                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.610931                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.610931                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.610931                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.610931                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 97047.547470                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97047.547470                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 97047.547470                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97047.547470                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2557346966                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       224357                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         47058402                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3279                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.344110                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    68.422385                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     51460043                       # number of writebacks
system.cpu2.dcache.writebacks::total         51460043                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     22957690                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     22957690                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     22957690                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     22957690                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     51443157                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     51443157                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     51443157                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     51443157                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 5582150323995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 5582150323995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 5582150323995                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 5582150323995                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.422418                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.422418                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.422418                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.422418                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 108511.037221                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108511.037221                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 108511.037221                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108511.037221                       # average overall mshr miss latency
system.cpu2.dcache.replacements              51460041                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     43087892                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       43087892                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     72690930                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     72690930                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 7121090906000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 7121090906000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115778822                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115778822                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.627843                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.627843                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 97963.953770                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97963.953770                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     21658849                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     21658849                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     51032081                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     51032081                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 5549027346000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 5549027346000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.440772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.440772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108736.058520                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108736.058520                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      4293932                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4293932                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1709917                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1709917                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  99328825036                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  99328825036                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      6003849                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6003849                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.284803                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.284803                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 58089.851751                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58089.851751                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1298841                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1298841                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       411076                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       411076                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33122977995                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33122977995                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.068469                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.068469                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 80576.287584                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80576.287584                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         5447                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5447                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1147                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1147                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     20841500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     20841500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.173946                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.173946                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18170.444638                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18170.444638                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          237                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          237                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          910                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          910                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     12248000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     12248000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.138004                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.138004                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 13459.340659                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13459.340659                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2725                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2725                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2428                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2428                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     20598500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     20598500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         5153                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5153                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.471182                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.471182                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8483.731466                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8483.731466                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2362                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2362                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     18376500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     18376500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.458374                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.458374                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7780.059272                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7780.059272                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1952000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1952000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1812000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1812000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1825                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1825                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        46631                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        46631                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1928981998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1928981998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        48456                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        48456                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.962337                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.962337                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 41366.944693                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 41366.944693                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        46631                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        46631                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1882350998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1882350998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.962337                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.962337                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 40366.944693                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 40366.944693                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.957692                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           98888263                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51482998                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.920795                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.957692                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998678                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998678                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        295168719                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       295168719                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2408                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1205                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9833621.161826                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11898598.675144                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1205    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     68592500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1205                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1480237476000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  11849513500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9653843                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9653843                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9653843                       # number of overall hits
system.cpu3.icache.overall_hits::total        9653843                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25989                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25989                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25989                       # number of overall misses
system.cpu3.icache.overall_misses::total        25989                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1838646000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1838646000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1838646000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1838646000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9679832                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9679832                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9679832                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9679832                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002685                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002685                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002685                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002685                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 70747.085305                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 70747.085305                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 70747.085305                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 70747.085305                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    14.900000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24339                       # number of writebacks
system.cpu3.icache.writebacks::total            24339                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1650                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1650                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1650                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1650                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24339                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24339                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24339                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24339                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1716941500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1716941500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1716941500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1716941500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002514                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002514                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002514                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002514                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 70542.811948                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70542.811948                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 70542.811948                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70542.811948                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24339                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9653843                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9653843                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25989                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25989                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1838646000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1838646000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9679832                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9679832                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002685                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002685                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 70747.085305                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 70747.085305                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1650                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1650                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24339                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24339                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1716941500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1716941500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002514                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002514                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 70542.811948                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70542.811948                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9851725                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24371                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           404.239670                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19384003                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19384003                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     47153649                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        47153649                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     47153649                       # number of overall hits
system.cpu3.dcache.overall_hits::total       47153649                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     74617864                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      74617864                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     74617864                       # number of overall misses
system.cpu3.dcache.overall_misses::total     74617864                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7222550650347                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7222550650347                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7222550650347                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7222550650347                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    121771513                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    121771513                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    121771513                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    121771513                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.612769                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.612769                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.612769                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.612769                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 96793.854222                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 96793.854222                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 96793.854222                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 96793.854222                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2556446826                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       231344                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         47085320                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3354                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.293925                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.975552                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     51482564                       # number of writebacks
system.cpu3.dcache.writebacks::total         51482564                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     23152435                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     23152435                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     23152435                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     23152435                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     51465429                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     51465429                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     51465429                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     51465429                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 5582325424750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 5582325424750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 5582325424750                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 5582325424750                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.422639                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.422639                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.422639                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.422639                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 108467.480661                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 108467.480661                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 108467.480661                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 108467.480661                       # average overall mshr miss latency
system.cpu3.dcache.replacements              51482562                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     43022279                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       43022279                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     72752439                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     72752439                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 7112677278000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 7112677278000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115774718                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115774718                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.628397                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.628397                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 97765.482172                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97765.482172                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     21698249                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     21698249                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     51054190                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     51054190                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 5548598591500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 5548598591500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.440979                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.440979                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108680.572378                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108680.572378                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      4131370                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4131370                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1865425                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1865425                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 109873372347                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 109873372347                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      5996795                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5996795                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.311070                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.311070                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 58899.914147                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58899.914147                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1454186                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1454186                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       411239                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       411239                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  33726833250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  33726833250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.068576                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.068576                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 82012.730432                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82012.730432                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4678                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4678                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1134                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1134                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     34940500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     34940500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         5812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         5812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.195114                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.195114                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30811.728395                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30811.728395                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          168                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          966                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          966                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     27220500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     27220500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.166208                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.166208                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 28178.571429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28178.571429                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2266                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2266                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2240                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2240                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     17683000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     17683000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4506                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4506                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.497115                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.497115                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7894.196429                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7894.196429                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     15669000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     15669000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.482912                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.482912                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7200.827206                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7200.827206                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2719000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2719000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2557000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2557000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2036                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2036                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        46635                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        46635                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   1932410500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   1932410500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        48671                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        48671                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.958168                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.958168                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 41436.914335                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 41436.914335                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        46635                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        46635                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1885775500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1885775500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.958168                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.958168                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 40436.914335                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 40436.914335                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.958124                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           98681139                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         51504795                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.915960                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.958124                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998691                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998691                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        295165769                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       295165769                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1308                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          654                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9493393.730887                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12554852.829127                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          654    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     37126500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            654                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1485878310000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6208679500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9578476                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9578476                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9578476                       # number of overall hits
system.cpu0.icache.overall_hits::total        9578476                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       119131                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        119131                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       119131                       # number of overall misses
system.cpu0.icache.overall_misses::total       119131                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9294077499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9294077499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9294077499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9294077499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9697607                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9697607                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9697607                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9697607                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012285                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012285                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012285                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012285                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 78015.608859                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 78015.608859                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 78015.608859                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 78015.608859                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4191                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110127                       # number of writebacks
system.cpu0.icache.writebacks::total           110127                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9004                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9004                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9004                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9004                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110127                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110127                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110127                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110127                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8622073999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8622073999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8622073999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8622073999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011356                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011356                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011356                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011356                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 78292.099113                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 78292.099113                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 78292.099113                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 78292.099113                       # average overall mshr miss latency
system.cpu0.icache.replacements                110127                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9578476                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9578476                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       119131                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       119131                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9294077499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9294077499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9697607                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9697607                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012285                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012285                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 78015.608859                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 78015.608859                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9004                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9004                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110127                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110127                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8622073999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8622073999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011356                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 78292.099113                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 78292.099113                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9688889                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110159                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            87.953676                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19505341                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19505341                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47798098                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47798098                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47798098                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47798098                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     74326706                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      74326706                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     74326706                       # number of overall misses
system.cpu0.dcache.overall_misses::total     74326706                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7224296494144                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7224296494144                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7224296494144                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7224296494144                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    122124804                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    122124804                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    122124804                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122124804                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.608613                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.608613                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.608613                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.608613                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 97196.510957                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97196.510957                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 97196.510957                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97196.510957                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2561525060                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       228792                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         47132258                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3261                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.347599                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.160074                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     51510633                       # number of writebacks
system.cpu0.dcache.writebacks::total         51510633                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22832859                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22832859                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22832859                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22832859                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     51493847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     51493847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     51493847                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     51493847                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5586646855575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5586646855575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5586646855575                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5586646855575                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.421649                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.421649                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.421649                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.421649                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 108491.541826                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108491.541826                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 108491.541826                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108491.541826                       # average overall mshr miss latency
system.cpu0.dcache.replacements              51510625                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     43787294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       43787294                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     72136268                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     72136268                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7077900497500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7077900497500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    115923562                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    115923562                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.622274                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.622274                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98118.473463                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98118.473463                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21074884                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21074884                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51061384                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51061384                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5548984276000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5548984276000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.440475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.440475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 108672.813804                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108672.813804                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4010804                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010804                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2190438                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2190438                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 146395996644                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 146395996644                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6201242                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6201242                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.353226                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.353226                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66834.120228                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66834.120228                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1757975                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1757975                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       432463                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       432463                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  37662579575                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  37662579575                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.069738                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.069738                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87088.559195                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87088.559195                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5859                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5859                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1182                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1182                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45940000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45940000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.167874                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.167874                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38866.328257                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38866.328257                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          947                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          947                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          235                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          235                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1819500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1819500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.033376                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.033376                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7742.553191                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7742.553191                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3734                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3734                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2352                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2352                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     14726500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     14726500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.386461                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.386461                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6261.267007                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6261.267007                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2309                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2309                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     12482500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     12482500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.379395                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.379395                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5406.019922                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5406.019922                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       448000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       448000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       383000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       383000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3778                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3778                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        45561                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        45561                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1951755499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1951755499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        49339                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        49339                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.923428                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.923428                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 42838.293694                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 42838.293694                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        45561                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        45561                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1906194499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1906194499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.923428                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.923428                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 41838.293694                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 41838.293694                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.982730                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           99356427                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         51532471                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.928035                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.982730                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999460                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999460                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        295906981                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       295906981                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10227                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2887036                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4989                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2895450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6141                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2898114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5766                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2895924                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11603647                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10227                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2887036                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4989                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2895450                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6141                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2898114                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5766                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2895924                       # number of overall hits
system.l2.overall_hits::total                11603647                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             99901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          48620646                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18621                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          48568323                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             18730                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          48560793                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             18573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          48584323                       # number of demand (read+write) misses
system.l2.demand_misses::total              194489910                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            99901                       # number of overall misses
system.l2.overall_misses::.cpu0.data         48620646                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18621                       # number of overall misses
system.l2.overall_misses::.cpu1.data         48568323                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            18730                       # number of overall misses
system.l2.overall_misses::.cpu2.data         48560793                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            18573                       # number of overall misses
system.l2.overall_misses::.cpu3.data         48584323                       # number of overall misses
system.l2.overall_misses::total             194489910                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8327172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5451859201906                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1749819000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5446698343880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1636577000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 5447354134404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1608169000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 5447522926408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     21806756344098                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8327172500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5451859201906                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1749819000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5446698343880                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1636577000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 5447354134404                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1608169000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 5447522926408                       # number of overall miss cycles
system.l2.overall_miss_latency::total    21806756344098                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110128                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        51507682                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        51463773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        51458907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        51480247                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            206093557                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110128                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       51507682                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       51463773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       51458907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       51480247                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           206093557                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.907135                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.943949                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.788691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.943738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.753086                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.943681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.763096                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.943747                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.943697                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.907135                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.943949                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.788691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.943738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.753086                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.943681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.763096                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.943747                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.943697                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83354.245703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112130.538165                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93970.194941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112145.077438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87377.309130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112175.971558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 86586.388844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112125.117528                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112122.815750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83354.245703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112130.538165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93970.194941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112145.077438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87377.309130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112175.971558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 86586.388844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112125.117528                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112122.815750                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3215333                       # number of writebacks
system.l2.writebacks::total                   3215333                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            888                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         240578                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2738                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         241752                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2724                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         241799                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2611                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         243173                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              976263                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           888                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        240578                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2738                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        241752                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2724                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        241799                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2611                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        243173                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             976263                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        99013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48380068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     48326571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        16006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     48318994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        15962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     48341150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         193513647                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        99013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48380068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     48326571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        16006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     48318994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        15962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     48341150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        193513647                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7284917014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4953575171996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1402325502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 4948880454461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1292747506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 4949590823990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1272554510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 4949469357992                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19812768352971                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7284917014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4953575171996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1402325502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 4948880454461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1292747506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 4949590823990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1272554510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 4949469357992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 19812768352971                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.899072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.939279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.672723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.939041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.643561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.938982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.655820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.939023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.938960                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.899072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.939279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.672723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.939041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.643561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.938982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.655820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.939023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.938960                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73575.358933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102388.760016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88290.971605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102404.957605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 80766.431713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102435.717598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 79724.001378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102386.255974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102384.346841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73575.358933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102388.760016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88290.971605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102404.957605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 80766.431713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102435.717598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 79724.001378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102386.255974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102384.346841                       # average overall mshr miss latency
system.l2.replacements                      374684525                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4137506                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4137506                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4137508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4137508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    189865462                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        189865462                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          233                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            233                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    189865695                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    189865695                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          233                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          233                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             475                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             669                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             594                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             605                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2343                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1903                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2441                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          2174                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          2390                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               8908                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     11472000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     11709000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     12529499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     12447500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     48157999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2378                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         3110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2768                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2995                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.800252                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.784887                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.785405                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.797997                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.791752                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6028.376248                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4796.804588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5763.339006                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  5208.158996                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5406.151661                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           98                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          118                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          132                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          116                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             464                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1805                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2323                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         2042                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         2274                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          8444                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     40802495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     51038499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     46291996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     50309992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    188442982                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.759041                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.746945                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.737717                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.759265                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750511                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22605.260388                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21970.942316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22669.929481                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22124.007036                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22316.790857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            87                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            75                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                209                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          195                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          249                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          383                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          301                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1128                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1760000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1606000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      1989500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1751000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7106500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          200                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          336                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          425                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          376                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1337                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.975000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.741071                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.901176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.800532                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.843680                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  9025.641026                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6449.799197                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5194.516971                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5817.275748                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  6300.088652                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          195                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          244                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          379                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          300                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1118                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3885000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5044000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      7833999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      6049499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     22812498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.975000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.726190                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.891765                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.797872                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.836200                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19923.076923                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20672.131148                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20670.182058                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20164.996667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20404.738819                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            98263                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            97784                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            97963                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            98089                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                392099                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         362423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         341204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         342089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         341541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1387257                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  36816524000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  34232205499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  32323633499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  32914653500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  136287016498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       460686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       438988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       440052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       439630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1779356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.786703                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.777251                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.777383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.776883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.779640                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101584.402756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100327.679333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 94488.959011                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 96371.016950                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98242.082396                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data           19                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           15                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data           14                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data           15                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               63                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       362404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       341189                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       342075                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       341526                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1387194                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  33191950500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  30819908499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  28902476999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  29498826000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 122413161998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.786662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.777217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.777351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.776849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.779605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91588.256476                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90330.897242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 84491.637796                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 86373.587955                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88245.163977                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10227                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4989                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5766                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              27123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        99901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18621                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        18730                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        18573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           155825                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8327172500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1749819000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1636577000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1608169000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13321737500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110128                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.907135                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.788691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.753086                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.763096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.851745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83354.245703                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93970.194941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87377.309130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 86586.388844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85491.657308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          888                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2738                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2724                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2611                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8961                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        99013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15883                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        16006                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        15962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       146864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7284917014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1402325502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1292747506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1272554510                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11252544532                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.899072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.672723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.643561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.655820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.802764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73575.358933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88290.971605                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 80766.431713                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 79724.001378                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76618.807414                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2788773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2797666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2800151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2797835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11184425                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48258223                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     48227119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     48218704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     48242782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       192946828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5415042677906                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5412466138381                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 5415030500905                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 5414608272908                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21657147590100                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51046996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     51024785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     51018855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     51040617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     204131253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.945369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.945170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.945115                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.945184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.945210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112209.740460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112228.684827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112301.452584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112236.650716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112244.123496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       240559                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       241737                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       241785                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       243158                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       967239                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48017664                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     47985382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     47976919                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     47999624                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    191979589                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4920383221496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 4918060545962                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 4920688346991                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 4919970531992                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19679102646441                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.940656                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.940433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.940376                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.940420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.940471                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102470.274720                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102490.807429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102563.658725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102500.189001                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102506.223443                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   399149415                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 374684589                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.065294                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.483772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.043303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.357431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.378137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.019079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.308844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.022803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.360279                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.476309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.130585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.130908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.129826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.130629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3575559349                       # Number of tag accesses
system.l2.tags.data_accesses               3575559349                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6336768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3096321216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1016512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3092897856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst       1024384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3092412608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst       1021568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3093831040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        12384861952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6336768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1016512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst      1024384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst      1021568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9399232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    205781440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       205781440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          99012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48380019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       48326529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          16006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       48318947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          15962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       48341110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           193513468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3215335                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3215335                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4246916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2075161326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           681269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2072866983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           686544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2072541769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           684657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2073492405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8300361868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4246916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       681269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       686544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       684657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6299386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      137915176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            137915176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      137915176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4246916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2075161326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          681269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2072866983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          686544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2072541769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          684657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2073492405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8438277045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1643246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     99013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  47959431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  47909213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     16006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  47895607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     15962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  47923083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000904856250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       102675                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       102675                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           253979522                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1552557                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   193513469                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3215568                       # Number of write requests accepted
system.mem_ctrls.readBursts                 193513469                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3215568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1679271                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1572322                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15052346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15503725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          14305358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          12520251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11668676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9045997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8978566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8333526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           9158848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7754992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6625489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6581616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         15688105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         17911607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         16880283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15824813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            130027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            126715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            126068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            124943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             94328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           100564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            81289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           111747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            89375                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8175601678006                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               959170990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11772492890506                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42618.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61368.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                143373707                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1456171                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             193513469                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3215568                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  274222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  583069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1745321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4782149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                10570029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                26538807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                40587440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                32307140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                26694031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                19649546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               13577047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                8942998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3372324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1545552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 489172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 175315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  62176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  73601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  83639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  98072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 111201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 109746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 109318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 109190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 109128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 109448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     48647557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.536016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.791085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.974460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     19522554     40.13%     40.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13632090     28.02%     68.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5022247     10.32%     78.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2598894      5.34%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1655030      3.40%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1136347      2.34%     89.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       834764      1.72%     91.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       640648      1.32%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3604983      7.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     48647557                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       102675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1868.362445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    423.379108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2269.535255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         51762     50.41%     50.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         4206      4.10%     54.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         3747      3.65%     58.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047         3989      3.89%     62.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559         4763      4.64%     66.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071         4647      4.53%     71.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         4362      4.25%     75.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         4187      4.08%     79.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         4406      4.29%     83.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         4144      4.04%     87.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         3600      3.51%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         2913      2.84%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655         2149      2.09%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167         1499      1.46%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          928      0.90%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          680      0.66%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703          381      0.37%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215          181      0.18%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           98      0.10%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           29      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        102675                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       102675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003880                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.110566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           102498     99.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        102675                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            12277388672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               107473344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               105166912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             12384862016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            205796352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8228.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        70.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8300.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    137.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        64.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1492087069500                       # Total gap between requests
system.mem_ctrls.avgGap                       7584.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6336832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3069403584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1016512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3066189632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst      1024384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3065318848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst      1021568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3067077312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    105166912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4246958.819822884165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2057121069.749800920486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 681268.590339115821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2054967072.011990070343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 686544.422147446079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2054383470.649517536163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 684657.132720075897                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2055561997.111027002335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 70483096.991041749716                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        99013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48380019                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     48326529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        16006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     48318947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        15962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     48341110                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3215568                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3185870998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2943382724751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    735853500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2940941884760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    621877000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 2942050390752                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    603096250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 2940971192495                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 37192679991750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32176.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60838.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46329.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60855.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     38852.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     60888.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37783.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60837.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11566441.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         172354537740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          91608620730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        688479876420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4091409900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     117784077840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     677223418770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2667998400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1754209939800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1175.675381                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1634192250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  49824060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1440628737250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         174988983540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          93008858085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        681216290160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4486266360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     117784077840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     677325493800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2582040480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1751392010265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1173.786798                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1395127000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  49824060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1440867802500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2450                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1226                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10886469.820555                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11523633.848424                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1226    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68389500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1226                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1478740177500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  13346812000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9599564                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9599564                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9599564                       # number of overall hits
system.cpu1.icache.overall_hits::total        9599564                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25084                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25084                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25084                       # number of overall misses
system.cpu1.icache.overall_misses::total        25084                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1953576500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1953576500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1953576500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1953576500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9624648                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9624648                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9624648                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9624648                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002606                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002606                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002606                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002606                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77881.378568                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77881.378568                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77881.378568                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77881.378568                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          258                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23610                       # number of writebacks
system.cpu1.icache.writebacks::total            23610                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1474                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1474                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1474                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1474                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23610                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23610                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23610                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23610                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1848865500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1848865500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1848865500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1848865500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002453                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002453                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002453                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002453                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78308.576874                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78308.576874                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78308.576874                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78308.576874                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23610                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9599564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9599564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25084                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25084                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1953576500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1953576500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9624648                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9624648                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002606                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002606                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77881.378568                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77881.378568                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1474                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1474                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23610                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23610                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1848865500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1848865500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002453                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002453                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78308.576874                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78308.576874                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9764450                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23642                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           413.012858                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19272906                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19272906                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     47386162                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47386162                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     47386162                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47386162                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     74315069                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      74315069                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     74315069                       # number of overall misses
system.cpu1.dcache.overall_misses::total     74315069                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7187412344465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7187412344465                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7187412344465                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7187412344465                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    121701231                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    121701231                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    121701231                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    121701231                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.610635                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.610635                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.610635                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.610635                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96715.409690                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96715.409690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96715.409690                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96715.409690                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2560415040                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       216986                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         47103707                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3193                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.356975                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.956780                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     51464064                       # number of writebacks
system.cpu1.dcache.writebacks::total         51464064                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     22868862                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     22868862                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     22868862                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     22868862                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     51446207                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     51446207                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     51446207                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     51446207                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 5581460968339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5581460968339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 5581460968339                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5581460968339                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.422725                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.422725                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.422725                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.422725                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 108491.204577                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 108491.204577                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 108491.204577                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 108491.204577                       # average overall mshr miss latency
system.cpu1.dcache.replacements              51464064                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     43456520                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       43456520                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     72255202                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     72255202                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 7072098738500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7072098738500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    115711722                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115711722                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.624442                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.624442                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97876.672444                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97876.672444                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     21218700                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     21218700                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     51036502                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     51036502                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5546407385500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5546407385500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.441066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.441066                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108675.304305                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108675.304305                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3929642                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3929642                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2059867                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2059867                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 115313605965                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 115313605965                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5989509                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5989509                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.343912                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.343912                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 55981.092937                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55981.092937                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1650162                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1650162                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       409705                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       409705                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  35053582839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  35053582839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.068404                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.068404                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85558.103609                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85558.103609                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4380                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4380                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1323                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1323                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     65153000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     65153000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         5703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.231983                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.231983                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49246.409675                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49246.409675                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          308                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          308                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1015                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1015                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     38484500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     38484500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.177977                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.177977                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 37915.763547                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37915.763547                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2471                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2471                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1903                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1903                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14937500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14937500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.435071                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.435071                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7849.448240                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7849.448240                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1845                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1845                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13295500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13295500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.421811                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.421811                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7206.233062                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7206.233062                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3128500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3128500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2925500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2925500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1904                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1904                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46590                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46590                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1935218500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1935218500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        48494                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        48494                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.960737                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.960737                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41537.207555                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41537.207555                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46590                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46590                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1888628500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1888628500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.960737                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.960737                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40537.207555                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40537.207555                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.956921                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           98893663                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         51486609                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.920765                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.956921                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998654                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998654                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        295006184                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       295006184                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1492086989500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         204368726                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           33                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7352841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    201962678                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       371469250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           32605                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          8122                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          40727                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          570                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          570                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1820387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1820387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182948                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    204185812                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       330382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    154563142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        70830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    154427396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    154415579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154481815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             618436774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14096256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6593171008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3022080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6587380480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3183488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6586811840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3115392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6589618944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26380399488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       374808882                       # Total snoops (count)
system.tol2bus.snoopTraffic                 211935552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        580915471                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.364083                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.519764                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              379752464     65.37%     65.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1              191674661     33.00%     98.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                8668704      1.49%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 788913      0.14%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  30729      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          580915471                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       412266259050                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       77385607080                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38688544                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       77419252124                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37831692                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       77458836164                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165686773                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       77390407805                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36808604                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
