/*
 * Copyright 2026 Piyush Katariya
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/* AVX2 + FMA SIMD overrides — 256-bit YMM registers, 8 floats per vector.
 * Compiled only on x86-64 with -mavx2,-mfma via target attribute.
 * This is the highest-performance portable x86 SIMD path below AVX-512. */

/* Whole-file guard: pairs with the #else/#endif stub at the bottom. A
 * stray early #endif here used to orphan that #else, so this file never
 * compiled on any host. */
#if defined(__x86_64__) || defined(_M_X64)
#include <immintrin.h>
#include "scl_math.h"
#include "scl_ml_simd.h"

/* Scalar fallbacks (scl_ml_simd_scalar.c) installed for ops that have
 * no AVX2 kernel; not declared in the shared header. */
void scl_ml_simd_scalar_axpy(float *SCL_RESTRICT y, float alpha,
                             const float *SCL_RESTRICT x, size_t n);
void scl_ml_simd_scalar_axpby(float *SCL_RESTRICT z, float a,
                              const float *SCL_RESTRICT x, float b,
                              const float *SCL_RESTRICT y, size_t n);
#include <math.h>

/* ── Horizontal sum helpers ──────────────────────────────────── */
__attribute__((target("avx2,fma"))) static inline float
scl_hsum256_ps(__m256 v) {
  __m128 lo = _mm256_castps256_ps128(v);
  __m128 hi = _mm256_extractf128_ps(v, 1);
  __m128 s = _mm_add_ps(lo, hi);
  s = _mm_add_ps(s, _mm_movehl_ps(s, s));
  s = _mm_add_ss(s, _mm_shuffle_ps(s, s, 1));
  return _mm_cvtss_f32(s);
}

__attribute__((target("avx2,fma"), unused)) static inline void
scl_hsum256_ps_pair(__m256 v, float *out) {
  __m128 lo = _mm256_castps256_ps128(v);
  __m128 hi = _mm256_extractf128_ps(v, 1);
  _mm_storeu_ps(out, _mm_add_ps(lo, hi));
}

/* ── Dot product (float accumulator) ─────────────────────────── */
__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_dot(const float *SCL_RESTRICT a, const float *SCL_RESTRICT b,
                     size_t n) {
  __m256 acc = _mm256_setzero_ps();
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 va = _mm256_loadu_ps(&a[i]);
    __m256 vb = _mm256_loadu_ps(&b[i]);
    acc = _mm256_fmadd_ps(va, vb, acc);
  }
  float result = scl_hsum256_ps(acc);
  for (; i < n; i++)
    result += a[i] * b[i];
  return result;
}

/* ── Dot product (double accumulator for numerical stability) ── */
__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_dot_f(const float *SCL_RESTRICT a, const float *SCL_RESTRICT b,
                       size_t n) {
  __m256d acc0 = _mm256_setzero_pd();
  __m256d acc1 = _mm256_setzero_pd();
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 va = _mm256_loadu_ps(&a[i]);
    __m256 vb = _mm256_loadu_ps(&b[i]);
    __m256 prod = _mm256_mul_ps(va, vb);
    acc0 = _mm256_add_pd(acc0, _mm256_cvtps_pd(_mm256_castps256_ps128(prod)));
    acc1 = _mm256_add_pd(acc1, _mm256_cvtps_pd(_mm256_extractf128_ps(prod, 1)));
  }
  double result = acc0[0] + acc0[1] + acc1[0] + acc1[1];
  for (; i < n; i++)
    result += (double)a[i] * b[i];
  return (float)result;
}

/* ── Norm L2 squared ────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_norm_l2_sq(const float *SCL_RESTRICT x, size_t n) {
  return scl_ml_simd_avx2_dot(x, x, n);
}

__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_norm_l2(const float *SCL_RESTRICT x, size_t n) {
  return sqrtf(scl_ml_simd_avx2_norm_l2_sq(x, n));
}

/* ── Norm L1 ─────────────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_norm_l1(const float *SCL_RESTRICT x, size_t n) {
  __m256 acc = _mm256_setzero_ps();
  __m256 sign_mask = _mm256_set1_ps(-0.0f);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vx = _mm256_loadu_ps(&x[i]);
    acc = _mm256_add_ps(acc, _mm256_andnot_ps(sign_mask, vx));
  }
  float result = scl_hsum256_ps(acc);
  for (; i < n; i++)
    result += fabsf(x[i]);
  return result;
}

/* ── Sum ─────────────────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_sum(const float *SCL_RESTRICT x, size_t n) {
  __m256 acc = _mm256_setzero_ps();
  size_t i = 0;
  for (; i + 8 <= n; i += 8)
    acc = _mm256_add_ps(acc, _mm256_loadu_ps(&x[i]));
  float result = scl_hsum256_ps(acc);
  for (; i < n; i++)
    result += x[i];
  return result;
}

/* ── Max ─────────────────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_max(const float *SCL_RESTRICT x, size_t n) {
  if (n == 0)
    return -FLT_MAX;
  __m256 vmax = _mm256_loadu_ps(x);
  size_t i = 8;
  for (; i + 8 <= n; i += 8)
    vmax = _mm256_max_ps(vmax, _mm256_loadu_ps(&x[i]));
  float result = scl_hsum256_ps(
      _mm256_max_ps(vmax, _mm256_permute2f128_ps(vmax, vmax, 1)));
  result = fmaxf(result, _mm_cvtss_f32(_mm256_extractf128_ps(vmax, 1)));
  for (; i < n; i++)
    if (x[i] > result)
      result = x[i];
  return result;
}

/* ── Min ─────────────────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_min(const float *SCL_RESTRICT x, size_t n) {
  if (n == 0)
    return FLT_MAX;
  __m256 vmin = _mm256_loadu_ps(x);
  size_t i = 8;
  for (; i + 8 <= n; i += 8)
    vmin = _mm256_min_ps(vmin, _mm256_loadu_ps(&x[i]));
  float result = scl_hsum256_ps(
      _mm256_min_ps(vmin, _mm256_permute2f128_ps(vmin, vmin, 1)));
  result = fminf(result, _mm_cvtss_f32(_mm256_extractf128_ps(vmin, 1)));
  for (; i < n; i++)
    if (x[i] < result)
      result = x[i];
  return result;
}

/* ── Argmax ──────────────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static size_t
scl_ml_simd_avx2_argmax(const float *SCL_RESTRICT x, size_t n) {
  if (n == 0)
    return 0;
  __m256 vmax = _mm256_loadu_ps(x);
  __m256i vidx = _mm256_setr_epi32(0, 1, 2, 3, 4, 5, 6, 7);
  __m256i vidx_max = vidx;
  size_t i = 8;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&x[i]);
    __m256i vidxi = _mm256_set1_epi32((int)i);
    __m256i step = _mm256_setr_epi32(0, 1, 2, 3, 4, 5, 6, 7);
    vidxi = _mm256_add_epi32(vidxi, step);
    __m256 mask = _mm256_cmp_ps(vi, vmax, _CMP_GT_OS);
    vmax = _mm256_max_ps(vmax, vi);
    vidx_max = _mm256_castps_si256(_mm256_blendv_ps(
        _mm256_castsi256_ps(vidx_max), _mm256_castsi256_ps(vidxi), mask));
  }
  float tmp[8];
  uint32_t idx_tmp[8];
  _mm256_storeu_ps(tmp, vmax);
  _mm256_storeu_si256((__m256i *)idx_tmp, vidx_max);
  float best = tmp[0];
  size_t best_idx = idx_tmp[0];
  for (size_t k = 1; k < 8; k++)
    if (tmp[k] > best) {
      best = tmp[k];
      best_idx = idx_tmp[k];
    }
  for (; i < n; i++)
    if (x[i] > best) {
      best = x[i];
      best_idx = i;
    }
  return best_idx;
}

/* ── Argmin ──────────────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static size_t
scl_ml_simd_avx2_argmin(const float *SCL_RESTRICT x, size_t n) {
  if (n == 0)
    return 0;
  __m256 vmin = _mm256_loadu_ps(x);
  __m256i vidx = _mm256_setr_epi32(0, 1, 2, 3, 4, 5, 6, 7);
  __m256i vidx_min = vidx;
  size_t i = 8;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&x[i]);
    __m256i vidxi = _mm256_set1_epi32((int)i);
    __m256i step = _mm256_setr_epi32(0, 1, 2, 3, 4, 5, 6, 7);
    vidxi = _mm256_add_epi32(vidxi, step);
    __m256 mask = _mm256_cmp_ps(vi, vmin, _CMP_LT_OS);
    vmin = _mm256_min_ps(vmin, vi);
    vidx_min = _mm256_castps_si256(_mm256_blendv_ps(
        _mm256_castsi256_ps(vidx_min), _mm256_castsi256_ps(vidxi), mask));
  }
  float tmp[8];
  uint32_t idx_tmp[8];
  _mm256_storeu_ps(tmp, vmin);
  _mm256_storeu_si256((__m256i *)idx_tmp, vidx_min);
  float best = tmp[0];
  size_t best_idx = idx_tmp[0];
  for (size_t k = 1; k < 8; k++)
    if (tmp[k] < best) {
      best = tmp[k];
      best_idx = idx_tmp[k];
    }
  for (; i < n; i++)
    if (x[i] < best) {
      best = x[i];
      best_idx = i;
    }
  return best_idx;
}

/* ── Argminmax ───────────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_argminmax(const float *SCL_RESTRICT x, size_t n,
                           size_t *argmin_out, size_t *argmax_out) {
  if (n == 0) {
    *argmin_out = *argmax_out = 0;
    return;
  }
  __m256 vmin = _mm256_loadu_ps(x);
  __m256 vmax = vmin;
  __m256i vidx = _mm256_setr_epi32(0, 1, 2, 3, 4, 5, 6, 7);
  __m256i vidx_min = vidx, vidx_max = vidx;
  size_t i = 8;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&x[i]);
    __m256i vidxi = _mm256_set1_epi32((int)i);
    __m256i step = _mm256_setr_epi32(0, 1, 2, 3, 4, 5, 6, 7);
    vidxi = _mm256_add_epi32(vidxi, step);
    __m256 mask_lt = _mm256_cmp_ps(vi, vmin, _CMP_LT_OS);
    __m256 mask_gt = _mm256_cmp_ps(vi, vmax, _CMP_GT_OS);
    vmin = _mm256_min_ps(vmin, vi);
    vmax = _mm256_max_ps(vmax, vi);
    vidx_min = _mm256_castps_si256(_mm256_blendv_ps(
        _mm256_castsi256_ps(vidx_min), _mm256_castsi256_ps(vidxi), mask_lt));
    vidx_max = _mm256_castps_si256(_mm256_blendv_ps(
        _mm256_castsi256_ps(vidx_max), _mm256_castsi256_ps(vidxi), mask_gt));
  }
  float tmp_min[8], tmp_max[8];
  uint32_t idx_min[8], idx_max[8];
  _mm256_storeu_ps(tmp_min, vmin);
  _mm256_storeu_ps(tmp_max, vmax);
  _mm256_storeu_si256((__m256i *)idx_min, vidx_min);
  _mm256_storeu_si256((__m256i *)idx_max, vidx_max);
  float best_min = tmp_min[0], best_max = tmp_max[0];
  size_t imin = idx_min[0], imax = idx_max[0];
  for (size_t k = 1; k < 8; k++) {
    if (tmp_min[k] < best_min) {
      best_min = tmp_min[k];
      imin = idx_min[k];
    }
    if (tmp_max[k] > best_max) {
      best_max = tmp_max[k];
      imax = idx_max[k];
    }
  }
  for (; i < n; i++) {
    if (x[i] < best_min) {
      best_min = x[i];
      imin = i;
    }
    if (x[i] > best_max) {
      best_max = x[i];
      imax = i;
    }
  }
  *argmin_out = imin;
  *argmax_out = imax;
}

/* ── Element-wise: vector–vector ─────────────────────────────── */
__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_add(float *SCL_RESTRICT z, const float *SCL_RESTRICT a,
                     const float *SCL_RESTRICT b, size_t n) {
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 va = _mm256_loadu_ps(&a[i]);
    __m256 vb = _mm256_loadu_ps(&b[i]);
    _mm256_storeu_ps(&z[i], _mm256_add_ps(va, vb));
  }
  for (; i < n; i++)
    z[i] = a[i] + b[i];
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_sub(float *SCL_RESTRICT z, const float *SCL_RESTRICT a,
                     const float *SCL_RESTRICT b, size_t n) {
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 va = _mm256_loadu_ps(&a[i]);
    __m256 vb = _mm256_loadu_ps(&b[i]);
    _mm256_storeu_ps(&z[i], _mm256_sub_ps(va, vb));
  }
  for (; i < n; i++)
    z[i] = a[i] - b[i];
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_mul(float *SCL_RESTRICT z, const float *SCL_RESTRICT a,
                     const float *SCL_RESTRICT b, size_t n) {
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 va = _mm256_loadu_ps(&a[i]);
    __m256 vb = _mm256_loadu_ps(&b[i]);
    _mm256_storeu_ps(&z[i], _mm256_mul_ps(va, vb));
  }
  for (; i < n; i++)
    z[i] = a[i] * b[i];
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_div(float *SCL_RESTRICT z, const float *SCL_RESTRICT a,
                     const float *SCL_RESTRICT b, size_t n) {
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 va = _mm256_loadu_ps(&a[i]);
    __m256 vb = _mm256_loadu_ps(&b[i]);
    _mm256_storeu_ps(&z[i], _mm256_div_ps(va, vb));
  }
  for (; i < n; i++)
    z[i] = a[i] / b[i];
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_abs(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                     size_t n) {
  __m256 sign_mask = _mm256_set1_ps(-0.0f);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    _mm256_storeu_ps(&out[i], _mm256_andnot_ps(sign_mask, vi));
  }
  for (; i < n; i++)
    out[i] = fabsf(in[i]);
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_fma_krn(float *SCL_RESTRICT z, const float *SCL_RESTRICT a,
                         const float *SCL_RESTRICT b, size_t n) {
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vz = _mm256_loadu_ps(&z[i]);
    __m256 va = _mm256_loadu_ps(&a[i]);
    __m256 vb = _mm256_loadu_ps(&b[i]);
    _mm256_storeu_ps(&z[i], _mm256_fmadd_ps(va, vb, vz));
  }
  for (; i < n; i++)
    z[i] += a[i] * b[i];
}

/* ── Element-wise: scalar–vector ──────────────────────────────── */
__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_add_s(float *SCL_RESTRICT z, const float *SCL_RESTRICT x,
                       float s, size_t n) {
  __m256 vs = _mm256_set1_ps(s);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vx = _mm256_loadu_ps(&x[i]);
    _mm256_storeu_ps(&z[i], _mm256_add_ps(vx, vs));
  }
  for (; i < n; i++)
    z[i] = x[i] + s;
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_mul_s(float *SCL_RESTRICT z, const float *SCL_RESTRICT x,
                       float s, size_t n) {
  __m128 vs = _mm_set1_ps(s);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vx = _mm256_loadu_ps(&x[i]);
    _mm256_storeu_ps(&z[i], _mm256_mul_ps(vx, _mm256_broadcast_ps(&vs)));
  }
  for (; i < n; i++)
    z[i] = x[i] * s;
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_scale_add_s(float *SCL_RESTRICT z, float alpha,
                             const float *SCL_RESTRICT x, float beta,
                             size_t n) {
  __m256 va = _mm256_set1_ps(alpha);
  __m256 vb = _mm256_set1_ps(beta);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vx = _mm256_loadu_ps(&x[i]);
    _mm256_storeu_ps(&z[i], _mm256_fmadd_ps(va, vx, vb));
  }
  for (; i < n; i++)
    z[i] = alpha * x[i] + beta;
}

/* ── Activations ──────────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_sigmoid(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                         size_t n) {
  __m256 one = _mm256_set1_ps(1.0f);
  __m256 lo = _mm256_set1_ps(-30.0f);
  __m256 hi = _mm256_set1_ps(30.0f);
  __m256 magic = _mm256_set1_ps(-12102203.0f);
  __m256 bias = _mm256_set1_ps(1.0f);
  __m256i zero = _mm256_setzero_si256();
  __m256i top = _mm256_set1_epi32(0x7F800000);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    vi = _mm256_max_ps(_mm256_min_ps(vi, hi), lo);
    __m256i bits = _mm256_cvtps_epi32(_mm256_mul_ps(vi, magic));
    bits = _mm256_add_epi32(bits, _mm256_castps_si256(bias));
    bits = _mm256_max_epi32(bits, zero);
    bits = _mm256_min_epi32(bits, top);
    __m256 ve = _mm256_add_ps(one, _mm256_castsi256_ps(bits));
    _mm256_storeu_ps(&out[i], _mm256_div_ps(one, ve));
  }
  for (; i < n; i++)
    out[i] = scl_ml_fast_sigmoid(in[i]);
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_tanh_fast(float *SCL_RESTRICT out,
                           const float *SCL_RESTRICT in, size_t n) {
  __m256 two = _mm256_set1_ps(2.0f);
  __m256 one = _mm256_set1_ps(1.0f);
  __m256 lo = _mm256_set1_ps(-10.0f);
  __m256 hi = _mm256_set1_ps(10.0f);
  __m256 magic = _mm256_set1_ps(-12102203.0f * 2.0f);
  __m256 bias = _mm256_set1_ps(1.0f);
  __m256i zero = _mm256_setzero_si256();
  __m256i top = _mm256_set1_epi32(0x7F800000);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    vi = _mm256_max_ps(_mm256_min_ps(vi, hi), lo);
    __m256i bits = _mm256_cvtps_epi32(_mm256_mul_ps(vi, magic));
    bits = _mm256_add_epi32(bits, _mm256_castps_si256(bias));
    bits = _mm256_max_epi32(bits, zero);
    bits = _mm256_min_epi32(bits, top);
    __m256 ve = _mm256_sub_ps(
        _mm256_div_ps(two, _mm256_add_ps(one, _mm256_castsi256_ps(bits))), one);
    _mm256_storeu_ps(&out[i], ve);
  }
  for (; i < n; i++)
    out[i] = scl_ml_fast_tanh(in[i]);
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_gelu(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                      size_t n) {
  const __m256 sqrt_2_over_pi = _mm256_set1_ps(0.7978845608028654f);
  const __m256 c = _mm256_set1_ps(0.044715f);
  const __m256 half = _mm256_set1_ps(0.5f);
  const __m256 one = _mm256_set1_ps(1.0f);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 x = _mm256_loadu_ps(&in[i]);
    __m256 x3 = _mm256_mul_ps(_mm256_mul_ps(x, x), x);
    __m256 inner = _mm256_mul_ps(sqrt_2_over_pi, _mm256_fmadd_ps(c, x3, x));
    /* _mm256_tanh_ps is SVML-only (ICC); per-lane libm tanh keeps the
     * lanes bit-identical to the scalar tail on GCC/Clang. */
    {
      float tmp[8];
      _mm256_storeu_ps(tmp, inner);
      for (int j = 0; j < 8; j++)
        tmp[j] = tanhf(tmp[j]);
      inner = _mm256_loadu_ps(tmp);
    }
    _mm256_storeu_ps(&out[i], _mm256_mul_ps(_mm256_mul_ps(half, x),
                                            _mm256_add_ps(one, inner)));
  }
  for (; i < n; i++) {
    float x = in[i];
    float x3 = x * x * x;
    float inner = tanhf(0.7978845608028654f * (x + 0.044715f * x3));
    out[i] = 0.5f * x * (1.0f + inner);
  }
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_silu(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                      size_t n) {
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 x = _mm256_loadu_ps(&in[i]);
    __m256 neg_x = _mm256_sub_ps(_mm256_setzero_ps(), x);
    __m256 exp_neg_x;
    /* Use fast exp approximation inline */
    __m256i bits =
        _mm256_cvtps_epi32(_mm256_mul_ps(neg_x, _mm256_set1_ps(-12102203.0f)));
    bits = _mm256_add_epi32(bits, _mm256_castps_si256(_mm256_set1_ps(1.0f)));
    bits = _mm256_max_epi32(bits, _mm256_setzero_si256());
    bits = _mm256_min_epi32(bits, _mm256_set1_epi32(0x7F800000));
    exp_neg_x = _mm256_max_ps(_mm256_castsi256_ps(bits), _mm256_setzero_ps());
    __m256 sigmoid_x = _mm256_div_ps(
        _mm256_set1_ps(1.0f), _mm256_add_ps(_mm256_set1_ps(1.0f), exp_neg_x));
    _mm256_storeu_ps(&out[i], _mm256_mul_ps(x, sigmoid_x));
  }
  for (; i < n; i++) {
    float v = in[i];
    out[i] = v / (1.0f + expf(-v));
  }
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_relu(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                      size_t n) {
  __m256 zero = _mm256_setzero_ps();
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    _mm256_storeu_ps(&out[i], _mm256_max_ps(vi, zero));
  }
  for (; i < n; i++)
    out[i] = in[i] > 0.0f ? in[i] : 0.0f;
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_relu6(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                       size_t n) {
  __m256 zero = _mm256_setzero_ps();
  __m256 six = _mm256_set1_ps(6.0f);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    _mm256_storeu_ps(&out[i], _mm256_min_ps(_mm256_max_ps(vi, zero), six));
  }
  for (; i < n; i++) {
    float v = in[i];
    out[i] = v < 0.0f ? 0.0f : (v > 6.0f ? 6.0f : v);
  }
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_leaky_relu(float *SCL_RESTRICT out,
                            const float *SCL_RESTRICT in, float slope,
                            size_t n) {
  __m256 vzero = _mm256_setzero_ps();
  __m256 vslope = _mm256_set1_ps(slope);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    __m256 mask = _mm256_cmp_ps(vi, vzero, _CMP_GT_OS);
    __m256 res = _mm256_blendv_ps(_mm256_mul_ps(vi, vslope), vi, mask);
    _mm256_storeu_ps(&out[i], res);
  }
  for (; i < n; i++) {
    float v = in[i];
    out[i] = v > 0.0f ? v : v * slope;
  }
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_elu(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                     float alpha, size_t n) {
  __m256 vzero = _mm256_setzero_ps();
  __m256 valpha = _mm256_set1_ps(alpha);
  __m256 vone = _mm256_set1_ps(1.0f);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    __m256 mask = _mm256_cmp_ps(vi, vzero, _CMP_GT_OS);
    /* _mm256_exp_ps is SVML-only; per-lane libm exp matches the tail. */
    __m256 vexp;
    {
      float tmp[8];
      _mm256_storeu_ps(tmp, vi);
      for (int j = 0; j < 8; j++)
        tmp[j] = expf(tmp[j]);
      vexp = _mm256_loadu_ps(tmp);
    }
    __m256 exp_part = _mm256_sub_ps(vexp, vone);
    __m256 res = _mm256_blendv_ps(_mm256_mul_ps(valpha, exp_part), vi, mask);
    _mm256_storeu_ps(&out[i], res);
  }
  for (; i < n; i++) {
    float v = in[i];
    out[i] = v > 0.0f ? v : alpha * (expf(v) - 1.0f);
  }
}

/* Horizontal max of 8 lanes (the old code summed lanes via
 * scl_hsum256_ps, which is not a max reduction at all). */
__attribute__((target("avx2,fma"))) static inline float
avx2_hmax256_ps(__m256 v) {
  __m128 m = _mm_max_ps(_mm256_castps256_ps128(v),
                        _mm256_extractf128_ps(v, 1));
  m = _mm_max_ps(m, _mm_movehl_ps(m, m));
  m = _mm_max_ss(m, _mm_shuffle_ps(m, m, 1));
  return _mm_cvtss_f32(m);
}

/* Vectorized Schraudolph exp, matching scl_ml_fast_exp bit-for-bit:
 * bits = (int)(12102203·x + 0x3F800000), clamped to [0, +inf bits]. */
__attribute__((target("avx2,fma"))) static inline __m256
avx2_fast_exp_ps(__m256 x) {
  __m256i bits = _mm256_cvtps_epi32(_mm256_fmadd_ps(
      x, _mm256_set1_ps(12102203.0f), _mm256_set1_ps(1065353216.0f)));
  bits = _mm256_max_epi32(bits, _mm256_setzero_si256());
  bits = _mm256_min_epi32(bits, _mm256_set1_epi32(0x7F800000));
  return _mm256_castsi256_ps(bits);
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_softmax(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                         size_t n) {
  if (scl_unlikely(n == 0))
    return;
  /* Max reduction. The 8-wide head load is only safe when n >= 8 —
   * softmax is routinely called with tiny n (class counts). */
  float maxv = in[0];
  size_t i = 1;
  if (n >= 8) {
    __m256 vmax = _mm256_loadu_ps(in);
    for (i = 8; i + 8 <= n; i += 8)
      vmax = _mm256_max_ps(vmax, _mm256_loadu_ps(&in[i]));
    maxv = avx2_hmax256_ps(vmax);
  }
  for (; i < n; i++)
    if (in[i] > maxv)
      maxv = in[i];

  __m256 vmaxv = _mm256_set1_ps(maxv);
  i = 0;
  for (; i + 8 <= n; i += 8)
    _mm256_storeu_ps(
        &out[i], avx2_fast_exp_ps(_mm256_sub_ps(_mm256_loadu_ps(&in[i]), vmaxv)));
  for (; i < n; i++)
    out[i] = scl_ml_fast_exp(in[i] - maxv);

  /* Compute the sum once, before any element is scaled. */
  float inv_sum = 1.0f / scl_simd_hsum_f32(out, n);
  __m256 vinv = _mm256_set1_ps(inv_sum);
  for (i = 0; i + 8 <= n; i += 8)
    _mm256_storeu_ps(&out[i], _mm256_mul_ps(_mm256_loadu_ps(&out[i]), vinv));
  for (; i < n; i++)
    out[i] *= inv_sum;
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_log_softmax(float *SCL_RESTRICT out,
                             const float *SCL_RESTRICT in, size_t n) {
  if (scl_unlikely(n == 0))
    return;
  float maxv = in[0];
  size_t i = 1;
  if (n >= 8) {
    __m256 vmax = _mm256_loadu_ps(in);
    for (i = 8; i + 8 <= n; i += 8)
      vmax = _mm256_max_ps(vmax, _mm256_loadu_ps(&in[i]));
    maxv = avx2_hmax256_ps(vmax);
  }
  for (; i < n; i++)
    if (in[i] > maxv)
      maxv = in[i];

  /* exps land in out[] so scl_simd_hsum_f32 can sum every element —
   * the old code only summed the scalar tail. */
  __m256 vmaxv = _mm256_set1_ps(maxv);
  i = 0;
  for (; i + 8 <= n; i += 8)
    _mm256_storeu_ps(
        &out[i], avx2_fast_exp_ps(_mm256_sub_ps(_mm256_loadu_ps(&in[i]), vmaxv)));
  for (; i < n; i++)
    out[i] = scl_ml_fast_exp(in[i] - maxv);
  float sum = scl_simd_hsum_f32(out, n);

  float log_s = logf(sum);
  __m256 voff = _mm256_set1_ps(maxv + log_s);
  for (i = 0; i + 8 <= n; i += 8)
    _mm256_storeu_ps(&out[i], _mm256_sub_ps(_mm256_loadu_ps(&in[i]), voff));
  for (; i < n; i++)
    out[i] = in[i] - maxv - log_s;
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_vexp(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                      size_t n) {
  __m256 magic = _mm256_set1_ps(12102203.0f);
  __m256 bias = _mm256_set1_ps(1.0f);
  __m256 vzero = _mm256_setzero_ps();
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    __m256i bits = _mm256_cvtps_epi32(_mm256_mul_ps(vi, magic));
    bits = _mm256_add_epi32(bits, _mm256_castps_si256(bias));
    bits = _mm256_max_epi32(bits, _mm256_setzero_si256());
    bits = _mm256_min_epi32(bits, _mm256_set1_epi32(0x7F800000));
    __m256 ve = _mm256_castsi256_ps(bits);
    _mm256_storeu_ps(&out[i], _mm256_max_ps(ve, vzero));
  }
  for (; i < n; i++)
    out[i] = scl_ml_fast_exp(in[i]);
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_vlog(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                      size_t n) {
  __m256 vzero = _mm256_setzero_ps();
  __m256 vneg = _mm256_set1_ps(-FLT_MAX);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    __m256 mask = _mm256_cmp_ps(vi, vzero, _CMP_GT_OS);
    /* _mm256_log_ps is SVML-only; per-lane libm log matches the tail. */
    __m256 vln;
    {
      float tmp[8];
      _mm256_storeu_ps(tmp, vi);
      for (int j = 0; j < 8; j++)
        tmp[j] = logf(tmp[j]);
      vln = _mm256_loadu_ps(tmp);
    }
    vln = _mm256_blendv_ps(vneg, vln, mask);
    _mm256_storeu_ps(&out[i], vln);
  }
  for (; i < n; i++)
    out[i] = in[i] > 0.0f ? logf(in[i]) : -FLT_MAX;
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_vsqrt(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                       size_t n) {
  __m256 vzero = _mm256_setzero_ps();
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    __m256 mask = _mm256_cmp_ps(vi, vzero, _CMP_GE_OS);
    __m256 vs = _mm256_sqrt_ps(vi);
    vs = _mm256_blendv_ps(vzero, vs, mask);
    _mm256_storeu_ps(&out[i], vs);
  }
  for (; i < n; i++)
    out[i] = in[i] >= 0.0f ? sqrtf(in[i]) : 0.0f;
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_vrsqrt(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                        size_t n) {
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    _mm256_storeu_ps(&out[i], _mm256_rsqrt_ps(vi));
  }
  for (; i < n; i++) {
    float v = in[i];
    out[i] = v > 0.0f ? 1.0f / sqrtf(v) : 0.0f;
  }
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_vinv(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                      size_t n) {
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    _mm256_storeu_ps(&out[i], _mm256_rcp_ps(vi));
  }
  for (; i < n; i++)
    out[i] = in[i] != 0.0f ? 1.0f / in[i] : 0.0f;
}

/* ── Distance: vector–vector ─────────────────────────────────── */
__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_dist_l2_sq(const float *SCL_RESTRICT a,
                            const float *SCL_RESTRICT b, size_t d) {
  __m256 acc = _mm256_setzero_ps();
  size_t i = 0;
  for (; i + 8 <= d; i += 8) {
    __m256 va = _mm256_loadu_ps(&a[i]);
    __m256 vb = _mm256_loadu_ps(&b[i]);
    __m256 diff = _mm256_sub_ps(va, vb);
    acc = _mm256_fmadd_ps(diff, diff, acc);
  }
  float result = scl_hsum256_ps(acc);
  for (; i < d; i++) {
    float df = a[i] - b[i];
    result += df * df;
  }
  return result;
}

__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_dist_l1(const float *SCL_RESTRICT a,
                         const float *SCL_RESTRICT b, size_t d) {
  __m256 acc = _mm256_setzero_ps();
  __m256 sign_mask = _mm256_set1_ps(-0.0f);
  size_t i = 0;
  for (; i + 8 <= d; i += 8) {
    __m256 va = _mm256_loadu_ps(&a[i]);
    __m256 vb = _mm256_loadu_ps(&b[i]);
    __m256 diff = _mm256_sub_ps(va, vb);
    acc = _mm256_add_ps(acc, _mm256_andnot_ps(sign_mask, diff));
  }
  float result = scl_hsum256_ps(acc);
  for (; i < d; i++)
    result += fabsf(a[i] - b[i]);
  return result;
}

__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_dist_cos(const float *SCL_RESTRICT a,
                          const float *SCL_RESTRICT b, size_t d) {
  __m256 vdot = _mm256_setzero_ps();
  __m256 vna = _mm256_setzero_ps();
  __m256 vnb = _mm256_setzero_ps();
  size_t i = 0;
  for (; i + 8 <= d; i += 8) {
    __m256 va = _mm256_loadu_ps(&a[i]);
    __m256 vb = _mm256_loadu_ps(&b[i]);
    vdot = _mm256_fmadd_ps(va, vb, vdot);
    vna = _mm256_fmadd_ps(va, va, vna);
    vnb = _mm256_fmadd_ps(vb, vb, vnb);
  }
  float dot = scl_hsum256_ps(vdot);
  float na = scl_hsum256_ps(vna);
  float nb = scl_hsum256_ps(vnb);
  for (; i < d; i++) {
    dot += (double)a[i] * b[i];
    na += (double)a[i] * a[i];
    nb += (double)b[i] * b[i];
  }
  double denom = sqrt(na * nb);
  if (denom < FLT_MIN)
    return 1.0f;
  return (float)(1.0 - dot / denom);
}

__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_dist_cheb(const float *SCL_RESTRICT a,
                           const float *SCL_RESTRICT b, size_t d) {
  __m256 vmax = _mm256_setzero_ps();
  __m256 sign_mask = _mm256_set1_ps(-0.0f);
  size_t i = 0;
  for (; i + 8 <= d; i += 8) {
    __m256 va = _mm256_loadu_ps(&a[i]);
    __m256 vb = _mm256_loadu_ps(&b[i]);
    __m256 adiff = _mm256_andnot_ps(sign_mask, _mm256_sub_ps(va, vb));
    vmax = _mm256_max_ps(vmax, adiff);
  }
  __m256 tmp = _mm256_max_ps(vmax, _mm256_permute2f128_ps(vmax, vmax, 1));
  float result = scl_hsum256_ps(
      _mm256_max_ps(tmp, _mm256_shuffle_ps(tmp, tmp, _MM_SHUFFLE(2, 3, 0, 1))));
  for (; i < d; i++) {
    float df = fabsf(a[i] - b[i]);
    if (df > result)
      result = df;
  }
  return result;
}

/* ── Distance matrix ──────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_dist_matrix_l2_sq(float *SCL_RESTRICT out,
                                   const float *SCL_RESTRICT a,
                                   const float *SCL_RESTRICT b, size_t n,
                                   size_t m, size_t d) {
  for (size_t i = 0; i < n; i++)
    for (size_t j = 0; j < m; j++)
      out[i * m + j] = scl_ml_simd_avx2_dist_l2_sq(&a[i * d], &b[j * d], d);
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_dist_matrix_cos(float *SCL_RESTRICT out,
                                 const float *SCL_RESTRICT a,
                                 const float *SCL_RESTRICT b, size_t n,
                                 size_t m, size_t d) {
  for (size_t i = 0; i < n; i++)
    for (size_t j = 0; j < m; j++)
      out[i * m + j] = scl_ml_simd_avx2_dist_cos(&a[i * d], &b[j * d], d);
}

__attribute__((target("avx2,fma"))) static void scl_ml_simd_avx2_dist_matrix_l1(
    float *SCL_RESTRICT out, const float *SCL_RESTRICT a,
    const float *SCL_RESTRICT b, size_t n, size_t m, size_t d) {
  for (size_t i = 0; i < n; i++)
    for (size_t j = 0; j < m; j++)
      out[i * m + j] = scl_ml_simd_avx2_dist_l1(&a[i * d], &b[j * d], d);
}

/* ── BLAS Level 2: gemv ───────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_gemv(float *SCL_RESTRICT y, const float *SCL_RESTRICT a,
                      const float *SCL_RESTRICT x, size_t m, size_t n,
                      float beta) {
  for (size_t i = 0; i < m; i++) {
    __m256 acc0 = _mm256_setzero_ps();
    __m256 acc1 = _mm256_setzero_ps();
    size_t j = 0;
    for (; j + 16 <= n; j += 16) {
      acc0 = _mm256_fmadd_ps(_mm256_loadu_ps(&a[i * n + j]),
                             _mm256_loadu_ps(&x[j]), acc0);
      acc1 = _mm256_fmadd_ps(_mm256_loadu_ps(&a[i * n + j + 8]),
                             _mm256_loadu_ps(&x[j + 8]), acc1);
    }
    for (; j + 8 <= n; j += 8)
      acc0 = _mm256_fmadd_ps(_mm256_loadu_ps(&a[i * n + j]),
                             _mm256_loadu_ps(&x[j]), acc0);
    acc0 = _mm256_add_ps(acc0, acc1);
    float result = scl_hsum256_ps(acc0);
    for (; j < n; j++)
      result += a[i * n + j] * x[j];
    y[i] = beta * y[i] + result;
  }
}

__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_gemv_t(float *SCL_RESTRICT y, const float *SCL_RESTRICT a,
                        const float *SCL_RESTRICT x, size_t m, size_t n,
                        float beta) {
  for (size_t j = 0; j < n; j++)
    y[j] *= beta;
  for (size_t i = 0; i < m; i++) {
    __m256 vxi = _mm256_set1_ps(x[i]);
    const float *row = &a[i * n];
    size_t j = 0;
    for (; j + 8 <= n; j += 8) {
      __m256 vy = _mm256_loadu_ps(&y[j]);
      __m256 va = _mm256_loadu_ps(&row[j]);
      _mm256_storeu_ps(&y[j], _mm256_fmadd_ps(vxi, va, vy));
    }
    for (; j < n; j++)
      y[j] += x[i] * row[j];
  }
}

/* ── BLAS Level 3: gemm (cache-tiled) ─────────────────────────── */
__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_gemm(float *SCL_RESTRICT c, const float *SCL_RESTRICT a,
                      const float *SCL_RESTRICT b, size_t m, size_t n, size_t k,
                      float alpha, float beta) {
  const size_t T = 32;
  for (size_t i = 0; i < m; i++)
    for (size_t j = 0; j + 8 <= n; j += 8) {
      __m256 vc = _mm256_loadu_ps(&c[i * n + j]);
      vc = _mm256_mul_ps(vc, _mm256_set1_ps(beta));
      _mm256_storeu_ps(&c[i * n + j], vc);
    }
  for (size_t j = n - (n % 8); j < n; j++)
    for (size_t i = 0; i < m; i++)
      c[i * n + j] *= beta;

  for (size_t i0 = 0; i0 < m; i0 += T) {
    size_t imax = i0 + T < m ? i0 + T : m;
    for (size_t j0 = 0; j0 < n; j0 += T) {
      size_t jmax = j0 + T < n ? j0 + T : n;
      for (size_t k0 = 0; k0 < k; k0 += T) {
        size_t kmax = k0 + T < k ? k0 + T : k;
        for (size_t i = i0; i < imax; i++) {
          for (size_t kk = k0; kk < kmax; kk++) {
            __m256 vaik = _mm256_set1_ps(alpha * a[i * k + kk]);
            size_t j = j0;
            for (; j + 8 <= jmax; j += 8) {
              __m256 vb = _mm256_loadu_ps(&b[kk * n + j]);
              __m256 vc = _mm256_loadu_ps(&c[i * n + j]);
              _mm256_storeu_ps(&c[i * n + j], _mm256_fmadd_ps(vaik, vb, vc));
            }
            for (; j < jmax; j++)
              c[i * n + j] += alpha * a[i * k + kk] * b[kk * n + j];
          }
        }
      }
    }
  }
}

/* ── Comparison / Selection ───────────────────────────────────── */
__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_threshold(float *SCL_RESTRICT out,
                           const float *SCL_RESTRICT in, float t, size_t n) {
  __m256 vt = _mm256_set1_ps(t);
  __m256 one = _mm256_set1_ps(1.0f);
  __m256 zero = _mm256_setzero_ps();
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    __m256 mask = _mm256_cmp_ps(vi, vt, _CMP_GT_OS);
    _mm256_storeu_ps(&out[i], _mm256_blendv_ps(zero, one, mask));
  }
  for (; i < n; i++)
    out[i] = in[i] > t ? 1.0f : 0.0f;
}

__attribute__((target("avx2,fma"))) static void scl_ml_simd_avx2_threshold_sign(
    float *SCL_RESTRICT out, const float *SCL_RESTRICT in, float t, size_t n) {
  __m256 vt = _mm256_set1_ps(t);
  __m256 pos = _mm256_set1_ps(1.0f);
  __m256 neg = _mm256_set1_ps(-1.0f);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    __m256 mask = _mm256_cmp_ps(vi, vt, _CMP_GE_OS);
    _mm256_storeu_ps(&out[i], _mm256_blendv_ps(neg, pos, mask));
  }
  for (; i < n; i++)
    out[i] = in[i] >= t ? 1.0f : -1.0f;
}

/* ── Hamming ──────────────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static float
scl_ml_simd_avx2_hamming(const uint32_t *SCL_RESTRICT a,
                         const uint32_t *SCL_RESTRICT b, size_t n_words) {
  /* _mm256_popcnt_epi32 needs AVX512-VPOPCNTDQ, which this AVX2 path
   * cannot assume. Scalar POPCNT over 64-bit words is the portable
   * fast path here. */
  uint64_t result = 0;
  size_t i = 0;
  for (; i + 2 <= n_words; i += 2) {
    uint64_t wa, wb;
    memcpy(&wa, &a[i], sizeof(wa));
    memcpy(&wb, &b[i], sizeof(wb));
    result += (uint64_t)__builtin_popcountll(wa ^ wb);
  }
  for (; i < n_words; i++)
    result += (uint64_t)__builtin_popcount(a[i] ^ b[i]);
  return (float)result;
}

/* ── Top-K (scalar heap — ok for k << n) ──────────────────────── */
__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_topk_indices(const float *SCL_RESTRICT vals,
                              uint32_t *SCL_RESTRICT indices, size_t n,
                              size_t k) {
  scl_ml_simd_scalar_topk_indices(vals, indices, n, k);
}

/* ── Clamp ──────────────────────────────────────────────────────── */
__attribute__((target("avx2,fma"))) static void
scl_ml_simd_avx2_clamp(float *SCL_RESTRICT out, const float *SCL_RESTRICT in,
                       float lo, float hi, size_t n) {
  __m256 vlo = _mm256_set1_ps(lo);
  __m256 vhi = _mm256_set1_ps(hi);
  size_t i = 0;
  for (; i + 8 <= n; i += 8) {
    __m256 vi = _mm256_loadu_ps(&in[i]);
    __m256 clamped = _mm256_min_ps(_mm256_max_ps(vi, vlo), vhi);
    _mm256_storeu_ps(&out[i], clamped);
  }
  for (; i < n; i++) {
    float v = in[i];
    out[i] = v < lo ? lo : (v > hi ? hi : v);
  }
}

/* ── Override table ─────────────────────────────────────────────── */
void scl_ml_simd_override_avx2(scl_ml_simd_t *t) {
  t->dot = scl_ml_simd_avx2_dot;
  t->dot_f = scl_ml_simd_avx2_dot_f;
  t->norm_l2_sq = scl_ml_simd_avx2_norm_l2_sq;
  t->norm_l2 = scl_ml_simd_avx2_norm_l2;
  t->norm_l1 = scl_ml_simd_avx2_norm_l1;
  t->axpy = scl_ml_simd_scalar_axpy; /* AVX2 can do this but scalar is fine */
  t->axpby = scl_ml_simd_scalar_axpby;
  t->add = scl_ml_simd_avx2_add;
  t->sub = scl_ml_simd_avx2_sub;
  t->mul = scl_ml_simd_avx2_mul;
  t->div = scl_ml_simd_avx2_div;
  t->abs = scl_ml_simd_avx2_abs;
  t->fma = scl_ml_simd_avx2_fma_krn;
  t->add_s = scl_ml_simd_avx2_add_s;
  t->mul_s = scl_ml_simd_avx2_mul_s;
  t->scale_add_s = scl_ml_simd_avx2_scale_add_s;
  t->sum = scl_ml_simd_avx2_sum;
  t->max = scl_ml_simd_avx2_max;
  t->min = scl_ml_simd_avx2_min;
  t->argmax = scl_ml_simd_avx2_argmax;
  t->argmin = scl_ml_simd_avx2_argmin;
  t->argminmax = scl_ml_simd_avx2_argminmax;
  t->sigmoid = scl_ml_simd_avx2_sigmoid;
  t->relu = scl_ml_simd_avx2_relu;
  t->relu6 = scl_ml_simd_avx2_relu6;
  t->leaky_relu = scl_ml_simd_avx2_leaky_relu;
  t->elu = scl_ml_simd_avx2_elu;
  t->tanh_fast = scl_ml_simd_avx2_tanh_fast;
  t->gelu = scl_ml_simd_avx2_gelu;
  t->silu = scl_ml_simd_avx2_silu;
  t->softmax = scl_ml_simd_avx2_softmax;
  t->log_softmax = scl_ml_simd_avx2_log_softmax;
  t->vexp = scl_ml_simd_avx2_vexp;
  t->vlog = scl_ml_simd_avx2_vlog;
  t->vsqrt = scl_ml_simd_avx2_vsqrt;
  t->vrsqrt = scl_ml_simd_avx2_vrsqrt;
  t->vinv = scl_ml_simd_avx2_vinv;
  t->dist_l2_sq = scl_ml_simd_avx2_dist_l2_sq;
  t->dist_l1 = scl_ml_simd_avx2_dist_l1;
  t->dist_cos = scl_ml_simd_avx2_dist_cos;
  t->dist_cheb = scl_ml_simd_avx2_dist_cheb;
  t->dist_matrix_l2_sq = scl_ml_simd_avx2_dist_matrix_l2_sq;
  t->dist_matrix_cos = scl_ml_simd_avx2_dist_matrix_cos;
  t->dist_matrix_l1 = scl_ml_simd_avx2_dist_matrix_l1;
  t->gemv = scl_ml_simd_avx2_gemv;
  t->gemv_t = scl_ml_simd_avx2_gemv_t;
  t->gemm = scl_ml_simd_avx2_gemm;
  t->threshold = scl_ml_simd_avx2_threshold;
  t->threshold_sign = scl_ml_simd_avx2_threshold_sign;
  t->hamming = scl_ml_simd_avx2_hamming;
  t->topk_indices = scl_ml_simd_avx2_topk_indices;
  t->clamp = scl_ml_simd_avx2_clamp;
}

#else /* !x86_64 */
void scl_ml_simd_override_avx2(scl_ml_simd_t *t) { (void)t; }
#endif /* x86_64 */