#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug  5 15:00:58 2019
# Process ID: 22208
# Current directory: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15604 E:\vivado\vivado_lab\ZYNQ\ov5640_lcd7_edge\ov5640_single.xpr
# Log file: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/vivado.log
# Journal file: E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_intf_nets axis_subset_converter_0_M_AXIS]
startgroup
set_property -dict [list CONFIG.NUM_MI {7}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:edge_detector:1.0 edge_detector_0
endgroup
set_property location {5 1543 1063} [get_bd_cells edge_detector_0]
connect_bd_intf_net [get_bd_intf_pins axis_subset_converter_0/M_AXIS] [get_bd_intf_pins edge_detector_0/src]
connect_bd_intf_net [get_bd_intf_pins edge_detector_0/dst] [get_bd_intf_pins axi_vdma_1/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins edge_detector_0/s_axi_AXILiteS] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M06_AXI]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M06_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/edge_detector_0/s_axi_AXILiteS} intc_ip {/processing_system7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins edge_detector_0/s_axi_AXILiteS]
regenerate_bd_layout -routing
validate_bd_design
undo
undo
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins edge_detector_0/s_axi_AXILiteS] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M06_AXI]
connect_bd_net [get_bd_pins edge_detector_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins edge_detector_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
validate_bd_design
undo
undo
undo
undo
undo
connect_bd_intf_net [get_bd_intf_pins edge_detector_0/s_axi_AXILiteS] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M06_AXI]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins edge_detector_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
undo
connect_bd_net [get_bd_pins edge_detector_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins edge_detector_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
regenerate_bd_layout -routing
validate_bd_design
undo
undo
undo
undo
undo
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
set_property location {3 791 1136} [get_bd_cells util_ds_buf_0]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_0/REF_CLK_I]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_1/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M04_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]
endgroup
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
connect_bd_net [get_bd_pins edge_detector_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins edge_detector_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
delete_bd_objs [get_bd_cells util_ds_buf_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
regenerate_bd_layout -routing
validate_bd_design
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf_1
endgroup
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_0]
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_1]
set_property location {4 1095 1117} [get_bd_cells util_ds_buf_0]
set_property location {2 709 1119} [get_bd_cells util_ds_buf_1]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_O] [get_bd_pins rst_processing_system7_0_100M/slowest_sync_clk]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_I] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins rst_processing_system7_0_150M/slowest_sync_clk] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins util_ds_buf_1/BUFG_I] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_0/REF_CLK_I]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_mem_intercon/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_mem_intercon/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_mem_intercon/S01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_1/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axis_subset_converter_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M04_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M06_ACLK]
endgroup
undo
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S00_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
undo
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
delete_bd_objs [get_bd_nets rst_processing_system7_0_140M_peripheral_aresetn]
delete_bd_objs [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S00_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M00_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_0/REF_CLK_I]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_mem_intercon/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_mem_intercon/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_mem_intercon/S01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_1/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axis_subset_converter_0/aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M04_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins processing_system7_0_axi_periph/M05_ACLK]
endgroup
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M06_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M03_ARESETN] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins util_ds_buf_1/BUFG_I] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_I] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axis_subset_converter_0/aclk] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins edge_detector_0/ap_clk] [get_bd_pins util_ds_buf_1/BUFG_O]
delete_bd_objs [get_bd_nets rst_ps7_0_142M_peripheral_aresetn]
connect_bd_net [get_bd_pins edge_detector_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_150M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M01_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M02_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M04_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M05_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M04_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/M05_ARESETN] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_0/REF_CLK_I]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_dynclk_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins ax_pwm_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins cmos_rst/s_axi_aclk]
endgroup
connect_bd_net [get_bd_pins rst_ps7_0_142M/slowest_sync_clk] [get_bd_pins util_ds_buf_0/BUFG_O]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins util_ds_buf_1/BUFG_O]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins util_ds_buf_0/BUFG_O]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins axi_vdma_1/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axi_vdma_1/m_axi_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (142 MHz)" }  [get_bd_pins axi_vdma_1/s_axis_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins v_tc_0/s_axi_aclk]
endgroup
undo
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins util_ds_buf_0/BUFG_I]
connect_bd_net [get_bd_pins cmos_rst/s_axi_aclk] [get_bd_pins util_ds_buf_0/BUFG_O]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
connect_bd_net [get_bd_pins axi_dynclk_0/s00_axi_aclk] [get_bd_pins util_ds_buf_0/BUFG_O]
open_bd_design {E:/vivado/vivado_lab/ZYNQ/ov5640_lcd7_edge/ov5640_single.srcs/sources_1/bd/system/system.bd}
