Timing criticalities have been normalized to be non-negative by relaxing the required times to the maximum arrival time.

Largest timing criticality in design: 1.96524
Smallest timing criticality in design: 0
Total timing criticality in design: 60.0114

Range		0.0e+00 to 3.9e-01	3.9e-01 to 7.9e-01	7.9e-01 to 1.2e+00	1.2e+00 to 1.6e+00	1.6e+00 to 2.0e+00	
Timing criticalities in range		4			0			0			19			18			



Net #	Driver_tnode	 to_node	Timing criticality

    0	  344		    0		1.670334
			  487		1.527254
    1	  238		    1		1.670334
			  337		1.457345
			  499		1.445336
    2	  125		    2		1.883323
			  341		1.457345
			  511		1.281498
    3	  123		    3		1.965242
			  493		1.445336
    4	  472		    4		1.681590
			  121		1.550519
			  236		1.764328
			  338		1.386682
    5	  240		    5		1.965242
			  508		1.609173
    6	  241		    6		1.965242
			  505		1.527254
    7	  475		    7		1.468601
			  120		1.386682
			  235		1.386682
			  342		1.386682
    8	  124		    8		1.965242
			  484		1.363417
    9	  345		    9		1.883323
			  122		1.916910
			  502		1.281498
   10	  346		   10		1.752253
			  496		1.527254
   11	  343		   11		1.670334
			  490		1.445336
   12	   12		  234		1.916910
			  339		1.916910
   13	   13		  478		1.527254
   14	   14		  481		1.281498
   15	  514		   15		0.000000
			  127		0.000000
			  242		0.000000
			  347		0.000000
   16	  126		  237		1.916910
   17	  239		  340		1.764328