// Seed: 3967126036
module module_0 (
    output wor id_0,
    input wand id_1,
    output supply1 id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    output wor id_8
);
  assign id_0 = 1'b0;
  union packed {logic id_10;} id_11;
  ;
  wire id_12, id_13, id_14, id_15[-1 'b0 : 1 'd0];
endmodule
module module_1 (
    input  wor  id_0,
    output wire id_1
);
  logic id_3, id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
