#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_dump_var_vpdg('simv: undefined symbol: vcsd_dump_var_vpdg')
ANF: vcsd_begin_no_value_var_info('simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: scsd_fgp_get_is_cpu_affinity_disabled('simv: undefined symbol: scsd_fgp_get_is_cpu_affinity_disabled')
ANF: vdi_dt_get_vlog_variant_size_array_info('simv: undefined symbol: vdi_dt_get_vlog_variant_size_array_info')
ANF: vdi_flat_node_get_total_bit_size('simv: undefined symbol: vdi_flat_node_get_total_bit_size')
ANF: vhdi_dt_get_type('simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_dt_get_vhdl_integer_range_info('simv: undefined symbol: vhdi_dt_get_vhdl_integer_range_info')
ANF: vhdi_def_traverse_module('simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_set_int_subtype('simv: undefined symbol: vhdi_set_int_subtype')
ANF: vhdi_set_fixed_point('simv: undefined symbol: vhdi_set_fixed_point')
ANF: vhdi_get_fsdb_option('simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: simv
 option[1]: +access+r
 option[2]: +define+P1
 option[3]: +define+SDF
 option[4]: +maxdelays
 option[5]: /usr/cad/synopsys/vcs/cur/linux64/bin/vcs1
 option[6]: -Mcc=gcc
 option[7]: -Mcplusplus=g++
 option[8]: -Masflags=
 option[9]: -Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/cur/include 
 option[10]: -Mxllcflags=
 option[11]: -Mxcflags= -pipe -fPIC -I/usr/cad/synopsys/vcs/cur/include
 option[12]: -Mldflags= -rdynamic 
 option[13]: -Mout=simv
 option[14]: -Mamsrun=
 option[15]: -Mvcsaceobjs=
 option[16]: -Mobjects= /usr/cad/synopsys/vcs/cur/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/cur/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/cur/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/cur/linux64/lib/libvfs.so 
 option[17]: -Mexternalobj=
 option[18]: -Msaverestoreobj=/usr/cad/synopsys/vcs/cur/linux64/lib/vcs_save_restore_new.o
 option[19]: -Mcrt0=
 option[20]: -Mcrtn=
 option[21]: -Mcsrc=
 option[22]: -Msyslibs=/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[23]: -Xvcs_run_simv=1
 option[24]: -full64
 option[25]: +access+r
 option[26]: +define+P1
 option[27]: -debug_access
 option[28]: +vpi
 option[29]: +vcsd1
 option[30]: +itf+/usr/cad/synopsys/vcs/cur/linux64/lib/vcsdp_lite.tab
 option[31]: +vcs+fsdbon
 option[32]: +define+SDF
 option[33]: +maxdelays
 option[34]: -picarchive
 option[35]: -P
 option[36]: /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/verdi.tab
 option[37]: -fsdb
 option[38]: -sverilog
 option[39]: -gen_obj
 option[40]: tb.sv
 option[41]: JAM.sv
 option[42]: -v
 option[43]: /cad/CBDK/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
 option[44]: -load
 option[45]: /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
Chronologic Simulation VCS Release U-2023.03-SP2_Full64
Linux 3.10.0-1160.el7.x86_64 #1 SMP Tue Aug 18 14:50:17 EDT 2020 x86_64
CPU cores: 192
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		4096
memorylocked		64 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
REMOTEHOST=lpvlsi.ee.ncku.edu.tw
MANPATH=/usr/cad/synopsys/synthesis/cur/doc/syn/man:/usr/cad/synopsys/star-rcxt/2019.12-sp5-3//starrc/man
SNPS_VCS_INTERNAL_MAKE_OPT=
TMIARCH=RH_64
XDG_SESSION_ID=2001
XLOCALEDIR=/usr/cad/synopsys/icc2/2020.09-sp3/etc/locale
HOSTNAME=superdome2
UNAME=/bin/uname
SELINUX_ROLE_REQUESTED=
SNPS_VCS_PYTHON3=/usr/cad/synopsys/vcs/cur/linux64/bin/Python-3.6.1/bin/python3
SCRNAME=vcs
VCS_DEPTH=0
HOST=superdome2
TERM=xterm
SHELL=/bin/tcsh
SSH_CLIENT=140.116.187.188 63015 22
SELINUX_USE_CURRENT_RANGE=
CDS_LOAD_ENV=CSF
MGC_LOCATION_MAP=NO_MAP
HSP_GCC_VERSION=7.3.0
QTDIR=/usr/lib64/qt-3.3
QTINC=/usr/lib64/qt-3.3/include
SSH_TTY=/dev/pts/1
LC_ALL=C
SNPS_VCS_INTERNAL_ROOT_PID=125975
SPAPI_AHDL_INCLUDE=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/include
QT_GRAPHICSSYSTEM_CHECKED=1
HSP_HOME=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice
GROUP=lphp
USER=jay112
LD_LIBRARY_PATH=/usr/cad/synopsys/vcs/cur/lib:/usr/cad/synopsys/vcs/cur/linux64/lib:/usr/lib:/usr/lib64:/lib:/lib64:::/usr/cad/cadence/IC/IC_06.18.180/tools/lib:/usr/cad/cadence/IC/IC_06.18.180/tools/lib/64bit:/usr/cad/cadence/IC/IC_06.18.180/tools/lib64::/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000//tools/lib/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000//tools/lib64:/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000//tools/lib:::/usr/cad/synopsys/verdi/cur/etc/lib/libstdc++/LINUX64/:/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/:::::/usr/cad/synopsys/customcompiler/2020.12-sp1-2//linux64/lib:::::/usr/cad/synopsys/milkyway/2022.12-sp6//lib/linux64/:
LS_COLORS=no=00:fi=00:di=00;34;01:ln=00;36:pi=40;33:so=00;35:bd=40;33;01:cd=40;33;01:or=01;05;37;41:mi=01;05;37;41:ex=00;32:*.cmd=00;32:*.exe=00;32:*.com=00;32:*.btm=00;32:*.bat=00;32:*.sh=00;32:*.csh=00;32:*.tar=00;31:*.tgz=00;31:*.arj=00;31:*.taz=00;31:*.lzh=00;31:*.zip=00;31:*.z=00;31:*.Z=00;31:*.gz=00;31:*.bz2=00;31:*.bz=00;31:*.tz=00;31:*.rpm=00;31:*.cpio=00;31:*.jpg=00;35:*.gif=00;35:*.bmp=00;35:*.xbm=00;35:*.xpm=00;35:*.png=00;35:*.tif=00;35:
SCRIPT_NAME=vcs
VCS_MX_HOME_INTERNAL=1
installdir=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice
HOSTTYPE=x86_64-linux
SNPS_VCS_CLANG_PATH=/usr/cad/synopsys/vcs/cur/linux64/clang
CMIARCH=RH_64
OVA_UUM=0
VCS_MODE_FLAG=64
SYNOPSYS_NCX_ROOT=/usr/cad/synopsys/star-rcxt/2019.12-sp5-3/
VC_STATIC_HOME=/usr/cad/synopsys/vc_formal/cur/
MAIL=/var/spool/mail/jay112
PATH=.:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/opt/RISCV/bin:/usr/cad/mentor/calibre/aoi_cal_2019.2_26.18//bin:/usr/cad/cadence/JASPER/jasper_2022.03p002/bin:/usr/cad/cadence/IC/IC_06.18.180/tools/bin:/usr/cad/cadence/IC/IC_06.18.180/tools/dracula/bin:/usr/cad/cadence/IC/IC_06.18.180/tools/dfII/bin:/usr/cad/cadence/IC/IC_06.18.180/tools/bin/64bit:/usr/cad/cadence/IC/IC_06.18.180/tools/dracula/bin/64bit:/usr/cad/cadence/IC/IC_06.18.180/tools/dfII/bin/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000//tools/bin/64bit:/usr/cad/cadence/INNOVUS/INNOVUS_20.15.000//tools/bin:/usr/cad/synopsys/vcs/cur/bin:/usr/cad/synopsys/vcs/cur/amd64/bin:/usr/cad/synopsys/vcs/cur/amd64/util:/usr/cad/synopsys/vcs/cur/amd64/flexlm:/usr/cad/synopsys/spyglass/2023.03//SPYGLASS_HOME/bin:/usr/cad/synopsys/verdi/cur/bin:/usr/cad/synopsys/verdi/cur/nLint/bin:/usr/cad/synopsys/primetime/2019.03-sp5-1//amd64/syn/bin:/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/bin:/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/GNU/linux64/gcc/bin:/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/linux64:/usr/bin:/usr/ucb/bin:/usr/cad/synopsys/hspice/2020.03-sp2-2//hspice/bin:/usr/cad/synopsys/customcompiler/2020.12-sp1-2//bin:/usr/cad/synopsys/customcompiler/2020.12-sp1-2//primewave/bin:/usr/bin/X11:/usr/cad/synopsys/coreConsultant/cur/bin:/usr/cad/synopsys/synthesis/cur/amd64/syn/bin:/usr/cad/synopsys/lc/cur/bin:/usr/cad/synopsys/vc_formal/cur/bin:/usr/cad/synopsys/euclide/2023.03-sp2//bin:/usr/cad/synopsys/icc2/2020.09-sp3/bin:/usr/cad/synopsys/icc/2022.12-sp6//amd64/syn/bin:/usr/cad/synopsys/milkyway/2022.12-sp6//bin/linux64:/usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin
SNPS_VCS_INTERNAL_CURR_PID=125975
CALIBRE_HOME=/usr/cad/mentor/calibre/aoi_cal_2019.2_26.18/
VERDI_HOME=/usr/cad/synopsys/verdi/cur
PWD=/home/user2/ms112/jay112/Desktop/IC_Contest_Practice_2024/2022_grad_cell
VCS_HOME=/usr/cad/synopsys/vcs/cur
SNPS_VCS_INTERNAL_MEMPRELOAD_USE_LIBC=1
SNPS_INTERNAL_VCS_LINUX_OS=linux
LANG=en_US.utf8
SYNTHESIS=/usr/cad/synopsys/synthesis/cur
KDEDIRS=/usr
VMR_MODE_FLAG=64
SELINUX_LEVEL_REQUESTED=
CDSHOME=/usr/cad/cadence/IC/IC_06.18.180
CDS_Netlisting_Mode=Analog
SYNOPSYS=/usr/cad/synopsys/synthesis/cur/
LM_LICENSE_FILE=5280@vlsicad8:1717@lstn:5280@lstn:26585@lstc:26585@lshc:26585@lstn:26585@lsncku:26585@lscic:
VCS_ARG_ADDED_FOR_TMP=1
SNPS_VCS_TMPDIR=/tmp/vcs_20240308155324_125975
HSP_GCC=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/GNU/linux64/gcc/bin/gcc -m64 
SHLVL=2
HOME=/home/user2/ms112/jay112
OSTYPE=linux
MGC_HOME=/usr/cad/mentor/calibre/aoi_cal_2019.2_26.18/
CDS_AUTO_64BIT=ALL
ICV_HOME_DIR=/usr/cad/synopsys/icvalidator/2021.06-sp2/
SNPS_64=1
EUCLIDE_HOME=/usr/cad/synopsys/euclide/2023.03-sp2/
VCS_COM=/usr/cad/synopsys/vcs/cur/linux64/bin/vcs1
MGC_TMPDIR=/tmp
SNPS_PLATFORM=linux64
HSP_SIGMA_AMP=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/linux64/python/Omega/Omega
VENDOR=unknown
MACHTYPE=x86_64
LOGNAME=jay112
SNPS_VCS_INTERNAL_MAKE=make
QTLIB=/usr/lib64/qt-3.3/lib
SNPS_VCS_INTERNAL_ROOT_START_TIME=1709913204.247208981
SSH_CONNECTION=140.116.187.188 63015 192.168.200.238 22
mraarch=linux_64
LESSOPEN=||/usr/bin/lesspipe.sh %s
SHLIB_PATH=/usr/cad/synopsys/verdi/cur/etc/lib/libstdc++/LINUX64/:
sysc_uni_pwd=/home/user2/ms112/jay112/Desktop/IC_Contest_Practice_2024/2022_grad_cell
CDPL_HOME=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/cdpl
XDG_RUNTIME_DIR=/run/user/1832
DISPLAY=localhost:11.0
VCS_ARCH=linux64
SYN_MAN_DIR=/usr/cad/synopsys/star-rcxt/2019.12-sp5-3//starrc/man
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
TOOL_HOME=/usr/cad/synopsys/vcs/cur/linux64
_=./simv
OLDPWD=/home/user2/ms112/jay112/Desktop/IC_Contest_Practice_2024/2022_grad_cell/simv.daidir/debug_dump/fsearch
VCS_PATHMAP_PRELOAD_DONE=1
VCS_EXEC_DONE=1
DVE=/usr/cad/synopsys/vcs/cur/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/home/user2/ms112/jay112/.superdome2-borrow.txt
Runtime command line arguments:
argv[0]=simv
argv[1]=+access+r
argv[2]=+define+P1
argv[3]=+define+SDF
argv[4]=+maxdelays
261 profile - 100
          CPU/Mem usage: 0.030 sys,  0.160 user,  269.62M mem
262 Elapsed time:    0:00:00    Fri Mar  8 23:53:29 2024
263 User CPU time used: 0 seconds
264 System CPU time used: 0 seconds
265 pliAppInit
266 [SC]Init: MemoryConsumed=0.00MB ElapsedTime=0hour 0min. 0sec.
267 FSDB_GATE is set.
268 FSDB_RTL is set.
269 FSDB_ALIAS_ARRAY_ELEM is set to 4294967295.
270 Enable Parallel Dumping.
271 pliAppMiscSet: New Sim Round
272 pliEntryInit
273 LIBSSCORE=found /usr/cad/synopsys/verdi/cur/share/PLI/lib/LINUXAMD64/libsscore_vcs202303.so through $NOVAS_HOME setting.
274 FSDB Dumper for VCS, Release Verdi_U-2023.03-SP2, Linux x86_64/64bit, 08/28/2023
275 (C) 1996 - 2023 by Synopsys, Inc.
276 DVDI_is_vir_unload_enabled is enable
277 FSDB_VCS_ENABLE_NATIVE_VC is enable
278 sps_call_fsdbDumpvars_vd_main at 0 : Unknown source file(0)
279 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
280 *Verdi* : Create FSDB file 'novas.fsdb'
281 [spi_vcs_vd_ppi_create_root]: no upf option
282 compile option from '/home/user2/ms112/jay112/Desktop/IC_Contest_Practice_2024/2022_grad_cell/simv.daidir/vcs_rebuild'.
283   "vcs '-R' '-full64' '-sverilog' 'tb.sv' 'JAM.sv' '+access+r' '+define+P1' '+vcs+fsdbon' '+define+SDF' '-v' '/cad/CBDK/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v' '+maxdelays' 2>&1"
284 *Verdi* : Begin traversing the scopes, layer (0).
285 *Verdi* : End of traversing.
286 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.060 sys,  0.170 user,  368.99M mem
                   incr: 0.010 sys,  0.010 user,  7.73M mem
                   accu: 0.010 sys,  0.010 user,  7.73M mem
              accu incr: 0.010 sys,  0.010 user,  7.73M mem

          Count usage: 272 var,  234 idcode,  64 callback
                 incr: 272 var,  234 idcode,  64 callback
                 accu: 272 var,  234 idcode,  64 callback
            accu incr: 272 var,  234 idcode,  64 callback
287 Elapsed time:    0:00:00    Fri Mar  8 23:53:29 2024
288 User CPU time used: 0 seconds
289 System CPU time used: 0 seconds
290 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.060 sys,  0.170 user,  370.04M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.010 sys,  0.010 user,  8.78M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 272 var,  234 idcode,  64 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 272 var,  234 idcode,  64 callback
            accu incr: 0 var,  0 idcode,  0 callback
291 Elapsed time:    0:00:00    Fri Mar  8 23:53:29 2024
292 User CPU time used: 0 seconds
293 System CPU time used: 0 seconds
294 End of simulation at 299713500
295 Memory usage: 481.341 M
296 Maximum resident set size: 186 MB
297 Hard page faults: 0
298 Soft page faults: 35115
299 Elapsed time:    0:00:01    Fri Mar  8 23:53:30 2024
300 User CPU time used: 0 seconds
301 System CPU time used: 0 seconds
302 Begin FSDB profile info:
303 FSDB Writer : bc1(599451) bcn(2642372) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.288114) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
304 End FSDB profile info
305 FSDB closed. Name: novas.fsdb Size: 549736
306 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
307                      - BlockUsed:33 Acquire:0 BufferUsed:65424267
308                      - Flush:2 Expand:0 ProducerWait:0 ConsumerWait:30
309                      - MainProducerTime:0.662467064 TotalConsumerTime:0.189061418
310                      - ElapsedTime:1.028149000
311 Producer   0 profile - BlockUsed:33 Acquire:0 BufferUsed:65424267
312 Consumer   0 profile - Affinity:-1 CPUTime:0.189061418 LifeTime:0.207902631 (0.91%)
313                      - BlockUsed:33 Acquire:0 BufferUsed:65424267
314 SimExit
315 Elapsed time:    0:00:01    Fri Mar  8 23:53:30 2024
316 User CPU time used: 0 seconds
317 System CPU time used: 0 seconds
318 Sim process exit
