// Seed: 2269896463
module module_0 (
    input  tri  id_0,
    output tri1 id_1,
    input  tri0 id_2
);
  assign module_1.type_8 = 0;
  wire id_4;
endmodule
macromodule module_1 (
    output wire  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output uwire id_3,
    input  tri0  id_4
);
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4
  );
endmodule
module module_2 (
    output supply0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output wire id_5,
    input wire id_6,
    output tri1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output uwire id_10,
    input tri0 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply1 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14
  );
  assign modCall_1.type_1 = 0;
endmodule
