

================================================================
== Vivado HLS Report for 'UartModIn'
================================================================
* Date:           Thu Dec 21 14:59:01 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    6|    1|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+-----+-----+-----+-----+---------+
        |                             |                   |  Latency  |  Interval | Pipeline|
        |           Instance          |       Module      | min | max | min | max |   Type  |
        +-----------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_UartModIn_do_recv_fu_58  |UartModIn_do_recv  |    5|    5|    5|    5|   none  |
        +-----------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      29|     53|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      29|     53|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+-------+----+----+
    |           Instance          |       Module      | BRAM_18K| DSP48E| FF | LUT|
    +-----------------------------+-------------------+---------+-------+----+----+
    |grp_UartModIn_do_recv_fu_58  |UartModIn_do_recv  |        0|      0|  29|  53|
    +-----------------------------+-------------------+---------+-------+----+----+
    |Total                        |                   |        0|      0|  29|  53|
    +-----------------------------+-------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------+-----+-----+------------+------------------------+--------------+
|e_dout     |  in |    8|   ap_fifo  |            e           |    pointer   |
|e_empty_n  |  in |    1|   ap_fifo  |            e           |    pointer   |
|e_read     | out |    1|   ap_fifo  |            e           |    pointer   |
|s_din      | out |   32|   ap_fifo  |            s           |    pointer   |
|s_full_n   |  in |    1|   ap_fifo  |            s           |    pointer   |
|s_write    | out |    1|   ap_fifo  |            s           |    pointer   |
|clk        |  in |    1| ap_ctrl_hs | UartModIn::UartModIn.1 | return value |
|rst        |  in |    1| ap_ctrl_hs | UartModIn::UartModIn.1 | return value |
+-----------+-----+-----+------------+------------------------+--------------+

