# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Jan 19 14:26:05 2018


##### DESIGN INFO #######################################################

Top View:                "Blink"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                              Requested     Requested     Clock                            Clock                     Clock
Clock                              Frequency     Period        Type                             Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
Blink|ref_clk                      53.4 MHz      18.729        inferred                         Autoconstr_clkgroup_0     0    
mypll|PLLOUTCORE_derived_clock     213.6 MHz     4.682         derived (from Blink|ref_clk)     Autoconstr_clkgroup_0     24   
===============================================================================================================================
