# Hi there ğŸ‘‹, Myself HEMANTH S

**RTL Design and Verification Engineer , India!**

---

## ğŸ‘¨â€ğŸ’» About Me
- ğŸ¯ RTL Design and Verification Enthusiast  
- ğŸ“š Bachelor's in Electronics and Communication Engineering *(2023â€“2027*)*  
- ğŸ« Sri sivasubramaniya nadar college of engineering (SSN) 

---

## ğŸ›  Skills
- **RTL Design:** Verilog, SystemVerilog
- **Programming:** C, Python  



---

## ğŸ¯ Fields of Interest
- VLSI  
- RTL Design and Verification  
--



## ğŸ“« Contact
- ğŸ“§ Email: **hemanth2310772@ssn.edu.in**  
- ğŸ“§ Email: **hemanth.s28925@gmail.com**

---
