{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1656255226539 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_SD_Card_Audio_Player EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_SD_Card_Audio_Player\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656255226608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656255226655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656255226655 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] -65.0 degrees -63.0 degrees " "Can't achieve requested value -65.0 degrees for clock output DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -63.0 degrees" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1656255226707 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656255226707 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] 2 1 -63 -1750 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656255226707 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] port" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656255226707 ""}  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1656255226707 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] 80 217 0 0 " "Implementing clock multiplication of 80, clock division of 217, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] port" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 146 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656255226708 ""}  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 146 -1 0 } } { "" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1656255226708 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656255227032 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656255227038 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656255227937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656255227937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656255227937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656255227937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656255227937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656255227937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656255227937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656255227937 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656255227937 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656255227937 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 32671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656255227970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 32673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656255227970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 32675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656255227970 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 32677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656255227970 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656255227970 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656255227983 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1656255230106 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 " "The input ports of the PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 and the PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 ARESET " "PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 and PLL DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 have different input signals for input port ARESET" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7996 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 8023 14177 15141 0 0 "" 0 "" "" }  }  } } { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1656255231675 ""}  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7996 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 8023 14177 15141 0 0 "" 0 "" "" }  }  } } { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1656255231675 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 0 Pin_Y2 " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 650 0 0 } } { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1656255231737 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_75g1 " "Entity dcfifo_75g1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mvf1 " "Entity dcfifo_mvf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_u4i1 " "Entity dcfifo_u4i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1656255232905 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1656255232905 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SD_Card_Audio_Player.SDC " "Reading SDC File: 'DE2_115_SD_Card_Audio_Player.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1656255233078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_SD_Card_Audio_Player.sdc 9 CLOCK_50 port " "Ignored filter at DE2_115_SD_Card_Audio_Player.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1656255233079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_SD_Card_Audio_Player.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115_SD_Card_Audio_Player.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1656255233080 ""}  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1656255233080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_SD_Card_Audio_Player.sdc 10 CLOCK2_50 port " "Ignored filter at DE2_115_SD_Card_Audio_Player.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1656255233080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_SD_Card_Audio_Player.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115_SD_Card_Audio_Player.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1656255233080 ""}  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1656255233080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_SD_Card_Audio_Player.sdc 11 CLOCK3_50 port " "Ignored filter at DE2_115_SD_Card_Audio_Player.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1656255233080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_SD_Card_Audio_Player.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE2_115_SD_Card_Audio_Player.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1656255233080 ""}  } { { "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1656255233080 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656255233087 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656255233087 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656255233087 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\]\} -divide_by 217 -multiply_by 80 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656255233087 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1656255233087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1656255233087 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1656255233088 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Reading SDC File: '../../../../../../intelfpga_lite/21.1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1656255233116 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\] " "No clocks found on or feeding the specified source node: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1656255233282 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1656255233282 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\] " "No clocks found on or feeding the specified source node: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1656255233282 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1656255233282 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[3\] " "The master clock for this clock assignment could not be derived.  Clock: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[3\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\] " "No clocks found on or feeding the specified source node: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1656255233282 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1656255233282 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\] " "No clocks found on or feeding the specified source node: DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1656255233282 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1656255233282 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OSC_50\[0\] " "Node: OSC_50\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[17\] OSC_50\[0\] " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|clock_crossing_io:the_clock_crossing_io\|clock_crossing_io_downstream_fifo:the_downstream_fifo\|dcfifo:downstream_fifo\|dcfifo_mvf1:auto_generated\|altsyncram_gv61:fifo_ram\|q_b\[17\] is being clocked by OSC_50\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656255233286 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1656255233286 "|DE2_115_SD_Card_Audio_Player|OSC_50[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_BCLK " "Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[2\] AUD_BCLK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|delayed_wrptr_g\[2\] is being clocked by AUD_BCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656255233286 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1656255233286 "|DE2_115_SD_Card_Audio_Player|AUD_BCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AUD_DACLRCK " "Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[0\] AUD_DACLRCK " "Register DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|rdptr_g\[0\] is being clocked by AUD_DACLRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1656255233287 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1656255233287 "|DE2_115_SD_Card_Audio_Player|AUD_DACLRCK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1656255233431 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1656255233447 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1656255233447 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE2_115_SOPC_inst\|the_altpll\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1656255233447 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: DE2_115_SOPC_inst\|the_altpll_audio\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1656255233447 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1656255233447 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1656255233447 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656255233448 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656255233448 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1656255233448 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1656255233448 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234574 ""}  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234574 ""}  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234574 ""}  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234574 ""}  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50\[0\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node OSC_50\[0\]~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234574 ""}  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 32611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0)) " "Automatically promoted node AUD_DACLRCK~input (placed in PIN E3 (DIFFIO_L4p, DQS2L/CQ3L,CDPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|request_bit~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|request_bit~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~1" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~1" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~3 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~3" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|bit_index~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~4" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|shift_data_to_dac~5" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_DAC.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656255234574 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234574 ""}  } { { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 32487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234574 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 26138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 26386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234575 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 26223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234575 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/pzdyqx.vhd" 957 0 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 26245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~0" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 546 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234575 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\|data_out  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~0" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[6\]~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[6\]~2" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~3 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~3" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~4" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~5" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~6 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~6" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~7 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~7" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~8 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file~8" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[9\]~10 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[9\]~10" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[22\]~11 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|seg7:the_seg7\|SEG7_IF:seg7_inst\|reg_file\[22\]~11" {  } { { "ip/TERASIC_SEG7/SEG7_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_SEG7/SEG7_IF.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656255234575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234575 ""}  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18005 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch\|data_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 29361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 29389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 27638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234575 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 28466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\|data_out  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\|DATA_BUF\[0\]~8 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|Terasic_IrDA_0:the_Terasic_IrDA_0\|TERASIC_IRM:terasic_irda_0\|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst\|DATA_BUF\[0\]~8" {  } { { "ip/TERASIC_IRM/irda_receive_terasic.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_IRM/irda_receive_terasic.v" 285 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234576 ""}  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18050 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch\|data_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|fifo_clear  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|fifo_clear " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|always1~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|always1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|reg_readdata\[0\]~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|reg_readdata\[0\]~4" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo\[28\]~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo\[28\]~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~3 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~3" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~4" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~5" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~6 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~6" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~7 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~7" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~8 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~8" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656255234576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234576 ""}  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\]  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|valid_wrreq~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|audio_fifo:adc_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_u4i1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 97 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|adcfifo_writedata\[0\]~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_ADC:ADC_Instance\|adcfifo_writedata\[0\]~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_ADC.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 14019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234576 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_3dc.tdf" 34 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\]  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|dffpipe_3dc:wraclr\|dffe16a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|valid_wrreq~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|audio_fifo:dac_fifo\|dcfifo:dcfifo_component\|dcfifo_u4i1:auto_generated\|valid_wrreq~0" {  } { { "db/dcfifo_u4i1.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dcfifo_u4i1.tdf" 97 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 10664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|reg_readdata~9 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|reg_readdata~9" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234576 ""}  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/db/dffpipe_3dc.tdf" 34 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch\|data_out  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|fifo_clear " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|fifo_clear" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 7990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|always1~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|AUDIO_DAC:DAC_Instance\|always1~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 9776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|reg_readdata\[0\]~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|reg_readdata\[0\]~4" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~0" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo\[28\]~2 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo\[28\]~2" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 166 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~3 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~3" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~4 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~4" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~5 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~5" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~6 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~6" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~7 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|audio:the_audio\|AUDIO_IF:audio\|data32_from_adcfifo~7" {  } { { "ip/TERASIC_AUDIO/AUDIO_IF.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/ip/TERASIC_AUDIO/AUDIO_IF.v" 122 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1656255234576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234576 ""}  } { { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 18095 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch\|data_out" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonWr~0 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonWr~0" {  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 773 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 12667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234577 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234577 ""}  } { { "cpu.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/cpu.v" 547 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:DE2_115_SOPC_inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 3154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|prev_reset  " "Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656255234577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|readdata\[0\]~1 " "Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|readdata\[0\]~1" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 249 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 13269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1656255234577 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1656255234577 ""}  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 296 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 8054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656255234577 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656255236362 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656255236380 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656255236381 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656255236408 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON d1_in_a_write_cycle " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"d1_in_a_write_cycle\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1656255236456 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1656255236456 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656255236457 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656255236496 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656255238201 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656255238221 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656255238221 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 I/O Input Buffer " "Packed 8 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656255238221 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "42 I/O Output Buffer " "Packed 42 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1656255238221 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "39 " "Created 39 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1656255238221 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656255238221 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7 clk\[3\] VGA_CLK~output " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll:the_altpll\|altpll_altpll_ktn2:sd1\|pll7\" output port clk\[3\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 150 -1 0 } } { "altpll.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll.v" 280 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19303 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 650 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 313 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1656255239086 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7 clk\[0\] AUD_XCK~output " "PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|altpll_audio:the_altpll_audio\|altpll_audio_altpll_lo32:sd1\|pll7\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 146 -1 0 } } { "altpll_audio.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/altpll_audio.v" 247 0 0 } } { "de2_115_sopc.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sopc.v" 19342 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 650 0 0 } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 326 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1656255239089 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1656255241323 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1656255241323 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656255241323 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1656255241342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656255244338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656255245758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656255245893 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656255249221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656255249221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656255251302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656255257227 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656255257227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656255258430 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1656255258430 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656255258430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656255258434 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.43 " "Total time spent on timing analysis during the Fitter is 1.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656255258812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656255258927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656255259835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656255259840 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656255260736 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656255263204 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1656255266501 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "166 Cyclone IV E " "166 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50\[1\] 3.3-V LVTTL AG14 " "Pin OSC_50\[1\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OSC_50[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50\[2\] 3.3-V LVTTL AG15 " "Pin OSC_50\[2\] uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OSC_50[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 352 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLKIN1 2.5 V AH15 " "Pin CLKIN1 uses I/O standard 2.5 V at AH15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { CLKIN1 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKIN1" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 449 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 301 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 306 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 307 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 322 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 330 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 419 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 419 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 419 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 419 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 419 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 419 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 419 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 419 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 427 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 377 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 387 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50\[0\] 3.3-V LVTTL Y2 " "Pin OSC_50\[0\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OSC_50[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 373 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 375 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 422 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_INT[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_INT[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 385 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 308 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 393 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 321 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1656255266856 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1656255266856 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "76 " "Following 76 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 340 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 358 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 410 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_BCLK a permanently disabled " "Pin AIC_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AIC_BCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_BCLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 442 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_LRCIN a permanently disabled " "Pin AIC_LRCIN has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AIC_LRCIN } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCIN" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 445 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_LRCOUT a permanently disabled " "Pin AIC_LRCOUT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AIC_LRCOUT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCOUT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 446 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "J1_152 a permanently disabled " "Pin J1_152 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { J1_152 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J1_152" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 457 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 462 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently enabled " "Pin PS2_CLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 299 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 300 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently enabled " "Pin PS2_CLK2 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 301 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 322 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 323 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently enabled " "Pin OTG_FSPEED has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently enabled " "Pin OTG_LSPEED has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 390 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 431 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_N a permanently enabled " "Pin FPGA_CLK_A_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_N } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 453 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_P a permanently enabled " "Pin FPGA_CLK_A_P has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_P } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 454 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_N a permanently enabled " "Pin FPGA_CLK_B_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_N } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 455 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_P a permanently enabled " "Pin FPGA_CLK_B_P has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_P } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } } { "de2_115_sd_card_audio_player.v" "" { Text "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/de2_115_sd_card_audio_player.v" 456 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1656255266864 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1656255266864 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.fit.smsg " "Generated suppressed messages file C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_SD_Card_Audio_Player/DE2_115_SD_Card_Audio_Player.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656255267659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6020 " "Peak virtual memory: 6020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656255270387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 26 16:54:30 2022 " "Processing ended: Sun Jun 26 16:54:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656255270387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656255270387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656255270387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656255270387 ""}
