<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CAT2 Peripheral Driver Library: Registers Constants</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CAT2 Peripheral Driver Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__group__msc__reg__const.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Registers Constants<div class="ingroups"><a class="el" href="group__group__msc.html">MSC          (Multi-Sense Converter)</a> &raquo; <a class="el" href="group__group__msc__macros.html">Macros</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gad2ec7cf708f266d79993a1a7dcf3e547"><td class="memItemLeft" align="right" valign="top"><a id="gad2ec7cf708f266d79993a1a7dcf3e547"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gad2ec7cf708f266d79993a1a7dcf3e547">CY_MSC_REG_OFFSET_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, CTL))</td></tr>
<tr class="memdesc:gad2ec7cf708f266d79993a1a7dcf3e547"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gad2ec7cf708f266d79993a1a7dcf3e547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cea590784bc27f6c6a11fb0397ffca2"><td class="memItemLeft" align="right" valign="top"><a id="ga4cea590784bc27f6c6a11fb0397ffca2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga4cea590784bc27f6c6a11fb0397ffca2">CY_MSC_REG_OFFSET_SPARE</a>&#160;&#160;&#160;(offsetof(MSC_Type, SPARE))</td></tr>
<tr class="memdesc:ga4cea590784bc27f6c6a11fb0397ffca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga4cea590784bc27f6c6a11fb0397ffca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd1576510002ff680590a4395431a69"><td class="memItemLeft" align="right" valign="top"><a id="ga9dd1576510002ff680590a4395431a69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga9dd1576510002ff680590a4395431a69">CY_MSC_REG_OFFSET_SCAN_CTL1</a>&#160;&#160;&#160;(offsetof(MSC_Type, SCAN_CTL1))</td></tr>
<tr class="memdesc:ga9dd1576510002ff680590a4395431a69"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga9dd1576510002ff680590a4395431a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a4799c535306ea980ad8dc9635aadb"><td class="memItemLeft" align="right" valign="top"><a id="gad2a4799c535306ea980ad8dc9635aadb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gad2a4799c535306ea980ad8dc9635aadb">CY_MSC_REG_OFFSET_SCAN_CTL2</a>&#160;&#160;&#160;(offsetof(MSC_Type, SCAN_CTL2))</td></tr>
<tr class="memdesc:gad2a4799c535306ea980ad8dc9635aadb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gad2a4799c535306ea980ad8dc9635aadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae185c3eaa1931b1d26c10ebbc892037a"><td class="memItemLeft" align="right" valign="top"><a id="gae185c3eaa1931b1d26c10ebbc892037a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gae185c3eaa1931b1d26c10ebbc892037a">CY_MSC_REG_OFFSET_INIT_CTL1</a>&#160;&#160;&#160;(offsetof(MSC_Type, INIT_CTL1))</td></tr>
<tr class="memdesc:gae185c3eaa1931b1d26c10ebbc892037a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gae185c3eaa1931b1d26c10ebbc892037a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e7c6aa24262ec1a619e2f431c3ca9a"><td class="memItemLeft" align="right" valign="top"><a id="gac6e7c6aa24262ec1a619e2f431c3ca9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gac6e7c6aa24262ec1a619e2f431c3ca9a">CY_MSC_REG_OFFSET_INIT_CTL2</a>&#160;&#160;&#160;(offsetof(MSC_Type, INIT_CTL2))</td></tr>
<tr class="memdesc:gac6e7c6aa24262ec1a619e2f431c3ca9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gac6e7c6aa24262ec1a619e2f431c3ca9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0839636437d6370bb732cf9683e1c189"><td class="memItemLeft" align="right" valign="top"><a id="ga0839636437d6370bb732cf9683e1c189"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga0839636437d6370bb732cf9683e1c189">CY_MSC_REG_OFFSET_INIT_CTL3</a>&#160;&#160;&#160;(offsetof(MSC_Type, INIT_CTL3))</td></tr>
<tr class="memdesc:ga0839636437d6370bb732cf9683e1c189"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga0839636437d6370bb732cf9683e1c189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b69f59f4f47c6261fa5b8a9e8232fa5"><td class="memItemLeft" align="right" valign="top"><a id="ga8b69f59f4f47c6261fa5b8a9e8232fa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga8b69f59f4f47c6261fa5b8a9e8232fa5">CY_MSC_REG_OFFSET_INIT_CTL4</a>&#160;&#160;&#160;(offsetof(MSC_Type, INIT_CTL4))</td></tr>
<tr class="memdesc:ga8b69f59f4f47c6261fa5b8a9e8232fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga8b69f59f4f47c6261fa5b8a9e8232fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01da5c478286988911be9d701d354729"><td class="memItemLeft" align="right" valign="top"><a id="ga01da5c478286988911be9d701d354729"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga01da5c478286988911be9d701d354729">CY_MSC_REG_OFFSET_SENSE_DUTY_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:ga01da5c478286988911be9d701d354729"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga01da5c478286988911be9d701d354729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97bdeb56ace4bbf58899bd635af7289e"><td class="memItemLeft" align="right" valign="top"><a id="ga97bdeb56ace4bbf58899bd635af7289e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga97bdeb56ace4bbf58899bd635af7289e">CY_MSC_REG_OFFSET_SENSE_PERIOD_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, SENSE_PERIOD_CTL))</td></tr>
<tr class="memdesc:ga97bdeb56ace4bbf58899bd635af7289e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga97bdeb56ace4bbf58899bd635af7289e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb282ead98d652b143e68e2a499a71f1"><td class="memItemLeft" align="right" valign="top"><a id="gafb282ead98d652b143e68e2a499a71f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gafb282ead98d652b143e68e2a499a71f1">CY_MSC_REG_OFFSET_FILTER_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, FILTER_CTL))</td></tr>
<tr class="memdesc:gafb282ead98d652b143e68e2a499a71f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gafb282ead98d652b143e68e2a499a71f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6373b2aa6b6442ca52571aafb38307b8"><td class="memItemLeft" align="right" valign="top"><a id="ga6373b2aa6b6442ca52571aafb38307b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga6373b2aa6b6442ca52571aafb38307b8">CY_MSC_REG_OFFSET_CCOMP_CDAC_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, CCOMP_CDAC_CTL))</td></tr>
<tr class="memdesc:ga6373b2aa6b6442ca52571aafb38307b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga6373b2aa6b6442ca52571aafb38307b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0e50b96c7e336815bbe8d9dc8eb5603"><td class="memItemLeft" align="right" valign="top"><a id="gab0e50b96c7e336815bbe8d9dc8eb5603"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gab0e50b96c7e336815bbe8d9dc8eb5603">CY_MSC_REG_OFFSET_DITHER_CDAC_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, DITHER_CDAC_CTL))</td></tr>
<tr class="memdesc:gab0e50b96c7e336815bbe8d9dc8eb5603"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gab0e50b96c7e336815bbe8d9dc8eb5603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca833fa409aad6f24f44681266d51d2"><td class="memItemLeft" align="right" valign="top"><a id="ga6ca833fa409aad6f24f44681266d51d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga6ca833fa409aad6f24f44681266d51d2">CY_MSC_REG_OFFSET_CSW_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, CSW_CTL))</td></tr>
<tr class="memdesc:ga6ca833fa409aad6f24f44681266d51d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga6ca833fa409aad6f24f44681266d51d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade374d3827c740901d95b370787fc6f9"><td class="memItemLeft" align="right" valign="top"><a id="gade374d3827c740901d95b370787fc6f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gade374d3827c740901d95b370787fc6f9">CY_MSC_REG_OFFSET_SW_SEL_GPIO</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_GPIO))</td></tr>
<tr class="memdesc:gade374d3827c740901d95b370787fc6f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gade374d3827c740901d95b370787fc6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394d34339cc968ca81ef9eb348011eb5"><td class="memItemLeft" align="right" valign="top"><a id="ga394d34339cc968ca81ef9eb348011eb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga394d34339cc968ca81ef9eb348011eb5">CY_MSC_REG_OFFSET_SW_SEL_CDAC_RE</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CDAC_RE))</td></tr>
<tr class="memdesc:ga394d34339cc968ca81ef9eb348011eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga394d34339cc968ca81ef9eb348011eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba472900c6aebd68647117b79035a23a"><td class="memItemLeft" align="right" valign="top"><a id="gaba472900c6aebd68647117b79035a23a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaba472900c6aebd68647117b79035a23a">CY_MSC_REG_OFFSET_SW_SEL_CDAC_CO</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CDAC_CO))</td></tr>
<tr class="memdesc:gaba472900c6aebd68647117b79035a23a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaba472900c6aebd68647117b79035a23a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ac2bb4237989f1920d98e58522c6bf"><td class="memItemLeft" align="right" valign="top"><a id="gab0ac2bb4237989f1920d98e58522c6bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gab0ac2bb4237989f1920d98e58522c6bf">CY_MSC_REG_OFFSET_SW_SEL_CDAC_CF</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CDAC_CF))</td></tr>
<tr class="memdesc:gab0ac2bb4237989f1920d98e58522c6bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gab0ac2bb4237989f1920d98e58522c6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134b2aa1d4ed55b75038625b03cd88a3"><td class="memItemLeft" align="right" valign="top"><a id="ga134b2aa1d4ed55b75038625b03cd88a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga134b2aa1d4ed55b75038625b03cd88a3">CY_MSC_REG_OFFSET_SW_SEL_CMOD1</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CMOD1))</td></tr>
<tr class="memdesc:ga134b2aa1d4ed55b75038625b03cd88a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga134b2aa1d4ed55b75038625b03cd88a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecd156be8584025b1ef4571ba9f09ae"><td class="memItemLeft" align="right" valign="top"><a id="gabecd156be8584025b1ef4571ba9f09ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gabecd156be8584025b1ef4571ba9f09ae">CY_MSC_REG_OFFSET_SW_SEL_CMOD2</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CMOD2))</td></tr>
<tr class="memdesc:gabecd156be8584025b1ef4571ba9f09ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gabecd156be8584025b1ef4571ba9f09ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1122346d2c1d41922c5a7d83cad3893a"><td class="memItemLeft" align="right" valign="top"><a id="ga1122346d2c1d41922c5a7d83cad3893a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga1122346d2c1d41922c5a7d83cad3893a">CY_MSC_REG_OFFSET_SW_SEL_CMOD3</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CMOD3))</td></tr>
<tr class="memdesc:ga1122346d2c1d41922c5a7d83cad3893a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga1122346d2c1d41922c5a7d83cad3893a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528a2a1c99a0e59f74cf54ec1c94aece"><td class="memItemLeft" align="right" valign="top"><a id="ga528a2a1c99a0e59f74cf54ec1c94aece"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga528a2a1c99a0e59f74cf54ec1c94aece">CY_MSC_REG_OFFSET_SW_SEL_CMOD4</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CMOD4))</td></tr>
<tr class="memdesc:ga528a2a1c99a0e59f74cf54ec1c94aece"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga528a2a1c99a0e59f74cf54ec1c94aece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f1ebe934dd305e0fc2945d54073e32"><td class="memItemLeft" align="right" valign="top"><a id="gaa2f1ebe934dd305e0fc2945d54073e32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaa2f1ebe934dd305e0fc2945d54073e32">CY_MSC_REG_OFFSET_OBS_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, OBS_CTL))</td></tr>
<tr class="memdesc:gaa2f1ebe934dd305e0fc2945d54073e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaa2f1ebe934dd305e0fc2945d54073e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8ac08787a34dc6c21f18441abf7a80"><td class="memItemLeft" align="right" valign="top"><a id="gaad8ac08787a34dc6c21f18441abf7a80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaad8ac08787a34dc6c21f18441abf7a80">CY_MSC_REG_OFFSET_WAKEUP_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, WAKEUP_CTL))</td></tr>
<tr class="memdesc:gaad8ac08787a34dc6c21f18441abf7a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaad8ac08787a34dc6c21f18441abf7a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71c9f3d0d31f3b12b7dbe410ef6d67b"><td class="memItemLeft" align="right" valign="top"><a id="gaf71c9f3d0d31f3b12b7dbe410ef6d67b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaf71c9f3d0d31f3b12b7dbe410ef6d67b">CY_MSC_REG_OFFSET_LP_AOC_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, LP_AOC_CTL))</td></tr>
<tr class="memdesc:gaf71c9f3d0d31f3b12b7dbe410ef6d67b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaf71c9f3d0d31f3b12b7dbe410ef6d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3f39cb8a692062352a76e0005157a6"><td class="memItemLeft" align="right" valign="top"><a id="gabc3f39cb8a692062352a76e0005157a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gabc3f39cb8a692062352a76e0005157a6">CY_MSC_REG_OFFSET_STATUS1</a>&#160;&#160;&#160;(offsetof(MSC_Type, STATUS1))</td></tr>
<tr class="memdesc:gabc3f39cb8a692062352a76e0005157a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gabc3f39cb8a692062352a76e0005157a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0d07b339ceca892855a2a59e516e49"><td class="memItemLeft" align="right" valign="top"><a id="gabc0d07b339ceca892855a2a59e516e49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gabc0d07b339ceca892855a2a59e516e49">CY_MSC_REG_OFFSET_STATUS2</a>&#160;&#160;&#160;(offsetof(MSC_Type, STATUS2))</td></tr>
<tr class="memdesc:gabc0d07b339ceca892855a2a59e516e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gabc0d07b339ceca892855a2a59e516e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ce5420544267ae33502eb6ad4503ea"><td class="memItemLeft" align="right" valign="top"><a id="ga21ce5420544267ae33502eb6ad4503ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga21ce5420544267ae33502eb6ad4503ea">CY_MSC_REG_OFFSET_STATUS3</a>&#160;&#160;&#160;(offsetof(MSC_Type, STATUS3))</td></tr>
<tr class="memdesc:ga21ce5420544267ae33502eb6ad4503ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga21ce5420544267ae33502eb6ad4503ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf93e8c249e2be532dfa849849242f31"><td class="memItemLeft" align="right" valign="top"><a id="gadf93e8c249e2be532dfa849849242f31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gadf93e8c249e2be532dfa849849242f31">CY_MSC_REG_OFFSET_RESULT_FIFO_STATUS</a>&#160;&#160;&#160;(offsetof(MSC_Type, RESULT_FIFO_STATUS))</td></tr>
<tr class="memdesc:gadf93e8c249e2be532dfa849849242f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gadf93e8c249e2be532dfa849849242f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32946ef30dfd4feca24db923a248329a"><td class="memItemLeft" align="right" valign="top"><a id="ga32946ef30dfd4feca24db923a248329a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga32946ef30dfd4feca24db923a248329a">CY_MSC_REG_OFFSET_RESULT_FIFO_RD</a>&#160;&#160;&#160;(offsetof(MSC_Type, RESULT_FIFO_RD))</td></tr>
<tr class="memdesc:ga32946ef30dfd4feca24db923a248329a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga32946ef30dfd4feca24db923a248329a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48f5040a961aa4f57c29da590a3b5a3"><td class="memItemLeft" align="right" valign="top"><a id="gae48f5040a961aa4f57c29da590a3b5a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gae48f5040a961aa4f57c29da590a3b5a3">CY_MSC_REG_OFFSET_INTR</a>&#160;&#160;&#160;(offsetof(MSC_Type, INTR))</td></tr>
<tr class="memdesc:gae48f5040a961aa4f57c29da590a3b5a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gae48f5040a961aa4f57c29da590a3b5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c297b2d701ca105614a018457e8e662"><td class="memItemLeft" align="right" valign="top"><a id="ga9c297b2d701ca105614a018457e8e662"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga9c297b2d701ca105614a018457e8e662">CY_MSC_REG_OFFSET_INTR_SET</a>&#160;&#160;&#160;(offsetof(MSC_Type, INTR_SET))</td></tr>
<tr class="memdesc:ga9c297b2d701ca105614a018457e8e662"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga9c297b2d701ca105614a018457e8e662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95297f33a86acd2c3818c505656c9e6"><td class="memItemLeft" align="right" valign="top"><a id="gaf95297f33a86acd2c3818c505656c9e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaf95297f33a86acd2c3818c505656c9e6">CY_MSC_REG_OFFSET_INTR_MASK</a>&#160;&#160;&#160;(offsetof(MSC_Type, INTR_MASK))</td></tr>
<tr class="memdesc:gaf95297f33a86acd2c3818c505656c9e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaf95297f33a86acd2c3818c505656c9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae715c351d58013147ad2a031d8ebb27f"><td class="memItemLeft" align="right" valign="top"><a id="gae715c351d58013147ad2a031d8ebb27f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gae715c351d58013147ad2a031d8ebb27f">CY_MSC_REG_OFFSET_INTR_MASKED</a>&#160;&#160;&#160;(offsetof(MSC_Type, INTR_MASKED))</td></tr>
<tr class="memdesc:gae715c351d58013147ad2a031d8ebb27f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gae715c351d58013147ad2a031d8ebb27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d8436fa8e485e6c78bc53eec64cb0c"><td class="memItemLeft" align="right" valign="top"><a id="ga00d8436fa8e485e6c78bc53eec64cb0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga00d8436fa8e485e6c78bc53eec64cb0c">CY_MSC_REG_OFFSET_INTR_LP</a>&#160;&#160;&#160;(offsetof(MSC_Type, INTR_LP))</td></tr>
<tr class="memdesc:ga00d8436fa8e485e6c78bc53eec64cb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga00d8436fa8e485e6c78bc53eec64cb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f1d5df57578644235f38b32e0ee73e"><td class="memItemLeft" align="right" valign="top"><a id="ga57f1d5df57578644235f38b32e0ee73e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga57f1d5df57578644235f38b32e0ee73e">CY_MSC_REG_OFFSET_INTR_LP_SET</a>&#160;&#160;&#160;(offsetof(MSC_Type, INTR_LP_SET))</td></tr>
<tr class="memdesc:ga57f1d5df57578644235f38b32e0ee73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga57f1d5df57578644235f38b32e0ee73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf9926089b387c36933a25c1d4955c3"><td class="memItemLeft" align="right" valign="top"><a id="gaecf9926089b387c36933a25c1d4955c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaecf9926089b387c36933a25c1d4955c3">CY_MSC_REG_OFFSET_INTR_LP_MASK</a>&#160;&#160;&#160;(offsetof(MSC_Type, INTR_LP_MASK))</td></tr>
<tr class="memdesc:gaecf9926089b387c36933a25c1d4955c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaecf9926089b387c36933a25c1d4955c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47959ab8aeafdcda3aad8e7a657c84b"><td class="memItemLeft" align="right" valign="top"><a id="gae47959ab8aeafdcda3aad8e7a657c84b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gae47959ab8aeafdcda3aad8e7a657c84b">CY_MSC_REG_OFFSET_INTR_LP_MASKED</a>&#160;&#160;&#160;(offsetof(MSC_Type, INTR_LP_MASKED))</td></tr>
<tr class="memdesc:gae47959ab8aeafdcda3aad8e7a657c84b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gae47959ab8aeafdcda3aad8e7a657c84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25cc3e87140cbb347d7f61d6c144cb4"><td class="memItemLeft" align="right" valign="top"><a id="gaa25cc3e87140cbb347d7f61d6c144cb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaa25cc3e87140cbb347d7f61d6c144cb4">CY_MSC_REG_OFFSET_FRAME_CMD</a>&#160;&#160;&#160;(offsetof(MSC_Type, FRAME_CMD))</td></tr>
<tr class="memdesc:gaa25cc3e87140cbb347d7f61d6c144cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaa25cc3e87140cbb347d7f61d6c144cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d04c864cef31436b1ddcbe34b1c9d3"><td class="memItemLeft" align="right" valign="top"><a id="ga87d04c864cef31436b1ddcbe34b1c9d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga87d04c864cef31436b1ddcbe34b1c9d3">CY_MSC_REG_OFFSET_WAKEUP_CMD</a>&#160;&#160;&#160;(offsetof(MSC_Type, WAKEUP_CMD))</td></tr>
<tr class="memdesc:ga87d04c864cef31436b1ddcbe34b1c9d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga87d04c864cef31436b1ddcbe34b1c9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5836eed4d3df6d9c791a68364783a1e6"><td class="memItemLeft" align="right" valign="top"><a id="ga5836eed4d3df6d9c791a68364783a1e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga5836eed4d3df6d9c791a68364783a1e6">CY_MSC_REG_OFFSET_SNS_STRUCT_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, SNS_STRUCT_CTL))</td></tr>
<tr class="memdesc:ga5836eed4d3df6d9c791a68364783a1e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga5836eed4d3df6d9c791a68364783a1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b5c545edf385940256b298ab723ce9"><td class="memItemLeft" align="right" valign="top"><a id="ga15b5c545edf385940256b298ab723ce9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga15b5c545edf385940256b298ab723ce9">CY_MSC_REG_OFFSET_SNS_LP_AOC_SENSOR_CTL1</a>&#160;&#160;&#160;(offsetof(MSC_Type, SNS_LP_AOC_SENSOR_CTL1))</td></tr>
<tr class="memdesc:ga15b5c545edf385940256b298ab723ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga15b5c545edf385940256b298ab723ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac846bf96a9d5540dd57ab3ec30e6421d"><td class="memItemLeft" align="right" valign="top"><a id="gac846bf96a9d5540dd57ab3ec30e6421d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gac846bf96a9d5540dd57ab3ec30e6421d">CY_MSC_REG_OFFSET_SNS_LP_AOC_SENSOR_CTL2</a>&#160;&#160;&#160;(offsetof(MSC_Type, SNS_LP_AOC_SENSOR_CTL2))</td></tr>
<tr class="memdesc:gac846bf96a9d5540dd57ab3ec30e6421d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gac846bf96a9d5540dd57ab3ec30e6421d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6cb67a4255ac3678e6728bcb581c0eb"><td class="memItemLeft" align="right" valign="top"><a id="gae6cb67a4255ac3678e6728bcb581c0eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gae6cb67a4255ac3678e6728bcb581c0eb">CY_MSC_REG_OFFSET_SNS_SW_SEL_CSW_MASK2</a>&#160;&#160;&#160;(offsetof(MSC_Type, SNS_SW_SEL_CSW_MASK2))</td></tr>
<tr class="memdesc:gae6cb67a4255ac3678e6728bcb581c0eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gae6cb67a4255ac3678e6728bcb581c0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1290568934b7ac0f2cb16a7b1103c14"><td class="memItemLeft" align="right" valign="top"><a id="gad1290568934b7ac0f2cb16a7b1103c14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gad1290568934b7ac0f2cb16a7b1103c14">CY_MSC_REG_OFFSET_SNS_SW_SEL_CSW_MASK1</a>&#160;&#160;&#160;(offsetof(MSC_Type, SNS_SW_SEL_CSW_MASK1))</td></tr>
<tr class="memdesc:gad1290568934b7ac0f2cb16a7b1103c14"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gad1290568934b7ac0f2cb16a7b1103c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0470f104553673208fa56e8e7dbdbe19"><td class="memItemLeft" align="right" valign="top"><a id="ga0470f104553673208fa56e8e7dbdbe19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga0470f104553673208fa56e8e7dbdbe19">CY_MSC_REG_OFFSET_SNS_SW_SEL_CSW_MASK0</a>&#160;&#160;&#160;(offsetof(MSC_Type, SNS_SW_SEL_CSW_MASK0))</td></tr>
<tr class="memdesc:ga0470f104553673208fa56e8e7dbdbe19"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga0470f104553673208fa56e8e7dbdbe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8888a8705b099696dfcfe06ca80db2f1"><td class="memItemLeft" align="right" valign="top"><a id="ga8888a8705b099696dfcfe06ca80db2f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga8888a8705b099696dfcfe06ca80db2f1">CY_MSC_REG_OFFSET_SNS_SCAN_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, SNS_SCAN_CTL))</td></tr>
<tr class="memdesc:ga8888a8705b099696dfcfe06ca80db2f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga8888a8705b099696dfcfe06ca80db2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab15801d57dc9a02f31bd1e16b917bca"><td class="memItemLeft" align="right" valign="top"><a id="gaab15801d57dc9a02f31bd1e16b917bca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaab15801d57dc9a02f31bd1e16b917bca">CY_MSC_REG_OFFSET_SNS_CDAC_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, SNS_CDAC_CTL))</td></tr>
<tr class="memdesc:gaab15801d57dc9a02f31bd1e16b917bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaab15801d57dc9a02f31bd1e16b917bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga696c215977c78e2ee1582fa1630c1e2f"><td class="memItemLeft" align="right" valign="top"><a id="ga696c215977c78e2ee1582fa1630c1e2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga696c215977c78e2ee1582fa1630c1e2f">CY_MSC_REG_OFFSET_SNS_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, SNS_CTL))</td></tr>
<tr class="memdesc:ga696c215977c78e2ee1582fa1630c1e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga696c215977c78e2ee1582fa1630c1e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4087c4ed9533972274f4964fe57c1fa"><td class="memItemLeft" align="right" valign="top"><a id="gae4087c4ed9533972274f4964fe57c1fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gae4087c4ed9533972274f4964fe57c1fa">CY_MSC_REG_OFFSET_SW_SEL_CSW0</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[0]))</td></tr>
<tr class="memdesc:gae4087c4ed9533972274f4964fe57c1fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gae4087c4ed9533972274f4964fe57c1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39083f0c2d95b90f87d50a0fe5a9ba4"><td class="memItemLeft" align="right" valign="top"><a id="gab39083f0c2d95b90f87d50a0fe5a9ba4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gab39083f0c2d95b90f87d50a0fe5a9ba4">CY_MSC_REG_OFFSET_SW_SEL_CSW1</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[1]))</td></tr>
<tr class="memdesc:gab39083f0c2d95b90f87d50a0fe5a9ba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gab39083f0c2d95b90f87d50a0fe5a9ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4634adeb695d95b89bd2eebc4d7147ac"><td class="memItemLeft" align="right" valign="top"><a id="ga4634adeb695d95b89bd2eebc4d7147ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga4634adeb695d95b89bd2eebc4d7147ac">CY_MSC_REG_OFFSET_SW_SEL_CSW2</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[2]))</td></tr>
<tr class="memdesc:ga4634adeb695d95b89bd2eebc4d7147ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga4634adeb695d95b89bd2eebc4d7147ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab42dc2a30ba0f9e2262365ad112283"><td class="memItemLeft" align="right" valign="top"><a id="ga5ab42dc2a30ba0f9e2262365ad112283"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga5ab42dc2a30ba0f9e2262365ad112283">CY_MSC_REG_OFFSET_SW_SEL_CSW3</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[3]))</td></tr>
<tr class="memdesc:ga5ab42dc2a30ba0f9e2262365ad112283"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga5ab42dc2a30ba0f9e2262365ad112283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11749717f753b954384761e18acdec40"><td class="memItemLeft" align="right" valign="top"><a id="ga11749717f753b954384761e18acdec40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga11749717f753b954384761e18acdec40">CY_MSC_REG_OFFSET_SW_SEL_CSW4</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[4]))</td></tr>
<tr class="memdesc:ga11749717f753b954384761e18acdec40"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga11749717f753b954384761e18acdec40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf378e00e0745b5bd9295bc12364520c"><td class="memItemLeft" align="right" valign="top"><a id="gabf378e00e0745b5bd9295bc12364520c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gabf378e00e0745b5bd9295bc12364520c">CY_MSC_REG_OFFSET_SW_SEL_CSW5</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[5]))</td></tr>
<tr class="memdesc:gabf378e00e0745b5bd9295bc12364520c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gabf378e00e0745b5bd9295bc12364520c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca52074afefc7b4276d07ac740e8cb0"><td class="memItemLeft" align="right" valign="top"><a id="ga6ca52074afefc7b4276d07ac740e8cb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga6ca52074afefc7b4276d07ac740e8cb0">CY_MSC_REG_OFFSET_SW_SEL_CSW6</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[6]))</td></tr>
<tr class="memdesc:ga6ca52074afefc7b4276d07ac740e8cb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga6ca52074afefc7b4276d07ac740e8cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9488efb22a6566fd92f83c706448c8ca"><td class="memItemLeft" align="right" valign="top"><a id="ga9488efb22a6566fd92f83c706448c8ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga9488efb22a6566fd92f83c706448c8ca">CY_MSC_REG_OFFSET_SW_SEL_CSW7</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[7]))</td></tr>
<tr class="memdesc:ga9488efb22a6566fd92f83c706448c8ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga9488efb22a6566fd92f83c706448c8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd588904e27f99eeded52b46e05115d"><td class="memItemLeft" align="right" valign="top"><a id="ga1bd588904e27f99eeded52b46e05115d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga1bd588904e27f99eeded52b46e05115d">CY_MSC_REG_OFFSET_SW_SEL_CSW8</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[8]))</td></tr>
<tr class="memdesc:ga1bd588904e27f99eeded52b46e05115d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga1bd588904e27f99eeded52b46e05115d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2bcb69b0c810d8642365b659ec175a"><td class="memItemLeft" align="right" valign="top"><a id="gaee2bcb69b0c810d8642365b659ec175a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaee2bcb69b0c810d8642365b659ec175a">CY_MSC_REG_OFFSET_SW_SEL_CSW9</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[9]))</td></tr>
<tr class="memdesc:gaee2bcb69b0c810d8642365b659ec175a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaee2bcb69b0c810d8642365b659ec175a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbf8f880394e7ed1ee70910bb5e5c75"><td class="memItemLeft" align="right" valign="top"><a id="ga9bbf8f880394e7ed1ee70910bb5e5c75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga9bbf8f880394e7ed1ee70910bb5e5c75">CY_MSC_REG_OFFSET_SW_SEL_CSW10</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[10]))</td></tr>
<tr class="memdesc:ga9bbf8f880394e7ed1ee70910bb5e5c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga9bbf8f880394e7ed1ee70910bb5e5c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1517823b6277673db928599db61932"><td class="memItemLeft" align="right" valign="top"><a id="ga0c1517823b6277673db928599db61932"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga0c1517823b6277673db928599db61932">CY_MSC_REG_OFFSET_SW_SEL_CSW11</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[11]))</td></tr>
<tr class="memdesc:ga0c1517823b6277673db928599db61932"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga0c1517823b6277673db928599db61932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b840758f607766b9c89b478c4df79c"><td class="memItemLeft" align="right" valign="top"><a id="ga37b840758f607766b9c89b478c4df79c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga37b840758f607766b9c89b478c4df79c">CY_MSC_REG_OFFSET_SW_SEL_CSW12</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[12]))</td></tr>
<tr class="memdesc:ga37b840758f607766b9c89b478c4df79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga37b840758f607766b9c89b478c4df79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e50f25a0ab96d7e0bada5493142a6d7"><td class="memItemLeft" align="right" valign="top"><a id="ga0e50f25a0ab96d7e0bada5493142a6d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga0e50f25a0ab96d7e0bada5493142a6d7">CY_MSC_REG_OFFSET_SW_SEL_CSW13</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[13]))</td></tr>
<tr class="memdesc:ga0e50f25a0ab96d7e0bada5493142a6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga0e50f25a0ab96d7e0bada5493142a6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144e5576d547216917e01b730953f63c"><td class="memItemLeft" align="right" valign="top"><a id="ga144e5576d547216917e01b730953f63c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga144e5576d547216917e01b730953f63c">CY_MSC_REG_OFFSET_SW_SEL_CSW14</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[14]))</td></tr>
<tr class="memdesc:ga144e5576d547216917e01b730953f63c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga144e5576d547216917e01b730953f63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d60f2fa6347fc78a967738c3a40c01"><td class="memItemLeft" align="right" valign="top"><a id="ga13d60f2fa6347fc78a967738c3a40c01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga13d60f2fa6347fc78a967738c3a40c01">CY_MSC_REG_OFFSET_SW_SEL_CSW15</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[15]))</td></tr>
<tr class="memdesc:ga13d60f2fa6347fc78a967738c3a40c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga13d60f2fa6347fc78a967738c3a40c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a10fa11a63d8dab8c1b14516e1d4c3a"><td class="memItemLeft" align="right" valign="top"><a id="ga6a10fa11a63d8dab8c1b14516e1d4c3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga6a10fa11a63d8dab8c1b14516e1d4c3a">CY_MSC_REG_OFFSET_SW_SEL_CSW16</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[16]))</td></tr>
<tr class="memdesc:ga6a10fa11a63d8dab8c1b14516e1d4c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga6a10fa11a63d8dab8c1b14516e1d4c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae275f3939a4e8c173bfd6149dab1c9aa"><td class="memItemLeft" align="right" valign="top"><a id="gae275f3939a4e8c173bfd6149dab1c9aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gae275f3939a4e8c173bfd6149dab1c9aa">CY_MSC_REG_OFFSET_SW_SEL_CSW17</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[17]))</td></tr>
<tr class="memdesc:gae275f3939a4e8c173bfd6149dab1c9aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gae275f3939a4e8c173bfd6149dab1c9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aab828de60c1fe7f7a8bfbdcda6b882"><td class="memItemLeft" align="right" valign="top"><a id="ga6aab828de60c1fe7f7a8bfbdcda6b882"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga6aab828de60c1fe7f7a8bfbdcda6b882">CY_MSC_REG_OFFSET_SW_SEL_CSW18</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[18]))</td></tr>
<tr class="memdesc:ga6aab828de60c1fe7f7a8bfbdcda6b882"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga6aab828de60c1fe7f7a8bfbdcda6b882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b924140460cc14948070311eb04187f"><td class="memItemLeft" align="right" valign="top"><a id="ga2b924140460cc14948070311eb04187f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga2b924140460cc14948070311eb04187f">CY_MSC_REG_OFFSET_SW_SEL_CSW19</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[19]))</td></tr>
<tr class="memdesc:ga2b924140460cc14948070311eb04187f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga2b924140460cc14948070311eb04187f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad365c7be3a9d17567ac0a2e5e18bacc8"><td class="memItemLeft" align="right" valign="top"><a id="gad365c7be3a9d17567ac0a2e5e18bacc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gad365c7be3a9d17567ac0a2e5e18bacc8">CY_MSC_REG_OFFSET_SW_SEL_CSW20</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[20]))</td></tr>
<tr class="memdesc:gad365c7be3a9d17567ac0a2e5e18bacc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gad365c7be3a9d17567ac0a2e5e18bacc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa436a6947a90b735503d7719ed5a6a94"><td class="memItemLeft" align="right" valign="top"><a id="gaa436a6947a90b735503d7719ed5a6a94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaa436a6947a90b735503d7719ed5a6a94">CY_MSC_REG_OFFSET_SW_SEL_CSW21</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[21]))</td></tr>
<tr class="memdesc:gaa436a6947a90b735503d7719ed5a6a94"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaa436a6947a90b735503d7719ed5a6a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab141138b9226d161d41f8d321356756"><td class="memItemLeft" align="right" valign="top"><a id="gaab141138b9226d161d41f8d321356756"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaab141138b9226d161d41f8d321356756">CY_MSC_REG_OFFSET_SW_SEL_CSW22</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[22]))</td></tr>
<tr class="memdesc:gaab141138b9226d161d41f8d321356756"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaab141138b9226d161d41f8d321356756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a4f3bc9c4663a778714b4ec15708ee"><td class="memItemLeft" align="right" valign="top"><a id="gaf1a4f3bc9c4663a778714b4ec15708ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaf1a4f3bc9c4663a778714b4ec15708ee">CY_MSC_REG_OFFSET_SW_SEL_CSW23</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[23]))</td></tr>
<tr class="memdesc:gaf1a4f3bc9c4663a778714b4ec15708ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaf1a4f3bc9c4663a778714b4ec15708ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0187bb1171470b1de77863222f00c743"><td class="memItemLeft" align="right" valign="top"><a id="ga0187bb1171470b1de77863222f00c743"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga0187bb1171470b1de77863222f00c743">CY_MSC_REG_OFFSET_SW_SEL_CSW24</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[24]))</td></tr>
<tr class="memdesc:ga0187bb1171470b1de77863222f00c743"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga0187bb1171470b1de77863222f00c743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedcad6a0cf8787e43c9d1e2dee0dbbfd"><td class="memItemLeft" align="right" valign="top"><a id="gaedcad6a0cf8787e43c9d1e2dee0dbbfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaedcad6a0cf8787e43c9d1e2dee0dbbfd">CY_MSC_REG_OFFSET_SW_SEL_CSW25</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[25]))</td></tr>
<tr class="memdesc:gaedcad6a0cf8787e43c9d1e2dee0dbbfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaedcad6a0cf8787e43c9d1e2dee0dbbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c7970b5e62d066bce4b8b92e7d4e7b"><td class="memItemLeft" align="right" valign="top"><a id="gaf9c7970b5e62d066bce4b8b92e7d4e7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaf9c7970b5e62d066bce4b8b92e7d4e7b">CY_MSC_REG_OFFSET_SW_SEL_CSW26</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[26]))</td></tr>
<tr class="memdesc:gaf9c7970b5e62d066bce4b8b92e7d4e7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaf9c7970b5e62d066bce4b8b92e7d4e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90b017e2073d0d7da3263ff36cf7e59"><td class="memItemLeft" align="right" valign="top"><a id="gac90b017e2073d0d7da3263ff36cf7e59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gac90b017e2073d0d7da3263ff36cf7e59">CY_MSC_REG_OFFSET_SW_SEL_CSW27</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[27]))</td></tr>
<tr class="memdesc:gac90b017e2073d0d7da3263ff36cf7e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gac90b017e2073d0d7da3263ff36cf7e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5951c432b82f913ddeeafb3c0b944f3b"><td class="memItemLeft" align="right" valign="top"><a id="ga5951c432b82f913ddeeafb3c0b944f3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga5951c432b82f913ddeeafb3c0b944f3b">CY_MSC_REG_OFFSET_SW_SEL_CSW28</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[28]))</td></tr>
<tr class="memdesc:ga5951c432b82f913ddeeafb3c0b944f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga5951c432b82f913ddeeafb3c0b944f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21eb36f0274b654ac4b9ef54c539ef9"><td class="memItemLeft" align="right" valign="top"><a id="gae21eb36f0274b654ac4b9ef54c539ef9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gae21eb36f0274b654ac4b9ef54c539ef9">CY_MSC_REG_OFFSET_SW_SEL_CSW29</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[29]))</td></tr>
<tr class="memdesc:gae21eb36f0274b654ac4b9ef54c539ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gae21eb36f0274b654ac4b9ef54c539ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82988ca2cc72901c00d39ebb454812ee"><td class="memItemLeft" align="right" valign="top"><a id="ga82988ca2cc72901c00d39ebb454812ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga82988ca2cc72901c00d39ebb454812ee">CY_MSC_REG_OFFSET_SW_SEL_CSW30</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[30]))</td></tr>
<tr class="memdesc:ga82988ca2cc72901c00d39ebb454812ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga82988ca2cc72901c00d39ebb454812ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea6a336a96003a38735d6137e51b1f3"><td class="memItemLeft" align="right" valign="top"><a id="ga9ea6a336a96003a38735d6137e51b1f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga9ea6a336a96003a38735d6137e51b1f3">CY_MSC_REG_OFFSET_SW_SEL_CSW31</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[31]))</td></tr>
<tr class="memdesc:ga9ea6a336a96003a38735d6137e51b1f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga9ea6a336a96003a38735d6137e51b1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7423c0b5ead258a573457a2fa05fba11"><td class="memItemLeft" align="right" valign="top"><a id="ga7423c0b5ead258a573457a2fa05fba11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga7423c0b5ead258a573457a2fa05fba11">CY_MSC_REG_OFFSET_SW_SEL_CSW_FUNC0</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW_FUNC[0]))</td></tr>
<tr class="memdesc:ga7423c0b5ead258a573457a2fa05fba11"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga7423c0b5ead258a573457a2fa05fba11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eed04772eb547bddb6ced33a8e86cc0"><td class="memItemLeft" align="right" valign="top"><a id="ga9eed04772eb547bddb6ced33a8e86cc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga9eed04772eb547bddb6ced33a8e86cc0">CY_MSC_REG_OFFSET_SW_SEL_CSW_FUNC1</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW_FUNC[1]))</td></tr>
<tr class="memdesc:ga9eed04772eb547bddb6ced33a8e86cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga9eed04772eb547bddb6ced33a8e86cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ed88cfdd16ff15d15a887612f00964"><td class="memItemLeft" align="right" valign="top"><a id="ga53ed88cfdd16ff15d15a887612f00964"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga53ed88cfdd16ff15d15a887612f00964">CY_MSC_REG_OFFSET_SW_SEL_CSW_FUNC2</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW_FUNC[2]))</td></tr>
<tr class="memdesc:ga53ed88cfdd16ff15d15a887612f00964"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga53ed88cfdd16ff15d15a887612f00964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31bce650fbed3b9ed4fed8d23e865cae"><td class="memItemLeft" align="right" valign="top"><a id="ga31bce650fbed3b9ed4fed8d23e865cae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga31bce650fbed3b9ed4fed8d23e865cae">CY_MSC_REG_OFFSET_SW_SEL_CSW_FUNC3</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW_FUNC[3]))</td></tr>
<tr class="memdesc:ga31bce650fbed3b9ed4fed8d23e865cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga31bce650fbed3b9ed4fed8d23e865cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed5982be96247abb3ab916f16c1ce7b"><td class="memItemLeft" align="right" valign="top"><a id="ga7ed5982be96247abb3ab916f16c1ce7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga7ed5982be96247abb3ab916f16c1ce7b">CY_MSC_REG_OFFSET_SW_SEL_CSW_FUNC4</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW_FUNC[4]))</td></tr>
<tr class="memdesc:ga7ed5982be96247abb3ab916f16c1ce7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga7ed5982be96247abb3ab916f16c1ce7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga057b150ae748749d14ddecd60f3ddd53"><td class="memItemLeft" align="right" valign="top"><a id="ga057b150ae748749d14ddecd60f3ddd53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga057b150ae748749d14ddecd60f3ddd53">CY_MSC_REG_OFFSET_SW_SEL_CSW_FUNC5</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW_FUNC[5]))</td></tr>
<tr class="memdesc:ga057b150ae748749d14ddecd60f3ddd53"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga057b150ae748749d14ddecd60f3ddd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97a23b814e82fb5f34fbf212dd66b73"><td class="memItemLeft" align="right" valign="top"><a id="gac97a23b814e82fb5f34fbf212dd66b73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gac97a23b814e82fb5f34fbf212dd66b73">CY_MSC_REG_OFFSET_SW_SEL_CSW_FUNC6</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW_FUNC[6]))</td></tr>
<tr class="memdesc:gac97a23b814e82fb5f34fbf212dd66b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gac97a23b814e82fb5f34fbf212dd66b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb50676242bc7ef381fef7d69d6fcc7"><td class="memItemLeft" align="right" valign="top"><a id="ga4fb50676242bc7ef381fef7d69d6fcc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga4fb50676242bc7ef381fef7d69d6fcc7">CY_MSC_REG_OFFSET_SW_SEL_CSW_FUNC7</a>&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW_FUNC[7]))</td></tr>
<tr class="memdesc:ga4fb50676242bc7ef381fef7d69d6fcc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga4fb50676242bc7ef381fef7d69d6fcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0b96992837658fe12bef410bd36bab"><td class="memItemLeft" align="right" valign="top"><a id="ga8b0b96992837658fe12bef410bd36bab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga8b0b96992837658fe12bef410bd36bab">CY_MSC_REG_OFFSET_MODE0_SENSE_DUTY_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[0].SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:ga8b0b96992837658fe12bef410bd36bab"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga8b0b96992837658fe12bef410bd36bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf923d0056354d850a6a1eb896c5c6536"><td class="memItemLeft" align="right" valign="top"><a id="gaf923d0056354d850a6a1eb896c5c6536"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaf923d0056354d850a6a1eb896c5c6536">CY_MSC_REG_OFFSET_MODE0_SW_SEL_CDAC_FL</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[0].SW_SEL_CDAC_FL))</td></tr>
<tr class="memdesc:gaf923d0056354d850a6a1eb896c5c6536"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaf923d0056354d850a6a1eb896c5c6536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5545f875135ae46fd88ec589ef70b22d"><td class="memItemLeft" align="right" valign="top"><a id="ga5545f875135ae46fd88ec589ef70b22d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga5545f875135ae46fd88ec589ef70b22d">CY_MSC_REG_OFFSET_MODE0_SW_SEL_TOP</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[0].SW_SEL_TOP))</td></tr>
<tr class="memdesc:ga5545f875135ae46fd88ec589ef70b22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga5545f875135ae46fd88ec589ef70b22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8beb596b54c10d10da249491ab25e6a7"><td class="memItemLeft" align="right" valign="top"><a id="ga8beb596b54c10d10da249491ab25e6a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga8beb596b54c10d10da249491ab25e6a7">CY_MSC_REG_OFFSET_MODE0_SW_SEL_COMP</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[0].SW_SEL_COMP))</td></tr>
<tr class="memdesc:ga8beb596b54c10d10da249491ab25e6a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga8beb596b54c10d10da249491ab25e6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d728db7220151b1a3d8377298fd6671"><td class="memItemLeft" align="right" valign="top"><a id="ga7d728db7220151b1a3d8377298fd6671"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga7d728db7220151b1a3d8377298fd6671">CY_MSC_REG_OFFSET_MODE0_SW_SEL_SH</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[0].SW_SEL_SH))</td></tr>
<tr class="memdesc:ga7d728db7220151b1a3d8377298fd6671"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga7d728db7220151b1a3d8377298fd6671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad708784c9d2b3bc9cf2b349949ee0600"><td class="memItemLeft" align="right" valign="top"><a id="gad708784c9d2b3bc9cf2b349949ee0600"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gad708784c9d2b3bc9cf2b349949ee0600">CY_MSC_REG_OFFSET_MODE1_SENSE_DUTY_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[1].SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:gad708784c9d2b3bc9cf2b349949ee0600"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gad708784c9d2b3bc9cf2b349949ee0600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e1e8d698b74f565176dd28d39c127b"><td class="memItemLeft" align="right" valign="top"><a id="ga89e1e8d698b74f565176dd28d39c127b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga89e1e8d698b74f565176dd28d39c127b">CY_MSC_REG_OFFSET_MODE1_SW_SEL_CDAC_FL</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[1].SW_SEL_CDAC_FL))</td></tr>
<tr class="memdesc:ga89e1e8d698b74f565176dd28d39c127b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga89e1e8d698b74f565176dd28d39c127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e610275546902c45a6220a124dbd9f"><td class="memItemLeft" align="right" valign="top"><a id="ga00e610275546902c45a6220a124dbd9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga00e610275546902c45a6220a124dbd9f">CY_MSC_REG_OFFSET_MODE1_SW_SEL_TOP</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[1].SW_SEL_TOP))</td></tr>
<tr class="memdesc:ga00e610275546902c45a6220a124dbd9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga00e610275546902c45a6220a124dbd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966345b7f3c126c0873b01f51af753a2"><td class="memItemLeft" align="right" valign="top"><a id="ga966345b7f3c126c0873b01f51af753a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga966345b7f3c126c0873b01f51af753a2">CY_MSC_REG_OFFSET_MODE1_SW_SEL_COMP</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[1].SW_SEL_COMP))</td></tr>
<tr class="memdesc:ga966345b7f3c126c0873b01f51af753a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga966345b7f3c126c0873b01f51af753a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8172e9ed40fb89ee2614ef9b35d2b8be"><td class="memItemLeft" align="right" valign="top"><a id="ga8172e9ed40fb89ee2614ef9b35d2b8be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga8172e9ed40fb89ee2614ef9b35d2b8be">CY_MSC_REG_OFFSET_MODE1_SW_SEL_SH</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[1].SW_SEL_SH))</td></tr>
<tr class="memdesc:ga8172e9ed40fb89ee2614ef9b35d2b8be"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga8172e9ed40fb89ee2614ef9b35d2b8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd3210fe4a387832d373d1e1e28904"><td class="memItemLeft" align="right" valign="top"><a id="ga26cd3210fe4a387832d373d1e1e28904"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga26cd3210fe4a387832d373d1e1e28904">CY_MSC_REG_OFFSET_MODE2_SENSE_DUTY_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[2].SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:ga26cd3210fe4a387832d373d1e1e28904"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga26cd3210fe4a387832d373d1e1e28904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2991add3266edba28616126edaa871f6"><td class="memItemLeft" align="right" valign="top"><a id="ga2991add3266edba28616126edaa871f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga2991add3266edba28616126edaa871f6">CY_MSC_REG_OFFSET_MODE2_SW_SEL_CDAC_FL</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[2].SW_SEL_CDAC_FL))</td></tr>
<tr class="memdesc:ga2991add3266edba28616126edaa871f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga2991add3266edba28616126edaa871f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb1d452848e0322bad326e45fbad48d"><td class="memItemLeft" align="right" valign="top"><a id="gaccb1d452848e0322bad326e45fbad48d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaccb1d452848e0322bad326e45fbad48d">CY_MSC_REG_OFFSET_MODE2_SW_SEL_TOP</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[2].SW_SEL_TOP))</td></tr>
<tr class="memdesc:gaccb1d452848e0322bad326e45fbad48d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaccb1d452848e0322bad326e45fbad48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d15eda4ccdf492ca83d84a9e36b80ab"><td class="memItemLeft" align="right" valign="top"><a id="ga6d15eda4ccdf492ca83d84a9e36b80ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga6d15eda4ccdf492ca83d84a9e36b80ab">CY_MSC_REG_OFFSET_MODE2_SW_SEL_COMP</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[2].SW_SEL_COMP))</td></tr>
<tr class="memdesc:ga6d15eda4ccdf492ca83d84a9e36b80ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga6d15eda4ccdf492ca83d84a9e36b80ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304aa7c56cdcf5ffcf68203678ad81ed"><td class="memItemLeft" align="right" valign="top"><a id="ga304aa7c56cdcf5ffcf68203678ad81ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga304aa7c56cdcf5ffcf68203678ad81ed">CY_MSC_REG_OFFSET_MODE2_SW_SEL_SH</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[2].SW_SEL_SH))</td></tr>
<tr class="memdesc:ga304aa7c56cdcf5ffcf68203678ad81ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga304aa7c56cdcf5ffcf68203678ad81ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad337c12dba4dc5972028ebace972f3"><td class="memItemLeft" align="right" valign="top"><a id="ga6ad337c12dba4dc5972028ebace972f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga6ad337c12dba4dc5972028ebace972f3">CY_MSC_REG_OFFSET_MODE3_SENSE_DUTY_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[3].SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:ga6ad337c12dba4dc5972028ebace972f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga6ad337c12dba4dc5972028ebace972f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb23c327aaa844f93a840256fe472a0"><td class="memItemLeft" align="right" valign="top"><a id="ga0fb23c327aaa844f93a840256fe472a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga0fb23c327aaa844f93a840256fe472a0">CY_MSC_REG_OFFSET_MODE3_SW_SEL_CDAC_FL</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[3].SW_SEL_CDAC_FL))</td></tr>
<tr class="memdesc:ga0fb23c327aaa844f93a840256fe472a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga0fb23c327aaa844f93a840256fe472a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae814a5c5b35fec5794dc55c2215dddeb"><td class="memItemLeft" align="right" valign="top"><a id="gae814a5c5b35fec5794dc55c2215dddeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gae814a5c5b35fec5794dc55c2215dddeb">CY_MSC_REG_OFFSET_MODE3_SW_SEL_TOP</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[3].SW_SEL_TOP))</td></tr>
<tr class="memdesc:gae814a5c5b35fec5794dc55c2215dddeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gae814a5c5b35fec5794dc55c2215dddeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae199a87f86f3595971d704da24133f6e"><td class="memItemLeft" align="right" valign="top"><a id="gae199a87f86f3595971d704da24133f6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gae199a87f86f3595971d704da24133f6e">CY_MSC_REG_OFFSET_MODE3_SW_SEL_COMP</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[3].SW_SEL_COMP))</td></tr>
<tr class="memdesc:gae199a87f86f3595971d704da24133f6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gae199a87f86f3595971d704da24133f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1becd8058db54365157b680d720ae069"><td class="memItemLeft" align="right" valign="top"><a id="ga1becd8058db54365157b680d720ae069"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga1becd8058db54365157b680d720ae069">CY_MSC_REG_OFFSET_MODE3_SW_SEL_SH</a>&#160;&#160;&#160;(offsetof(MSC_Type, MODE[3].SW_SEL_SH))</td></tr>
<tr class="memdesc:ga1becd8058db54365157b680d720ae069"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga1becd8058db54365157b680d720ae069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e371330aab5538cbe6af99fa4657ad2"><td class="memItemLeft" align="right" valign="top"><a id="ga1e371330aab5538cbe6af99fa4657ad2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga1e371330aab5538cbe6af99fa4657ad2">CY_MSC_REG_OFFSET_TRIM_CTL</a>&#160;&#160;&#160;(offsetof(MSC_Type, TRIM_CTL))</td></tr>
<tr class="memdesc:ga1e371330aab5538cbe6af99fa4657ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga1e371330aab5538cbe6af99fa4657ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ca9ca3a6ed51cb3b861fb79134e709"><td class="memItemLeft" align="right" valign="top"><a id="ga72ca9ca3a6ed51cb3b861fb79134e709"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga72ca9ca3a6ed51cb3b861fb79134e709">CY_MSC_REG_OFFSET_SW_SEL_CSW</a>(index)&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW[(index)]))</td></tr>
<tr class="memdesc:ga72ca9ca3a6ed51cb3b861fb79134e709"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga72ca9ca3a6ed51cb3b861fb79134e709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3eb03174e77159878a3a14d10600796"><td class="memItemLeft" align="right" valign="top"><a id="gaa3eb03174e77159878a3a14d10600796"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaa3eb03174e77159878a3a14d10600796">CY_MSC_REG_OFFSET_SW_SEL_CSW_FUNC</a>(index)&#160;&#160;&#160;(offsetof(MSC_Type, SW_SEL_CSW_FUNC[(index)]))</td></tr>
<tr class="memdesc:gaa3eb03174e77159878a3a14d10600796"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaa3eb03174e77159878a3a14d10600796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492e618e1d941538a79b557948b6232a"><td class="memItemLeft" align="right" valign="top"><a id="ga492e618e1d941538a79b557948b6232a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga492e618e1d941538a79b557948b6232a">CY_MSC_REG_OFFSET_MODE_SENSE_DUTY_CTL</a>(index)&#160;&#160;&#160;(offsetof(MSC_Type, MODE[(index)].SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:ga492e618e1d941538a79b557948b6232a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga492e618e1d941538a79b557948b6232a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910e8a73c894c33a2723779354cec388"><td class="memItemLeft" align="right" valign="top"><a id="ga910e8a73c894c33a2723779354cec388"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga910e8a73c894c33a2723779354cec388">CY_MSC_REG_OFFSET_MODE_SW_SEL_CDAC_FL</a>(index)&#160;&#160;&#160;(offsetof(MSC_Type, MODE[(index)].SW_SEL_CDAC_FL))</td></tr>
<tr class="memdesc:ga910e8a73c894c33a2723779354cec388"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga910e8a73c894c33a2723779354cec388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc31ad21001c7082f57b5e90786f4da"><td class="memItemLeft" align="right" valign="top"><a id="gaacc31ad21001c7082f57b5e90786f4da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gaacc31ad21001c7082f57b5e90786f4da">CY_MSC_REG_OFFSET_MODE_SW_SEL_TOP</a>(index)&#160;&#160;&#160;(offsetof(MSC_Type, MODE[(index)].SW_SEL_TOP))</td></tr>
<tr class="memdesc:gaacc31ad21001c7082f57b5e90786f4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaacc31ad21001c7082f57b5e90786f4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f9f375ca294d44e2c2419ec8eb2dcd"><td class="memItemLeft" align="right" valign="top"><a id="ga03f9f375ca294d44e2c2419ec8eb2dcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#ga03f9f375ca294d44e2c2419ec8eb2dcd">CY_MSC_REG_OFFSET_MODE_SW_SEL_COMP</a>(index)&#160;&#160;&#160;(offsetof(MSC_Type, MODE[(index)].SW_SEL_COMP))</td></tr>
<tr class="memdesc:ga03f9f375ca294d44e2c2419ec8eb2dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga03f9f375ca294d44e2c2419ec8eb2dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac606ed3d9b3d90c35d520f74d3a3ab62"><td class="memItemLeft" align="right" valign="top"><a id="gac606ed3d9b3d90c35d520f74d3a3ab62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msc__reg__const.html#gac606ed3d9b3d90c35d520f74d3a3ab62">CY_MSC_REG_OFFSET_MODE_SW_SEL_SH</a>(index)&#160;&#160;&#160;(offsetof(MSC_Type, MODE[(index)].SW_SEL_SH))</td></tr>
<tr class="memdesc:gac606ed3d9b3d90c35d520f74d3a3ab62"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gac606ed3d9b3d90c35d520f74d3a3ab62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>CAT2 Peripheral Driver Library</b> by <b>Infineon Technologies</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
